|pc8001
I_CLK_21M => clk.IN6
I_nRESET => reset1.DATAIN
vcoclk => vcoclk.IN1
usbclk => usbclk.IN1
usb_dp <> ukp:ukp.usb_dp
usb_dm <> ukp:ukp.usb_dm
IO_D[0] <> IO_D[0]
IO_D[1] <> IO_D[1]
IO_D[2] <> IO_D[2]
IO_D[3] <> IO_D[3]
IO_D[4] <> IO_D[4]
IO_D[5] <> IO_D[5]
IO_D[6] <> IO_D[6]
IO_D[7] <> IO_D[7]
I_SW_0 => ~NO_FANOUT~
I_SW_1 => ~NO_FANOUT~


|pc8001|fz80:Z80
data_in[0] => data_in[0].IN5
data_in[1] => data_in[1].IN5
data_in[2] => data_in[2].IN5
data_in[3] => data_in[3].IN5
data_in[4] => data_in[4].IN5
data_in[5] => data_in[5].IN5
data_in[6] => data_in[6].IN5
data_in[7] => data_in[7].IN5
reset_in => reset_in.IN8
clk => clk.IN18
intreq => intreq.IN1
nmireq => nmireq.IN1
busreq => busreq.IN1
waitreq => waitreq1.IN1


|pc8001|fz80:Z80|alu:alu
c_in => ci.IN0
im[0] => b1.IN0
im[0] => b1.IN0
im[0] => rlc.IN0
im[1] => b1.IN0
im[1] => b1.IN0
im[1] => rrc.IN0
im[2] => b1.IN0
im[2] => b1.IN0
im[2] => rl.IN0
im[3] => b1.IN0
im[3] => b1.IN0
im[3] => rr.IN0
im[4] => b1.IN0
im[4] => b1.IN0
im[5] => b1.IN0
im[5] => b1.IN0
im[5] => sra.IN0
im[6] => b1.IN0
im[6] => b1.IN0
im[7] => b1.IN0
im[7] => b1.IN0
a[0] => a1[0].IN0
a[1] => a1[1].IN0
a[2] => a1[2].IN0
a[3] => a1[3].IN0
a[4] => a1[4].IN0
a[5] => a1[5].IN0
a[6] => a1[6].IN0
a[7] => a1[7].IN0
b[0] => b0[0].IN0
b[1] => b0[1].IN0
b[2] => b0[2].IN0
b[3] => b0[3].IN0
b[4] => b0[4].IN0
b[5] => b0[5].IN0
b[6] => b0[6].IN0
b[7] => b0[7].IN0
inva => a1[0].IN1
inva => a1[1].IN1
inva => a1[2].IN1
inva => a1[3].IN1
inva => a1[4].IN1
inva => a1[5].IN1
inva => a1[6].IN1
inva => a1[7].IN1
invb => b1.IN1
invb => b1.IN1
invb => b1.IN1
invb => b1.IN1
invb => b1.IN1
invb => b1.IN1
invb => b1.IN1
invb => b1.IN1
invb => ci.IN1
reg_q_c => comb.IN1
reg_q_c => z.IN1
reg_q_c => z.IN1
reg_q_h => comb.IN1
s_and => z.IN1
s_and => z.IN1
s_and => z.IN1
s_and => z.IN1
s_and => z.IN1
s_and => z.IN1
s_and => z.IN1
s_and => z.IN1
s_or => z.IN1
s_or => z.IN1
s_or => z.IN1
s_or => z.IN1
s_or => z.IN1
s_or => z.IN1
s_or => z.IN1
s_or => z.IN1
s_xor => z.IN1
s_xor => z.IN1
s_xor => z.IN1
s_xor => z.IN1
s_xor => z.IN1
s_xor => z.IN1
s_xor => z.IN1
s_xor => z.IN1
ec => z.IN1
ec => z.IN1
ec => z.IN1
ec => z.IN1
ec => z.IN1
ec => z.IN1
ec => z.IN1
ec => z.IN1
i_daa => daa0.IN1
i_daa => daa1.IN1
i_daa => b0[0].IN1
i_daa => b0[1].IN1
i_daa => b0[2].IN1
i_daa => b0[3].IN1
i_daa => b0[4].IN1
i_daa => b0[5].IN1
i_daa => b0[6].IN1
i_daa => b0[7].IN1
set => b1.IN1
set => b1.IN1
set => b1.IN1
set => b1.IN1
set => b1.IN1
set => b1.IN1
set => b1.IN1
set => b1.IN1
res => b1.IN1
res => b1.IN1
res => b1.IN1
res => b1.IN1
res => b1.IN1
res => b1.IN1
res => b1.IN1
res => b1.IN1
l => rlc.IN1
l => rl.IN1
l => z.IN1
l => z.IN1
l => z.IN1
l => z.IN1
l => z.IN1
l => z.IN1
l => z.IN1
r => rrc.IN1
r => rr.IN1
r => sra.IN1
r => z.IN1
r => z.IN1
r => z.IN1
r => z.IN1
r => z.IN1
r => z.IN1
r => z.IN1


|pc8001|fz80:Z80|asu:asu
a[0] => a1[0].IN0
a[1] => a1[1].IN0
a[2] => a1[2].IN0
a[3] => a1[3].IN0
a[4] => a1[4].IN0
a[5] => a1[5].IN0
a[6] => a1[6].IN0
a[7] => a1[7].IN0
a[8] => tand[8].IN1
a[8] => tor[8].IN1
a[8] => z.IN1
a[9] => tand[9].IN1
a[9] => tor[9].IN1
a[9] => z.IN1
a[10] => tand[10].IN1
a[10] => tor[10].IN1
a[10] => z.IN1
a[11] => tand[11].IN1
a[11] => tor[11].IN1
a[11] => z.IN1
a[12] => tand[12].IN1
a[12] => tor[12].IN1
a[12] => z.IN1
a[13] => tand[13].IN1
a[13] => tor[13].IN1
a[13] => z.IN1
a[14] => tand[14].IN1
a[14] => tor[14].IN1
a[14] => z.IN1
a[15] => z.IN1
b[0] => b1[0].IN0
b[1] => b1[1].IN0
b[2] => b1[2].IN0
b[3] => b1[3].IN0
b[4] => b1[4].IN0
b[5] => b1[5].IN0
b[6] => b1[6].IN0
b[7] => b1[7].IN0
ci => c1.IN1
i[0] => comb.IN0
i[0] => a1[0].IN1
i[0] => a1[1].IN1
i[0] => a1[2].IN1
i[0] => a1[3].IN1
i[0] => a1[4].IN1
i[0] => a1[5].IN1
i[0] => a1[6].IN1
i[0] => a1[7].IN1
i[1] => b1[0].IN1
i[1] => b1[1].IN1
i[1] => b1[2].IN1
i[1] => b1[3].IN1
i[1] => b1[4].IN1
i[1] => b1[5].IN1
i[1] => b1[6].IN1
i[1] => b1[7].IN1
i[2] => comb.IN1


|pc8001|fz80:Z80|seq:seq
data_in[0] => inst_reg.DATAB
data_in[0] => inst_reg.DATAB
data_in[0] => Equal13.IN4
data_in[0] => Equal14.IN5
data_in[0] => Equal15.IN5
data_in[0] => Equal16.IN6
data_in[1] => inst_reg.DATAB
data_in[1] => inst_reg.DATAB
data_in[1] => Equal13.IN3
data_in[1] => Equal14.IN7
data_in[1] => Equal15.IN7
data_in[1] => Equal16.IN7
data_in[2] => inst_reg.DATAB
data_in[2] => inst_reg.DATAB
data_in[2] => Equal13.IN7
data_in[2] => Equal14.IN4
data_in[2] => Equal15.IN4
data_in[2] => Equal16.IN5
data_in[3] => inst_reg.DATAB
data_in[3] => inst_reg.DATAB
data_in[3] => Equal13.IN2
data_in[3] => Equal14.IN3
data_in[3] => Equal15.IN3
data_in[3] => Equal16.IN4
data_in[4] => inst_reg.DATAB
data_in[4] => inst_reg.DATAB
data_in[4] => Equal13.IN6
data_in[4] => Equal14.IN2
data_in[4] => Equal15.IN6
data_in[4] => Equal16.IN3
data_in[5] => inst_reg.DATAB
data_in[5] => inst_reg.DATAB
data_in[5] => Equal13.IN5
data_in[5] => Equal14.IN6
data_in[5] => Equal15.IN2
data_in[5] => Equal16.IN2
data_in[6] => inst_reg.DATAB
data_in[6] => inst_reg.DATAB
data_in[6] => Equal13.IN1
data_in[6] => Equal14.IN1
data_in[6] => Equal15.IN1
data_in[6] => Equal16.IN1
data_in[7] => inst_reg.DATAB
data_in[7] => inst_reg.DATAB
data_in[7] => Equal13.IN0
data_in[7] => Equal14.IN0
data_in[7] => Equal15.IN0
data_in[7] => Equal16.IN0
busreq => state.OUTPUTSELECT
busreq => nmiack.OUTPUTSELECT
busreq => iff1.OUTPUTSELECT
busreq => eschalt.OUTPUTSELECT
busreq => inst_reg.OUTPUTSELECT
busreq => inst_reg.OUTPUTSELECT
busreq => inst_reg.OUTPUTSELECT
busreq => inst_reg.OUTPUTSELECT
busreq => inst_reg.OUTPUTSELECT
busreq => inst_reg.OUTPUTSELECT
busreq => inst_reg.OUTPUTSELECT
busreq => inst_reg.OUTPUTSELECT
busreq => intack.OUTPUTSELECT
busreq => iff2.OUTPUTSELECT
busreq => busack.OUTPUTSELECT
busreq => busack.DATAB
waitreq => inst_reg.OUTPUTSELECT
waitreq => inst_reg.OUTPUTSELECT
waitreq => inst_reg.OUTPUTSELECT
waitreq => inst_reg.OUTPUTSELECT
waitreq => inst_reg.OUTPUTSELECT
waitreq => inst_reg.OUTPUTSELECT
waitreq => inst_reg.OUTPUTSELECT
waitreq => inst_reg.OUTPUTSELECT
waitreq => intack.OUTPUTSELECT
waitreq => eschalt.OUTPUTSELECT
waitreq => icb.OUTPUTSELECT
waitreq => state.OUTPUTSELECT
waitreq => state.OUTPUTSELECT
waitreq => state.OUTPUTSELECT
waitreq => state.OUTPUTSELECT
waitreq => ied.OUTPUTSELECT
waitreq => idd.OUTPUTSELECT
waitreq => ifd.OUTPUTSELECT
waitreq => nmiack.OUTPUTSELECT
waitreq => iff1.OUTPUTSELECT
waitreq => iff2.OUTPUTSELECT
waitreq => intmode.OUTPUTSELECT
waitreq => intmode.OUTPUTSELECT
waitreq => busack.OUTPUTSELECT
waitreq => start.DATAA
waitreq => comb.IN1
intreq => always0.IN1
nmireq => nmiack.OUTPUTSELECT
nmireq => iff1.OUTPUTSELECT
nmireq => eschalt.OUTPUTSELECT
nmireq => inst_reg.OUTPUTSELECT
nmireq => inst_reg.OUTPUTSELECT
nmireq => inst_reg.OUTPUTSELECT
nmireq => inst_reg.OUTPUTSELECT
nmireq => inst_reg.OUTPUTSELECT
nmireq => inst_reg.OUTPUTSELECT
nmireq => inst_reg.OUTPUTSELECT
nmireq => inst_reg.OUTPUTSELECT
nmireq => state.OUTPUTSELECT
nmireq => intack.OUTPUTSELECT
nmireq => iff2.OUTPUTSELECT
reset_in => state.OUTPUTSELECT
reset_in => state.OUTPUTSELECT
reset_in => state.OUTPUTSELECT
reset_in => state.OUTPUTSELECT
reset_in => start.OUTPUTSELECT
reset_in => icb.OUTPUTSELECT
reset_in => ied.OUTPUTSELECT
reset_in => idd.OUTPUTSELECT
reset_in => ifd.OUTPUTSELECT
reset_in => iff1.OUTPUTSELECT
reset_in => iff2.OUTPUTSELECT
reset_in => intmode.OUTPUTSELECT
reset_in => intmode.OUTPUTSELECT
reset_in => intack.OUTPUTSELECT
reset_in => nmiack.OUTPUTSELECT
reset_in => busack.OUTPUTSELECT
reset_in => eschalt.OUTPUTSELECT
reset_in => comb.IN1
reset_in => inst_reg[4]~reg0.ENA
reset_in => inst_reg[3]~reg0.ENA
reset_in => inst_reg[2]~reg0.ENA
reset_in => inst_reg[1]~reg0.ENA
reset_in => inst_reg[0]~reg0.ENA
reset_in => inst_reg[5]~reg0.ENA
reset_in => inst_reg[6]~reg0.ENA
reset_in => inst_reg[7]~reg0.ENA
clk => inst_reg[0]~reg0.CLK
clk => inst_reg[1]~reg0.CLK
clk => inst_reg[2]~reg0.CLK
clk => inst_reg[3]~reg0.CLK
clk => inst_reg[4]~reg0.CLK
clk => inst_reg[5]~reg0.CLK
clk => inst_reg[6]~reg0.CLK
clk => inst_reg[7]~reg0.CLK
clk => eschalt~reg0.CLK
clk => busack.CLK
clk => nmiack.CLK
clk => intack.CLK
clk => intmode[0]~reg0.CLK
clk => intmode[1]~reg0.CLK
clk => iff2.CLK
clk => iff1.CLK
clk => ifd.CLK
clk => idd.CLK
clk => ied.CLK
clk => icb.CLK
clk => start~reg0.CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
imm1 => state.OUTPUTSELECT
imm1 => always0.IN0
imm1 => state.DATAA
imm1 => always0.IN1
imm1 => always0.IN1
imm1 => state.DATAA
imm2 => always0.IN1
imm2 => state.OUTPUTSELECT
imm2 => state.OUTPUTSELECT
imm2 => state.OUTPUTSELECT
imm2 => state.OUTPUTSELECT
imm2 => always0.IN1
imm2 => always0.IN1
imm2 => always0.IN1
mr1 => always0.IN0
mr1 => always0.IN1
mr1 => always0.IN1
mr1 => always0.IN1
mr1 => state.DATAA
mr2 => always0.IN1
mr2 => state.OUTPUTSELECT
mr2 => state.OUTPUTSELECT
mr2 => state.OUTPUTSELECT
mr2 => state.OUTPUTSELECT
mr2 => always0.IN1
mr2 => always0.IN1
mr2 => always0.IN1
mr2 => always0.IN1
mw1 => state.OUTPUTSELECT
mw1 => state.OUTPUTSELECT
mw1 => state.OUTPUTSELECT
mw1 => state.OUTPUTSELECT
mw1 => always0.IN0
mw1 => state.OUTPUTSELECT
mw1 => state.OUTPUTSELECT
mw1 => state.OUTPUTSELECT
mw1 => state.OUTPUTSELECT
mw1 => always0.IN1
mw1 => always0.IN1
mw1 => always0.IN1
mw1 => always0.IN1
mw1 => always0.IN1
mw1 => always0.IN1
mw2 => always0.IN1
mw2 => state.OUTPUTSELECT
mw2 => state.OUTPUTSELECT
mw2 => state.OUTPUTSELECT
mw2 => state.OUTPUTSELECT
mw2 => always0.IN1
mw2 => always0.IN1
mw2 => always0.IN1
mw2 => always0.IN1
mw2 => always0.IN1
disp => state.OUTPUTSELECT
disp => state.OUTPUTSELECT
disp => state.OUTPUTSELECT
disp => state.OUTPUTSELECT
disp => always0.IN1
i_in => state.OUTPUTSELECT
i_in => state.OUTPUTSELECT
i_in => state.OUTPUTSELECT
i_in => state.OUTPUTSELECT
i_in => state.OUTPUTSELECT
i_in => state.OUTPUTSELECT
i_in => state.OUTPUTSELECT
i_in => state.OUTPUTSELECT
i_in => always0.IN1
i_in => always0.IN1
i_in => always0.IN1
i_out => state.OUTPUTSELECT
i_out => state.OUTPUTSELECT
i_out => state.OUTPUTSELECT
i_out => state.OUTPUTSELECT
i_out => always0.IN1
i_out => always0.IN1
i_out => always0.IN1
i_eidi => iff1.OUTPUTSELECT
i_eidi => iff2.OUTPUTSELECT
i_im => intmode.OUTPUTSELECT
i_im => intmode.OUTPUTSELECT
retin => iff1.OUTPUTSELECT
i43[0] => iff1.DATAB
i43[0] => iff2.DATAB
i43[0] => intmode.DATAB
i43[1] => intmode.DATAB
i_halt => eschalt.DATAB
i_halt => eschalt.DATAB


|pc8001|fz80:Z80|reg_a:reg_a
a[0] => q1.DATAB
a[0] => q0.DATAA
a[1] => q1.DATAB
a[1] => q0.DATAA
a[2] => q1.DATAB
a[2] => q0.DATAA
a[3] => q1.DATAB
a[3] => q0.DATAA
a[4] => q1.DATAB
a[4] => q0.DATAA
a[5] => q1.DATAB
a[5] => q0.DATAA
a[6] => q1.DATAB
a[6] => q0.DATAA
a[7] => q1.DATAB
a[7] => q0.DATAA
load => q1.OUTPUTSELECT
load => q1.OUTPUTSELECT
load => q1.OUTPUTSELECT
load => q1.OUTPUTSELECT
load => q1.OUTPUTSELECT
load => q1.OUTPUTSELECT
load => q1.OUTPUTSELECT
load => q1.OUTPUTSELECT
load => q0.OUTPUTSELECT
load => q0.OUTPUTSELECT
load => q0.OUTPUTSELECT
load => q0.OUTPUTSELECT
load => q0.OUTPUTSELECT
load => q0.OUTPUTSELECT
load => q0.OUTPUTSELECT
load => q0.OUTPUTSELECT
set => q0.OUTPUTSELECT
set => q0.OUTPUTSELECT
set => q0.OUTPUTSELECT
set => q0.OUTPUTSELECT
set => q0.OUTPUTSELECT
set => q0.OUTPUTSELECT
set => q0.OUTPUTSELECT
set => q0.OUTPUTSELECT
set => q1.OUTPUTSELECT
set => q1.OUTPUTSELECT
set => q1.OUTPUTSELECT
set => q1.OUTPUTSELECT
set => q1.OUTPUTSELECT
set => q1.OUTPUTSELECT
set => q1.OUTPUTSELECT
set => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q.OUTPUTSELECT
regsel => q.OUTPUTSELECT
regsel => q.OUTPUTSELECT
regsel => q.OUTPUTSELECT
regsel => q.OUTPUTSELECT
regsel => q.OUTPUTSELECT
regsel => q.OUTPUTSELECT
regsel => q.OUTPUTSELECT
clk => q1[0].CLK
clk => q1[1].CLK
clk => q1[2].CLK
clk => q1[3].CLK
clk => q1[4].CLK
clk => q1[5].CLK
clk => q1[6].CLK
clk => q1[7].CLK
clk => q0[0].CLK
clk => q0[1].CLK
clk => q0[2].CLK
clk => q0[3].CLK
clk => q0[4].CLK
clk => q0[5].CLK
clk => q0[6].CLK
clk => q0[7].CLK


|pc8001|fz80:Z80|reg_f:reg_f
a[0] => q1.DATAB
a[0] => q0.DATAA
a[1] => q1.DATAB
a[1] => q0.DATAA
a[2] => q1.DATAB
a[2] => q0.DATAA
a[3] => q1.DATAB
a[3] => q0.DATAA
a[4] => q1.DATAB
a[4] => q0.DATAA
a[5] => q1.DATAB
a[5] => q0.DATAA
a[6] => q1.DATAB
a[6] => q0.DATAA
a[7] => q1.DATAB
a[7] => q0.DATAA
load => q1.OUTPUTSELECT
load => q1.OUTPUTSELECT
load => q1.OUTPUTSELECT
load => q1.OUTPUTSELECT
load => q1.OUTPUTSELECT
load => q1.OUTPUTSELECT
load => q1.OUTPUTSELECT
load => q1.OUTPUTSELECT
load => q0.OUTPUTSELECT
load => q0.OUTPUTSELECT
load => q0.OUTPUTSELECT
load => q0.OUTPUTSELECT
load => q0.OUTPUTSELECT
load => q0.OUTPUTSELECT
load => q0.OUTPUTSELECT
load => q0.OUTPUTSELECT
set => q0.OUTPUTSELECT
set => q0.OUTPUTSELECT
set => q0.OUTPUTSELECT
set => q0.OUTPUTSELECT
set => q0.OUTPUTSELECT
set => q0.OUTPUTSELECT
set => q0.OUTPUTSELECT
set => q0.OUTPUTSELECT
set => q1.OUTPUTSELECT
set => q1.OUTPUTSELECT
set => q1.OUTPUTSELECT
set => q1.OUTPUTSELECT
set => q1.OUTPUTSELECT
set => q1.OUTPUTSELECT
set => q1.OUTPUTSELECT
set => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q.OUTPUTSELECT
regsel => q.OUTPUTSELECT
regsel => q.OUTPUTSELECT
regsel => q.OUTPUTSELECT
regsel => q.OUTPUTSELECT
regsel => q.OUTPUTSELECT
regsel => q.OUTPUTSELECT
regsel => q.OUTPUTSELECT
clk => q1[0].CLK
clk => q1[1].CLK
clk => q1[2].CLK
clk => q1[3].CLK
clk => q1[4].CLK
clk => q1[5].CLK
clk => q1[6].CLK
clk => q1[7].CLK
clk => q0[0].CLK
clk => q0[1].CLK
clk => q0[2].CLK
clk => q0[3].CLK
clk => q0[4].CLK
clk => q0[5].CLK
clk => q0[6].CLK
clk => q0[7].CLK


|pc8001|fz80:Z80|reg_dual2:reg_b
a[0] => q1.DATAB
a[0] => q0.DATAA
a[1] => q1.DATAB
a[1] => q0.DATAA
a[2] => q1.DATAB
a[2] => q0.DATAA
a[3] => q1.DATAB
a[3] => q0.DATAA
a[4] => q1.DATAB
a[4] => q0.DATAA
a[5] => q1.DATAB
a[5] => q0.DATAA
a[6] => q1.DATAB
a[6] => q0.DATAA
a[7] => q1.DATAB
a[7] => q0.DATAA
a2[0] => q1.DATAB
a2[0] => q0.DATAA
a2[1] => q1.DATAB
a2[1] => q0.DATAA
a2[2] => q1.DATAB
a2[2] => q0.DATAA
a2[3] => q1.DATAB
a2[3] => q0.DATAA
a2[4] => q1.DATAB
a2[4] => q0.DATAA
a2[5] => q1.DATAB
a2[5] => q0.DATAA
a2[6] => q1.DATAB
a2[6] => q0.DATAA
a2[7] => q1.DATAB
a2[7] => q0.DATAA
load => q1.OUTPUTSELECT
load => q1.OUTPUTSELECT
load => q1.OUTPUTSELECT
load => q1.OUTPUTSELECT
load => q1.OUTPUTSELECT
load => q1.OUTPUTSELECT
load => q1.OUTPUTSELECT
load => q1.OUTPUTSELECT
load => q0.OUTPUTSELECT
load => q0.OUTPUTSELECT
load => q0.OUTPUTSELECT
load => q0.OUTPUTSELECT
load => q0.OUTPUTSELECT
load => q0.OUTPUTSELECT
load => q0.OUTPUTSELECT
load => q0.OUTPUTSELECT
load2 => q1.OUTPUTSELECT
load2 => q1.OUTPUTSELECT
load2 => q1.OUTPUTSELECT
load2 => q1.OUTPUTSELECT
load2 => q1.OUTPUTSELECT
load2 => q1.OUTPUTSELECT
load2 => q1.OUTPUTSELECT
load2 => q1.OUTPUTSELECT
load2 => q0.OUTPUTSELECT
load2 => q0.OUTPUTSELECT
load2 => q0.OUTPUTSELECT
load2 => q0.OUTPUTSELECT
load2 => q0.OUTPUTSELECT
load2 => q0.OUTPUTSELECT
load2 => q0.OUTPUTSELECT
load2 => q0.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q.OUTPUTSELECT
regsel => q.OUTPUTSELECT
regsel => q.OUTPUTSELECT
regsel => q.OUTPUTSELECT
regsel => q.OUTPUTSELECT
regsel => q.OUTPUTSELECT
regsel => q.OUTPUTSELECT
regsel => q.OUTPUTSELECT
clk => q0[0].CLK
clk => q0[1].CLK
clk => q0[2].CLK
clk => q0[3].CLK
clk => q0[4].CLK
clk => q0[5].CLK
clk => q0[6].CLK
clk => q0[7].CLK
clk => q1[0].CLK
clk => q1[1].CLK
clk => q1[2].CLK
clk => q1[3].CLK
clk => q1[4].CLK
clk => q1[5].CLK
clk => q1[6].CLK
clk => q1[7].CLK


|pc8001|fz80:Z80|reg_dual2:reg_c
a[0] => q1.DATAB
a[0] => q0.DATAA
a[1] => q1.DATAB
a[1] => q0.DATAA
a[2] => q1.DATAB
a[2] => q0.DATAA
a[3] => q1.DATAB
a[3] => q0.DATAA
a[4] => q1.DATAB
a[4] => q0.DATAA
a[5] => q1.DATAB
a[5] => q0.DATAA
a[6] => q1.DATAB
a[6] => q0.DATAA
a[7] => q1.DATAB
a[7] => q0.DATAA
a2[0] => q1.DATAB
a2[0] => q0.DATAA
a2[1] => q1.DATAB
a2[1] => q0.DATAA
a2[2] => q1.DATAB
a2[2] => q0.DATAA
a2[3] => q1.DATAB
a2[3] => q0.DATAA
a2[4] => q1.DATAB
a2[4] => q0.DATAA
a2[5] => q1.DATAB
a2[5] => q0.DATAA
a2[6] => q1.DATAB
a2[6] => q0.DATAA
a2[7] => q1.DATAB
a2[7] => q0.DATAA
load => q1.OUTPUTSELECT
load => q1.OUTPUTSELECT
load => q1.OUTPUTSELECT
load => q1.OUTPUTSELECT
load => q1.OUTPUTSELECT
load => q1.OUTPUTSELECT
load => q1.OUTPUTSELECT
load => q1.OUTPUTSELECT
load => q0.OUTPUTSELECT
load => q0.OUTPUTSELECT
load => q0.OUTPUTSELECT
load => q0.OUTPUTSELECT
load => q0.OUTPUTSELECT
load => q0.OUTPUTSELECT
load => q0.OUTPUTSELECT
load => q0.OUTPUTSELECT
load2 => q1.OUTPUTSELECT
load2 => q1.OUTPUTSELECT
load2 => q1.OUTPUTSELECT
load2 => q1.OUTPUTSELECT
load2 => q1.OUTPUTSELECT
load2 => q1.OUTPUTSELECT
load2 => q1.OUTPUTSELECT
load2 => q1.OUTPUTSELECT
load2 => q0.OUTPUTSELECT
load2 => q0.OUTPUTSELECT
load2 => q0.OUTPUTSELECT
load2 => q0.OUTPUTSELECT
load2 => q0.OUTPUTSELECT
load2 => q0.OUTPUTSELECT
load2 => q0.OUTPUTSELECT
load2 => q0.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q.OUTPUTSELECT
regsel => q.OUTPUTSELECT
regsel => q.OUTPUTSELECT
regsel => q.OUTPUTSELECT
regsel => q.OUTPUTSELECT
regsel => q.OUTPUTSELECT
regsel => q.OUTPUTSELECT
regsel => q.OUTPUTSELECT
clk => q0[0].CLK
clk => q0[1].CLK
clk => q0[2].CLK
clk => q0[3].CLK
clk => q0[4].CLK
clk => q0[5].CLK
clk => q0[6].CLK
clk => q0[7].CLK
clk => q1[0].CLK
clk => q1[1].CLK
clk => q1[2].CLK
clk => q1[3].CLK
clk => q1[4].CLK
clk => q1[5].CLK
clk => q1[6].CLK
clk => q1[7].CLK


|pc8001|fz80:Z80|reg_dual2:reg_d
a[0] => q1.DATAB
a[0] => q0.DATAA
a[1] => q1.DATAB
a[1] => q0.DATAA
a[2] => q1.DATAB
a[2] => q0.DATAA
a[3] => q1.DATAB
a[3] => q0.DATAA
a[4] => q1.DATAB
a[4] => q0.DATAA
a[5] => q1.DATAB
a[5] => q0.DATAA
a[6] => q1.DATAB
a[6] => q0.DATAA
a[7] => q1.DATAB
a[7] => q0.DATAA
a2[0] => q1.DATAB
a2[0] => q0.DATAA
a2[1] => q1.DATAB
a2[1] => q0.DATAA
a2[2] => q1.DATAB
a2[2] => q0.DATAA
a2[3] => q1.DATAB
a2[3] => q0.DATAA
a2[4] => q1.DATAB
a2[4] => q0.DATAA
a2[5] => q1.DATAB
a2[5] => q0.DATAA
a2[6] => q1.DATAB
a2[6] => q0.DATAA
a2[7] => q1.DATAB
a2[7] => q0.DATAA
load => q1.OUTPUTSELECT
load => q1.OUTPUTSELECT
load => q1.OUTPUTSELECT
load => q1.OUTPUTSELECT
load => q1.OUTPUTSELECT
load => q1.OUTPUTSELECT
load => q1.OUTPUTSELECT
load => q1.OUTPUTSELECT
load => q0.OUTPUTSELECT
load => q0.OUTPUTSELECT
load => q0.OUTPUTSELECT
load => q0.OUTPUTSELECT
load => q0.OUTPUTSELECT
load => q0.OUTPUTSELECT
load => q0.OUTPUTSELECT
load => q0.OUTPUTSELECT
load2 => q1.OUTPUTSELECT
load2 => q1.OUTPUTSELECT
load2 => q1.OUTPUTSELECT
load2 => q1.OUTPUTSELECT
load2 => q1.OUTPUTSELECT
load2 => q1.OUTPUTSELECT
load2 => q1.OUTPUTSELECT
load2 => q1.OUTPUTSELECT
load2 => q0.OUTPUTSELECT
load2 => q0.OUTPUTSELECT
load2 => q0.OUTPUTSELECT
load2 => q0.OUTPUTSELECT
load2 => q0.OUTPUTSELECT
load2 => q0.OUTPUTSELECT
load2 => q0.OUTPUTSELECT
load2 => q0.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q.OUTPUTSELECT
regsel => q.OUTPUTSELECT
regsel => q.OUTPUTSELECT
regsel => q.OUTPUTSELECT
regsel => q.OUTPUTSELECT
regsel => q.OUTPUTSELECT
regsel => q.OUTPUTSELECT
regsel => q.OUTPUTSELECT
clk => q0[0].CLK
clk => q0[1].CLK
clk => q0[2].CLK
clk => q0[3].CLK
clk => q0[4].CLK
clk => q0[5].CLK
clk => q0[6].CLK
clk => q0[7].CLK
clk => q1[0].CLK
clk => q1[1].CLK
clk => q1[2].CLK
clk => q1[3].CLK
clk => q1[4].CLK
clk => q1[5].CLK
clk => q1[6].CLK
clk => q1[7].CLK


|pc8001|fz80:Z80|reg_dual2:reg_e
a[0] => q1.DATAB
a[0] => q0.DATAA
a[1] => q1.DATAB
a[1] => q0.DATAA
a[2] => q1.DATAB
a[2] => q0.DATAA
a[3] => q1.DATAB
a[3] => q0.DATAA
a[4] => q1.DATAB
a[4] => q0.DATAA
a[5] => q1.DATAB
a[5] => q0.DATAA
a[6] => q1.DATAB
a[6] => q0.DATAA
a[7] => q1.DATAB
a[7] => q0.DATAA
a2[0] => q1.DATAB
a2[0] => q0.DATAA
a2[1] => q1.DATAB
a2[1] => q0.DATAA
a2[2] => q1.DATAB
a2[2] => q0.DATAA
a2[3] => q1.DATAB
a2[3] => q0.DATAA
a2[4] => q1.DATAB
a2[4] => q0.DATAA
a2[5] => q1.DATAB
a2[5] => q0.DATAA
a2[6] => q1.DATAB
a2[6] => q0.DATAA
a2[7] => q1.DATAB
a2[7] => q0.DATAA
load => q1.OUTPUTSELECT
load => q1.OUTPUTSELECT
load => q1.OUTPUTSELECT
load => q1.OUTPUTSELECT
load => q1.OUTPUTSELECT
load => q1.OUTPUTSELECT
load => q1.OUTPUTSELECT
load => q1.OUTPUTSELECT
load => q0.OUTPUTSELECT
load => q0.OUTPUTSELECT
load => q0.OUTPUTSELECT
load => q0.OUTPUTSELECT
load => q0.OUTPUTSELECT
load => q0.OUTPUTSELECT
load => q0.OUTPUTSELECT
load => q0.OUTPUTSELECT
load2 => q1.OUTPUTSELECT
load2 => q1.OUTPUTSELECT
load2 => q1.OUTPUTSELECT
load2 => q1.OUTPUTSELECT
load2 => q1.OUTPUTSELECT
load2 => q1.OUTPUTSELECT
load2 => q1.OUTPUTSELECT
load2 => q1.OUTPUTSELECT
load2 => q0.OUTPUTSELECT
load2 => q0.OUTPUTSELECT
load2 => q0.OUTPUTSELECT
load2 => q0.OUTPUTSELECT
load2 => q0.OUTPUTSELECT
load2 => q0.OUTPUTSELECT
load2 => q0.OUTPUTSELECT
load2 => q0.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q.OUTPUTSELECT
regsel => q.OUTPUTSELECT
regsel => q.OUTPUTSELECT
regsel => q.OUTPUTSELECT
regsel => q.OUTPUTSELECT
regsel => q.OUTPUTSELECT
regsel => q.OUTPUTSELECT
regsel => q.OUTPUTSELECT
clk => q0[0].CLK
clk => q0[1].CLK
clk => q0[2].CLK
clk => q0[3].CLK
clk => q0[4].CLK
clk => q0[5].CLK
clk => q0[6].CLK
clk => q0[7].CLK
clk => q1[0].CLK
clk => q1[1].CLK
clk => q1[2].CLK
clk => q1[3].CLK
clk => q1[4].CLK
clk => q1[5].CLK
clk => q1[6].CLK
clk => q1[7].CLK


|pc8001|fz80:Z80|reg_quad3:reg_h
a[0] => q1.DATAB
a[0] => q0.DATAA
a[0] => qy.DATAB
a[0] => qx.DATAB
a[1] => q1.DATAB
a[1] => q0.DATAA
a[1] => qy.DATAB
a[1] => qx.DATAB
a[2] => q1.DATAB
a[2] => q0.DATAA
a[2] => qy.DATAB
a[2] => qx.DATAB
a[3] => q1.DATAB
a[3] => q0.DATAA
a[3] => qy.DATAB
a[3] => qx.DATAB
a[4] => q1.DATAB
a[4] => q0.DATAA
a[4] => qy.DATAB
a[4] => qx.DATAB
a[5] => q1.DATAB
a[5] => q0.DATAA
a[5] => qy.DATAB
a[5] => qx.DATAB
a[6] => q1.DATAB
a[6] => q0.DATAA
a[6] => qy.DATAB
a[6] => qx.DATAB
a[7] => q1.DATAB
a[7] => q0.DATAA
a[7] => qy.DATAB
a[7] => qx.DATAB
a2[0] => q1.DATAB
a2[0] => q0.DATAA
a2[0] => qy.DATAB
a2[0] => qx.DATAB
a2[1] => q1.DATAB
a2[1] => q0.DATAA
a2[1] => qy.DATAB
a2[1] => qx.DATAB
a2[2] => q1.DATAB
a2[2] => q0.DATAA
a2[2] => qy.DATAB
a2[2] => qx.DATAB
a2[3] => q1.DATAB
a2[3] => q0.DATAA
a2[3] => qy.DATAB
a2[3] => qx.DATAB
a2[4] => q1.DATAB
a2[4] => q0.DATAA
a2[4] => qy.DATAB
a2[4] => qx.DATAB
a2[5] => q1.DATAB
a2[5] => q0.DATAA
a2[5] => qy.DATAB
a2[5] => qx.DATAB
a2[6] => q1.DATAB
a2[6] => q0.DATAA
a2[6] => qy.DATAB
a2[6] => qx.DATAB
a2[7] => q1.DATAB
a2[7] => q0.DATAA
a2[7] => qy.DATAB
a2[7] => qx.DATAB
a3[0] => q1.DATAB
a3[0] => q0.DATAA
a3[0] => qy.DATAB
a3[0] => qx.DATAB
a3[1] => q1.DATAB
a3[1] => q0.DATAA
a3[1] => qy.DATAB
a3[1] => qx.DATAB
a3[2] => q1.DATAB
a3[2] => q0.DATAA
a3[2] => qy.DATAB
a3[2] => qx.DATAB
a3[3] => q1.DATAB
a3[3] => q0.DATAA
a3[3] => qy.DATAB
a3[3] => qx.DATAB
a3[4] => q1.DATAB
a3[4] => q0.DATAA
a3[4] => qy.DATAB
a3[4] => qx.DATAB
a3[5] => q1.DATAB
a3[5] => q0.DATAA
a3[5] => qy.DATAB
a3[5] => qx.DATAB
a3[6] => q1.DATAB
a3[6] => q0.DATAA
a3[6] => qy.DATAB
a3[6] => qx.DATAB
a3[7] => q1.DATAB
a3[7] => q0.DATAA
a3[7] => qy.DATAB
a3[7] => qx.DATAB
load => qx.OUTPUTSELECT
load => qx.OUTPUTSELECT
load => qx.OUTPUTSELECT
load => qx.OUTPUTSELECT
load => qx.OUTPUTSELECT
load => qx.OUTPUTSELECT
load => qx.OUTPUTSELECT
load => qx.OUTPUTSELECT
load => qy.OUTPUTSELECT
load => qy.OUTPUTSELECT
load => qy.OUTPUTSELECT
load => qy.OUTPUTSELECT
load => qy.OUTPUTSELECT
load => qy.OUTPUTSELECT
load => qy.OUTPUTSELECT
load => qy.OUTPUTSELECT
load => q1.OUTPUTSELECT
load => q1.OUTPUTSELECT
load => q1.OUTPUTSELECT
load => q1.OUTPUTSELECT
load => q1.OUTPUTSELECT
load => q1.OUTPUTSELECT
load => q1.OUTPUTSELECT
load => q1.OUTPUTSELECT
load => q0.OUTPUTSELECT
load => q0.OUTPUTSELECT
load => q0.OUTPUTSELECT
load => q0.OUTPUTSELECT
load => q0.OUTPUTSELECT
load => q0.OUTPUTSELECT
load => q0.OUTPUTSELECT
load => q0.OUTPUTSELECT
load2 => qx.OUTPUTSELECT
load2 => qx.OUTPUTSELECT
load2 => qx.OUTPUTSELECT
load2 => qx.OUTPUTSELECT
load2 => qx.OUTPUTSELECT
load2 => qx.OUTPUTSELECT
load2 => qx.OUTPUTSELECT
load2 => qx.OUTPUTSELECT
load2 => qy.OUTPUTSELECT
load2 => qy.OUTPUTSELECT
load2 => qy.OUTPUTSELECT
load2 => qy.OUTPUTSELECT
load2 => qy.OUTPUTSELECT
load2 => qy.OUTPUTSELECT
load2 => qy.OUTPUTSELECT
load2 => qy.OUTPUTSELECT
load2 => q1.OUTPUTSELECT
load2 => q1.OUTPUTSELECT
load2 => q1.OUTPUTSELECT
load2 => q1.OUTPUTSELECT
load2 => q1.OUTPUTSELECT
load2 => q1.OUTPUTSELECT
load2 => q1.OUTPUTSELECT
load2 => q1.OUTPUTSELECT
load2 => q0.OUTPUTSELECT
load2 => q0.OUTPUTSELECT
load2 => q0.OUTPUTSELECT
load2 => q0.OUTPUTSELECT
load2 => q0.OUTPUTSELECT
load2 => q0.OUTPUTSELECT
load2 => q0.OUTPUTSELECT
load2 => q0.OUTPUTSELECT
load3 => qx.OUTPUTSELECT
load3 => qx.OUTPUTSELECT
load3 => qx.OUTPUTSELECT
load3 => qx.OUTPUTSELECT
load3 => qx.OUTPUTSELECT
load3 => qx.OUTPUTSELECT
load3 => qx.OUTPUTSELECT
load3 => qx.OUTPUTSELECT
load3 => qy.OUTPUTSELECT
load3 => qy.OUTPUTSELECT
load3 => qy.OUTPUTSELECT
load3 => qy.OUTPUTSELECT
load3 => qy.OUTPUTSELECT
load3 => qy.OUTPUTSELECT
load3 => qy.OUTPUTSELECT
load3 => qy.OUTPUTSELECT
load3 => q1.OUTPUTSELECT
load3 => q1.OUTPUTSELECT
load3 => q1.OUTPUTSELECT
load3 => q1.OUTPUTSELECT
load3 => q1.OUTPUTSELECT
load3 => q1.OUTPUTSELECT
load3 => q1.OUTPUTSELECT
load3 => q1.OUTPUTSELECT
load3 => q0.OUTPUTSELECT
load3 => q0.OUTPUTSELECT
load3 => q0.OUTPUTSELECT
load3 => q0.OUTPUTSELECT
load3 => q0.OUTPUTSELECT
load3 => q0.OUTPUTSELECT
load3 => q0.OUTPUTSELECT
load3 => q0.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q.IN0
i_dd => qx.OUTPUTSELECT
i_dd => qx.OUTPUTSELECT
i_dd => qx.OUTPUTSELECT
i_dd => qx.OUTPUTSELECT
i_dd => qx.OUTPUTSELECT
i_dd => qx.OUTPUTSELECT
i_dd => qx.OUTPUTSELECT
i_dd => qx.OUTPUTSELECT
i_dd => qy.OUTPUTSELECT
i_dd => qy.OUTPUTSELECT
i_dd => qy.OUTPUTSELECT
i_dd => qy.OUTPUTSELECT
i_dd => qy.OUTPUTSELECT
i_dd => qy.OUTPUTSELECT
i_dd => qy.OUTPUTSELECT
i_dd => qy.OUTPUTSELECT
i_dd => q1.OUTPUTSELECT
i_dd => q1.OUTPUTSELECT
i_dd => q1.OUTPUTSELECT
i_dd => q1.OUTPUTSELECT
i_dd => q1.OUTPUTSELECT
i_dd => q1.OUTPUTSELECT
i_dd => q1.OUTPUTSELECT
i_dd => q1.OUTPUTSELECT
i_dd => q0.OUTPUTSELECT
i_dd => q0.OUTPUTSELECT
i_dd => q0.OUTPUTSELECT
i_dd => q0.OUTPUTSELECT
i_dd => q0.OUTPUTSELECT
i_dd => q0.OUTPUTSELECT
i_dd => q0.OUTPUTSELECT
i_dd => q0.OUTPUTSELECT
i_dd => qx.OUTPUTSELECT
i_dd => qx.OUTPUTSELECT
i_dd => qx.OUTPUTSELECT
i_dd => qx.OUTPUTSELECT
i_dd => qx.OUTPUTSELECT
i_dd => qx.OUTPUTSELECT
i_dd => qx.OUTPUTSELECT
i_dd => qx.OUTPUTSELECT
i_dd => qy.OUTPUTSELECT
i_dd => qy.OUTPUTSELECT
i_dd => qy.OUTPUTSELECT
i_dd => qy.OUTPUTSELECT
i_dd => qy.OUTPUTSELECT
i_dd => qy.OUTPUTSELECT
i_dd => qy.OUTPUTSELECT
i_dd => qy.OUTPUTSELECT
i_dd => q1.OUTPUTSELECT
i_dd => q1.OUTPUTSELECT
i_dd => q1.OUTPUTSELECT
i_dd => q1.OUTPUTSELECT
i_dd => q1.OUTPUTSELECT
i_dd => q1.OUTPUTSELECT
i_dd => q1.OUTPUTSELECT
i_dd => q1.OUTPUTSELECT
i_dd => q0.OUTPUTSELECT
i_dd => q0.OUTPUTSELECT
i_dd => q0.OUTPUTSELECT
i_dd => q0.OUTPUTSELECT
i_dd => q0.OUTPUTSELECT
i_dd => q0.OUTPUTSELECT
i_dd => q0.OUTPUTSELECT
i_dd => q0.OUTPUTSELECT
i_dd => qx.OUTPUTSELECT
i_dd => qx.OUTPUTSELECT
i_dd => qx.OUTPUTSELECT
i_dd => qx.OUTPUTSELECT
i_dd => qx.OUTPUTSELECT
i_dd => qx.OUTPUTSELECT
i_dd => qx.OUTPUTSELECT
i_dd => qx.OUTPUTSELECT
i_dd => qy.OUTPUTSELECT
i_dd => qy.OUTPUTSELECT
i_dd => qy.OUTPUTSELECT
i_dd => qy.OUTPUTSELECT
i_dd => qy.OUTPUTSELECT
i_dd => qy.OUTPUTSELECT
i_dd => qy.OUTPUTSELECT
i_dd => qy.OUTPUTSELECT
i_dd => q1.OUTPUTSELECT
i_dd => q1.OUTPUTSELECT
i_dd => q1.OUTPUTSELECT
i_dd => q1.OUTPUTSELECT
i_dd => q1.OUTPUTSELECT
i_dd => q1.OUTPUTSELECT
i_dd => q1.OUTPUTSELECT
i_dd => q1.OUTPUTSELECT
i_dd => q0.OUTPUTSELECT
i_dd => q0.OUTPUTSELECT
i_dd => q0.OUTPUTSELECT
i_dd => q0.OUTPUTSELECT
i_dd => q0.OUTPUTSELECT
i_dd => q0.OUTPUTSELECT
i_dd => q0.OUTPUTSELECT
i_dd => q0.OUTPUTSELECT
i_dd => q.IN0
i_dd => q.IN1
i_fd => qy.OUTPUTSELECT
i_fd => qy.OUTPUTSELECT
i_fd => qy.OUTPUTSELECT
i_fd => qy.OUTPUTSELECT
i_fd => qy.OUTPUTSELECT
i_fd => qy.OUTPUTSELECT
i_fd => qy.OUTPUTSELECT
i_fd => qy.OUTPUTSELECT
i_fd => q1.OUTPUTSELECT
i_fd => q1.OUTPUTSELECT
i_fd => q1.OUTPUTSELECT
i_fd => q1.OUTPUTSELECT
i_fd => q1.OUTPUTSELECT
i_fd => q1.OUTPUTSELECT
i_fd => q1.OUTPUTSELECT
i_fd => q1.OUTPUTSELECT
i_fd => q0.OUTPUTSELECT
i_fd => q0.OUTPUTSELECT
i_fd => q0.OUTPUTSELECT
i_fd => q0.OUTPUTSELECT
i_fd => q0.OUTPUTSELECT
i_fd => q0.OUTPUTSELECT
i_fd => q0.OUTPUTSELECT
i_fd => q0.OUTPUTSELECT
i_fd => qy.OUTPUTSELECT
i_fd => qy.OUTPUTSELECT
i_fd => qy.OUTPUTSELECT
i_fd => qy.OUTPUTSELECT
i_fd => qy.OUTPUTSELECT
i_fd => qy.OUTPUTSELECT
i_fd => qy.OUTPUTSELECT
i_fd => qy.OUTPUTSELECT
i_fd => q1.OUTPUTSELECT
i_fd => q1.OUTPUTSELECT
i_fd => q1.OUTPUTSELECT
i_fd => q1.OUTPUTSELECT
i_fd => q1.OUTPUTSELECT
i_fd => q1.OUTPUTSELECT
i_fd => q1.OUTPUTSELECT
i_fd => q1.OUTPUTSELECT
i_fd => q0.OUTPUTSELECT
i_fd => q0.OUTPUTSELECT
i_fd => q0.OUTPUTSELECT
i_fd => q0.OUTPUTSELECT
i_fd => q0.OUTPUTSELECT
i_fd => q0.OUTPUTSELECT
i_fd => q0.OUTPUTSELECT
i_fd => q0.OUTPUTSELECT
i_fd => qy.OUTPUTSELECT
i_fd => qy.OUTPUTSELECT
i_fd => qy.OUTPUTSELECT
i_fd => qy.OUTPUTSELECT
i_fd => qy.OUTPUTSELECT
i_fd => qy.OUTPUTSELECT
i_fd => qy.OUTPUTSELECT
i_fd => qy.OUTPUTSELECT
i_fd => q1.OUTPUTSELECT
i_fd => q1.OUTPUTSELECT
i_fd => q1.OUTPUTSELECT
i_fd => q1.OUTPUTSELECT
i_fd => q1.OUTPUTSELECT
i_fd => q1.OUTPUTSELECT
i_fd => q1.OUTPUTSELECT
i_fd => q1.OUTPUTSELECT
i_fd => q0.OUTPUTSELECT
i_fd => q0.OUTPUTSELECT
i_fd => q0.OUTPUTSELECT
i_fd => q0.OUTPUTSELECT
i_fd => q0.OUTPUTSELECT
i_fd => q0.OUTPUTSELECT
i_fd => q0.OUTPUTSELECT
i_fd => q0.OUTPUTSELECT
i_fd => q.IN1
i_fd => q.IN1
clk => q0[0].CLK
clk => q0[1].CLK
clk => q0[2].CLK
clk => q0[3].CLK
clk => q0[4].CLK
clk => q0[5].CLK
clk => q0[6].CLK
clk => q0[7].CLK
clk => q1[0].CLK
clk => q1[1].CLK
clk => q1[2].CLK
clk => q1[3].CLK
clk => q1[4].CLK
clk => q1[5].CLK
clk => q1[6].CLK
clk => q1[7].CLK
clk => qy[0].CLK
clk => qy[1].CLK
clk => qy[2].CLK
clk => qy[3].CLK
clk => qy[4].CLK
clk => qy[5].CLK
clk => qy[6].CLK
clk => qy[7].CLK
clk => qx[0].CLK
clk => qx[1].CLK
clk => qx[2].CLK
clk => qx[3].CLK
clk => qx[4].CLK
clk => qx[5].CLK
clk => qx[6].CLK
clk => qx[7].CLK


|pc8001|fz80:Z80|reg_quad3:reg_l
a[0] => q1.DATAB
a[0] => q0.DATAA
a[0] => qy.DATAB
a[0] => qx.DATAB
a[1] => q1.DATAB
a[1] => q0.DATAA
a[1] => qy.DATAB
a[1] => qx.DATAB
a[2] => q1.DATAB
a[2] => q0.DATAA
a[2] => qy.DATAB
a[2] => qx.DATAB
a[3] => q1.DATAB
a[3] => q0.DATAA
a[3] => qy.DATAB
a[3] => qx.DATAB
a[4] => q1.DATAB
a[4] => q0.DATAA
a[4] => qy.DATAB
a[4] => qx.DATAB
a[5] => q1.DATAB
a[5] => q0.DATAA
a[5] => qy.DATAB
a[5] => qx.DATAB
a[6] => q1.DATAB
a[6] => q0.DATAA
a[6] => qy.DATAB
a[6] => qx.DATAB
a[7] => q1.DATAB
a[7] => q0.DATAA
a[7] => qy.DATAB
a[7] => qx.DATAB
a2[0] => q1.DATAB
a2[0] => q0.DATAA
a2[0] => qy.DATAB
a2[0] => qx.DATAB
a2[1] => q1.DATAB
a2[1] => q0.DATAA
a2[1] => qy.DATAB
a2[1] => qx.DATAB
a2[2] => q1.DATAB
a2[2] => q0.DATAA
a2[2] => qy.DATAB
a2[2] => qx.DATAB
a2[3] => q1.DATAB
a2[3] => q0.DATAA
a2[3] => qy.DATAB
a2[3] => qx.DATAB
a2[4] => q1.DATAB
a2[4] => q0.DATAA
a2[4] => qy.DATAB
a2[4] => qx.DATAB
a2[5] => q1.DATAB
a2[5] => q0.DATAA
a2[5] => qy.DATAB
a2[5] => qx.DATAB
a2[6] => q1.DATAB
a2[6] => q0.DATAA
a2[6] => qy.DATAB
a2[6] => qx.DATAB
a2[7] => q1.DATAB
a2[7] => q0.DATAA
a2[7] => qy.DATAB
a2[7] => qx.DATAB
a3[0] => q1.DATAB
a3[0] => q0.DATAA
a3[0] => qy.DATAB
a3[0] => qx.DATAB
a3[1] => q1.DATAB
a3[1] => q0.DATAA
a3[1] => qy.DATAB
a3[1] => qx.DATAB
a3[2] => q1.DATAB
a3[2] => q0.DATAA
a3[2] => qy.DATAB
a3[2] => qx.DATAB
a3[3] => q1.DATAB
a3[3] => q0.DATAA
a3[3] => qy.DATAB
a3[3] => qx.DATAB
a3[4] => q1.DATAB
a3[4] => q0.DATAA
a3[4] => qy.DATAB
a3[4] => qx.DATAB
a3[5] => q1.DATAB
a3[5] => q0.DATAA
a3[5] => qy.DATAB
a3[5] => qx.DATAB
a3[6] => q1.DATAB
a3[6] => q0.DATAA
a3[6] => qy.DATAB
a3[6] => qx.DATAB
a3[7] => q1.DATAB
a3[7] => q0.DATAA
a3[7] => qy.DATAB
a3[7] => qx.DATAB
load => qx.OUTPUTSELECT
load => qx.OUTPUTSELECT
load => qx.OUTPUTSELECT
load => qx.OUTPUTSELECT
load => qx.OUTPUTSELECT
load => qx.OUTPUTSELECT
load => qx.OUTPUTSELECT
load => qx.OUTPUTSELECT
load => qy.OUTPUTSELECT
load => qy.OUTPUTSELECT
load => qy.OUTPUTSELECT
load => qy.OUTPUTSELECT
load => qy.OUTPUTSELECT
load => qy.OUTPUTSELECT
load => qy.OUTPUTSELECT
load => qy.OUTPUTSELECT
load => q1.OUTPUTSELECT
load => q1.OUTPUTSELECT
load => q1.OUTPUTSELECT
load => q1.OUTPUTSELECT
load => q1.OUTPUTSELECT
load => q1.OUTPUTSELECT
load => q1.OUTPUTSELECT
load => q1.OUTPUTSELECT
load => q0.OUTPUTSELECT
load => q0.OUTPUTSELECT
load => q0.OUTPUTSELECT
load => q0.OUTPUTSELECT
load => q0.OUTPUTSELECT
load => q0.OUTPUTSELECT
load => q0.OUTPUTSELECT
load => q0.OUTPUTSELECT
load2 => qx.OUTPUTSELECT
load2 => qx.OUTPUTSELECT
load2 => qx.OUTPUTSELECT
load2 => qx.OUTPUTSELECT
load2 => qx.OUTPUTSELECT
load2 => qx.OUTPUTSELECT
load2 => qx.OUTPUTSELECT
load2 => qx.OUTPUTSELECT
load2 => qy.OUTPUTSELECT
load2 => qy.OUTPUTSELECT
load2 => qy.OUTPUTSELECT
load2 => qy.OUTPUTSELECT
load2 => qy.OUTPUTSELECT
load2 => qy.OUTPUTSELECT
load2 => qy.OUTPUTSELECT
load2 => qy.OUTPUTSELECT
load2 => q1.OUTPUTSELECT
load2 => q1.OUTPUTSELECT
load2 => q1.OUTPUTSELECT
load2 => q1.OUTPUTSELECT
load2 => q1.OUTPUTSELECT
load2 => q1.OUTPUTSELECT
load2 => q1.OUTPUTSELECT
load2 => q1.OUTPUTSELECT
load2 => q0.OUTPUTSELECT
load2 => q0.OUTPUTSELECT
load2 => q0.OUTPUTSELECT
load2 => q0.OUTPUTSELECT
load2 => q0.OUTPUTSELECT
load2 => q0.OUTPUTSELECT
load2 => q0.OUTPUTSELECT
load2 => q0.OUTPUTSELECT
load3 => qx.OUTPUTSELECT
load3 => qx.OUTPUTSELECT
load3 => qx.OUTPUTSELECT
load3 => qx.OUTPUTSELECT
load3 => qx.OUTPUTSELECT
load3 => qx.OUTPUTSELECT
load3 => qx.OUTPUTSELECT
load3 => qx.OUTPUTSELECT
load3 => qy.OUTPUTSELECT
load3 => qy.OUTPUTSELECT
load3 => qy.OUTPUTSELECT
load3 => qy.OUTPUTSELECT
load3 => qy.OUTPUTSELECT
load3 => qy.OUTPUTSELECT
load3 => qy.OUTPUTSELECT
load3 => qy.OUTPUTSELECT
load3 => q1.OUTPUTSELECT
load3 => q1.OUTPUTSELECT
load3 => q1.OUTPUTSELECT
load3 => q1.OUTPUTSELECT
load3 => q1.OUTPUTSELECT
load3 => q1.OUTPUTSELECT
load3 => q1.OUTPUTSELECT
load3 => q1.OUTPUTSELECT
load3 => q0.OUTPUTSELECT
load3 => q0.OUTPUTSELECT
load3 => q0.OUTPUTSELECT
load3 => q0.OUTPUTSELECT
load3 => q0.OUTPUTSELECT
load3 => q0.OUTPUTSELECT
load3 => q0.OUTPUTSELECT
load3 => q0.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q1.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q0.OUTPUTSELECT
regsel => q.IN0
i_dd => qx.OUTPUTSELECT
i_dd => qx.OUTPUTSELECT
i_dd => qx.OUTPUTSELECT
i_dd => qx.OUTPUTSELECT
i_dd => qx.OUTPUTSELECT
i_dd => qx.OUTPUTSELECT
i_dd => qx.OUTPUTSELECT
i_dd => qx.OUTPUTSELECT
i_dd => qy.OUTPUTSELECT
i_dd => qy.OUTPUTSELECT
i_dd => qy.OUTPUTSELECT
i_dd => qy.OUTPUTSELECT
i_dd => qy.OUTPUTSELECT
i_dd => qy.OUTPUTSELECT
i_dd => qy.OUTPUTSELECT
i_dd => qy.OUTPUTSELECT
i_dd => q1.OUTPUTSELECT
i_dd => q1.OUTPUTSELECT
i_dd => q1.OUTPUTSELECT
i_dd => q1.OUTPUTSELECT
i_dd => q1.OUTPUTSELECT
i_dd => q1.OUTPUTSELECT
i_dd => q1.OUTPUTSELECT
i_dd => q1.OUTPUTSELECT
i_dd => q0.OUTPUTSELECT
i_dd => q0.OUTPUTSELECT
i_dd => q0.OUTPUTSELECT
i_dd => q0.OUTPUTSELECT
i_dd => q0.OUTPUTSELECT
i_dd => q0.OUTPUTSELECT
i_dd => q0.OUTPUTSELECT
i_dd => q0.OUTPUTSELECT
i_dd => qx.OUTPUTSELECT
i_dd => qx.OUTPUTSELECT
i_dd => qx.OUTPUTSELECT
i_dd => qx.OUTPUTSELECT
i_dd => qx.OUTPUTSELECT
i_dd => qx.OUTPUTSELECT
i_dd => qx.OUTPUTSELECT
i_dd => qx.OUTPUTSELECT
i_dd => qy.OUTPUTSELECT
i_dd => qy.OUTPUTSELECT
i_dd => qy.OUTPUTSELECT
i_dd => qy.OUTPUTSELECT
i_dd => qy.OUTPUTSELECT
i_dd => qy.OUTPUTSELECT
i_dd => qy.OUTPUTSELECT
i_dd => qy.OUTPUTSELECT
i_dd => q1.OUTPUTSELECT
i_dd => q1.OUTPUTSELECT
i_dd => q1.OUTPUTSELECT
i_dd => q1.OUTPUTSELECT
i_dd => q1.OUTPUTSELECT
i_dd => q1.OUTPUTSELECT
i_dd => q1.OUTPUTSELECT
i_dd => q1.OUTPUTSELECT
i_dd => q0.OUTPUTSELECT
i_dd => q0.OUTPUTSELECT
i_dd => q0.OUTPUTSELECT
i_dd => q0.OUTPUTSELECT
i_dd => q0.OUTPUTSELECT
i_dd => q0.OUTPUTSELECT
i_dd => q0.OUTPUTSELECT
i_dd => q0.OUTPUTSELECT
i_dd => qx.OUTPUTSELECT
i_dd => qx.OUTPUTSELECT
i_dd => qx.OUTPUTSELECT
i_dd => qx.OUTPUTSELECT
i_dd => qx.OUTPUTSELECT
i_dd => qx.OUTPUTSELECT
i_dd => qx.OUTPUTSELECT
i_dd => qx.OUTPUTSELECT
i_dd => qy.OUTPUTSELECT
i_dd => qy.OUTPUTSELECT
i_dd => qy.OUTPUTSELECT
i_dd => qy.OUTPUTSELECT
i_dd => qy.OUTPUTSELECT
i_dd => qy.OUTPUTSELECT
i_dd => qy.OUTPUTSELECT
i_dd => qy.OUTPUTSELECT
i_dd => q1.OUTPUTSELECT
i_dd => q1.OUTPUTSELECT
i_dd => q1.OUTPUTSELECT
i_dd => q1.OUTPUTSELECT
i_dd => q1.OUTPUTSELECT
i_dd => q1.OUTPUTSELECT
i_dd => q1.OUTPUTSELECT
i_dd => q1.OUTPUTSELECT
i_dd => q0.OUTPUTSELECT
i_dd => q0.OUTPUTSELECT
i_dd => q0.OUTPUTSELECT
i_dd => q0.OUTPUTSELECT
i_dd => q0.OUTPUTSELECT
i_dd => q0.OUTPUTSELECT
i_dd => q0.OUTPUTSELECT
i_dd => q0.OUTPUTSELECT
i_dd => q.IN0
i_dd => q.IN1
i_fd => qy.OUTPUTSELECT
i_fd => qy.OUTPUTSELECT
i_fd => qy.OUTPUTSELECT
i_fd => qy.OUTPUTSELECT
i_fd => qy.OUTPUTSELECT
i_fd => qy.OUTPUTSELECT
i_fd => qy.OUTPUTSELECT
i_fd => qy.OUTPUTSELECT
i_fd => q1.OUTPUTSELECT
i_fd => q1.OUTPUTSELECT
i_fd => q1.OUTPUTSELECT
i_fd => q1.OUTPUTSELECT
i_fd => q1.OUTPUTSELECT
i_fd => q1.OUTPUTSELECT
i_fd => q1.OUTPUTSELECT
i_fd => q1.OUTPUTSELECT
i_fd => q0.OUTPUTSELECT
i_fd => q0.OUTPUTSELECT
i_fd => q0.OUTPUTSELECT
i_fd => q0.OUTPUTSELECT
i_fd => q0.OUTPUTSELECT
i_fd => q0.OUTPUTSELECT
i_fd => q0.OUTPUTSELECT
i_fd => q0.OUTPUTSELECT
i_fd => qy.OUTPUTSELECT
i_fd => qy.OUTPUTSELECT
i_fd => qy.OUTPUTSELECT
i_fd => qy.OUTPUTSELECT
i_fd => qy.OUTPUTSELECT
i_fd => qy.OUTPUTSELECT
i_fd => qy.OUTPUTSELECT
i_fd => qy.OUTPUTSELECT
i_fd => q1.OUTPUTSELECT
i_fd => q1.OUTPUTSELECT
i_fd => q1.OUTPUTSELECT
i_fd => q1.OUTPUTSELECT
i_fd => q1.OUTPUTSELECT
i_fd => q1.OUTPUTSELECT
i_fd => q1.OUTPUTSELECT
i_fd => q1.OUTPUTSELECT
i_fd => q0.OUTPUTSELECT
i_fd => q0.OUTPUTSELECT
i_fd => q0.OUTPUTSELECT
i_fd => q0.OUTPUTSELECT
i_fd => q0.OUTPUTSELECT
i_fd => q0.OUTPUTSELECT
i_fd => q0.OUTPUTSELECT
i_fd => q0.OUTPUTSELECT
i_fd => qy.OUTPUTSELECT
i_fd => qy.OUTPUTSELECT
i_fd => qy.OUTPUTSELECT
i_fd => qy.OUTPUTSELECT
i_fd => qy.OUTPUTSELECT
i_fd => qy.OUTPUTSELECT
i_fd => qy.OUTPUTSELECT
i_fd => qy.OUTPUTSELECT
i_fd => q1.OUTPUTSELECT
i_fd => q1.OUTPUTSELECT
i_fd => q1.OUTPUTSELECT
i_fd => q1.OUTPUTSELECT
i_fd => q1.OUTPUTSELECT
i_fd => q1.OUTPUTSELECT
i_fd => q1.OUTPUTSELECT
i_fd => q1.OUTPUTSELECT
i_fd => q0.OUTPUTSELECT
i_fd => q0.OUTPUTSELECT
i_fd => q0.OUTPUTSELECT
i_fd => q0.OUTPUTSELECT
i_fd => q0.OUTPUTSELECT
i_fd => q0.OUTPUTSELECT
i_fd => q0.OUTPUTSELECT
i_fd => q0.OUTPUTSELECT
i_fd => q.IN1
i_fd => q.IN1
clk => q0[0].CLK
clk => q0[1].CLK
clk => q0[2].CLK
clk => q0[3].CLK
clk => q0[4].CLK
clk => q0[5].CLK
clk => q0[6].CLK
clk => q0[7].CLK
clk => q1[0].CLK
clk => q1[1].CLK
clk => q1[2].CLK
clk => q1[3].CLK
clk => q1[4].CLK
clk => q1[5].CLK
clk => q1[6].CLK
clk => q1[7].CLK
clk => qy[0].CLK
clk => qy[1].CLK
clk => qy[2].CLK
clk => qy[3].CLK
clk => qy[4].CLK
clk => qy[5].CLK
clk => qy[6].CLK
clk => qy[7].CLK
clk => qx[0].CLK
clk => qx[1].CLK
clk => qx[2].CLK
clk => qx[3].CLK
clk => qx[4].CLK
clk => qx[5].CLK
clk => qx[6].CLK
clk => qx[7].CLK


|pc8001|fz80:Z80|reg_2s:reg_sph
a[0] => q.DATAB
a[1] => q.DATAB
a[2] => q.DATAB
a[3] => q.DATAB
a[4] => q.DATAB
a[5] => q.DATAB
a[6] => q.DATAB
a[7] => q.DATAB
a2[0] => q.DATAB
a2[1] => q.DATAB
a2[2] => q.DATAB
a2[3] => q.DATAB
a2[4] => q.DATAB
a2[5] => q.DATAB
a2[6] => q.DATAB
a2[7] => q.DATAB
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load2 => q.OUTPUTSELECT
load2 => q.OUTPUTSELECT
load2 => q.OUTPUTSELECT
load2 => q.OUTPUTSELECT
load2 => q.OUTPUTSELECT
load2 => q.OUTPUTSELECT
load2 => q.OUTPUTSELECT
load2 => q.OUTPUTSELECT
set => q.OUTPUTSELECT
set => q.OUTPUTSELECT
set => q.OUTPUTSELECT
set => q.OUTPUTSELECT
set => q.OUTPUTSELECT
set => q.OUTPUTSELECT
set => q.OUTPUTSELECT
set => q.OUTPUTSELECT
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK


|pc8001|fz80:Z80|reg_2s:reg_spl
a[0] => q.DATAB
a[1] => q.DATAB
a[2] => q.DATAB
a[3] => q.DATAB
a[4] => q.DATAB
a[5] => q.DATAB
a[6] => q.DATAB
a[7] => q.DATAB
a2[0] => q.DATAB
a2[1] => q.DATAB
a2[2] => q.DATAB
a2[3] => q.DATAB
a2[4] => q.DATAB
a2[5] => q.DATAB
a2[6] => q.DATAB
a2[7] => q.DATAB
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load2 => q.OUTPUTSELECT
load2 => q.OUTPUTSELECT
load2 => q.OUTPUTSELECT
load2 => q.OUTPUTSELECT
load2 => q.OUTPUTSELECT
load2 => q.OUTPUTSELECT
load2 => q.OUTPUTSELECT
load2 => q.OUTPUTSELECT
set => q.OUTPUTSELECT
set => q.OUTPUTSELECT
set => q.OUTPUTSELECT
set => q.OUTPUTSELECT
set => q.OUTPUTSELECT
set => q.OUTPUTSELECT
set => q.OUTPUTSELECT
set => q.OUTPUTSELECT
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK


|pc8001|fz80:Z80|reg_pch:reg_pch
a[0] => comb.IN0
a[1] => comb.IN0
a[2] => comb.IN0
a[3] => comb.IN0
a[4] => comb.IN0
a[5] => comb.IN0
a[6] => comb.IN0
a[7] => comb.IN0
a2[0] => comb.IN0
a2[1] => comb.IN0
a2[2] => comb.IN0
a2[3] => comb.IN0
a2[4] => comb.IN0
a2[5] => comb.IN0
a2[6] => comb.IN0
a2[7] => comb.IN0
load => comb.IN1
load => comb.IN1
load => comb.IN1
load => comb.IN1
load => comb.IN1
load => comb.IN1
load => comb.IN1
load => comb.IN1
load => comb.IN0
load2 => comb.IN1
load2 => comb.IN1
load2 => comb.IN1
load2 => comb.IN1
load2 => comb.IN1
load2 => comb.IN1
load2 => comb.IN1
load2 => comb.IN1
load2 => comb.IN1
count => c[0].IN1
count => c[1].IN1
count => c[2].IN1
count => c[3].IN1
count => c[4].IN1
count => c[5].IN1
count => c[6].IN1
count => comb.IN1
dec => qa[0].IN1
dec => qa[1].IN1
dec => qa[2].IN1
dec => qa[3].IN1
dec => qa[4].IN1
dec => qa[5].IN1
dec => qa[6].IN1
clr => notload.IN1
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK


|pc8001|fz80:Z80|reg_pcl:reg_pcl
a[0] => d.IN0
a[1] => d.IN0
a[2] => d.IN0
a[3] => d.IN0
a[4] => d.IN0
a[5] => d.IN0
a[6] => d.IN0
a[7] => d.IN0
a2[0] => d.IN0
a2[1] => d.IN0
a2[2] => d.IN0
a2[3] => d.IN0
a2[4] => d.IN0
a2[5] => d.IN0
a2[6] => d.IN0
a2[7] => d.IN0
a3[0] => d.IN0
a3[1] => d.IN0
a3[2] => d.IN0
load => d.IN1
load => d.IN1
load => d.IN1
load => d.IN1
load => d.IN1
load => d.IN1
load => d.IN1
load => d.IN1
load => notload.IN0
load2 => d.IN1
load2 => d.IN1
load2 => d.IN1
load2 => d.IN1
load2 => d.IN1
load2 => d.IN1
load2 => d.IN1
load2 => d.IN1
load2 => notload.IN1
load3 => d.IN1
load3 => d.IN1
load3 => d.IN1
load3 => notload.IN1
count => c[0].IN1
count => c[1].IN1
count => c[2].IN1
count => c[3].IN1
count => c[4].IN1
count => c[5].IN1
count => c[6].IN1
count => co.IN1
count => d.IN1
dec => qa[0].IN1
dec => qa[1].IN1
dec => qa[2].IN1
dec => qa[3].IN1
dec => qa[4].IN1
dec => qa[5].IN1
dec => qa[6].IN1
dec => qa[7].IN1
clr => notload.IN1
load66 => d[1].IN1
load66 => d[2].IN1
load66 => d[5].IN1
load66 => d[6].IN1
load66 => notload.IN1
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK


|pc8001|fz80:Z80|reg_2:reg_adrh
a[0] => q.DATAB
a[1] => q.DATAB
a[2] => q.DATAB
a[3] => q.DATAB
a[4] => q.DATAB
a[5] => q.DATAB
a[6] => q.DATAB
a[7] => q.DATAB
a2[0] => q.DATAB
a2[1] => q.DATAB
a2[2] => q.DATAB
a2[3] => q.DATAB
a2[4] => q.DATAB
a2[5] => q.DATAB
a2[6] => q.DATAB
a2[7] => q.DATAB
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load2 => q.OUTPUTSELECT
load2 => q.OUTPUTSELECT
load2 => q.OUTPUTSELECT
load2 => q.OUTPUTSELECT
load2 => q.OUTPUTSELECT
load2 => q.OUTPUTSELECT
load2 => q.OUTPUTSELECT
load2 => q.OUTPUTSELECT
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK


|pc8001|fz80:Z80|reg_2:reg_adrl
a[0] => q.DATAB
a[1] => q.DATAB
a[2] => q.DATAB
a[3] => q.DATAB
a[4] => q.DATAB
a[5] => q.DATAB
a[6] => q.DATAB
a[7] => q.DATAB
a2[0] => q.DATAB
a2[1] => q.DATAB
a2[2] => q.DATAB
a2[3] => q.DATAB
a2[4] => q.DATAB
a2[5] => q.DATAB
a2[6] => q.DATAB
a2[7] => q.DATAB
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load2 => q.OUTPUTSELECT
load2 => q.OUTPUTSELECT
load2 => q.OUTPUTSELECT
load2 => q.OUTPUTSELECT
load2 => q.OUTPUTSELECT
load2 => q.OUTPUTSELECT
load2 => q.OUTPUTSELECT
load2 => q.OUTPUTSELECT
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK


|pc8001|fz80:Z80|reg_r:reg_r
a[0] => d.IN0
a[1] => d.IN0
a[2] => d.IN0
a[3] => d.IN0
a[4] => d.IN0
a[5] => d.IN0
a[6] => d.IN0
a[7] => d.IN0
load => d.IN1
load => d.IN1
load => d.IN1
load => d.IN1
load => d.IN1
load => d.IN1
load => d.IN1
load => d.IN1
load => notload.IN0
count => c[0].IN1
count => c[1].IN1
count => c[2].IN1
count => c[3].IN1
count => c[4].IN1
count => c[5].IN1
count => d.IN1
clr => notload.IN1
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK


|pc8001|fz80:Z80|reg_simplec:reg_i
a[0] => q.DATAB
a[1] => q.DATAB
a[2] => q.DATAB
a[3] => q.DATAB
a[4] => q.DATAB
a[5] => q.DATAB
a[6] => q.DATAB
a[7] => q.DATAB
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
clr => q.OUTPUTSELECT
clr => q.OUTPUTSELECT
clr => q.OUTPUTSELECT
clr => q.OUTPUTSELECT
clr => q.OUTPUTSELECT
clr => q.OUTPUTSELECT
clr => q.OUTPUTSELECT
clr => q.OUTPUTSELECT
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK


|pc8001|fz80:Z80|reg_simple:reg_data
a[0] => q[0]~reg0.DATAIN
a[1] => q[1]~reg0.DATAIN
a[2] => q[2]~reg0.DATAIN
a[3] => q[3]~reg0.DATAIN
a[4] => q[4]~reg0.DATAIN
a[5] => q[5]~reg0.DATAIN
a[6] => q[6]~reg0.DATAIN
a[7] => q[7]~reg0.DATAIN
load => q[0]~reg0.ENA
load => q[1]~reg0.ENA
load => q[2]~reg0.ENA
load => q[3]~reg0.ENA
load => q[4]~reg0.ENA
load => q[5]~reg0.ENA
load => q[6]~reg0.ENA
load => q[7]~reg0.ENA
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK


|pc8001|altip_inside_rom:beeprom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clken => clken.IN1
clock => clock.IN1


|pc8001|altip_inside_rom:beeprom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_bq31:auto_generated.address_a[0]
address_a[1] => altsyncram_bq31:auto_generated.address_a[1]
address_a[2] => altsyncram_bq31:auto_generated.address_a[2]
address_a[3] => altsyncram_bq31:auto_generated.address_a[3]
address_a[4] => altsyncram_bq31:auto_generated.address_a[4]
address_a[5] => altsyncram_bq31:auto_generated.address_a[5]
address_a[6] => altsyncram_bq31:auto_generated.address_a[6]
address_a[7] => altsyncram_bq31:auto_generated.address_a[7]
address_a[8] => altsyncram_bq31:auto_generated.address_a[8]
address_a[9] => altsyncram_bq31:auto_generated.address_a[9]
address_a[10] => altsyncram_bq31:auto_generated.address_a[10]
address_a[11] => altsyncram_bq31:auto_generated.address_a[11]
address_a[12] => altsyncram_bq31:auto_generated.address_a[12]
address_a[13] => altsyncram_bq31:auto_generated.address_a[13]
address_a[14] => altsyncram_bq31:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_bq31:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_bq31:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|pc8001|altip_inside_rom:beeprom|altsyncram:altsyncram_component|altsyncram_bq31:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[13] => address_reg_a[1].DATAIN
address_a[14] => address_reg_a[2].DATAIN
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[2].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken0 => ram_block1a32.ENA0
clocken0 => ram_block1a33.ENA0
clocken0 => ram_block1a34.ENA0
clocken0 => ram_block1a35.ENA0
clocken0 => ram_block1a36.ENA0
clocken0 => ram_block1a37.ENA0
clocken0 => ram_block1a38.ENA0
clocken0 => ram_block1a39.ENA0
clocken0 => ram_block1a40.ENA0
clocken0 => ram_block1a41.ENA0
clocken0 => ram_block1a42.ENA0
clocken0 => ram_block1a43.ENA0
clocken0 => ram_block1a44.ENA0
clocken0 => ram_block1a45.ENA0
clocken0 => ram_block1a46.ENA0
clocken0 => ram_block1a47.ENA0
clocken0 => ram_block1a48.ENA0
clocken0 => ram_block1a49.ENA0
clocken0 => ram_block1a50.ENA0
clocken0 => ram_block1a51.ENA0
clocken0 => ram_block1a52.ENA0
clocken0 => ram_block1a53.ENA0
clocken0 => ram_block1a54.ENA0
clocken0 => ram_block1a55.ENA0
clocken0 => ram_block1a56.ENA0
clocken0 => ram_block1a57.ENA0
clocken0 => ram_block1a58.ENA0
clocken0 => ram_block1a59.ENA0
clocken0 => ram_block1a60.ENA0
clocken0 => ram_block1a61.ENA0
clocken0 => ram_block1a62.ENA0
clocken0 => ram_block1a63.ENA0
clocken0 => address_reg_a[2].ENA
clocken0 => address_reg_a[1].ENA
clocken0 => address_reg_a[0].ENA
clocken0 => out_address_reg_a[2].ENA
clocken0 => out_address_reg_a[1].ENA
clocken0 => out_address_reg_a[0].ENA


|pc8001|altip_inside_rom:beeprom|altsyncram:altsyncram_component|altsyncram_bq31:auto_generated|mux_7bb:mux2
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[42] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[48] => _.IN1
data[48] => _.IN1
data[49] => _.IN1
data[49] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[51] => _.IN1
data[51] => _.IN1
data[52] => _.IN1
data[52] => _.IN1
data[53] => _.IN1
data[53] => _.IN1
data[54] => _.IN1
data[54] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => result_node[7].IN0
sel[2] => _.IN0
sel[2] => result_node[6].IN0
sel[2] => _.IN0
sel[2] => result_node[5].IN0
sel[2] => _.IN0
sel[2] => result_node[4].IN0
sel[2] => _.IN0
sel[2] => result_node[3].IN0
sel[2] => _.IN0
sel[2] => result_node[2].IN0
sel[2] => _.IN0
sel[2] => result_node[1].IN0
sel[2] => _.IN0
sel[2] => result_node[0].IN0
sel[2] => _.IN0


|pc8001|altip_inside_ram_32KB:inside_ram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clken => clken.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1


|pc8001|altip_inside_ram_32KB:inside_ram|altsyncram:altsyncram_component
wren_a => altsyncram_16b1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_16b1:auto_generated.data_a[0]
data_a[1] => altsyncram_16b1:auto_generated.data_a[1]
data_a[2] => altsyncram_16b1:auto_generated.data_a[2]
data_a[3] => altsyncram_16b1:auto_generated.data_a[3]
data_a[4] => altsyncram_16b1:auto_generated.data_a[4]
data_a[5] => altsyncram_16b1:auto_generated.data_a[5]
data_a[6] => altsyncram_16b1:auto_generated.data_a[6]
data_a[7] => altsyncram_16b1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_16b1:auto_generated.address_a[0]
address_a[1] => altsyncram_16b1:auto_generated.address_a[1]
address_a[2] => altsyncram_16b1:auto_generated.address_a[2]
address_a[3] => altsyncram_16b1:auto_generated.address_a[3]
address_a[4] => altsyncram_16b1:auto_generated.address_a[4]
address_a[5] => altsyncram_16b1:auto_generated.address_a[5]
address_a[6] => altsyncram_16b1:auto_generated.address_a[6]
address_a[7] => altsyncram_16b1:auto_generated.address_a[7]
address_a[8] => altsyncram_16b1:auto_generated.address_a[8]
address_a[9] => altsyncram_16b1:auto_generated.address_a[9]
address_a[10] => altsyncram_16b1:auto_generated.address_a[10]
address_a[11] => altsyncram_16b1:auto_generated.address_a[11]
address_a[12] => altsyncram_16b1:auto_generated.address_a[12]
address_a[13] => altsyncram_16b1:auto_generated.address_a[13]
address_a[14] => altsyncram_16b1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_16b1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_16b1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|pc8001|altip_inside_ram_32KB:inside_ram|altsyncram:altsyncram_component|altsyncram_16b1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_nga:decode3.data[0]
address_a[13] => address_reg_a[1].DATAIN
address_a[13] => decode_nga:decode3.data[1]
address_a[14] => address_reg_a[2].DATAIN
address_a[14] => decode_nga:decode3.data[2]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[2].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken0 => ram_block1a32.ENA0
clocken0 => ram_block1a33.ENA0
clocken0 => ram_block1a34.ENA0
clocken0 => ram_block1a35.ENA0
clocken0 => ram_block1a36.ENA0
clocken0 => ram_block1a37.ENA0
clocken0 => ram_block1a38.ENA0
clocken0 => ram_block1a39.ENA0
clocken0 => ram_block1a40.ENA0
clocken0 => ram_block1a41.ENA0
clocken0 => ram_block1a42.ENA0
clocken0 => ram_block1a43.ENA0
clocken0 => ram_block1a44.ENA0
clocken0 => ram_block1a45.ENA0
clocken0 => ram_block1a46.ENA0
clocken0 => ram_block1a47.ENA0
clocken0 => ram_block1a48.ENA0
clocken0 => ram_block1a49.ENA0
clocken0 => ram_block1a50.ENA0
clocken0 => ram_block1a51.ENA0
clocken0 => ram_block1a52.ENA0
clocken0 => ram_block1a53.ENA0
clocken0 => ram_block1a54.ENA0
clocken0 => ram_block1a55.ENA0
clocken0 => ram_block1a56.ENA0
clocken0 => ram_block1a57.ENA0
clocken0 => ram_block1a58.ENA0
clocken0 => ram_block1a59.ENA0
clocken0 => ram_block1a60.ENA0
clocken0 => ram_block1a61.ENA0
clocken0 => ram_block1a62.ENA0
clocken0 => ram_block1a63.ENA0
clocken0 => address_reg_a[2].ENA
clocken0 => address_reg_a[1].ENA
clocken0 => address_reg_a[0].ENA
clocken0 => out_address_reg_a[2].ENA
clocken0 => out_address_reg_a[1].ENA
clocken0 => out_address_reg_a[0].ENA
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[0] => ram_block1a32.PORTADATAIN
data_a[0] => ram_block1a40.PORTADATAIN
data_a[0] => ram_block1a48.PORTADATAIN
data_a[0] => ram_block1a56.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[1] => ram_block1a33.PORTADATAIN
data_a[1] => ram_block1a41.PORTADATAIN
data_a[1] => ram_block1a49.PORTADATAIN
data_a[1] => ram_block1a57.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[2] => ram_block1a34.PORTADATAIN
data_a[2] => ram_block1a42.PORTADATAIN
data_a[2] => ram_block1a50.PORTADATAIN
data_a[2] => ram_block1a58.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[3] => ram_block1a35.PORTADATAIN
data_a[3] => ram_block1a43.PORTADATAIN
data_a[3] => ram_block1a51.PORTADATAIN
data_a[3] => ram_block1a59.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[4] => ram_block1a36.PORTADATAIN
data_a[4] => ram_block1a44.PORTADATAIN
data_a[4] => ram_block1a52.PORTADATAIN
data_a[4] => ram_block1a60.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[5] => ram_block1a37.PORTADATAIN
data_a[5] => ram_block1a45.PORTADATAIN
data_a[5] => ram_block1a53.PORTADATAIN
data_a[5] => ram_block1a61.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[6] => ram_block1a38.PORTADATAIN
data_a[6] => ram_block1a46.PORTADATAIN
data_a[6] => ram_block1a54.PORTADATAIN
data_a[6] => ram_block1a62.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
data_a[7] => ram_block1a39.PORTADATAIN
data_a[7] => ram_block1a47.PORTADATAIN
data_a[7] => ram_block1a55.PORTADATAIN
data_a[7] => ram_block1a63.PORTADATAIN
wren_a => decode_nga:decode3.enable


|pc8001|altip_inside_ram_32KB:inside_ram|altsyncram:altsyncram_component|altsyncram_16b1:auto_generated|decode_nga:decode3
data[0] => w_anode413w[1].IN0
data[0] => w_anode430w[1].IN1
data[0] => w_anode440w[1].IN0
data[0] => w_anode450w[1].IN1
data[0] => w_anode460w[1].IN0
data[0] => w_anode470w[1].IN1
data[0] => w_anode480w[1].IN0
data[0] => w_anode490w[1].IN1
data[1] => w_anode413w[2].IN0
data[1] => w_anode430w[2].IN0
data[1] => w_anode440w[2].IN1
data[1] => w_anode450w[2].IN1
data[1] => w_anode460w[2].IN0
data[1] => w_anode470w[2].IN0
data[1] => w_anode480w[2].IN1
data[1] => w_anode490w[2].IN1
data[2] => w_anode413w[3].IN0
data[2] => w_anode430w[3].IN0
data[2] => w_anode440w[3].IN0
data[2] => w_anode450w[3].IN0
data[2] => w_anode460w[3].IN1
data[2] => w_anode470w[3].IN1
data[2] => w_anode480w[3].IN1
data[2] => w_anode490w[3].IN1
enable => w_anode413w[1].IN0
enable => w_anode430w[1].IN0
enable => w_anode440w[1].IN0
enable => w_anode450w[1].IN0
enable => w_anode460w[1].IN0
enable => w_anode470w[1].IN0
enable => w_anode480w[1].IN0
enable => w_anode490w[1].IN0


|pc8001|altip_inside_ram_32KB:inside_ram|altsyncram:altsyncram_component|altsyncram_16b1:auto_generated|mux_7bb:mux2
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[42] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[48] => _.IN1
data[48] => _.IN1
data[49] => _.IN1
data[49] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[51] => _.IN1
data[51] => _.IN1
data[52] => _.IN1
data[52] => _.IN1
data[53] => _.IN1
data[53] => _.IN1
data[54] => _.IN1
data[54] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => result_node[7].IN0
sel[2] => _.IN0
sel[2] => result_node[6].IN0
sel[2] => _.IN0
sel[2] => result_node[5].IN0
sel[2] => _.IN0
sel[2] => result_node[4].IN0
sel[2] => _.IN0
sel[2] => result_node[3].IN0
sel[2] => _.IN0
sel[2] => result_node[2].IN0
sel[2] => _.IN0
sel[2] => result_node[1].IN0
sel[2] => _.IN0
sel[2] => result_node[0].IN0
sel[2] => _.IN0


|pc8001|crtc:crtc
clk => clk.IN4
port30h_we => colormode.ENA
port30h_we => width80.ENA
crtc_we => xcurs[0].ENA
crtc_we => xcurs[1].ENA
crtc_we => xcurs[2].ENA
crtc_we => xcurs[3].ENA
crtc_we => xcurs[4].ENA
crtc_we => xcurs[5].ENA
crtc_we => xcurs[6].ENA
crtc_we => lpc[0].ENA
crtc_we => lpc[1].ENA
crtc_we => lpc[2].ENA
crtc_we => lpc[3].ENA
crtc_we => ycurs[0].ENA
crtc_we => ycurs[1].ENA
crtc_we => ycurs[2].ENA
crtc_we => ycurs[3].ENA
crtc_we => ycurs[4].ENA
crtc_we => seq[0].ENA
crtc_we => seq[1].ENA
crtc_we => seq[2].ENA
adr => seq.OUTPUTSELECT
adr => seq.OUTPUTSELECT
adr => seq.OUTPUTSELECT
adr => ycurs.OUTPUTSELECT
adr => ycurs.OUTPUTSELECT
adr => ycurs.OUTPUTSELECT
adr => ycurs.OUTPUTSELECT
adr => ycurs.OUTPUTSELECT
adr => lpc.OUTPUTSELECT
adr => lpc.OUTPUTSELECT
adr => lpc.OUTPUTSELECT
adr => lpc.OUTPUTSELECT
adr => xcurs.OUTPUTSELECT
adr => xcurs.OUTPUTSELECT
adr => xcurs.OUTPUTSELECT
adr => xcurs.OUTPUTSELECT
adr => xcurs.OUTPUTSELECT
adr => xcurs.OUTPUTSELECT
adr => xcurs.OUTPUTSELECT
data[0] => lpc.DATAB
data[0] => xcurs.DATAB
data[0] => ycurs.DATAB
data[0] => Equal1.IN7
data[0] => Equal2.IN6
data[0] => Equal3.IN7
data[0] => width80.DATAIN
data[1] => lpc.DATAB
data[1] => xcurs.DATAB
data[1] => ycurs.DATAB
data[1] => Equal1.IN6
data[1] => Equal2.IN5
data[1] => Equal3.IN5
data[1] => colormode.DATAIN
data[2] => lpc.DATAB
data[2] => xcurs.DATAB
data[2] => ycurs.DATAB
data[2] => Equal1.IN5
data[2] => Equal2.IN4
data[2] => Equal3.IN4
data[3] => lpc.DATAB
data[3] => xcurs.DATAB
data[3] => ycurs.DATAB
data[3] => Equal1.IN4
data[3] => Equal2.IN3
data[3] => Equal3.IN3
data[4] => xcurs.DATAB
data[4] => ycurs.DATAB
data[4] => Equal1.IN3
data[4] => Equal2.IN2
data[4] => Equal3.IN2
data[5] => xcurs.DATAB
data[5] => Equal1.IN2
data[5] => Equal2.IN1
data[5] => Equal3.IN1
data[6] => xcurs.DATAB
data[6] => Equal1.IN1
data[6] => Equal2.IN0
data[6] => Equal3.IN0
data[7] => Equal1.IN0
data[7] => Equal2.IN7
data[7] => Equal3.IN6
busack => always2.IN0
ram_data[0] => ram_data[0].IN1
ram_data[1] => ram_data[1].IN1
ram_data[2] => ram_data[2].IN1
ram_data[3] => ram_data[3].IN1
ram_data[4] => ram_data[4].IN1
ram_data[5] => ram_data[5].IN1
ram_data[6] => ram_data[6].IN1
ram_data[7] => ram_data[7].IN1


|pc8001|crtc:crtc|colordata:colordata
clk => data[0]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[3]~reg0.CLK
adr[0] => Decoder0.IN4
adr[0] => Decoder1.IN2
adr[1] => Decoder0.IN3
adr[2] => Decoder0.IN2
adr[2] => Decoder1.IN1
adr[3] => Decoder0.IN1
adr[4] => Decoder0.IN0
adr[4] => Decoder1.IN0


|pc8001|crtc:crtc|ARAMB4_S8_S8:rowbuf
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
wren_a => wren_a.IN1
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
wren_b => wren_b.IN1
clock_a => clock_a.IN1
enable_a => enable_a.IN1
clock_b => clock_b.IN1
enable_b => enable_b.IN1
aclr_a => aclr_a.IN1
aclr_b => aclr_b.IN1


|pc8001|crtc:crtc|ARAMB4_S8_S8:rowbuf|altsyncram:altsyncram_component
wren_a => altsyncram_hh52:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_hh52:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_hh52:auto_generated.data_a[0]
data_a[1] => altsyncram_hh52:auto_generated.data_a[1]
data_a[2] => altsyncram_hh52:auto_generated.data_a[2]
data_a[3] => altsyncram_hh52:auto_generated.data_a[3]
data_a[4] => altsyncram_hh52:auto_generated.data_a[4]
data_a[5] => altsyncram_hh52:auto_generated.data_a[5]
data_a[6] => altsyncram_hh52:auto_generated.data_a[6]
data_a[7] => altsyncram_hh52:auto_generated.data_a[7]
data_b[0] => altsyncram_hh52:auto_generated.data_b[0]
data_b[1] => altsyncram_hh52:auto_generated.data_b[1]
data_b[2] => altsyncram_hh52:auto_generated.data_b[2]
data_b[3] => altsyncram_hh52:auto_generated.data_b[3]
data_b[4] => altsyncram_hh52:auto_generated.data_b[4]
data_b[5] => altsyncram_hh52:auto_generated.data_b[5]
data_b[6] => altsyncram_hh52:auto_generated.data_b[6]
data_b[7] => altsyncram_hh52:auto_generated.data_b[7]
address_a[0] => altsyncram_hh52:auto_generated.address_a[0]
address_a[1] => altsyncram_hh52:auto_generated.address_a[1]
address_a[2] => altsyncram_hh52:auto_generated.address_a[2]
address_a[3] => altsyncram_hh52:auto_generated.address_a[3]
address_a[4] => altsyncram_hh52:auto_generated.address_a[4]
address_a[5] => altsyncram_hh52:auto_generated.address_a[5]
address_a[6] => altsyncram_hh52:auto_generated.address_a[6]
address_a[7] => altsyncram_hh52:auto_generated.address_a[7]
address_a[8] => altsyncram_hh52:auto_generated.address_a[8]
address_b[0] => altsyncram_hh52:auto_generated.address_b[0]
address_b[1] => altsyncram_hh52:auto_generated.address_b[1]
address_b[2] => altsyncram_hh52:auto_generated.address_b[2]
address_b[3] => altsyncram_hh52:auto_generated.address_b[3]
address_b[4] => altsyncram_hh52:auto_generated.address_b[4]
address_b[5] => altsyncram_hh52:auto_generated.address_b[5]
address_b[6] => altsyncram_hh52:auto_generated.address_b[6]
address_b[7] => altsyncram_hh52:auto_generated.address_b[7]
address_b[8] => altsyncram_hh52:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_hh52:auto_generated.clock0
clock1 => altsyncram_hh52:auto_generated.clock1
clocken0 => altsyncram_hh52:auto_generated.clocken0
clocken1 => altsyncram_hh52:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_hh52:auto_generated.aclr0
aclr1 => altsyncram_hh52:auto_generated.aclr1
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|pc8001|crtc:crtc|ARAMB4_S8_S8:rowbuf|altsyncram:altsyncram_component|altsyncram_hh52:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr1 => ram_block1a0.CLR1
aclr1 => ram_block1a1.CLR1
aclr1 => ram_block1a2.CLR1
aclr1 => ram_block1a3.CLR1
aclr1 => ram_block1a4.CLR1
aclr1 => ram_block1a5.CLR1
aclr1 => ram_block1a6.CLR1
aclr1 => ram_block1a7.CLR1
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE


|pc8001|crtc:crtc|cg:cg
clk => data[0]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[3]~reg0.CLK
clk => data[4]~reg0.CLK
clk => data[5]~reg0.CLK
clk => data[6]~reg0.CLK
clk => data[7]~reg0.CLK
adr[0] => Ram0.RADDR
adr[1] => Ram0.RADDR1
adr[2] => Ram0.RADDR2
adr[3] => Ram0.RADDR3
adr[4] => Ram0.RADDR4
adr[5] => Ram0.RADDR5
adr[6] => Ram0.RADDR6
adr[7] => Ram0.RADDR7
adr[8] => Ram0.RADDR8
adr[9] => Ram0.RADDR9
adr[10] => Ram0.RADDR10


|pc8001|ukp:ukp
clk => clk.IN2
vcoclk => vcoclk.IN1
usbclk => usbclk.IN3
usb_dm <> usb_dm
usb_dp <> usb_dp
kbd_adr[0] => kbd_adr[0].IN1
kbd_adr[1] => kbd_adr[1].IN1
kbd_adr[2] => kbd_adr[2].IN1
kbd_adr[3] => kbd_adr[3].IN1


|pc8001|ukp:ukp|clockgen:clockgen
refclk => carry_a.CLK
refclk => cnt_a[0].CLK
refclk => cnt_a[1].CLK
refclk => cnt_a[2].CLK
refclk => cnt_a[3].CLK
refclk => cnt_a[4].CLK
vcoclk => cnt[0].CLK
vcoclk => cnt[1].CLK
vcoclk => carry_b.CLK
vcoclk => cnt_b[0].CLK
vcoclk => cnt_b[1].CLK
vcoclk => cnt_b[2].CLK
vcoclk => cnt_b[3].CLK
vcoclk => cnt_b[4].CLK
vcoclk => cnt_b[5].CLK


|pc8001|ukp:ukp|ukprom:ukprom
clk => data[0]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[3]~reg0.CLK
adr[0] => Decoder0.IN9
adr[1] => Decoder0.IN8
adr[2] => Decoder0.IN7
adr[3] => Decoder0.IN6
adr[4] => Decoder0.IN5
adr[5] => Decoder0.IN4
adr[6] => Decoder0.IN3
adr[7] => Decoder0.IN2
adr[8] => Decoder0.IN1
adr[9] => Decoder0.IN0


|pc8001|ukp:ukp|keymap:keymap
clk => data[0]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[3]~reg0.CLK
clk => data[4]~reg0.CLK
clk => data[5]~reg0.CLK
clk => data[6]~reg0.CLK
clk => data[7]~reg0.CLK
adr[0] => Decoder0.IN6
adr[0] => Mux0.IN263
adr[0] => Mux1.IN263
adr[0] => Mux2.IN263
adr[0] => Mux3.IN263
adr[0] => Mux4.IN263
adr[0] => Mux5.IN263
adr[0] => Mux6.IN263
adr[1] => Decoder0.IN5
adr[1] => Mux0.IN262
adr[1] => Mux1.IN262
adr[1] => Mux2.IN262
adr[1] => Mux3.IN262
adr[1] => Mux4.IN262
adr[1] => Mux5.IN262
adr[1] => Mux6.IN262
adr[2] => Decoder0.IN4
adr[2] => Mux0.IN261
adr[2] => Mux1.IN261
adr[2] => Mux2.IN261
adr[2] => Mux3.IN261
adr[2] => Mux4.IN261
adr[2] => Mux5.IN261
adr[2] => Mux6.IN261
adr[3] => Decoder0.IN3
adr[3] => Mux0.IN260
adr[3] => Mux1.IN260
adr[3] => Mux2.IN260
adr[3] => Mux3.IN260
adr[3] => Mux4.IN260
adr[3] => Mux5.IN260
adr[3] => Mux6.IN260
adr[4] => Decoder0.IN2
adr[4] => Mux0.IN259
adr[4] => Mux1.IN259
adr[4] => Mux2.IN259
adr[4] => Mux3.IN259
adr[4] => Mux4.IN259
adr[4] => Mux5.IN259
adr[4] => Mux6.IN259
adr[5] => Decoder0.IN1
adr[5] => Mux0.IN258
adr[5] => Mux1.IN258
adr[5] => Mux2.IN258
adr[5] => Mux3.IN258
adr[5] => Mux4.IN258
adr[5] => Mux5.IN258
adr[5] => Mux6.IN258
adr[6] => Decoder0.IN0
adr[6] => Mux0.IN257
adr[6] => Mux1.IN257
adr[6] => Mux2.IN257
adr[6] => Mux3.IN257
adr[6] => Mux4.IN257
adr[6] => Mux5.IN257
adr[6] => Mux6.IN257
adr[7] => Mux0.IN256
adr[7] => Mux1.IN256
adr[7] => Mux2.IN256
adr[7] => Mux3.IN256
adr[7] => Mux4.IN256
adr[7] => Mux5.IN256
adr[7] => Mux6.IN256


|pc8001|ukp:ukp|ARAMB4_S4_S8:keyboard
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
wren_a => wren_a.IN1
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
wren_b => wren_b.IN1
clock_a => clock_a.IN1
enable_a => enable_a.IN1
clock_b => clock_b.IN1
enable_b => enable_b.IN1
aclr_a => aclr_a.IN1
aclr_b => aclr_b.IN1


|pc8001|ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component
wren_a => altsyncram_4k52:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_4k52:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_4k52:auto_generated.data_a[0]
data_a[1] => altsyncram_4k52:auto_generated.data_a[1]
data_a[2] => altsyncram_4k52:auto_generated.data_a[2]
data_a[3] => altsyncram_4k52:auto_generated.data_a[3]
data_b[0] => altsyncram_4k52:auto_generated.data_b[0]
data_b[1] => altsyncram_4k52:auto_generated.data_b[1]
data_b[2] => altsyncram_4k52:auto_generated.data_b[2]
data_b[3] => altsyncram_4k52:auto_generated.data_b[3]
data_b[4] => altsyncram_4k52:auto_generated.data_b[4]
data_b[5] => altsyncram_4k52:auto_generated.data_b[5]
data_b[6] => altsyncram_4k52:auto_generated.data_b[6]
data_b[7] => altsyncram_4k52:auto_generated.data_b[7]
address_a[0] => altsyncram_4k52:auto_generated.address_a[0]
address_a[1] => altsyncram_4k52:auto_generated.address_a[1]
address_a[2] => altsyncram_4k52:auto_generated.address_a[2]
address_a[3] => altsyncram_4k52:auto_generated.address_a[3]
address_a[4] => altsyncram_4k52:auto_generated.address_a[4]
address_a[5] => altsyncram_4k52:auto_generated.address_a[5]
address_a[6] => altsyncram_4k52:auto_generated.address_a[6]
address_a[7] => altsyncram_4k52:auto_generated.address_a[7]
address_a[8] => altsyncram_4k52:auto_generated.address_a[8]
address_a[9] => altsyncram_4k52:auto_generated.address_a[9]
address_b[0] => altsyncram_4k52:auto_generated.address_b[0]
address_b[1] => altsyncram_4k52:auto_generated.address_b[1]
address_b[2] => altsyncram_4k52:auto_generated.address_b[2]
address_b[3] => altsyncram_4k52:auto_generated.address_b[3]
address_b[4] => altsyncram_4k52:auto_generated.address_b[4]
address_b[5] => altsyncram_4k52:auto_generated.address_b[5]
address_b[6] => altsyncram_4k52:auto_generated.address_b[6]
address_b[7] => altsyncram_4k52:auto_generated.address_b[7]
address_b[8] => altsyncram_4k52:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_4k52:auto_generated.clock0
clock1 => altsyncram_4k52:auto_generated.clock1
clocken0 => altsyncram_4k52:auto_generated.clocken0
clocken1 => altsyncram_4k52:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_4k52:auto_generated.aclr0
aclr1 => altsyncram_4k52:auto_generated.aclr1
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|pc8001|ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component|altsyncram_4k52:auto_generated
aclr0 => ram_block1a0.CLR1
aclr0 => ram_block1a1.CLR1
aclr0 => ram_block1a2.CLR1
aclr0 => ram_block1a3.CLR1
aclr1 => ram_block1a0.CLR0
aclr1 => ram_block1a1.CLR0
aclr1 => ram_block1a2.CLR0
aclr1 => ram_block1a3.CLR0
address_a[0] => ram_block1a0.PORTBADDR
address_a[0] => ram_block1a1.PORTBADDR
address_a[0] => ram_block1a2.PORTBADDR
address_a[0] => ram_block1a3.PORTBADDR
address_a[1] => ram_block1a0.PORTBADDR1
address_a[1] => ram_block1a1.PORTBADDR1
address_a[1] => ram_block1a2.PORTBADDR1
address_a[1] => ram_block1a3.PORTBADDR1
address_a[2] => ram_block1a0.PORTBADDR2
address_a[2] => ram_block1a1.PORTBADDR2
address_a[2] => ram_block1a2.PORTBADDR2
address_a[2] => ram_block1a3.PORTBADDR2
address_a[3] => ram_block1a0.PORTBADDR3
address_a[3] => ram_block1a1.PORTBADDR3
address_a[3] => ram_block1a2.PORTBADDR3
address_a[3] => ram_block1a3.PORTBADDR3
address_a[4] => ram_block1a0.PORTBADDR4
address_a[4] => ram_block1a1.PORTBADDR4
address_a[4] => ram_block1a2.PORTBADDR4
address_a[4] => ram_block1a3.PORTBADDR4
address_a[5] => ram_block1a0.PORTBADDR5
address_a[5] => ram_block1a1.PORTBADDR5
address_a[5] => ram_block1a2.PORTBADDR5
address_a[5] => ram_block1a3.PORTBADDR5
address_a[6] => ram_block1a0.PORTBADDR6
address_a[6] => ram_block1a1.PORTBADDR6
address_a[6] => ram_block1a2.PORTBADDR6
address_a[6] => ram_block1a3.PORTBADDR6
address_a[7] => ram_block1a0.PORTBADDR7
address_a[7] => ram_block1a1.PORTBADDR7
address_a[7] => ram_block1a2.PORTBADDR7
address_a[7] => ram_block1a3.PORTBADDR7
address_a[8] => ram_block1a0.PORTBADDR8
address_a[8] => ram_block1a1.PORTBADDR8
address_a[8] => ram_block1a2.PORTBADDR8
address_a[8] => ram_block1a3.PORTBADDR8
address_a[9] => ram_block1a0.PORTBADDR9
address_a[9] => ram_block1a1.PORTBADDR9
address_a[9] => ram_block1a2.PORTBADDR9
address_a[9] => ram_block1a3.PORTBADDR9
address_b[0] => ram_block1a0.PORTAADDR
address_b[0] => ram_block1a1.PORTAADDR
address_b[0] => ram_block1a2.PORTAADDR
address_b[0] => ram_block1a3.PORTAADDR
address_b[1] => ram_block1a0.PORTAADDR1
address_b[1] => ram_block1a1.PORTAADDR1
address_b[1] => ram_block1a2.PORTAADDR1
address_b[1] => ram_block1a3.PORTAADDR1
address_b[2] => ram_block1a0.PORTAADDR2
address_b[2] => ram_block1a1.PORTAADDR2
address_b[2] => ram_block1a2.PORTAADDR2
address_b[2] => ram_block1a3.PORTAADDR2
address_b[3] => ram_block1a0.PORTAADDR3
address_b[3] => ram_block1a1.PORTAADDR3
address_b[3] => ram_block1a2.PORTAADDR3
address_b[3] => ram_block1a3.PORTAADDR3
address_b[4] => ram_block1a0.PORTAADDR4
address_b[4] => ram_block1a1.PORTAADDR4
address_b[4] => ram_block1a2.PORTAADDR4
address_b[4] => ram_block1a3.PORTAADDR4
address_b[5] => ram_block1a0.PORTAADDR5
address_b[5] => ram_block1a1.PORTAADDR5
address_b[5] => ram_block1a2.PORTAADDR5
address_b[5] => ram_block1a3.PORTAADDR5
address_b[6] => ram_block1a0.PORTAADDR6
address_b[6] => ram_block1a1.PORTAADDR6
address_b[6] => ram_block1a2.PORTAADDR6
address_b[6] => ram_block1a3.PORTAADDR6
address_b[7] => ram_block1a0.PORTAADDR7
address_b[7] => ram_block1a1.PORTAADDR7
address_b[7] => ram_block1a2.PORTAADDR7
address_b[7] => ram_block1a3.PORTAADDR7
address_b[8] => ram_block1a0.PORTAADDR8
address_b[8] => ram_block1a1.PORTAADDR8
address_b[8] => ram_block1a2.PORTAADDR8
address_b[8] => ram_block1a3.PORTAADDR8
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK1
clock1 => ram_block1a0.CLK0
clock1 => ram_block1a1.CLK0
clock1 => ram_block1a2.CLK0
clock1 => ram_block1a3.CLK0
clocken0 => ram_block1a0.ENA1
clocken0 => ram_block1a1.ENA1
clocken0 => ram_block1a2.ENA1
clocken0 => ram_block1a3.ENA1
clocken1 => ram_block1a0.ENA0
clocken1 => ram_block1a1.ENA0
clocken1 => ram_block1a2.ENA0
clocken1 => ram_block1a3.ENA0
data_a[0] => ram_block1a0.PORTBDATAIN
data_a[1] => ram_block1a1.PORTBDATAIN
data_a[2] => ram_block1a2.PORTBDATAIN
data_a[3] => ram_block1a3.PORTBDATAIN
data_b[0] => ram_block1a0.PORTADATAIN
data_b[1] => ram_block1a1.PORTADATAIN
data_b[2] => ram_block1a2.PORTADATAIN
data_b[3] => ram_block1a3.PORTADATAIN
data_b[4] => ram_block1a0.PORTADATAIN1
data_b[5] => ram_block1a1.PORTADATAIN1
data_b[6] => ram_block1a2.PORTADATAIN1
data_b[7] => ram_block1a3.PORTADATAIN1
wren_a => ram_block1a0.PORTBRE
wren_a => ram_block1a1.PORTBRE
wren_a => ram_block1a2.PORTBRE
wren_a => ram_block1a3.PORTBRE
wren_b => ram_block1a0.PORTAWE
wren_b => ram_block1a1.PORTAWE
wren_b => ram_block1a2.PORTAWE
wren_b => ram_block1a3.PORTAWE


|pc8001|rtc:rtc
clk => clk.IN9
cstb => load.IN1
cstb => always0.IN1
cstb => cstb1.DATAIN
cclk => always0.IN1
cclk => cclk1.DATAIN
cin[0] => sr.DATAB
cin[0] => Equal6.IN31
cin[0] => Equal7.IN0
cin[1] => Equal6.IN0
cin[1] => Equal7.IN31
cin[2] => Equal6.IN30
cin[2] => Equal7.IN30
cin[3] => Equal6.IN29
cin[3] => Equal7.IN29


|pc8001|rtc:rtc|count10:c_second0
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
ci => q.OUTPUTSELECT
ci => q.OUTPUTSELECT
ci => q.OUTPUTSELECT
ci => q.OUTPUTSELECT
ci => co.IN1
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB
d[3] => q.DATAB


|pc8001|rtc:rtc|count6:c_second1
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
ci => q.OUTPUTSELECT
ci => q.OUTPUTSELECT
ci => q.OUTPUTSELECT
ci => co.IN1
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB


|pc8001|rtc:rtc|count10:c_minute0
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
ci => q.OUTPUTSELECT
ci => q.OUTPUTSELECT
ci => q.OUTPUTSELECT
ci => q.OUTPUTSELECT
ci => co.IN1
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB
d[3] => q.DATAB


|pc8001|rtc:rtc|count6:c_minute1
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
ci => q.OUTPUTSELECT
ci => q.OUTPUTSELECT
ci => q.OUTPUTSELECT
ci => co.IN1
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB


|pc8001|rtc:rtc|count10c:c_hour0
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clr => q.OUTPUTSELECT
clr => q.OUTPUTSELECT
clr => q.OUTPUTSELECT
clr => q.OUTPUTSELECT
ci => q.OUTPUTSELECT
ci => q.OUTPUTSELECT
ci => q.OUTPUTSELECT
ci => q.OUTPUTSELECT
ci => co.IN1
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB
d[3] => q.DATAB


|pc8001|rtc:rtc|count3c:c_hour1
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
ci => q.OUTPUTSELECT
ci => q.OUTPUTSELECT
clr => q.OUTPUTSELECT
clr => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
d[0] => q.DATAB
d[1] => q.DATAB


|pc8001|rtc:rtc|count101:c_day0
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
set1 => q.OUTPUTSELECT
set1 => q.OUTPUTSELECT
set1 => q.OUTPUTSELECT
set1 => q.OUTPUTSELECT
ci => q.OUTPUTSELECT
ci => q.OUTPUTSELECT
ci => q.OUTPUTSELECT
ci => q.OUTPUTSELECT
ci => co.IN1
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB
d[3] => q.DATAB


|pc8001|rtc:rtc|count4c:c_day1
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clr => q.OUTPUTSELECT
clr => q.OUTPUTSELECT
ci => q.OUTPUTSELECT
ci => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
d[0] => q.DATAB
d[1] => q.DATAB


|pc8001|rtc:rtc|count121:c_month
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
ci => q.OUTPUTSELECT
ci => q.OUTPUTSELECT
ci => q.OUTPUTSELECT
ci => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB
d[3] => q.DATAB


