{ Validation }
Title 		= "[11_HSDPA]DPAS_CC4: Verify HS-PDSCH receiving under SHO(serving cell not change)"
ModuleID 	= MOD_DUMMYURR
MsgID 		= MSG_ID_UDPS_DPAS_CC4

/******************************************************************************
* Data Structure accomnying the above primitive
typedef struct
{
    kal_uint8           ref_count;
    kal_uint16          msg_len;
    
    kal_uint16          uarfcn_bts1;
    kal_uint16          psc_bts1;
    kal_uint16          uarfcn_bts2;
    kal_uint16          psc_bts2;
    kal_int8            max_tx_power;
    kal_int8	          cpich_tx_power;     	
    kal_bool            sttd_ind;
    udps_RMC_type_struct udps_RMC_type;
    kal_uint32          ul_sc;              
    kal_uint16          DOFF_bts1;               
    kal_uint8           Tdpch_rl1;          
    kal_uint16          OVSFdpch_rl1;  
    kal_uint8           Tdpch_rl2;  // for SHO delay
    kal_uint16          OVSFdpch_rl2;   // for SHO delay  
    //kal_uint16        cells_tm;   // for SHO delay only
    //HSDPA parameters
    kal_uint8           num_of_hsscch;
    kal_uint8           harq_preamble_mode;
    kal_uint8           cqi_k;//0~8 map to 0/2/4/8/10/20/40/80/160 ms
    kal_uint8           cqi_repetition_factor;
    kal_uint8           delta_cqi;  
    kal_uint8           acknack_repe_factor;
    kal_uint8           delta_nack;
    kal_uint8           delta_ack;  
    kal_uint8           process_num;       
} udps_dpas_cc4_struct;        
*
*******************************************************************************/


{Parameters}
/******************************************************************************
* 1. The following is the constrained range for the input of this value.
* 2. Some combination of the following bit-fields may be suported
* 3. The parameter range can be changed to support combinations of different bands
*******************************************************************************/

/* [Variable Name] "corresponding label showen on GUI" */
[uarfcn_bts1] "UARFCN of Serving Cell 1"
10562~10838
@10600

[psc_bts1] "PSC of Serving Cell 1"
0~511
@10

[uarfcn_bts2] "UARFCN of Serving Cell 2"
10562~10838
@10600

[psc_bts2] "PSC of Serving Cell 2"
0~511
@511

/******************************************
* For RACH 
******************************************/
[max_tx_power] "Maximum allowed UL TX power [dBm]"
-50~33
@24

[cpich_tx_power] "CPICH TX power [dBm]"
-10~50
@0

[sttd_ind] "Use STTD or not"
@KAL_FALSE

/******************************************
* For DCH 
******************************************/
[udps_RMC_type] "Choose One of the FOUR standard RMC"
RMC_144
@RMC_12_2
RMC_64
RMC_384
RMC_BTFD

[ul_sc] "(DCH) UL Scrambling code Num."
0~16777215
@13

[DOFF_bts1] "(DCH) Default DPCH Offset [x512 chips]"
0~599
@1

[Tdpch_rl1] "(DCH) Timing offset between 1st DPCH and CPICH [x256 chips]"
0~149
@2

[OVSFdpch_rl1] "(DCH) OVSF code of DL DCH: 0~SF-1"
0~511
@15

[Tdpch_rl2] "(DCH) Timing offset between 1st DPCH and CPICH for BTS2 [x256 chips]"
0~149
@6

[OVSFdpch_rl2] "(DCH) OVSF code of DL DCH for BTS2: 0~SF-1 "
0~511
@15
/******************************************
* For HS-DSCH 
******************************************/
[num_of_hsscch] " number of HS-SCCH "
1~4
@1

[harq_preamble_mode] " HARQ ACK/NACK preamble enable or not "
0~1
@0

[cqi_k] " 0=0ms,1=2ms,2=4ms,3=8ms,4=10ms,5=20ms,6=40ms,7=80ms,8=160ms "
0~8
@1

[cqi_repetition_factor] " CQI repetition factor "
1~4
@1

[delta_cqi] " delta CQI 0~8 "
0~8
@5

[acknack_repe_factor] " HARQ ACK/NACK repetition factor "
1~4
@1

[delta_nack] " delta NACK 0~8 "
0~8
@5

[delta_ack] " delta ACK 0~8 "
0~8
@5

[process_num] " HARQ process number "
1~8
@6
  
