<?xml version="1.0" encoding="UTF-8"?>
<RootFolder label="COREGEN" treetype="folder" language="COREGEN">
	<Folder label="VERILOG Component Instantiation" treetype="folder">
		<Template label="rawfifo255x14" treetype="template">
 
 
// The following must be inserted into your Verilog file for this
// core to be instantiated. Change the instance name and port connections
// (in parentheses) to your own signal names.
 
rawfifo255x14 YourInstanceName (
    .din(din), // Bus [13 : 0] 
    .wr_en(wr_en),
    .wr_clk(wr_clk),
    .rd_en(rd_en),
    .rd_clk(rd_clk),
    .ainit(ainit),
    .dout(dout), // Bus [13 : 0] 
    .full(full),
    .empty(empty));

 
		</Template>
		<Template label="myddc" treetype="template">
 
 
// The following must be inserted into your Verilog file for this
// core to be instantiated. Change the instance name and port connections
// (in parentheses) to your own signal names.
 
myddc YourInstanceName (
    .DIN(DIN), // Bus [13 : 0] 
    .ND(ND),
    .RDY(RDY),
    .RFD(RFD),
    .CLK(CLK),
    .ADDR(ADDR), // Bus [4 : 0] 
    .LD_DIN(LD_DIN), // Bus [31 : 0] 
    .WE(WE),
    .SEL(SEL),
    .DOUT_I(DOUT_I), // Bus [29 : 0] 
    .DOUT_Q(DOUT_Q)); // Bus [29 : 0] 

 
		</Template>
		<Template label="iq_out_fifo" treetype="template">
 
 
// The following must be inserted into your Verilog file for this
// core to be instantiated. Change the instance name and port connections
// (in parentheses) to your own signal names.
 
iq_out_fifo YourInstanceName (
    .din(din),
    .wr_en(wr_en),
    .wr_clk(wr_clk),
    .rd_en(rd_en),
    .rd_clk(rd_clk),
    .ainit(ainit),
    .dout(dout),
    .full(full),
    .empty(empty));

 
		</Template>
		<Template label="rawfifo511x14" treetype="template">
 
 
// The following must be inserted into your Verilog file for this
// core to be instantiated. Change the instance name and port connections
// (in parentheses) to your own signal names.
 
rawfifo511x14 YourInstanceName (
    .din(din), // Bus [13 : 0] 
    .wr_en(wr_en),
    .wr_clk(wr_clk),
    .rd_en(rd_en),
    .rd_clk(rd_clk),
    .ainit(ainit),
    .dout(dout), // Bus [13 : 0] 
    .full(full),
    .empty(empty));

 
		</Template>
		<Template label="DDS_10" treetype="template">
 
 
// The following must be inserted into your Verilog file for this
// core to be instantiated. Change the instance name and port connections
// (in parentheses) to your own signal names.
 
DDS_10 YourInstanceName (
    .clk(clk),
    .rdy(rdy),
    .sine(sine)); // Bus [13 : 0] 

 
		</Template>
		<Template label="DDS_10_VII" treetype="template">
 
 
// The following must be inserted into your Verilog file for this
// core to be instantiated. Change the instance name and port connections
// (in parentheses) to your own signal names.
 
DDS_10_VII YourInstanceName (
    .CLK(CLK),
    .SINE(SINE)); // Bus [13 : 0] 

 
		</Template>
	</Folder>
	<Folder label="VHDL Component Instantiation" treetype="folder">
		<Template label="rawfifo255x14" treetype="template">
 
 
-- The following code must appear in the VHDL architecture header:
 
component rawfifo255x14
    port (
    din: IN std_logic_VECTOR(13 downto 0);
    wr_en: IN std_logic;
    wr_clk: IN std_logic;
    rd_en: IN std_logic;
    rd_clk: IN std_logic;
    ainit: IN std_logic;
    dout: OUT std_logic_VECTOR(13 downto 0);
    full: OUT std_logic;
    empty: OUT std_logic);
end component;


 
-------------------------------------------------------------
 
-- The following code must appear in the VHDL architecture body.
-- Substitute your own instance name and net names.
 
your_instance_name : rawfifo255x14
        port map (
            din =&gt; din,
            wr_en =&gt; wr_en,
            wr_clk =&gt; wr_clk,
            rd_en =&gt; rd_en,
            rd_clk =&gt; rd_clk,
            ainit =&gt; ainit,
            dout =&gt; dout,
            full =&gt; full,
            empty =&gt; empty);
 
		</Template>
		<Template label="myddc" treetype="template">
 
 
-- The following code must appear in the VHDL architecture header:
 
component myddc
    port (
    DIN: IN std_logic_VECTOR(13 downto 0);
    ND: IN std_logic;
    RDY: OUT std_logic;
    RFD: OUT std_logic;
    CLK: IN std_logic;
    ADDR: IN std_logic_VECTOR(4 downto 0);
    LD_DIN: IN std_logic_VECTOR(31 downto 0);
    WE: IN std_logic;
    SEL: IN std_logic;
    DOUT_I: OUT std_logic_VECTOR(29 downto 0);
    DOUT_Q: OUT std_logic_VECTOR(29 downto 0));
end component;


 
-------------------------------------------------------------
 
-- The following code must appear in the VHDL architecture body.
-- Substitute your own instance name and net names.
 
your_instance_name : myddc
        port map (
            DIN =&gt; DIN,
            ND =&gt; ND,
            RDY =&gt; RDY,
            RFD =&gt; RFD,
            CLK =&gt; CLK,
            ADDR =&gt; ADDR,
            LD_DIN =&gt; LD_DIN,
            WE =&gt; WE,
            SEL =&gt; SEL,
            DOUT_I =&gt; DOUT_I,
            DOUT_Q =&gt; DOUT_Q);
 
		</Template>
		<Template label="iq_out_fifo" treetype="template">
 
 
-- The following code must appear in the VHDL architecture header:
 
component iq_out_fifo
    port (
    din: IN std_logic_VECTOR(31 downto 0);
    wr_en: IN std_logic;
    wr_clk: IN std_logic;
    rd_en: IN std_logic;
    rd_clk: IN std_logic;
    ainit: IN std_logic;
    dout: OUT std_logic_VECTOR(31 downto 0);
    full: OUT std_logic;
    empty: OUT std_logic);
end component;



 
-------------------------------------------------------------
 
-- The following code must appear in the VHDL architecture body.
-- Substitute your own instance name and net names.
 
your_instance_name : iq_out_fifo
        port map (
            din =&gt; din,
            wr_en =&gt; wr_en,
            wr_clk =&gt; wr_clk,
            rd_en =&gt; rd_en,
            rd_clk =&gt; rd_clk,
            ainit =&gt; ainit,
            dout =&gt; dout,
            full =&gt; full,
            empty =&gt; empty);
 
		</Template>
		<Template label="rawfifo511x14" treetype="template">
 
 
-- The following code must appear in the VHDL architecture header:
 
component rawfifo511x14
    port (
    din: IN std_logic_VECTOR(13 downto 0);
    wr_en: IN std_logic;
    wr_clk: IN std_logic;
    rd_en: IN std_logic;
    rd_clk: IN std_logic;
    ainit: IN std_logic;
    dout: OUT std_logic_VECTOR(13 downto 0);
    full: OUT std_logic;
    empty: OUT std_logic);
end component;


 
-------------------------------------------------------------
 
-- The following code must appear in the VHDL architecture body.
-- Substitute your own instance name and net names.
 
your_instance_name : rawfifo511x14
        port map (
            din =&gt; din,
            wr_en =&gt; wr_en,
            wr_clk =&gt; wr_clk,
            rd_en =&gt; rd_en,
            rd_clk =&gt; rd_clk,
            ainit =&gt; ainit,
            dout =&gt; dout,
            full =&gt; full,
            empty =&gt; empty);
 
		</Template>
		<Template label="DDS_10" treetype="template">
 
 
-- The following code must appear in the VHDL architecture header:
 
component DDS_10
    port (
    clk: IN std_logic;
    rdy: OUT std_logic;
    sine: OUT std_logic_VECTOR(13 downto 0));
end component;


 
-------------------------------------------------------------
 
-- The following code must appear in the VHDL architecture body.
-- Substitute your own instance name and net names.
 
your_instance_name : DDS_10
        port map (
            clk =&gt; clk,
            rdy =&gt; rdy,
            sine =&gt; sine);
 
		</Template>
		<Template label="DDS_10_VII" treetype="template">
 
 
-- The following code must appear in the VHDL architecture header:
 
component DDS_10_VII
    port (
    CLK: IN std_logic;
    SINE: OUT std_logic_VECTOR(13 downto 0));
end component;


 
-------------------------------------------------------------
 
-- The following code must appear in the VHDL architecture body.
-- Substitute your own instance name and net names.
 
your_instance_name : DDS_10_VII
        port map (
            CLK =&gt; CLK,
            SINE =&gt; SINE);
 
		</Template>
	</Folder>
</RootFolder>
