Timing Analyzer report for raw_ethernet_test
Mon Oct  7 10:34:31 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 13. Slow 1200mV 85C Model Setup: 'NET1_RX_CLK'
 14. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Hold: 'NET1_RX_CLK'
 17. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Recovery: 'NET1_RX_CLK'
 19. Slow 1200mV 85C Model Removal: 'NET1_RX_CLK'
 20. Slow 1200mV 85C Model Metastability Summary
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 28. Slow 1200mV 0C Model Setup: 'NET1_RX_CLK'
 29. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 31. Slow 1200mV 0C Model Hold: 'NET1_RX_CLK'
 32. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Recovery: 'NET1_RX_CLK'
 34. Slow 1200mV 0C Model Removal: 'NET1_RX_CLK'
 35. Slow 1200mV 0C Model Metastability Summary
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 42. Fast 1200mV 0C Model Setup: 'NET1_RX_CLK'
 43. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 44. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 45. Fast 1200mV 0C Model Hold: 'NET1_RX_CLK'
 46. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 47. Fast 1200mV 0C Model Recovery: 'NET1_RX_CLK'
 48. Fast 1200mV 0C Model Removal: 'NET1_RX_CLK'
 49. Fast 1200mV 0C Model Metastability Summary
 50. Multicorner Timing Analysis Summary
 51. Board Trace Model Assignments
 52. Input Transition Times
 53. Signal Integrity Metrics (Slow 1200mv 0c Model)
 54. Signal Integrity Metrics (Slow 1200mv 85c Model)
 55. Signal Integrity Metrics (Fast 1200mv 0c Model)
 56. Setup Transfers
 57. Hold Transfers
 58. Recovery Transfers
 59. Removal Transfers
 60. Report TCCS
 61. Report RSKM
 62. Unconstrained Paths Summary
 63. Clock Status Summary
 64. Unconstrained Input Ports
 65. Unconstrained Output Ports
 66. Unconstrained Input Ports
 67. Unconstrained Output Ports
 68. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; raw_ethernet_test                                   ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.8%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+
; CLOCK_50                                             ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                        ; { CLOCK_50 }                                             ;
; NET1_RX_CLK                                          ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                        ; { NET1_RX_CLK }                                          ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLOCK_50 ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 8.000  ; 125.0 MHz  ; 0.000 ; 4.000  ; 50.00      ; 2         ; 5           ;       ;        ;           ;            ; false    ; CLOCK_50 ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[1] } ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                   ;
+-------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                           ; Note                                                          ;
+-------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; 143.55 MHz  ; 143.55 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;                                                               ;
; 156.89 MHz  ; 156.89 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 1145.48 MHz ; 250.0 MHz       ; NET1_RX_CLK                                          ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; -2.670 ; -22.460       ;
; NET1_RX_CLK                                          ; 0.127  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.626  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.388 ; 0.000         ;
; NET1_RX_CLK                                          ; 0.430 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.642 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-------------+--------+-----------------+
; Clock       ; Slack  ; End Point TNS   ;
+-------------+--------+-----------------+
; NET1_RX_CLK ; -0.663 ; -0.663          ;
+-------------+--------+-----------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-------------+-------+-----------------+
; Clock       ; Slack ; End Point TNS   ;
+-------------+-------+-----------------+
; NET1_RX_CLK ; 1.189 ; 0.000           ;
+-------------+-------+-----------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; NET1_RX_CLK                                          ; -3.000 ; -36.355       ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.708  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.710  ; 0.000         ;
; CLOCK_50                                             ; 9.819  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                 ; To Node                                                                                                                                                                                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -2.670 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync2_reg                                                                     ; NET1_RX_CLK                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.818     ; 0.790      ;
; -1.028 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_pipe_reg[1][3]                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.118      ; 3.068      ;
; -0.971 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a3~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.086      ; 3.095      ;
; -0.863 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_pipe_reg[1][3]                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.118      ; 2.903      ;
; -0.827 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a3~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.086      ; 2.951      ;
; -0.729 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a0~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.084      ; 2.851      ;
; -0.718 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_pipe_reg[1][0]                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.116      ; 2.756      ;
; -0.685 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_pipe_reg[1][8]                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.129      ; 2.736      ;
; -0.685 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a7~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.106      ; 2.829      ;
; -0.684 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_pipe_reg[1][7]                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.138      ; 2.744      ;
; -0.673 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_pipe_reg[1][2]                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.137      ; 2.732      ;
; -0.656 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a4~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.108      ; 2.802      ;
; -0.655 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a1~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.093      ; 2.786      ;
; -0.654 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_pipe_reg[1][4]                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.140      ; 2.716      ;
; -0.651 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a2~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.105      ; 2.794      ;
; -0.644 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_pipe_reg[1][1]                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.125      ; 2.691      ;
; -0.641 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a5~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.102      ; 2.781      ;
; -0.614 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a8~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.097      ; 2.749      ;
; -0.564 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a0~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.084      ; 2.686      ;
; -0.561 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[12]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.197     ; 2.362      ;
; -0.561 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[1]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.197     ; 2.362      ;
; -0.561 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[0]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.197     ; 2.362      ;
; -0.561 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[5]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.197     ; 2.362      ;
; -0.561 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[2]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.197     ; 2.362      ;
; -0.561 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[3]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.197     ; 2.362      ;
; -0.561 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[4]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.197     ; 2.362      ;
; -0.561 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[7]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.197     ; 2.362      ;
; -0.561 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[6]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.197     ; 2.362      ;
; -0.561 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[13]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.197     ; 2.362      ;
; -0.561 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[8]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.197     ; 2.362      ;
; -0.561 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[9]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.197     ; 2.362      ;
; -0.561 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[10]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.197     ; 2.362      ;
; -0.561 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[11]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.197     ; 2.362      ;
; -0.557 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_pipe_reg[1][7]                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.138      ; 2.617      ;
; -0.556 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_pipe_reg[1][8]                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.129      ; 2.607      ;
; -0.553 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_pipe_reg[1][0]                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.116      ; 2.591      ;
; -0.545 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_pipe_reg[1][2]                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.137      ; 2.604      ;
; -0.537 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a7~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.106      ; 2.681      ;
; -0.521 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_pipe_reg[1][4]                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.140      ; 2.583      ;
; -0.513 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_pipe_reg[1][1]                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.125      ; 2.560      ;
; -0.509 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a1~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.093      ; 2.640      ;
; -0.508 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a4~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.108      ; 2.654      ;
; -0.503 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a2~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.105      ; 2.646      ;
; -0.491 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a5~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.102      ; 2.631      ;
; -0.464 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a8~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.097      ; 2.599      ;
; -0.415 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[12]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.197     ; 2.216      ;
; -0.415 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[1]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.197     ; 2.216      ;
; -0.415 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[0]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.197     ; 2.216      ;
; -0.415 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[5]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.197     ; 2.216      ;
; -0.415 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[2]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.197     ; 2.216      ;
; -0.415 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[3]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.197     ; 2.216      ;
; -0.415 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[4]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.197     ; 2.216      ;
; -0.415 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[7]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.197     ; 2.216      ;
; -0.415 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[6]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.197     ; 2.216      ;
; -0.415 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[13]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.197     ; 2.216      ;
; -0.415 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[8]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.197     ; 2.216      ;
; -0.415 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[9]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.197     ; 2.216      ;
; -0.415 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[10]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.197     ; 2.216      ;
; -0.415 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[11]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.197     ; 2.216      ;
; -0.350 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_pipe_reg[1][5]                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.134      ; 2.406      ;
; -0.323 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_pipe_reg[1][6]                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.132      ; 2.377      ;
; -0.319 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a6~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.100      ; 2.457      ;
; -0.256 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_tvalid_pipe_reg[1]                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.198     ; 2.056      ;
; -0.230 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_pipe_reg[1][5]                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.134      ; 2.286      ;
; -0.197 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_pipe_reg[1][6]                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.132      ; 2.251      ;
; -0.176 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a6~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.100      ; 2.314      ;
; -0.091 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_tvalid_pipe_reg[1]                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.198     ; 1.891      ;
; 0.308  ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_tvalid_pipe_reg[0]                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.197     ; 1.493      ;
; 0.435  ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_tvalid_pipe_reg[0]                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.197     ; 1.366      ;
; 1.034  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[11]                                                                      ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.208      ; 7.212      ;
; 1.045  ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]   ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.217      ; 7.210      ;
; 1.064  ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]   ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.217      ; 7.191      ;
; 1.141  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[10]                                                                      ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.196      ; 7.093      ;
; 1.221  ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[5]   ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.217      ; 7.034      ;
; 1.289  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[11]                                                                      ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.196      ; 6.945      ;
; 1.302  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_commit_reg[7]                                                                ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.204      ; 6.940      ;
; 1.337  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[1]                                                                       ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.204      ; 6.905      ;
; 1.340  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[11]                                                                      ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a5~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.218      ; 6.916      ;
; 1.340  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_commit_reg[1]                                                                ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.204      ; 6.902      ;
; 1.343  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[11]                                                                      ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.213      ; 6.908      ;
; 1.351  ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]   ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a5~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.227      ; 6.914      ;
; 1.354  ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]   ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.222      ; 6.906      ;
; 1.355  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[10]                                                                      ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.208      ; 6.891      ;
; 1.366  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[11]                                                                      ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a3~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.197      ; 6.869      ;
; 1.366  ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[8]   ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.217      ; 6.889      ;
; 1.370  ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]   ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a5~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.227      ; 6.895      ;
; 1.373  ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]   ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.222      ; 6.887      ;
; 1.377  ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]   ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a3~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.206      ; 6.867      ;
; 1.396  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[5]                                                                       ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.200      ; 6.842      ;
; 1.396  ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]   ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a3~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.206      ; 6.848      ;
; 1.412  ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[2]   ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.217      ; 6.843      ;
; 1.422  ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[4]   ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.217      ; 6.833      ;
; 1.425  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[8]                                                                       ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.196      ; 6.809      ;
; 1.427  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[4]                                                                       ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.196      ; 6.807      ;
; 1.447  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[10]                                                                      ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a5~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.206      ; 6.797      ;
; 1.450  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[10]                                                                      ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.201      ; 6.789      ;
; 1.459  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[6]                                                                       ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.196      ; 6.775      ;
; 1.470  ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[3]   ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.217      ; 6.785      ;
; 1.473  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[10]                                                                      ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a3~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.185      ; 6.750      ;
; 1.483  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[13]                                                                      ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.208      ; 6.763      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'NET1_RX_CLK'                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                           ; To Node                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.127 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1] ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; NET1_RX_CLK  ; NET1_RX_CLK ; 1.000        ; -0.080     ; 0.791      ;
; 0.127 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2] ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1] ; NET1_RX_CLK  ; NET1_RX_CLK ; 1.000        ; -0.080     ; 0.791      ;
; 0.129 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3] ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2] ; NET1_RX_CLK  ; NET1_RX_CLK ; 1.000        ; -0.080     ; 0.789      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 3.626 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|my_dff_en:d2|Q              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.292      ;
; 3.626 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|my_dff_en:d1|Q              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.292      ;
; 3.634 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|my_dff_en:d2|Q              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.284      ;
; 3.634 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|my_dff_en:d1|Q              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.284      ;
; 3.815 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|my_dff_en:d2|Q              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.103      ;
; 3.815 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|my_dff_en:d1|Q              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.103      ;
; 3.932 ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; debounce:debounce_ready_inst|my_dff_en:d2|Q              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.986      ;
; 3.932 ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; debounce:debounce_ready_inst|my_dff_en:d1|Q              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.986      ;
; 4.106 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|my_dff_en:d0|Q              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 5.811      ;
; 4.114 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|my_dff_en:d0|Q              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 5.803      ;
; 4.184 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.734      ;
; 4.184 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.734      ;
; 4.184 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.734      ;
; 4.184 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.734      ;
; 4.184 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.734      ;
; 4.184 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.734      ;
; 4.184 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.734      ;
; 4.184 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.734      ;
; 4.184 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.734      ;
; 4.184 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.734      ;
; 4.184 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.734      ;
; 4.184 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.734      ;
; 4.184 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.734      ;
; 4.192 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.726      ;
; 4.192 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.726      ;
; 4.192 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.726      ;
; 4.192 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.726      ;
; 4.192 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.726      ;
; 4.192 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.726      ;
; 4.192 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.726      ;
; 4.192 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.726      ;
; 4.192 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.726      ;
; 4.192 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.726      ;
; 4.192 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.726      ;
; 4.192 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.726      ;
; 4.192 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.726      ;
; 4.295 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|my_dff_en:d0|Q              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 5.622      ;
; 4.373 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.545      ;
; 4.373 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.545      ;
; 4.373 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.545      ;
; 4.373 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.545      ;
; 4.373 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.545      ;
; 4.373 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.545      ;
; 4.373 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.545      ;
; 4.373 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.545      ;
; 4.373 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.545      ;
; 4.373 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.545      ;
; 4.373 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.545      ;
; 4.373 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.545      ;
; 4.373 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.545      ;
; 4.412 ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; debounce:debounce_ready_inst|my_dff_en:d0|Q              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 5.505      ;
; 4.489 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.427      ;
; 4.489 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.427      ;
; 4.489 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[26] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.427      ;
; 4.489 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.427      ;
; 4.489 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.427      ;
; 4.489 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.427      ;
; 4.489 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.427      ;
; 4.489 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.427      ;
; 4.489 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.427      ;
; 4.489 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.427      ;
; 4.489 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.427      ;
; 4.489 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.427      ;
; 4.489 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.427      ;
; 4.489 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.427      ;
; 4.490 ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.428      ;
; 4.490 ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.428      ;
; 4.490 ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.428      ;
; 4.490 ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.428      ;
; 4.490 ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.428      ;
; 4.490 ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.428      ;
; 4.490 ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.428      ;
; 4.490 ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.428      ;
; 4.490 ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.428      ;
; 4.490 ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.428      ;
; 4.490 ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.428      ;
; 4.490 ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.428      ;
; 4.490 ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.428      ;
; 4.497 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.419      ;
; 4.497 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.419      ;
; 4.497 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[26] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.419      ;
; 4.497 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.419      ;
; 4.497 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.419      ;
; 4.497 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.419      ;
; 4.497 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.419      ;
; 4.497 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.419      ;
; 4.497 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.419      ;
; 4.497 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.419      ;
; 4.497 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.419      ;
; 4.497 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.419      ;
; 4.497 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.419      ;
; 4.497 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.419      ;
; 4.527 ; debounce:debounce_ready_inst|clock_enable:u1|counter[13] ; debounce:debounce_ready_inst|my_dff_en:d2|Q              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 5.393      ;
; 4.527 ; debounce:debounce_ready_inst|clock_enable:u1|counter[13] ; debounce:debounce_ready_inst|my_dff_en:d1|Q              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 5.393      ;
; 4.678 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.238      ;
; 4.678 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.238      ;
; 4.678 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[26] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.238      ;
; 4.678 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.238      ;
; 4.678 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.238      ;
; 4.678 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.238      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                                                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.388 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[4]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a1~porta_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.439      ; 1.049      ;
; 0.403 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_terminate_frame_reg ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_terminate_frame_reg                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_drop_frame_reg      ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_drop_frame_reg                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[0]         ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[0]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[10]        ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[10]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[1]         ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[1]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[2]         ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[2]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[3]         ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[3]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[4]         ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[4]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[5]         ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[5]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]         ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]         ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[8]         ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[8]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[9]         ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[9]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[11]        ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[11]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.434 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[9]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a1~porta_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.443      ; 1.099      ;
; 0.442 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_commit_reg[0]                                                                      ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[0]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.708      ;
; 0.444 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_commit_reg[10]                                                                     ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[10]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.710      ;
; 0.445 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[10]                                                                            ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a6~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.373      ; 1.040      ;
; 0.447 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_commit_reg[4]                                                                      ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[4]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.713      ;
; 0.447 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_commit_reg[5]                                                                      ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[5]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.713      ;
; 0.449 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync3_reg       ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_pipe_reg[0]                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.733      ;
; 0.460 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[2]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a6~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.373      ; 1.055      ;
; 0.468 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[4]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a6~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.373      ; 1.063      ;
; 0.471 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[6]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a6~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.373      ; 1.066      ;
; 0.474 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[2]         ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a1~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.365      ; 1.061      ;
; 0.475 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[0]         ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a1~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.365      ; 1.062      ;
; 0.477 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[0]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a6~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.373      ; 1.072      ;
; 0.477 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[3]         ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a1~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.365      ; 1.064      ;
; 0.478 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[1]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a6~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.373      ; 1.073      ;
; 0.482 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[12]                                                                            ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a6~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.373      ; 1.077      ;
; 0.494 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[1]         ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a1~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.365      ; 1.081      ;
; 0.496 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[3]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a6~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.373      ; 1.091      ;
; 0.568 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_commit_reg[9]                                                                      ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[9]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.834      ;
; 0.569 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_commit_reg[6]                                                                      ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[6]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.835      ;
; 0.569 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_commit_reg[11]                                                                     ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[11]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.835      ;
; 0.583 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_commit_reg[13]                                                                     ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[13]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.849      ;
; 0.583 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync2_reg       ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync3_reg                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.867      ;
; 0.607 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[1][6] ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a6~porta_datain_reg0                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.459      ; 1.288      ;
; 0.652 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_commit_reg[1]                                                                      ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[1]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.918      ;
; 0.655 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[1][5] ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a5~porta_datain_reg0                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.461      ; 1.338      ;
; 0.657 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[5]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[5]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.923      ;
; 0.658 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[12]                                                                            ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[12]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[1]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[1]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[4]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[4]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.924      ;
; 0.659 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[3]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[3]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[7]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[7]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[9]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[9]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[10]                                                                            ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[10]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.925      ;
; 0.660 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[13]                                                                            ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[13]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.926      ;
; 0.663 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_commit_reg[7]                                                                      ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[7]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.929      ;
; 0.669 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[11]                                                                            ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a1~porta_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.447      ; 1.338      ;
; 0.670 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_commit_reg[2]                                                                      ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[2]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.936      ;
; 0.670 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_commit_reg[12]                                                                     ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[12]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.936      ;
; 0.680 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[2]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[2]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.946      ;
; 0.681 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[1]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a8~porta_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.446      ; 1.349      ;
; 0.682 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[11]                                                                            ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[11]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.948      ;
; 0.683 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[11]                                                                            ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a5~porta_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.456      ; 1.361      ;
; 0.685 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[6]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[6]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.951      ;
; 0.685 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[8]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[8]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.951      ;
; 0.686 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[3]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a5~porta_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.448      ; 1.356      ;
; 0.689 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_commit_reg[3]                                                                      ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[3]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.955      ;
; 0.690 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_drop_frame_reg      ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_pipe_reg[1]                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.956      ;
; 0.691 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[3]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a2~porta_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.450      ; 1.363      ;
; 0.694 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[9]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a5~porta_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.452      ; 1.368      ;
; 0.695 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[12]                                                                            ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a1~porta_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.447      ; 1.364      ;
; 0.700 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[1]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a5~porta_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.452      ; 1.374      ;
; 0.703 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[9]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a8~porta_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.446      ; 1.371      ;
; 0.706 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[0]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[0]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.972      ;
; 0.706 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[12]                                                                            ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a6~porta_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.454      ; 1.382      ;
; 0.710 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[11]                                                                            ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a8~porta_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.450      ; 1.382      ;
; 0.713 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[2]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a7~porta_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.452      ; 1.387      ;
; 0.714 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[7]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a5~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.375      ; 1.311      ;
; 0.714 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[11]                                                                            ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a6~porta_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.454      ; 1.390      ;
; 0.715 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[6]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a2~porta_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.450      ; 1.387      ;
; 0.720 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[2]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a2~porta_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.450      ; 1.392      ;
; 0.721 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[6]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a5~porta_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.448      ; 1.391      ;
; 0.726 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[8]         ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a1~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.365      ; 1.313      ;
; 0.726 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[11]        ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a1~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.365      ; 1.313      ;
; 0.727 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[9]         ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a1~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.365      ; 1.314      ;
; 0.728 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[10]                                                                            ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a5~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.375      ; 1.325      ;
; 0.734 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[12]                                                                            ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a8~porta_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.450      ; 1.406      ;
; 0.735 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[4]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a2~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.377      ; 1.334      ;
; 0.736 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[9]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a6~porta_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.450      ; 1.408      ;
; 0.740 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]         ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a1~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.365      ; 1.327      ;
; 0.748 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[12]                                                                            ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a2~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.377      ; 1.347      ;
; 0.749 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[4]         ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a1~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.365      ; 1.336      ;
; 0.751 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[12]                                                                            ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a4~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.381      ; 1.354      ;
; 0.752 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[12]                                                                            ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a7~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.379      ; 1.353      ;
; 0.754 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[5]         ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a1~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.365      ; 1.341      ;
; 0.754 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[10]        ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a1~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.365      ; 1.341      ;
; 0.757 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[8]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a8~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.369      ; 1.348      ;
; 0.758 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[10]                                                                            ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a1~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.366      ; 1.346      ;
; 0.759 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[0]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a7~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.379      ; 1.360      ;
; 0.760 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[7]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a8~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.369      ; 1.351      ;
; 0.762 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]         ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a1~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.365      ; 1.349      ;
; 0.764 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[1]         ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.371      ; 1.357      ;
; 0.767 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[10]                                                                            ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a2~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.377      ; 1.366      ;
; 0.767 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[4]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a1~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.366      ; 1.355      ;
; 0.767 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[5]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a1~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.366      ; 1.355      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'NET1_RX_CLK'                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                           ; To Node                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.430 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3] ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2] ; NET1_RX_CLK  ; NET1_RX_CLK ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2] ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1] ; NET1_RX_CLK  ; NET1_RX_CLK ; 0.000        ; 0.080      ; 0.697      ;
; 0.432 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1] ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; NET1_RX_CLK  ; NET1_RX_CLK ; 0.000        ; 0.080      ; 0.698      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.642 ; debounce:debounce_ready_inst|clock_enable:u1|counter[19] ; debounce:debounce_ready_inst|clock_enable:u1|counter[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.908      ;
; 0.643 ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.909      ;
; 0.644 ; debounce:debounce_ready_inst|clock_enable:u1|counter[18] ; debounce:debounce_ready_inst|clock_enable:u1|counter[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; debounce:debounce_ready_inst|clock_enable:u1|counter[5]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; debounce:debounce_ready_inst|clock_enable:u1|counter[2]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; debounce:debounce_ready_inst|clock_enable:u1|counter[1]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.910      ;
; 0.645 ; debounce:debounce_ready_inst|clock_enable:u1|counter[24] ; debounce:debounce_ready_inst|clock_enable:u1|counter[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.911      ;
; 0.645 ; debounce:debounce_ready_inst|clock_enable:u1|counter[21] ; debounce:debounce_ready_inst|clock_enable:u1|counter[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.911      ;
; 0.646 ; debounce:debounce_ready_inst|clock_enable:u1|counter[23] ; debounce:debounce_ready_inst|clock_enable:u1|counter[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.912      ;
; 0.647 ; debounce:debounce_ready_inst|clock_enable:u1|counter[6]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.913      ;
; 0.648 ; debounce:debounce_ready_inst|clock_enable:u1|counter[22] ; debounce:debounce_ready_inst|clock_enable:u1|counter[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.914      ;
; 0.648 ; debounce:debounce_ready_inst|clock_enable:u1|counter[4]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.914      ;
; 0.649 ; debounce:debounce_ready_inst|clock_enable:u1|counter[20] ; debounce:debounce_ready_inst|clock_enable:u1|counter[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.915      ;
; 0.656 ; debounce:debounce_ready_inst|clock_enable:u1|counter[3]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.922      ;
; 0.657 ; debounce:debounce_ready_inst|clock_enable:u1|counter[13] ; debounce:debounce_ready_inst|clock_enable:u1|counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; debounce:debounce_ready_inst|clock_enable:u1|counter[12] ; debounce:debounce_ready_inst|clock_enable:u1|counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.923      ;
; 0.658 ; debounce:debounce_ready_inst|clock_enable:u1|counter[16] ; debounce:debounce_ready_inst|clock_enable:u1|counter[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; debounce:debounce_ready_inst|clock_enable:u1|counter[15] ; debounce:debounce_ready_inst|clock_enable:u1|counter[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; debounce:debounce_ready_inst|clock_enable:u1|counter[7]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.924      ;
; 0.659 ; debounce:debounce_ready_inst|clock_enable:u1|counter[17] ; debounce:debounce_ready_inst|clock_enable:u1|counter[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; debounce:debounce_ready_inst|clock_enable:u1|counter[25] ; debounce:debounce_ready_inst|clock_enable:u1|counter[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.925      ;
; 0.660 ; debounce:debounce_ready_inst|clock_enable:u1|counter[14] ; debounce:debounce_ready_inst|clock_enable:u1|counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.926      ;
; 0.660 ; debounce:debounce_ready_inst|clock_enable:u1|counter[26] ; debounce:debounce_ready_inst|clock_enable:u1|counter[26] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.926      ;
; 0.662 ; debounce:debounce_ready_inst|clock_enable:u1|counter[0]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.928      ;
; 0.790 ; debounce:debounce_ready_inst|my_dff_en:d1|Q              ; debounce:debounce_ready_inst|my_dff_en:d2|Q              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.959 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.225      ;
; 0.960 ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.226      ;
; 0.960 ; debounce:debounce_ready_inst|clock_enable:u1|counter[19] ; debounce:debounce_ready_inst|clock_enable:u1|counter[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.226      ;
; 0.961 ; debounce:debounce_ready_inst|clock_enable:u1|counter[1]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.227      ;
; 0.961 ; debounce:debounce_ready_inst|clock_enable:u1|counter[5]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.227      ;
; 0.962 ; debounce:debounce_ready_inst|clock_enable:u1|counter[21] ; debounce:debounce_ready_inst|clock_enable:u1|counter[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.228      ;
; 0.963 ; debounce:debounce_ready_inst|clock_enable:u1|counter[23] ; debounce:debounce_ready_inst|clock_enable:u1|counter[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.229      ;
; 0.969 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.235      ;
; 0.970 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.236      ;
; 0.970 ; debounce:debounce_ready_inst|clock_enable:u1|counter[0]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.236      ;
; 0.971 ; debounce:debounce_ready_inst|clock_enable:u1|counter[18] ; debounce:debounce_ready_inst|clock_enable:u1|counter[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.237      ;
; 0.971 ; debounce:debounce_ready_inst|clock_enable:u1|counter[2]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.237      ;
; 0.972 ; debounce:debounce_ready_inst|clock_enable:u1|counter[24] ; debounce:debounce_ready_inst|clock_enable:u1|counter[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.238      ;
; 0.974 ; debounce:debounce_ready_inst|clock_enable:u1|counter[3]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.240      ;
; 0.974 ; debounce:debounce_ready_inst|clock_enable:u1|counter[13] ; debounce:debounce_ready_inst|clock_enable:u1|counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.240      ;
; 0.974 ; debounce:debounce_ready_inst|clock_enable:u1|counter[6]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.240      ;
; 0.974 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.240      ;
; 0.975 ; debounce:debounce_ready_inst|clock_enable:u1|counter[7]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; debounce:debounce_ready_inst|clock_enable:u1|counter[15] ; debounce:debounce_ready_inst|clock_enable:u1|counter[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; debounce:debounce_ready_inst|clock_enable:u1|counter[4]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; debounce:debounce_ready_inst|clock_enable:u1|counter[22] ; debounce:debounce_ready_inst|clock_enable:u1|counter[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; debounce:debounce_ready_inst|clock_enable:u1|counter[0]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.241      ;
; 0.976 ; debounce:debounce_ready_inst|clock_enable:u1|counter[17] ; debounce:debounce_ready_inst|clock_enable:u1|counter[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.242      ;
; 0.976 ; debounce:debounce_ready_inst|clock_enable:u1|counter[25] ; debounce:debounce_ready_inst|clock_enable:u1|counter[26] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.242      ;
; 0.976 ; debounce:debounce_ready_inst|clock_enable:u1|counter[20] ; debounce:debounce_ready_inst|clock_enable:u1|counter[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.242      ;
; 0.976 ; debounce:debounce_ready_inst|clock_enable:u1|counter[18] ; debounce:debounce_ready_inst|clock_enable:u1|counter[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.242      ;
; 0.976 ; debounce:debounce_ready_inst|clock_enable:u1|counter[2]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.242      ;
; 0.977 ; debounce:debounce_ready_inst|clock_enable:u1|counter[24] ; debounce:debounce_ready_inst|clock_enable:u1|counter[26] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.243      ;
; 0.979 ; debounce:debounce_ready_inst|clock_enable:u1|counter[6]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.245      ;
; 0.980 ; debounce:debounce_ready_inst|clock_enable:u1|counter[4]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.246      ;
; 0.980 ; debounce:debounce_ready_inst|clock_enable:u1|counter[22] ; debounce:debounce_ready_inst|clock_enable:u1|counter[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.246      ;
; 0.981 ; debounce:debounce_ready_inst|clock_enable:u1|counter[20] ; debounce:debounce_ready_inst|clock_enable:u1|counter[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.247      ;
; 0.985 ; debounce:debounce_ready_inst|clock_enable:u1|counter[16] ; debounce:debounce_ready_inst|clock_enable:u1|counter[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.251      ;
; 0.986 ; debounce:debounce_ready_inst|clock_enable:u1|counter[12] ; debounce:debounce_ready_inst|clock_enable:u1|counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.250      ;
; 0.987 ; debounce:debounce_ready_inst|clock_enable:u1|counter[14] ; debounce:debounce_ready_inst|clock_enable:u1|counter[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.253      ;
; 0.990 ; debounce:debounce_ready_inst|clock_enable:u1|counter[16] ; debounce:debounce_ready_inst|clock_enable:u1|counter[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.256      ;
; 0.991 ; debounce:debounce_ready_inst|clock_enable:u1|counter[12] ; debounce:debounce_ready_inst|clock_enable:u1|counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.255      ;
; 0.992 ; debounce:debounce_ready_inst|clock_enable:u1|counter[14] ; debounce:debounce_ready_inst|clock_enable:u1|counter[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.258      ;
; 1.081 ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.347      ;
; 1.081 ; debounce:debounce_ready_inst|clock_enable:u1|counter[19] ; debounce:debounce_ready_inst|clock_enable:u1|counter[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.347      ;
; 1.082 ; debounce:debounce_ready_inst|clock_enable:u1|counter[1]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.348      ;
; 1.082 ; debounce:debounce_ready_inst|clock_enable:u1|counter[5]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.348      ;
; 1.082 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.346      ;
; 1.083 ; debounce:debounce_ready_inst|clock_enable:u1|counter[21] ; debounce:debounce_ready_inst|clock_enable:u1|counter[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.349      ;
; 1.084 ; debounce:debounce_ready_inst|clock_enable:u1|counter[23] ; debounce:debounce_ready_inst|clock_enable:u1|counter[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.350      ;
; 1.086 ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.352      ;
; 1.086 ; debounce:debounce_ready_inst|clock_enable:u1|counter[19] ; debounce:debounce_ready_inst|clock_enable:u1|counter[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.352      ;
; 1.087 ; debounce:debounce_ready_inst|clock_enable:u1|counter[1]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.353      ;
; 1.087 ; debounce:debounce_ready_inst|clock_enable:u1|counter[5]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.353      ;
; 1.087 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.351      ;
; 1.088 ; debounce:debounce_ready_inst|clock_enable:u1|counter[21] ; debounce:debounce_ready_inst|clock_enable:u1|counter[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.354      ;
; 1.089 ; debounce:debounce_ready_inst|clock_enable:u1|counter[23] ; debounce:debounce_ready_inst|clock_enable:u1|counter[26] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.355      ;
; 1.095 ; debounce:debounce_ready_inst|clock_enable:u1|counter[3]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.361      ;
; 1.095 ; debounce:debounce_ready_inst|clock_enable:u1|counter[13] ; debounce:debounce_ready_inst|clock_enable:u1|counter[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.361      ;
; 1.096 ; debounce:debounce_ready_inst|clock_enable:u1|counter[7]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.362      ;
; 1.096 ; debounce:debounce_ready_inst|clock_enable:u1|counter[15] ; debounce:debounce_ready_inst|clock_enable:u1|counter[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.362      ;
; 1.096 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.362      ;
; 1.096 ; debounce:debounce_ready_inst|clock_enable:u1|counter[0]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.362      ;
; 1.097 ; debounce:debounce_ready_inst|clock_enable:u1|counter[17] ; debounce:debounce_ready_inst|clock_enable:u1|counter[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.363      ;
; 1.097 ; debounce:debounce_ready_inst|clock_enable:u1|counter[18] ; debounce:debounce_ready_inst|clock_enable:u1|counter[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.363      ;
; 1.097 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.361      ;
; 1.097 ; debounce:debounce_ready_inst|clock_enable:u1|counter[2]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.363      ;
; 1.100 ; debounce:debounce_ready_inst|clock_enable:u1|counter[3]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.366      ;
; 1.100 ; debounce:debounce_ready_inst|clock_enable:u1|counter[13] ; debounce:debounce_ready_inst|clock_enable:u1|counter[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.366      ;
; 1.100 ; debounce:debounce_ready_inst|clock_enable:u1|counter[6]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.366      ;
; 1.101 ; debounce:debounce_ready_inst|clock_enable:u1|counter[7]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.367      ;
; 1.101 ; debounce:debounce_ready_inst|clock_enable:u1|counter[15] ; debounce:debounce_ready_inst|clock_enable:u1|counter[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.367      ;
; 1.101 ; debounce:debounce_ready_inst|clock_enable:u1|counter[4]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.367      ;
; 1.101 ; debounce:debounce_ready_inst|clock_enable:u1|counter[22] ; debounce:debounce_ready_inst|clock_enable:u1|counter[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.367      ;
; 1.101 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.367      ;
; 1.101 ; debounce:debounce_ready_inst|clock_enable:u1|counter[0]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.367      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'NET1_RX_CLK'                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                           ; To Node                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.663 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg ; NET1_RX_CLK  ; NET1_RX_CLK ; 1.000        ; -0.081     ; 1.580      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'NET1_RX_CLK'                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                           ; To Node                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.189 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg ; NET1_RX_CLK  ; NET1_RX_CLK ; 0.000        ; 0.079      ; 1.454      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                    ;
+-------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                           ; Note                                                          ;
+-------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; 156.94 MHz  ; 156.94 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;                                                               ;
; 169.15 MHz  ; 169.15 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 1275.51 MHz ; 250.0 MHz       ; NET1_RX_CLK                                          ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; -2.223 ; -14.953       ;
; NET1_RX_CLK                                          ; 0.216  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.088  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.354 ; 0.000         ;
; NET1_RX_CLK                                          ; 0.397 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.586 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-------------+--------+----------------+
; Clock       ; Slack  ; End Point TNS  ;
+-------------+--------+----------------+
; NET1_RX_CLK ; -0.507 ; -0.507         ;
+-------------+--------+----------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-------------+-------+----------------+
; Clock       ; Slack ; End Point TNS  ;
+-------------+-------+----------------+
; NET1_RX_CLK ; 1.086 ; 0.000          ;
+-------------+-------+----------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; NET1_RX_CLK                                          ; -3.000 ; -35.915       ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.693  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.711  ; 0.000         ;
; CLOCK_50                                             ; 9.799  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                 ; To Node                                                                                                                                                                                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -2.223 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync2_reg                                                                     ; NET1_RX_CLK                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.450     ; 0.712      ;
; -0.789 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_pipe_reg[1][3]                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.101      ; 2.821      ;
; -0.724 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a3~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.075      ; 2.829      ;
; -0.645 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_pipe_reg[1][3]                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.101      ; 2.677      ;
; -0.580 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a3~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.075      ; 2.685      ;
; -0.501 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a0~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.071      ; 2.602      ;
; -0.498 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_pipe_reg[1][0]                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.097      ; 2.526      ;
; -0.466 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_pipe_reg[1][8]                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.111      ; 2.508      ;
; -0.460 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_pipe_reg[1][7]                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.121      ; 2.512      ;
; -0.456 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a7~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.095      ; 2.581      ;
; -0.450 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_pipe_reg[1][2]                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.119      ; 2.500      ;
; -0.436 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_pipe_reg[1][4]                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.122      ; 2.489      ;
; -0.436 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a1~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.081      ; 2.547      ;
; -0.430 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a4~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.096      ; 2.556      ;
; -0.427 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_pipe_reg[1][1]                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.107      ; 2.465      ;
; -0.426 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a2~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.093      ; 2.549      ;
; -0.415 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a5~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.091      ; 2.536      ;
; -0.394 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a8~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.085      ; 2.509      ;
; -0.357 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a0~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.071      ; 2.458      ;
; -0.354 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[12]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.174     ; 2.179      ;
; -0.354 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[1]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.174     ; 2.179      ;
; -0.354 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[0]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.174     ; 2.179      ;
; -0.354 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[5]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.174     ; 2.179      ;
; -0.354 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[2]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.174     ; 2.179      ;
; -0.354 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[3]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.174     ; 2.179      ;
; -0.354 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[4]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.174     ; 2.179      ;
; -0.354 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[7]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.174     ; 2.179      ;
; -0.354 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[6]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.174     ; 2.179      ;
; -0.354 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[13]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.174     ; 2.179      ;
; -0.354 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[8]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.174     ; 2.179      ;
; -0.354 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[9]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.174     ; 2.179      ;
; -0.354 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[10]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.174     ; 2.179      ;
; -0.354 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[11]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.174     ; 2.179      ;
; -0.354 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_pipe_reg[1][0]                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.097      ; 2.382      ;
; -0.322 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_pipe_reg[1][8]                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.111      ; 2.364      ;
; -0.316 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_pipe_reg[1][7]                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.121      ; 2.368      ;
; -0.312 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a7~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.095      ; 2.437      ;
; -0.306 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_pipe_reg[1][2]                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.119      ; 2.356      ;
; -0.292 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_pipe_reg[1][4]                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.122      ; 2.345      ;
; -0.292 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a1~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.081      ; 2.403      ;
; -0.286 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a4~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.096      ; 2.412      ;
; -0.283 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_pipe_reg[1][1]                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.107      ; 2.321      ;
; -0.282 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a2~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.093      ; 2.405      ;
; -0.271 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a5~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.091      ; 2.392      ;
; -0.250 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a8~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.085      ; 2.365      ;
; -0.210 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[12]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.174     ; 2.035      ;
; -0.210 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[1]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.174     ; 2.035      ;
; -0.210 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[0]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.174     ; 2.035      ;
; -0.210 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[5]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.174     ; 2.035      ;
; -0.210 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[2]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.174     ; 2.035      ;
; -0.210 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[3]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.174     ; 2.035      ;
; -0.210 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[4]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.174     ; 2.035      ;
; -0.210 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[7]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.174     ; 2.035      ;
; -0.210 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[6]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.174     ; 2.035      ;
; -0.210 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[13]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.174     ; 2.035      ;
; -0.210 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[8]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.174     ; 2.035      ;
; -0.210 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[9]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.174     ; 2.035      ;
; -0.210 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[10]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.174     ; 2.035      ;
; -0.210 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[11]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.174     ; 2.035      ;
; -0.153 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_pipe_reg[1][5]                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.117      ; 2.201      ;
; -0.130 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_pipe_reg[1][6]                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.114      ; 2.175      ;
; -0.119 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a6~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.088      ; 2.237      ;
; -0.064 ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_tvalid_pipe_reg[1]                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.175     ; 1.888      ;
; -0.011 ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_pipe_reg[1][5]                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.117      ; 2.059      ;
; 0.014  ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_pipe_reg[1][6]                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.114      ; 2.031      ;
; 0.025  ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a6~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.088      ; 2.093      ;
; 0.080  ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_tvalid_pipe_reg[1]                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.175     ; 1.744      ;
; 0.457  ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_tvalid_pipe_reg[0]                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.174     ; 1.368      ;
; 0.595  ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_tvalid_pipe_reg[0]                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.174     ; 1.230      ;
; 1.628  ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]   ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.190      ; 6.592      ;
; 1.636  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[11]                                                                      ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.181      ; 6.575      ;
; 1.644  ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]   ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.190      ; 6.576      ;
; 1.723  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[10]                                                                      ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.170      ; 6.477      ;
; 1.778  ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[5]   ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.190      ; 6.442      ;
; 1.854  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[11]                                                                      ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.170      ; 6.346      ;
; 1.872  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_commit_reg[7]                                                                ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.177      ; 6.335      ;
; 1.881  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[1]                                                                       ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.177      ; 6.326      ;
; 1.884  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_commit_reg[1]                                                                ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.177      ; 6.323      ;
; 1.900  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[10]                                                                      ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.181      ; 6.311      ;
; 1.905  ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]   ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a5~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.201      ; 6.326      ;
; 1.906  ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]   ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.195      ; 6.319      ;
; 1.910  ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[8]   ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.190      ; 6.310      ;
; 1.921  ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]   ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a5~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.201      ; 6.310      ;
; 1.922  ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]   ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.195      ; 6.303      ;
; 1.924  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[11]                                                                      ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a5~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.192      ; 6.298      ;
; 1.925  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[11]                                                                      ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.186      ; 6.291      ;
; 1.937  ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]   ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a3~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.179      ; 6.272      ;
; 1.946  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[5]                                                                       ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.174      ; 6.258      ;
; 1.947  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[11]                                                                      ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a3~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.170      ; 6.253      ;
; 1.953  ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]   ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a3~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.179      ; 6.256      ;
; 1.966  ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[2]   ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.190      ; 6.254      ;
; 1.966  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[4]                                                                       ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.170      ; 6.234      ;
; 1.974  ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[4]   ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.190      ; 6.246      ;
; 1.993  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[8]                                                                       ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.170      ; 6.207      ;
; 2.010  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[5]                                                                       ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.170      ; 6.190      ;
; 2.011  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[10]                                                                      ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a5~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.181      ; 6.200      ;
; 2.012  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[10]                                                                      ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.175      ; 6.193      ;
; 2.014  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[13]                                                                      ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.181      ; 6.197      ;
; 2.016  ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[3]   ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.190      ; 6.204      ;
; 2.028  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[4]                                                                       ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.174      ; 6.176      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'NET1_RX_CLK'                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                           ; To Node                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.216 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1] ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; NET1_RX_CLK  ; NET1_RX_CLK ; 1.000        ; -0.071     ; 0.712      ;
; 0.216 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2] ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1] ; NET1_RX_CLK  ; NET1_RX_CLK ; 1.000        ; -0.071     ; 0.712      ;
; 0.218 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3] ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2] ; NET1_RX_CLK  ; NET1_RX_CLK ; 1.000        ; -0.071     ; 0.710      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 4.088 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|my_dff_en:d2|Q              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 5.838      ;
; 4.088 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|my_dff_en:d1|Q              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 5.838      ;
; 4.094 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|my_dff_en:d2|Q              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 5.832      ;
; 4.094 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|my_dff_en:d1|Q              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 5.832      ;
; 4.247 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|my_dff_en:d2|Q              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 5.679      ;
; 4.247 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|my_dff_en:d1|Q              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 5.679      ;
; 4.359 ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; debounce:debounce_ready_inst|my_dff_en:d2|Q              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 5.567      ;
; 4.359 ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; debounce:debounce_ready_inst|my_dff_en:d1|Q              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 5.567      ;
; 4.548 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|my_dff_en:d0|Q              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 5.377      ;
; 4.554 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|my_dff_en:d0|Q              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 5.371      ;
; 4.637 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.290      ;
; 4.637 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.290      ;
; 4.637 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.290      ;
; 4.637 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.290      ;
; 4.637 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.290      ;
; 4.637 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.290      ;
; 4.637 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.290      ;
; 4.637 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.290      ;
; 4.637 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.290      ;
; 4.637 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.290      ;
; 4.637 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.290      ;
; 4.637 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.290      ;
; 4.637 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.290      ;
; 4.643 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.284      ;
; 4.643 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.284      ;
; 4.643 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.284      ;
; 4.643 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.284      ;
; 4.643 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.284      ;
; 4.643 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.284      ;
; 4.643 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.284      ;
; 4.643 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.284      ;
; 4.643 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.284      ;
; 4.643 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.284      ;
; 4.643 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.284      ;
; 4.643 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.284      ;
; 4.643 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.284      ;
; 4.707 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|my_dff_en:d0|Q              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 5.218      ;
; 4.796 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.131      ;
; 4.796 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.131      ;
; 4.796 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.131      ;
; 4.796 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.131      ;
; 4.796 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.131      ;
; 4.796 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.131      ;
; 4.796 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.131      ;
; 4.796 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.131      ;
; 4.796 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.131      ;
; 4.796 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.131      ;
; 4.796 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.131      ;
; 4.796 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.131      ;
; 4.796 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.131      ;
; 4.819 ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; debounce:debounce_ready_inst|my_dff_en:d0|Q              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 5.106      ;
; 4.908 ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.019      ;
; 4.908 ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.019      ;
; 4.908 ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.019      ;
; 4.908 ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.019      ;
; 4.908 ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.019      ;
; 4.908 ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.019      ;
; 4.908 ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.019      ;
; 4.908 ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.019      ;
; 4.908 ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.019      ;
; 4.908 ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.019      ;
; 4.908 ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.019      ;
; 4.908 ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.019      ;
; 4.908 ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.019      ;
; 4.909 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 5.015      ;
; 4.909 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 5.015      ;
; 4.909 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[26] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 5.015      ;
; 4.909 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 5.015      ;
; 4.909 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 5.015      ;
; 4.909 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 5.015      ;
; 4.909 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 5.015      ;
; 4.909 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 5.015      ;
; 4.909 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 5.015      ;
; 4.909 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 5.015      ;
; 4.909 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 5.015      ;
; 4.909 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 5.015      ;
; 4.909 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 5.015      ;
; 4.909 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 5.015      ;
; 4.915 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 5.009      ;
; 4.915 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 5.009      ;
; 4.915 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[26] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 5.009      ;
; 4.915 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 5.009      ;
; 4.915 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 5.009      ;
; 4.915 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 5.009      ;
; 4.915 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 5.009      ;
; 4.915 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 5.009      ;
; 4.915 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 5.009      ;
; 4.915 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 5.009      ;
; 4.915 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 5.009      ;
; 4.915 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 5.009      ;
; 4.915 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 5.009      ;
; 4.915 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 5.009      ;
; 4.956 ; debounce:debounce_ready_inst|clock_enable:u1|counter[13] ; debounce:debounce_ready_inst|my_dff_en:d2|Q              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 4.973      ;
; 4.956 ; debounce:debounce_ready_inst|clock_enable:u1|counter[13] ; debounce:debounce_ready_inst|my_dff_en:d1|Q              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 4.973      ;
; 5.068 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 4.856      ;
; 5.068 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 4.856      ;
; 5.068 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[26] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 4.856      ;
; 5.068 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 4.856      ;
; 5.068 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 4.856      ;
; 5.068 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 4.856      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                           ; To Node                                                                                                                                                                                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.354 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_terminate_frame_reg     ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_terminate_frame_reg                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_drop_frame_reg          ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_drop_frame_reg                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[0]             ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[0]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[10]            ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[10]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[1]             ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[1]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[2]             ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[2]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[3]             ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[3]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[4]             ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[4]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[5]             ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[5]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]             ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]             ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[8]             ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[8]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[9]             ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[9]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[11]            ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[11]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.392 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[4]                                                                                 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a1~porta_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.392      ; 0.985      ;
; 0.407 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_commit_reg[0]                                                                          ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[0]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.650      ;
; 0.409 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_commit_reg[10]                                                                         ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[10]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.652      ;
; 0.414 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_commit_reg[4]                                                                          ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[4]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.656      ;
; 0.414 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_commit_reg[5]                                                                          ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[5]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.656      ;
; 0.415 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync3_reg           ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_pipe_reg[0]                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.673      ;
; 0.433 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[9]                                                                                 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a1~porta_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.396      ; 1.030      ;
; 0.437 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[2]             ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a1~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.322      ; 0.960      ;
; 0.439 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[0]             ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a1~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.322      ; 0.962      ;
; 0.444 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[3]             ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a1~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.322      ; 0.967      ;
; 0.447 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[10]                                                                                ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a6~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.329      ; 0.977      ;
; 0.457 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[1]             ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a1~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.322      ; 0.980      ;
; 0.459 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[2]                                                                                 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a6~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.329      ; 0.989      ;
; 0.466 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[4]                                                                                 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a6~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.329      ; 0.996      ;
; 0.469 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[6]                                                                                 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a6~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.329      ; 0.999      ;
; 0.476 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[0]                                                                                 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a6~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.329      ; 1.006      ;
; 0.479 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[1]                                                                                 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a6~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.329      ; 1.009      ;
; 0.482 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[12]                                                                                ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a6~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.329      ; 1.012      ;
; 0.493 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[3]                                                                                 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a6~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.329      ; 1.023      ;
; 0.520 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_commit_reg[9]                                                                          ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[9]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.763      ;
; 0.522 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_commit_reg[6]                                                                          ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[6]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.764      ;
; 0.523 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_commit_reg[11]                                                                         ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[11]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.766      ;
; 0.534 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_commit_reg[13]                                                                         ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[13]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.777      ;
; 0.534 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync2_reg           ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync3_reg                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.792      ;
; 0.587 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[1][6]     ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a6~porta_datain_reg0                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.410      ; 1.198      ;
; 0.596 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_commit_reg[1]                                                                          ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[1]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.839      ;
; 0.601 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[5]                                                                                 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[5]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[4]                                                                                 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[4]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.843      ;
; 0.602 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[12]                                                                                ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[12]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.844      ;
; 0.602 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[10]                                                                                ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[10]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.844      ;
; 0.603 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[1]                                                                                 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[1]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.845      ;
; 0.604 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[3]                                                                                 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[3]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[7]                                                                                 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[7]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[9]                                                                                 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[9]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.846      ;
; 0.605 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[13]                                                                                ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[13]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_commit_reg[7]                                                                          ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[7]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.848      ;
; 0.612 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_commit_reg[12]                                                                         ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[12]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.855      ;
; 0.613 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_commit_reg[2]                                                                          ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[2]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.855      ;
; 0.620 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[2]                                                                                 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[2]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.862      ;
; 0.623 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[11]                                                                                ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[11]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.865      ;
; 0.625 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[6]                                                                                 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[6]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.867      ;
; 0.625 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[8]                                                                                 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[8]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.867      ;
; 0.632 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[1][5]     ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a5~porta_datain_reg0                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.413      ; 1.246      ;
; 0.632 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_drop_frame_reg          ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_pipe_reg[1]                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.875      ;
; 0.635 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_commit_reg[3]                                                                          ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[3]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.877      ;
; 0.644 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[0]                                                                                 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[0]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.886      ;
; 0.649 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[11]                                                                                ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a1~porta_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.400      ; 1.250      ;
; 0.661 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[1]                                                                                 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a8~porta_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.400      ; 1.262      ;
; 0.662 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[11]                                                                                ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a5~porta_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.410      ; 1.273      ;
; 0.665 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[3]                                                                                 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a5~porta_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.402      ; 1.268      ;
; 0.666 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[3]                                                                                 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a2~porta_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.405      ; 1.272      ;
; 0.668 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[12]                                                                                ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a1~porta_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.400      ; 1.269      ;
; 0.669 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[8]             ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a1~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.322      ; 1.192      ;
; 0.669 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[11]            ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a1~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.322      ; 1.192      ;
; 0.670 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[9]             ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a1~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.322      ; 1.193      ;
; 0.670 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[9]                                                                                 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a5~porta_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.406      ; 1.277      ;
; 0.677 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[9]                                                                                 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a8~porta_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.400      ; 1.278      ;
; 0.679 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[12]                                                                                ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a6~porta_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.407      ; 1.287      ;
; 0.680 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]             ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a1~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.322      ; 1.203      ;
; 0.680 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[1]                                                                                 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a5~porta_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.406      ; 1.287      ;
; 0.689 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[2]                                                                                 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a7~porta_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.406      ; 1.296      ;
; 0.690 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[11]                                                                                ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a8~porta_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.404      ; 1.295      ;
; 0.691 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[6]                                                                                 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a2~porta_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.405      ; 1.297      ;
; 0.694 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[4]             ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a1~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.322      ; 1.217      ;
; 0.695 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[6]                                                                                 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a5~porta_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.402      ; 1.298      ;
; 0.695 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[11]                                                                                ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a6~porta_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.407      ; 1.303      ;
; 0.696 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[7]                                                                                 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a5~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.332      ; 1.229      ;
; 0.696 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[10]            ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a1~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.322      ; 1.219      ;
; 0.697 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[5]             ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a1~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.322      ; 1.220      ;
; 0.697 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[2]             ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a5~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.338      ; 1.236      ;
; 0.697 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[2]                                                                                 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a2~porta_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.405      ; 1.303      ;
; 0.698 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[1]             ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.327      ; 1.226      ;
; 0.699 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[10]                                                                                ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a5~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.332      ; 1.232      ;
; 0.700 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[2]             ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.327      ; 1.228      ;
; 0.702 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_pipe_reg[1] ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_frame_reg                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.945      ;
; 0.704 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[1]             ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.333      ; 1.238      ;
; 0.704 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]             ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a1~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.322      ; 1.227      ;
; 0.707 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[3]             ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a3~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.316      ; 1.224      ;
; 0.708 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[12]                                                                                ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a8~porta_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.404      ; 1.313      ;
; 0.710 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[9]                                                                                 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a6~porta_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.403      ; 1.314      ;
; 0.712 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[4]                                                                                 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a2~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.335      ; 1.248      ;
; 0.720 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[2]             ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a3~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.316      ; 1.237      ;
; 0.722 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[12]                                                                                ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a2~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.335      ; 1.258      ;
; 0.726 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[12]                                                                                ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a4~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.338      ; 1.265      ;
; 0.726 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[8]                                                                                 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a8~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.326      ; 1.253      ;
; 0.727 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[12]                                                                                ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a7~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.336      ; 1.264      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'NET1_RX_CLK'                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                           ; To Node                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.397 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3] ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2] ; NET1_RX_CLK  ; NET1_RX_CLK ; 0.000        ; 0.071      ; 0.639      ;
; 0.399 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1] ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; NET1_RX_CLK  ; NET1_RX_CLK ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2] ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1] ; NET1_RX_CLK  ; NET1_RX_CLK ; 0.000        ; 0.071      ; 0.641      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.586 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.829      ;
; 0.586 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.829      ;
; 0.587 ; debounce:debounce_ready_inst|clock_enable:u1|counter[19] ; debounce:debounce_ready_inst|clock_enable:u1|counter[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; debounce:debounce_ready_inst|clock_enable:u1|counter[18] ; debounce:debounce_ready_inst|clock_enable:u1|counter[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.830      ;
; 0.588 ; debounce:debounce_ready_inst|clock_enable:u1|counter[24] ; debounce:debounce_ready_inst|clock_enable:u1|counter[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; debounce:debounce_ready_inst|clock_enable:u1|counter[2]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.831      ;
; 0.589 ; debounce:debounce_ready_inst|clock_enable:u1|counter[5]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.832      ;
; 0.589 ; debounce:debounce_ready_inst|clock_enable:u1|counter[1]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.832      ;
; 0.590 ; debounce:debounce_ready_inst|clock_enable:u1|counter[21] ; debounce:debounce_ready_inst|clock_enable:u1|counter[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.833      ;
; 0.591 ; debounce:debounce_ready_inst|clock_enable:u1|counter[23] ; debounce:debounce_ready_inst|clock_enable:u1|counter[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.834      ;
; 0.591 ; debounce:debounce_ready_inst|clock_enable:u1|counter[6]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.834      ;
; 0.592 ; debounce:debounce_ready_inst|clock_enable:u1|counter[22] ; debounce:debounce_ready_inst|clock_enable:u1|counter[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.835      ;
; 0.592 ; debounce:debounce_ready_inst|clock_enable:u1|counter[20] ; debounce:debounce_ready_inst|clock_enable:u1|counter[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.835      ;
; 0.592 ; debounce:debounce_ready_inst|clock_enable:u1|counter[4]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.835      ;
; 0.599 ; debounce:debounce_ready_inst|clock_enable:u1|counter[12] ; debounce:debounce_ready_inst|clock_enable:u1|counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; debounce:debounce_ready_inst|clock_enable:u1|counter[3]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.842      ;
; 0.600 ; debounce:debounce_ready_inst|clock_enable:u1|counter[16] ; debounce:debounce_ready_inst|clock_enable:u1|counter[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.843      ;
; 0.601 ; debounce:debounce_ready_inst|clock_enable:u1|counter[13] ; debounce:debounce_ready_inst|clock_enable:u1|counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.844      ;
; 0.602 ; debounce:debounce_ready_inst|clock_enable:u1|counter[26] ; debounce:debounce_ready_inst|clock_enable:u1|counter[26] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; debounce:debounce_ready_inst|clock_enable:u1|counter[15] ; debounce:debounce_ready_inst|clock_enable:u1|counter[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; debounce:debounce_ready_inst|clock_enable:u1|counter[7]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.845      ;
; 0.603 ; debounce:debounce_ready_inst|clock_enable:u1|counter[14] ; debounce:debounce_ready_inst|clock_enable:u1|counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; debounce:debounce_ready_inst|clock_enable:u1|counter[17] ; debounce:debounce_ready_inst|clock_enable:u1|counter[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; debounce:debounce_ready_inst|clock_enable:u1|counter[25] ; debounce:debounce_ready_inst|clock_enable:u1|counter[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.846      ;
; 0.605 ; debounce:debounce_ready_inst|clock_enable:u1|counter[0]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.848      ;
; 0.733 ; debounce:debounce_ready_inst|my_dff_en:d1|Q              ; debounce:debounce_ready_inst|my_dff_en:d2|Q              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.873 ; debounce:debounce_ready_inst|clock_enable:u1|counter[19] ; debounce:debounce_ready_inst|clock_enable:u1|counter[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.116      ;
; 0.874 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.117      ;
; 0.874 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.117      ;
; 0.874 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.117      ;
; 0.874 ; debounce:debounce_ready_inst|clock_enable:u1|counter[0]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.117      ;
; 0.875 ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.118      ;
; 0.875 ; debounce:debounce_ready_inst|clock_enable:u1|counter[18] ; debounce:debounce_ready_inst|clock_enable:u1|counter[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.118      ;
; 0.876 ; debounce:debounce_ready_inst|clock_enable:u1|counter[1]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.119      ;
; 0.876 ; debounce:debounce_ready_inst|clock_enable:u1|counter[5]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.119      ;
; 0.876 ; debounce:debounce_ready_inst|clock_enable:u1|counter[2]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.119      ;
; 0.876 ; debounce:debounce_ready_inst|clock_enable:u1|counter[24] ; debounce:debounce_ready_inst|clock_enable:u1|counter[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.119      ;
; 0.877 ; debounce:debounce_ready_inst|clock_enable:u1|counter[21] ; debounce:debounce_ready_inst|clock_enable:u1|counter[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.120      ;
; 0.878 ; debounce:debounce_ready_inst|clock_enable:u1|counter[23] ; debounce:debounce_ready_inst|clock_enable:u1|counter[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.121      ;
; 0.879 ; debounce:debounce_ready_inst|clock_enable:u1|counter[6]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.122      ;
; 0.880 ; debounce:debounce_ready_inst|clock_enable:u1|counter[4]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.123      ;
; 0.880 ; debounce:debounce_ready_inst|clock_enable:u1|counter[20] ; debounce:debounce_ready_inst|clock_enable:u1|counter[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.123      ;
; 0.880 ; debounce:debounce_ready_inst|clock_enable:u1|counter[22] ; debounce:debounce_ready_inst|clock_enable:u1|counter[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.123      ;
; 0.885 ; debounce:debounce_ready_inst|clock_enable:u1|counter[3]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.128      ;
; 0.885 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.128      ;
; 0.885 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.128      ;
; 0.885 ; debounce:debounce_ready_inst|clock_enable:u1|counter[0]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.128      ;
; 0.886 ; debounce:debounce_ready_inst|clock_enable:u1|counter[18] ; debounce:debounce_ready_inst|clock_enable:u1|counter[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.129      ;
; 0.887 ; debounce:debounce_ready_inst|clock_enable:u1|counter[24] ; debounce:debounce_ready_inst|clock_enable:u1|counter[26] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.130      ;
; 0.887 ; debounce:debounce_ready_inst|clock_enable:u1|counter[2]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.130      ;
; 0.888 ; debounce:debounce_ready_inst|clock_enable:u1|counter[13] ; debounce:debounce_ready_inst|clock_enable:u1|counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.131      ;
; 0.888 ; debounce:debounce_ready_inst|clock_enable:u1|counter[16] ; debounce:debounce_ready_inst|clock_enable:u1|counter[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.131      ;
; 0.889 ; debounce:debounce_ready_inst|clock_enable:u1|counter[7]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; debounce:debounce_ready_inst|clock_enable:u1|counter[15] ; debounce:debounce_ready_inst|clock_enable:u1|counter[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.132      ;
; 0.890 ; debounce:debounce_ready_inst|clock_enable:u1|counter[17] ; debounce:debounce_ready_inst|clock_enable:u1|counter[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.133      ;
; 0.890 ; debounce:debounce_ready_inst|clock_enable:u1|counter[12] ; debounce:debounce_ready_inst|clock_enable:u1|counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.130      ;
; 0.890 ; debounce:debounce_ready_inst|clock_enable:u1|counter[25] ; debounce:debounce_ready_inst|clock_enable:u1|counter[26] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.133      ;
; 0.890 ; debounce:debounce_ready_inst|clock_enable:u1|counter[6]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.133      ;
; 0.891 ; debounce:debounce_ready_inst|clock_enable:u1|counter[14] ; debounce:debounce_ready_inst|clock_enable:u1|counter[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.134      ;
; 0.891 ; debounce:debounce_ready_inst|clock_enable:u1|counter[4]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.134      ;
; 0.891 ; debounce:debounce_ready_inst|clock_enable:u1|counter[20] ; debounce:debounce_ready_inst|clock_enable:u1|counter[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.134      ;
; 0.891 ; debounce:debounce_ready_inst|clock_enable:u1|counter[22] ; debounce:debounce_ready_inst|clock_enable:u1|counter[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.134      ;
; 0.899 ; debounce:debounce_ready_inst|clock_enable:u1|counter[16] ; debounce:debounce_ready_inst|clock_enable:u1|counter[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.142      ;
; 0.901 ; debounce:debounce_ready_inst|clock_enable:u1|counter[12] ; debounce:debounce_ready_inst|clock_enable:u1|counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.141      ;
; 0.902 ; debounce:debounce_ready_inst|clock_enable:u1|counter[14] ; debounce:debounce_ready_inst|clock_enable:u1|counter[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.145      ;
; 0.972 ; debounce:debounce_ready_inst|clock_enable:u1|counter[19] ; debounce:debounce_ready_inst|clock_enable:u1|counter[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.215      ;
; 0.974 ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.217      ;
; 0.975 ; debounce:debounce_ready_inst|clock_enable:u1|counter[1]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.218      ;
; 0.975 ; debounce:debounce_ready_inst|clock_enable:u1|counter[5]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.218      ;
; 0.976 ; debounce:debounce_ready_inst|clock_enable:u1|counter[21] ; debounce:debounce_ready_inst|clock_enable:u1|counter[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.219      ;
; 0.976 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.216      ;
; 0.977 ; debounce:debounce_ready_inst|clock_enable:u1|counter[23] ; debounce:debounce_ready_inst|clock_enable:u1|counter[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.220      ;
; 0.983 ; debounce:debounce_ready_inst|clock_enable:u1|counter[19] ; debounce:debounce_ready_inst|clock_enable:u1|counter[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.226      ;
; 0.984 ; debounce:debounce_ready_inst|clock_enable:u1|counter[3]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.227      ;
; 0.984 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.227      ;
; 0.984 ; debounce:debounce_ready_inst|clock_enable:u1|counter[0]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.227      ;
; 0.985 ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.228      ;
; 0.985 ; debounce:debounce_ready_inst|clock_enable:u1|counter[18] ; debounce:debounce_ready_inst|clock_enable:u1|counter[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.228      ;
; 0.986 ; debounce:debounce_ready_inst|clock_enable:u1|counter[1]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.229      ;
; 0.986 ; debounce:debounce_ready_inst|clock_enable:u1|counter[5]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.229      ;
; 0.986 ; debounce:debounce_ready_inst|clock_enable:u1|counter[2]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.229      ;
; 0.987 ; debounce:debounce_ready_inst|clock_enable:u1|counter[13] ; debounce:debounce_ready_inst|clock_enable:u1|counter[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.230      ;
; 0.987 ; debounce:debounce_ready_inst|clock_enable:u1|counter[21] ; debounce:debounce_ready_inst|clock_enable:u1|counter[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.230      ;
; 0.987 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.227      ;
; 0.987 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.227      ;
; 0.988 ; debounce:debounce_ready_inst|clock_enable:u1|counter[7]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.231      ;
; 0.988 ; debounce:debounce_ready_inst|clock_enable:u1|counter[23] ; debounce:debounce_ready_inst|clock_enable:u1|counter[26] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.231      ;
; 0.988 ; debounce:debounce_ready_inst|clock_enable:u1|counter[15] ; debounce:debounce_ready_inst|clock_enable:u1|counter[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.231      ;
; 0.989 ; debounce:debounce_ready_inst|clock_enable:u1|counter[17] ; debounce:debounce_ready_inst|clock_enable:u1|counter[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.232      ;
; 0.989 ; debounce:debounce_ready_inst|clock_enable:u1|counter[6]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.232      ;
; 0.990 ; debounce:debounce_ready_inst|clock_enable:u1|counter[4]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.233      ;
; 0.990 ; debounce:debounce_ready_inst|clock_enable:u1|counter[20] ; debounce:debounce_ready_inst|clock_enable:u1|counter[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.233      ;
; 0.990 ; debounce:debounce_ready_inst|clock_enable:u1|counter[22] ; debounce:debounce_ready_inst|clock_enable:u1|counter[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.233      ;
; 0.995 ; debounce:debounce_ready_inst|clock_enable:u1|counter[3]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.238      ;
; 0.995 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.238      ;
; 0.995 ; debounce:debounce_ready_inst|clock_enable:u1|counter[0]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.238      ;
; 0.996 ; debounce:debounce_ready_inst|clock_enable:u1|counter[18] ; debounce:debounce_ready_inst|clock_enable:u1|counter[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.239      ;
; 0.997 ; debounce:debounce_ready_inst|clock_enable:u1|counter[2]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.240      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'NET1_RX_CLK'                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                           ; To Node                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.507 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg ; NET1_RX_CLK  ; NET1_RX_CLK ; 1.000        ; -0.072     ; 1.434      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'NET1_RX_CLK'                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                           ; To Node                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.086 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg ; NET1_RX_CLK  ; NET1_RX_CLK ; 0.000        ; 0.070      ; 1.327      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.085 ; -1.085        ;
; NET1_RX_CLK                                          ; 0.569  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.841  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.170 ; 0.000         ;
; NET1_RX_CLK                                          ; 0.188 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.291 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-------------+-------+-----------------+
; Clock       ; Slack ; End Point TNS   ;
+-------------+-------+-----------------+
; NET1_RX_CLK ; 0.159 ; 0.000           ;
+-------------+-------+-----------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-------------+-------+----------------+
; Clock       ; Slack ; End Point TNS  ;
+-------------+-------+----------------+
; NET1_RX_CLK ; 0.551 ; 0.000          ;
+-------------+-------+----------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; NET1_RX_CLK                                          ; -3.000 ; -19.464       ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.751  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.782  ; 0.000         ;
; CLOCK_50                                             ; 9.400  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                 ; To Node                                                                                                                                                                                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -1.085 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync2_reg                                                                     ; NET1_RX_CLK                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.637     ; 0.375      ;
; 0.531  ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a3~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.023      ; 1.501      ;
; 0.541  ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a3~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.023      ; 1.491      ;
; 0.558  ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_pipe_reg[1][3]                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.039      ; 1.436      ;
; 0.570  ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_pipe_reg[1][3]                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.039      ; 1.424      ;
; 0.675  ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_pipe_reg[1][8]                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.051      ; 1.331      ;
; 0.680  ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_pipe_reg[1][7]                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.062      ; 1.337      ;
; 0.687  ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_pipe_reg[1][8]                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.051      ; 1.319      ;
; 0.688  ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a7~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.046      ; 1.367      ;
; 0.691  ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_pipe_reg[1][2]                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.060      ; 1.324      ;
; 0.692  ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_pipe_reg[1][7]                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.062      ; 1.325      ;
; 0.693  ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_pipe_reg[1][0]                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.036      ; 1.298      ;
; 0.695  ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a0~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.020      ; 1.334      ;
; 0.698  ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a7~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.046      ; 1.357      ;
; 0.700  ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a1~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.032      ; 1.341      ;
; 0.701  ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_pipe_reg[1][1]                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.048      ; 1.302      ;
; 0.702  ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_pipe_reg[1][4]                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.063      ; 1.316      ;
; 0.703  ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_pipe_reg[1][2]                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.060      ; 1.312      ;
; 0.704  ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a4~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.047      ; 1.352      ;
; 0.706  ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a0~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.020      ; 1.323      ;
; 0.708  ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a2~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.044      ; 1.345      ;
; 0.710  ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_pipe_reg[1][0]                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.036      ; 1.281      ;
; 0.710  ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a1~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.032      ; 1.331      ;
; 0.713  ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_pipe_reg[1][1]                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.048      ; 1.290      ;
; 0.714  ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_pipe_reg[1][4]                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.063      ; 1.304      ;
; 0.714  ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a4~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.047      ; 1.342      ;
; 0.718  ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a2~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.044      ; 1.335      ;
; 0.719  ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a5~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.041      ; 1.331      ;
; 0.729  ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a5~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.041      ; 1.321      ;
; 0.731  ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a8~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.035      ; 1.313      ;
; 0.741  ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a8~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.035      ; 1.303      ;
; 0.795  ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[12]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.107     ; 1.085      ;
; 0.795  ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[1]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.107     ; 1.085      ;
; 0.795  ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[0]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.107     ; 1.085      ;
; 0.795  ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[5]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.107     ; 1.085      ;
; 0.795  ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[2]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.107     ; 1.085      ;
; 0.795  ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[3]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.107     ; 1.085      ;
; 0.795  ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[4]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.107     ; 1.085      ;
; 0.795  ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[7]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.107     ; 1.085      ;
; 0.795  ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[6]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.107     ; 1.085      ;
; 0.795  ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[13]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.107     ; 1.085      ;
; 0.795  ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[8]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.107     ; 1.085      ;
; 0.795  ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[9]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.107     ; 1.085      ;
; 0.795  ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[10]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.107     ; 1.085      ;
; 0.795  ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[11]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.107     ; 1.085      ;
; 0.806  ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[12]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.107     ; 1.074      ;
; 0.806  ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[1]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.107     ; 1.074      ;
; 0.806  ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[0]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.107     ; 1.074      ;
; 0.806  ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[5]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.107     ; 1.074      ;
; 0.806  ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[2]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.107     ; 1.074      ;
; 0.806  ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[3]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.107     ; 1.074      ;
; 0.806  ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[4]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.107     ; 1.074      ;
; 0.806  ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[7]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.107     ; 1.074      ;
; 0.806  ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[6]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.107     ; 1.074      ;
; 0.806  ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[13]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.107     ; 1.074      ;
; 0.806  ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[8]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.107     ; 1.074      ;
; 0.806  ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[9]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.107     ; 1.074      ;
; 0.806  ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[10]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.107     ; 1.074      ;
; 0.806  ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[11]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.107     ; 1.074      ;
; 0.864  ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_pipe_reg[1][5]                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.057      ; 1.148      ;
; 0.877  ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_pipe_reg[1][5]                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.057      ; 1.135      ;
; 0.879  ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_pipe_reg[1][6]                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.054      ; 1.130      ;
; 0.890  ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a6~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.038      ; 1.157      ;
; 0.898  ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_pipe_reg[1][6]                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.054      ; 1.111      ;
; 0.903  ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a6~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; 0.038      ; 1.144      ;
; 0.936  ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_tvalid_pipe_reg[1]                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.108     ; 0.943      ;
; 0.954  ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_tvalid_pipe_reg[1]                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.108     ; 0.925      ;
; 1.193  ; debounce:debounce_ready_inst|my_dff_en:d2|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_tvalid_pipe_reg[0]                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.107     ; 0.687      ;
; 1.223  ; debounce:debounce_ready_inst|my_dff_en:d1|Q                                                                                                               ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|m_axis_tvalid_pipe_reg[0]                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.107     ; 0.657      ;
; 4.359  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[11]                                                                      ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.097      ; 3.747      ;
; 4.404  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[10]                                                                      ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.084      ; 3.689      ;
; 4.476  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_commit_reg[7]                                                                ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.092      ; 3.625      ;
; 4.490  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[11]                                                                      ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.084      ; 3.603      ;
; 4.504  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[1]                                                                       ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.092      ; 3.597      ;
; 4.506  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_commit_reg[1]                                                                ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.092      ; 3.595      ;
; 4.509  ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]   ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.108      ; 3.608      ;
; 4.512  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[10]                                                                      ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.097      ; 3.594      ;
; 4.517  ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]   ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.108      ; 3.600      ;
; 4.539  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[5]                                                                       ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.088      ; 3.558      ;
; 4.544  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[11]                                                                      ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a5~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.106      ; 3.571      ;
; 4.547  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[11]                                                                      ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.102      ; 3.564      ;
; 4.555  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[11]                                                                      ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a3~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.086      ; 3.540      ;
; 4.558  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[8]                                                                       ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.084      ; 3.535      ;
; 4.558  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[4]                                                                       ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.084      ; 3.535      ;
; 4.566  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[13]                                                                      ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.097      ; 3.540      ;
; 4.585  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[6]                                                                       ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.084      ; 3.508      ;
; 4.585  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[5]                                                                       ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.084      ; 3.508      ;
; 4.589  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[10]                                                                      ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a5~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.093      ; 3.513      ;
; 4.592  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[10]                                                                      ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.089      ; 3.506      ;
; 4.597  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[0]                                                                       ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.092      ; 3.504      ;
; 4.600  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[10]                                                                      ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a3~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.073      ; 3.482      ;
; 4.601  ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[5]   ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.108      ; 3.516      ;
; 4.601  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[4]                                                                       ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.088      ; 3.496      ;
; 4.605  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[2]                                                                       ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.088      ; 3.492      ;
; 4.610  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[3]                                                                       ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.088      ; 3.487      ;
; 4.612  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[7]                                                                       ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.092      ; 3.489      ;
; 4.614  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[0]                                                                       ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.084      ; 3.479      ;
; 4.617  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[12]                                                                      ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.084      ; 3.476      ;
; 4.630  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[12]                                                                      ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.097      ; 3.476      ;
; 4.655  ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[2]                                                                       ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 0.084      ; 3.438      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'NET1_RX_CLK'                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                           ; To Node                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.569 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1] ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; NET1_RX_CLK  ; NET1_RX_CLK ; 1.000        ; -0.042     ; 0.376      ;
; 0.570 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2] ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1] ; NET1_RX_CLK  ; NET1_RX_CLK ; 1.000        ; -0.042     ; 0.375      ;
; 0.573 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3] ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2] ; NET1_RX_CLK  ; NET1_RX_CLK ; 1.000        ; -0.042     ; 0.372      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 6.841 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|my_dff_en:d2|Q              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 3.104      ;
; 6.841 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|my_dff_en:d1|Q              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 3.104      ;
; 6.841 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|my_dff_en:d2|Q              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 3.104      ;
; 6.841 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|my_dff_en:d1|Q              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 3.104      ;
; 6.928 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|my_dff_en:d2|Q              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 3.017      ;
; 6.928 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|my_dff_en:d1|Q              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 3.017      ;
; 6.985 ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; debounce:debounce_ready_inst|my_dff_en:d2|Q              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.960      ;
; 6.985 ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; debounce:debounce_ready_inst|my_dff_en:d1|Q              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.960      ;
; 7.082 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|my_dff_en:d0|Q              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 2.862      ;
; 7.082 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|my_dff_en:d0|Q              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 2.862      ;
; 7.169 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|my_dff_en:d0|Q              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 2.775      ;
; 7.173 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.772      ;
; 7.173 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.772      ;
; 7.173 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.772      ;
; 7.173 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.772      ;
; 7.173 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.772      ;
; 7.173 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.772      ;
; 7.173 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.772      ;
; 7.173 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.772      ;
; 7.173 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.772      ;
; 7.173 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.772      ;
; 7.173 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.772      ;
; 7.173 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.772      ;
; 7.173 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.772      ;
; 7.173 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.772      ;
; 7.173 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.772      ;
; 7.173 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.772      ;
; 7.173 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.772      ;
; 7.173 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.772      ;
; 7.173 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.772      ;
; 7.173 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.772      ;
; 7.173 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.772      ;
; 7.173 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.772      ;
; 7.173 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.772      ;
; 7.173 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.772      ;
; 7.173 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.772      ;
; 7.173 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.772      ;
; 7.226 ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; debounce:debounce_ready_inst|my_dff_en:d0|Q              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 2.718      ;
; 7.260 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.685      ;
; 7.260 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.685      ;
; 7.260 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.685      ;
; 7.260 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.685      ;
; 7.260 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.685      ;
; 7.260 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.685      ;
; 7.260 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.685      ;
; 7.260 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.685      ;
; 7.260 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.685      ;
; 7.260 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.685      ;
; 7.260 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.685      ;
; 7.260 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.685      ;
; 7.260 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.685      ;
; 7.304 ; debounce:debounce_ready_inst|clock_enable:u1|counter[13] ; debounce:debounce_ready_inst|my_dff_en:d2|Q              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 2.644      ;
; 7.304 ; debounce:debounce_ready_inst|clock_enable:u1|counter[13] ; debounce:debounce_ready_inst|my_dff_en:d1|Q              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 2.644      ;
; 7.317 ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.628      ;
; 7.317 ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.628      ;
; 7.317 ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.628      ;
; 7.317 ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.628      ;
; 7.317 ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.628      ;
; 7.317 ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.628      ;
; 7.317 ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.628      ;
; 7.317 ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.628      ;
; 7.317 ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.628      ;
; 7.317 ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.628      ;
; 7.317 ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.628      ;
; 7.317 ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.628      ;
; 7.317 ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.628      ;
; 7.322 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 2.621      ;
; 7.322 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 2.621      ;
; 7.322 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[26] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 2.621      ;
; 7.322 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 2.621      ;
; 7.322 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 2.621      ;
; 7.322 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 2.621      ;
; 7.322 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 2.621      ;
; 7.322 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 2.621      ;
; 7.322 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 2.621      ;
; 7.322 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 2.621      ;
; 7.322 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 2.621      ;
; 7.322 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 2.621      ;
; 7.322 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 2.621      ;
; 7.322 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 2.621      ;
; 7.322 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 2.621      ;
; 7.322 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 2.621      ;
; 7.322 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[26] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 2.621      ;
; 7.322 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 2.621      ;
; 7.322 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 2.621      ;
; 7.322 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 2.621      ;
; 7.322 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 2.621      ;
; 7.322 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 2.621      ;
; 7.322 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 2.621      ;
; 7.322 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 2.621      ;
; 7.322 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 2.621      ;
; 7.322 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 2.621      ;
; 7.322 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 2.621      ;
; 7.322 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 2.621      ;
; 7.409 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 2.534      ;
; 7.409 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 2.534      ;
; 7.409 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[26] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 2.534      ;
; 7.409 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 2.534      ;
; 7.409 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 2.534      ;
; 7.409 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 2.534      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                                                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.170 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[4]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a1~porta_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.498      ;
; 0.183 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_terminate_frame_reg ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_terminate_frame_reg                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_drop_frame_reg      ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_drop_frame_reg                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[0]         ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[0]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[10]        ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[10]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[1]         ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[1]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[2]         ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[2]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[3]         ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[3]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[4]         ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[4]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[5]         ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[5]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]         ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]         ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[8]         ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[8]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[9]         ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[9]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[11]        ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[11]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.188 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[9]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a1~porta_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.520      ;
; 0.196 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_commit_reg[0]                                                                      ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[0]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.321      ;
; 0.198 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_commit_reg[10]                                                                     ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[10]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.322      ;
; 0.200 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_commit_reg[4]                                                                      ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[4]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_commit_reg[5]                                                                      ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[5]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[2]         ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a1~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.486      ;
; 0.201 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync3_reg       ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_pipe_reg[0]                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.334      ;
; 0.201 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[3]         ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a1~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.487      ;
; 0.202 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[10]                                                                            ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a6~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 0.492      ;
; 0.203 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[0]         ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a1~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.489      ;
; 0.207 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[1]         ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a1~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.493      ;
; 0.209 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[2]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a6~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 0.499      ;
; 0.214 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[0]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a6~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 0.504      ;
; 0.215 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[4]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a6~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 0.505      ;
; 0.216 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[6]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a6~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 0.506      ;
; 0.218 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[1]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a6~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 0.508      ;
; 0.220 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[12]                                                                            ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a6~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 0.510      ;
; 0.227 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[3]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a6~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 0.517      ;
; 0.255 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync2_reg       ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync3_reg                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.388      ;
; 0.257 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_commit_reg[6]                                                                      ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[6]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.382      ;
; 0.257 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_commit_reg[9]                                                                      ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[9]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.382      ;
; 0.260 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_commit_reg[11]                                                                     ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[11]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.384      ;
; 0.266 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_commit_reg[13]                                                                     ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[13]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.390      ;
; 0.267 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[1][6] ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a6~porta_datain_reg0                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.240      ; 0.611      ;
; 0.287 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[1][5] ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a5~porta_datain_reg0                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.243      ; 0.634      ;
; 0.292 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[11]                                                                            ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a1~porta_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.628      ;
; 0.299 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_commit_reg[1]                                                                      ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[1]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.424      ;
; 0.300 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[5]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[5]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[12]                                                                            ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[12]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[1]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[1]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[3]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[3]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[4]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[4]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[7]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[7]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[13]                                                                            ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[13]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[10]                                                                            ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[10]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[9]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[9]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.427      ;
; 0.303 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[12]                                                                            ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a1~porta_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.639      ;
; 0.303 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[11]                                                                            ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a5~porta_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.242      ; 0.649      ;
; 0.304 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_commit_reg[7]                                                                      ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[7]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.429      ;
; 0.306 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[1]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a8~porta_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.642      ;
; 0.307 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_commit_reg[2]                                                                      ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[2]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.432      ;
; 0.308 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_commit_reg[12]                                                                     ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[12]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.432      ;
; 0.309 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[9]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a5~porta_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 0.651      ;
; 0.312 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[2]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[2]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.437      ;
; 0.312 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[9]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a8~porta_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.648      ;
; 0.312 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[12]                                                                            ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a6~porta_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.655      ;
; 0.313 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[11]                                                                            ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[11]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.438      ;
; 0.313 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[11]                                                                            ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a8~porta_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.236      ; 0.653      ;
; 0.313 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[3]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a5~porta_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.234      ; 0.651      ;
; 0.314 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[6]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[6]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.439      ;
; 0.314 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[8]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[8]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.439      ;
; 0.317 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_commit_reg[3]                                                                      ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[3]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.442      ;
; 0.317 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_drop_frame_reg      ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_pipe_reg[1]                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.441      ;
; 0.318 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[3]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a2~porta_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 0.659      ;
; 0.318 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[11]                                                                            ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a6~porta_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.661      ;
; 0.322 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[12]                                                                            ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a8~porta_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.236      ; 0.662      ;
; 0.322 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[2]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a7~porta_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.665      ;
; 0.323 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[1]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a5~porta_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 0.665      ;
; 0.324 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[0]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[0]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.449      ;
; 0.325 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[6]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a2~porta_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 0.666      ;
; 0.326 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[10]                                                                            ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a5~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.189      ; 0.619      ;
; 0.328 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[6]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a5~porta_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.234      ; 0.666      ;
; 0.329 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[2]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a2~porta_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 0.670      ;
; 0.329 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|wr_ptr_reg[9]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a6~porta_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 0.668      ;
; 0.331 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[9]         ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a1~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.617      ;
; 0.332 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[7]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a5~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.189      ; 0.625      ;
; 0.332 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[8]         ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a1~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.618      ;
; 0.332 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[11]        ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a1~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.618      ;
; 0.339 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[12]                                                                            ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a2~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 0.635      ;
; 0.339 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]         ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a1~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.625      ;
; 0.340 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[1]         ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.188      ; 0.632      ;
; 0.342 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[1][1] ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a1~porta_datain_reg0                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.023      ; 0.469      ;
; 0.342 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[2]         ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a5~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.197      ; 0.643      ;
; 0.342 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[2]         ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.188      ; 0.634      ;
; 0.343 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[12]                                                                            ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a7~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.194      ; 0.641      ;
; 0.343 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[12]                                                                            ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a4~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.195      ; 0.642      ;
; 0.343 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[4]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a2~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 0.639      ;
; 0.343 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[5]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a2~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 0.639      ;
; 0.343 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[8]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a8~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.183      ; 0.630      ;
; 0.344 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[10]                                                                            ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a2~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 0.640      ;
; 0.344 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[4]         ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a1~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.630      ;
; 0.345 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[1]         ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.193      ; 0.642      ;
; 0.346 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[5]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a5~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.189      ; 0.639      ;
; 0.346 ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|rd_ptr_reg[5]                                                                             ; ethernet_connection:ethernet_connection_inst|axis_fifo:eth_frame_fifo|altsyncram:mem_rtl_0|altsyncram_80e1:auto_generated|ram_block1a1~portb_address_reg0                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 0.629      ;
; 0.346 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[10]        ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_ohc1:auto_generated|ram_block1a1~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.632      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'NET1_RX_CLK'                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                           ; To Node                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.188 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3] ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2] ; NET1_RX_CLK  ; NET1_RX_CLK ; 0.000        ; 0.042      ; 0.314      ;
; 0.190 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1] ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; NET1_RX_CLK  ; NET1_RX_CLK ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2] ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1] ; NET1_RX_CLK  ; NET1_RX_CLK ; 0.000        ; 0.042      ; 0.316      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.291 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.417      ;
; 0.292 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; debounce:debounce_ready_inst|clock_enable:u1|counter[5]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.418      ;
; 0.293 ; debounce:debounce_ready_inst|clock_enable:u1|counter[18] ; debounce:debounce_ready_inst|clock_enable:u1|counter[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; debounce:debounce_ready_inst|clock_enable:u1|counter[21] ; debounce:debounce_ready_inst|clock_enable:u1|counter[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; debounce:debounce_ready_inst|clock_enable:u1|counter[19] ; debounce:debounce_ready_inst|clock_enable:u1|counter[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; debounce:debounce_ready_inst|clock_enable:u1|counter[6]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; debounce:debounce_ready_inst|clock_enable:u1|counter[4]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; debounce:debounce_ready_inst|clock_enable:u1|counter[2]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; debounce:debounce_ready_inst|clock_enable:u1|counter[1]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.420      ;
; 0.295 ; debounce:debounce_ready_inst|clock_enable:u1|counter[24] ; debounce:debounce_ready_inst|clock_enable:u1|counter[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; debounce:debounce_ready_inst|clock_enable:u1|counter[23] ; debounce:debounce_ready_inst|clock_enable:u1|counter[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; debounce:debounce_ready_inst|clock_enable:u1|counter[22] ; debounce:debounce_ready_inst|clock_enable:u1|counter[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; debounce:debounce_ready_inst|clock_enable:u1|counter[20] ; debounce:debounce_ready_inst|clock_enable:u1|counter[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.420      ;
; 0.298 ; debounce:debounce_ready_inst|clock_enable:u1|counter[12] ; debounce:debounce_ready_inst|clock_enable:u1|counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; debounce:debounce_ready_inst|clock_enable:u1|counter[3]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.424      ;
; 0.300 ; debounce:debounce_ready_inst|clock_enable:u1|counter[13] ; debounce:debounce_ready_inst|clock_enable:u1|counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; debounce:debounce_ready_inst|clock_enable:u1|counter[7]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; debounce:debounce_ready_inst|clock_enable:u1|counter[14] ; debounce:debounce_ready_inst|clock_enable:u1|counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; debounce:debounce_ready_inst|clock_enable:u1|counter[17] ; debounce:debounce_ready_inst|clock_enable:u1|counter[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; debounce:debounce_ready_inst|clock_enable:u1|counter[26] ; debounce:debounce_ready_inst|clock_enable:u1|counter[26] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; debounce:debounce_ready_inst|clock_enable:u1|counter[16] ; debounce:debounce_ready_inst|clock_enable:u1|counter[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; debounce:debounce_ready_inst|clock_enable:u1|counter[15] ; debounce:debounce_ready_inst|clock_enable:u1|counter[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; debounce:debounce_ready_inst|clock_enable:u1|counter[0]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; debounce:debounce_ready_inst|clock_enable:u1|counter[25] ; debounce:debounce_ready_inst|clock_enable:u1|counter[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.427      ;
; 0.341 ; debounce:debounce_ready_inst|my_dff_en:d1|Q              ; debounce:debounce_ready_inst|my_dff_en:d2|Q              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.467      ;
; 0.440 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.566      ;
; 0.441 ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.567      ;
; 0.441 ; debounce:debounce_ready_inst|clock_enable:u1|counter[5]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.567      ;
; 0.443 ; debounce:debounce_ready_inst|clock_enable:u1|counter[1]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.569      ;
; 0.443 ; debounce:debounce_ready_inst|clock_enable:u1|counter[21] ; debounce:debounce_ready_inst|clock_enable:u1|counter[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.568      ;
; 0.443 ; debounce:debounce_ready_inst|clock_enable:u1|counter[19] ; debounce:debounce_ready_inst|clock_enable:u1|counter[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.568      ;
; 0.444 ; debounce:debounce_ready_inst|clock_enable:u1|counter[23] ; debounce:debounce_ready_inst|clock_enable:u1|counter[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.569      ;
; 0.447 ; debounce:debounce_ready_inst|clock_enable:u1|counter[3]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.573      ;
; 0.449 ; debounce:debounce_ready_inst|clock_enable:u1|counter[7]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; debounce:debounce_ready_inst|clock_enable:u1|counter[13] ; debounce:debounce_ready_inst|clock_enable:u1|counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.574      ;
; 0.450 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.576      ;
; 0.450 ; debounce:debounce_ready_inst|clock_enable:u1|counter[17] ; debounce:debounce_ready_inst|clock_enable:u1|counter[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; debounce:debounce_ready_inst|clock_enable:u1|counter[0]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.576      ;
; 0.450 ; debounce:debounce_ready_inst|clock_enable:u1|counter[15] ; debounce:debounce_ready_inst|clock_enable:u1|counter[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.575      ;
; 0.451 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.577      ;
; 0.451 ; debounce:debounce_ready_inst|clock_enable:u1|counter[18] ; debounce:debounce_ready_inst|clock_enable:u1|counter[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.576      ;
; 0.451 ; debounce:debounce_ready_inst|clock_enable:u1|counter[25] ; debounce:debounce_ready_inst|clock_enable:u1|counter[26] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.576      ;
; 0.452 ; debounce:debounce_ready_inst|clock_enable:u1|counter[4]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.578      ;
; 0.452 ; debounce:debounce_ready_inst|clock_enable:u1|counter[2]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.578      ;
; 0.452 ; debounce:debounce_ready_inst|clock_enable:u1|counter[6]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.578      ;
; 0.453 ; debounce:debounce_ready_inst|clock_enable:u1|counter[20] ; debounce:debounce_ready_inst|clock_enable:u1|counter[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.578      ;
; 0.453 ; debounce:debounce_ready_inst|clock_enable:u1|counter[22] ; debounce:debounce_ready_inst|clock_enable:u1|counter[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.578      ;
; 0.453 ; debounce:debounce_ready_inst|clock_enable:u1|counter[24] ; debounce:debounce_ready_inst|clock_enable:u1|counter[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.578      ;
; 0.453 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.579      ;
; 0.453 ; debounce:debounce_ready_inst|clock_enable:u1|counter[0]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.579      ;
; 0.454 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.580      ;
; 0.454 ; debounce:debounce_ready_inst|clock_enable:u1|counter[18] ; debounce:debounce_ready_inst|clock_enable:u1|counter[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.579      ;
; 0.455 ; debounce:debounce_ready_inst|clock_enable:u1|counter[4]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.581      ;
; 0.455 ; debounce:debounce_ready_inst|clock_enable:u1|counter[2]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.581      ;
; 0.455 ; debounce:debounce_ready_inst|clock_enable:u1|counter[6]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.581      ;
; 0.456 ; debounce:debounce_ready_inst|clock_enable:u1|counter[20] ; debounce:debounce_ready_inst|clock_enable:u1|counter[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.581      ;
; 0.456 ; debounce:debounce_ready_inst|clock_enable:u1|counter[22] ; debounce:debounce_ready_inst|clock_enable:u1|counter[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.581      ;
; 0.456 ; debounce:debounce_ready_inst|clock_enable:u1|counter[24] ; debounce:debounce_ready_inst|clock_enable:u1|counter[26] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.581      ;
; 0.459 ; debounce:debounce_ready_inst|clock_enable:u1|counter[12] ; debounce:debounce_ready_inst|clock_enable:u1|counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.582      ;
; 0.459 ; debounce:debounce_ready_inst|clock_enable:u1|counter[16] ; debounce:debounce_ready_inst|clock_enable:u1|counter[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.584      ;
; 0.459 ; debounce:debounce_ready_inst|clock_enable:u1|counter[14] ; debounce:debounce_ready_inst|clock_enable:u1|counter[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.584      ;
; 0.462 ; debounce:debounce_ready_inst|clock_enable:u1|counter[12] ; debounce:debounce_ready_inst|clock_enable:u1|counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.585      ;
; 0.462 ; debounce:debounce_ready_inst|clock_enable:u1|counter[16] ; debounce:debounce_ready_inst|clock_enable:u1|counter[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.587      ;
; 0.462 ; debounce:debounce_ready_inst|clock_enable:u1|counter[14] ; debounce:debounce_ready_inst|clock_enable:u1|counter[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.587      ;
; 0.504 ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.630      ;
; 0.504 ; debounce:debounce_ready_inst|clock_enable:u1|counter[5]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.630      ;
; 0.506 ; debounce:debounce_ready_inst|clock_enable:u1|counter[1]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.632      ;
; 0.506 ; debounce:debounce_ready_inst|clock_enable:u1|counter[19] ; debounce:debounce_ready_inst|clock_enable:u1|counter[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.631      ;
; 0.506 ; debounce:debounce_ready_inst|clock_enable:u1|counter[21] ; debounce:debounce_ready_inst|clock_enable:u1|counter[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.631      ;
; 0.506 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.629      ;
; 0.507 ; debounce:debounce_ready_inst|clock_enable:u1|counter[23] ; debounce:debounce_ready_inst|clock_enable:u1|counter[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.632      ;
; 0.507 ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.633      ;
; 0.507 ; debounce:debounce_ready_inst|clock_enable:u1|counter[5]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.633      ;
; 0.509 ; debounce:debounce_ready_inst|clock_enable:u1|counter[1]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.635      ;
; 0.509 ; debounce:debounce_ready_inst|clock_enable:u1|counter[19] ; debounce:debounce_ready_inst|clock_enable:u1|counter[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.634      ;
; 0.509 ; debounce:debounce_ready_inst|clock_enable:u1|counter[21] ; debounce:debounce_ready_inst|clock_enable:u1|counter[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.634      ;
; 0.509 ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; debounce:debounce_ready_inst|clock_enable:u1|counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.632      ;
; 0.510 ; debounce:debounce_ready_inst|clock_enable:u1|counter[3]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.636      ;
; 0.510 ; debounce:debounce_ready_inst|clock_enable:u1|counter[23] ; debounce:debounce_ready_inst|clock_enable:u1|counter[26] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.635      ;
; 0.512 ; debounce:debounce_ready_inst|clock_enable:u1|counter[7]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.638      ;
; 0.512 ; debounce:debounce_ready_inst|clock_enable:u1|counter[13] ; debounce:debounce_ready_inst|clock_enable:u1|counter[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.637      ;
; 0.513 ; debounce:debounce_ready_inst|clock_enable:u1|counter[17] ; debounce:debounce_ready_inst|clock_enable:u1|counter[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.638      ;
; 0.513 ; debounce:debounce_ready_inst|clock_enable:u1|counter[3]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.639      ;
; 0.513 ; debounce:debounce_ready_inst|clock_enable:u1|counter[15] ; debounce:debounce_ready_inst|clock_enable:u1|counter[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.638      ;
; 0.515 ; debounce:debounce_ready_inst|clock_enable:u1|counter[7]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.641      ;
; 0.515 ; debounce:debounce_ready_inst|clock_enable:u1|counter[13] ; debounce:debounce_ready_inst|clock_enable:u1|counter[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.640      ;
; 0.516 ; debounce:debounce_ready_inst|clock_enable:u1|counter[17] ; debounce:debounce_ready_inst|clock_enable:u1|counter[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.641      ;
; 0.516 ; debounce:debounce_ready_inst|clock_enable:u1|counter[15] ; debounce:debounce_ready_inst|clock_enable:u1|counter[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.641      ;
; 0.516 ; debounce:debounce_ready_inst|clock_enable:u1|counter[0]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.642      ;
; 0.517 ; debounce:debounce_ready_inst|clock_enable:u1|counter[8]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.643      ;
; 0.517 ; debounce:debounce_ready_inst|clock_enable:u1|counter[18] ; debounce:debounce_ready_inst|clock_enable:u1|counter[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.642      ;
; 0.518 ; debounce:debounce_ready_inst|clock_enable:u1|counter[4]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.644      ;
; 0.518 ; debounce:debounce_ready_inst|clock_enable:u1|counter[2]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.644      ;
; 0.518 ; debounce:debounce_ready_inst|clock_enable:u1|counter[6]  ; debounce:debounce_ready_inst|clock_enable:u1|counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.644      ;
; 0.519 ; debounce:debounce_ready_inst|clock_enable:u1|counter[20] ; debounce:debounce_ready_inst|clock_enable:u1|counter[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.644      ;
; 0.519 ; debounce:debounce_ready_inst|clock_enable:u1|counter[10] ; debounce:debounce_ready_inst|clock_enable:u1|counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.642      ;
; 0.519 ; debounce:debounce_ready_inst|clock_enable:u1|counter[22] ; debounce:debounce_ready_inst|clock_enable:u1|counter[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.644      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'NET1_RX_CLK'                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                           ; To Node                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.159 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg ; NET1_RX_CLK  ; NET1_RX_CLK ; 1.000        ; -0.042     ; 0.786      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'NET1_RX_CLK'                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                           ; To Node                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.551 ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0] ; ethernet_connection:ethernet_connection_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg ; NET1_RX_CLK  ; NET1_RX_CLK ; 0.000        ; 0.041      ; 0.676      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+-------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; -2.670  ; 0.170 ; -0.663   ; 0.551   ; -3.000              ;
;  CLOCK_50                                             ; N/A     ; N/A   ; N/A      ; N/A     ; 9.400               ;
;  NET1_RX_CLK                                          ; 0.127   ; 0.188 ; -0.663   ; 0.551   ; -3.000              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.626   ; 0.291 ; N/A      ; N/A     ; 4.710               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1] ; -2.670  ; 0.170 ; N/A      ; N/A     ; 3.693               ;
; Design-wide TNS                                       ; -22.46  ; 0.0   ; -0.663   ; 0.0     ; -36.355             ;
;  CLOCK_50                                             ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  NET1_RX_CLK                                          ; 0.000   ; 0.000 ; -0.663   ; 0.000   ; -36.355             ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1] ; -22.460 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+---------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; NET1_RESET_N    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; NET1_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; NET1_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; NET1_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; NET1_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; NET1_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VALID         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_LAST          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_DATA[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_DATA[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_DATA[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_DATA[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_DATA[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_DATA[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_DATA[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_DATA[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_RESET         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_DEBOUNCE      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; NET1_RX_DV              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; NET1_RX_DATA[0]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; NET1_RX_DATA[1]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; NET1_RX_DATA[2]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; NET1_RX_DATA[3]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; I_READY                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; NET1_RX_CLK             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; NET1_RESET_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; NET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; NET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; NET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; NET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; NET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; O_VALID         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; O_LAST          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; O_DATA[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; O_DATA[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; O_DATA[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; O_DATA[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; O_DATA[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; O_DATA[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; O_DATA[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; O_DATA[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; O_RESET         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; O_DEBOUNCE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; NET1_RESET_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; NET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; NET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; NET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; NET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; NET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; O_VALID         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; O_LAST          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; O_DATA[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; O_DATA[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; O_DATA[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; O_DATA[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; O_DATA[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; O_DATA[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; O_DATA[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; O_DATA[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; O_RESET         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; O_DEBOUNCE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; NET1_RESET_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; NET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; NET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; NET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; NET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; NET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; O_VALID         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; O_LAST          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; O_DATA[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; O_DATA[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; O_DATA[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; O_DATA[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; O_DATA[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; O_DATA[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; O_DATA[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; O_DATA[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; O_RESET         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; O_DEBOUNCE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; NET1_RX_CLK                                          ; NET1_RX_CLK                                          ; 3        ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1352     ; 0        ; 0        ; 0        ;
; NET1_RX_CLK                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1        ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 68       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20205    ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; NET1_RX_CLK                                          ; NET1_RX_CLK                                          ; 3        ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1352     ; 0        ; 0        ; 0        ;
; NET1_RX_CLK                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1        ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 68       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20205    ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Recovery Transfers                                                    ;
+-------------+-------------+----------+----------+----------+----------+
; From Clock  ; To Clock    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------+-------------+----------+----------+----------+----------+
; NET1_RX_CLK ; NET1_RX_CLK ; 1        ; 0        ; 0        ; 0        ;
+-------------+-------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Removal Transfers                                                     ;
+-------------+-------------+----------+----------+----------+----------+
; From Clock  ; To Clock    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------+-------------+----------+----------+----------+----------+
; NET1_RX_CLK ; NET1_RX_CLK ; 1        ; 0        ; 0        ; 0        ;
+-------------+-------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 2     ; 2    ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 11    ; 11   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; CLOCK_50                                             ; CLOCK_50                                             ; Base      ; Constrained ;
; NET1_RX_CLK                                          ; NET1_RX_CLK                                          ; Base      ; Constrained ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; I_READY    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; NET1_RESET_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; O_DATA[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; O_DATA[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; O_DATA[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; O_DATA[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; O_DATA[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; O_DATA[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; O_DATA[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; O_DATA[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; O_LAST       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; O_VALID      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; I_READY    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; NET1_RESET_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; O_DATA[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; O_DATA[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; O_DATA[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; O_DATA[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; O_DATA[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; O_DATA[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; O_DATA[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; O_DATA[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; O_LAST       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; O_VALID      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Oct  7 10:34:29 2024
Info: Command: quartus_sta raw_ethernet_test -c raw_ethernet_test
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'raw_ethernet_test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[1]} {pll_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name NET1_RX_CLK NET1_RX_CLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.670
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.670             -22.460 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.127               0.000 NET1_RX_CLK 
    Info (332119):     3.626               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.388
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.388               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.430               0.000 NET1_RX_CLK 
    Info (332119):     0.642               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -0.663
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.663              -0.663 NET1_RX_CLK 
Info (332146): Worst-case removal slack is 1.189
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.189               0.000 NET1_RX_CLK 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -36.355 NET1_RX_CLK 
    Info (332119):     3.708               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.710               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.819               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.223
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.223             -14.953 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.216               0.000 NET1_RX_CLK 
    Info (332119):     4.088               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.354
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.354               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.397               0.000 NET1_RX_CLK 
    Info (332119):     0.586               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -0.507
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.507              -0.507 NET1_RX_CLK 
Info (332146): Worst-case removal slack is 1.086
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.086               0.000 NET1_RX_CLK 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -35.915 NET1_RX_CLK 
    Info (332119):     3.693               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.711               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.799               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.085
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.085              -1.085 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.569               0.000 NET1_RX_CLK 
    Info (332119):     6.841               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.170
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.170               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.188               0.000 NET1_RX_CLK 
    Info (332119):     0.291               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 0.159
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.159               0.000 NET1_RX_CLK 
Info (332146): Worst-case removal slack is 0.551
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.551               0.000 NET1_RX_CLK 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -19.464 NET1_RX_CLK 
    Info (332119):     3.751               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.782               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.400               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 725 megabytes
    Info: Processing ended: Mon Oct  7 10:34:31 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


