Drill report for ISP_panel.kicad_pcb
Created on Mon Feb 28 16:15:05 2022

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'ISP_panel.drl' contains
    plated through holes:
    =============================================================
    T1  0.400mm  0.0157"  (40 holes)
    T2  0.400mm  0.0157"  (16 holes)
    T3  0.600mm  0.0236"  (4 holes)  (with 4 slots)
    T4  0.900mm  0.0354"  (3 holes)
    T5  1.500mm  0.0591"  (2 holes)

    Total plated holes count 65


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================
    T6  0.500mm  0.0197"  (97 holes)

    Total unplated holes count 97
