#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001786aa2dca0 .scope module, "executetb" "executetb" 2 3;
 .timescale -9 -12;
v000001786ab1e960_0 .net "ac_flag", 0 0, v000001786ab42880_0;  1 drivers
v000001786ab1ffe0_0 .var "am", 0 0;
v000001786ab1fcc0_0 .net "carry_flag", 0 0, v000001786ab42380_0;  1 drivers
v000001786ab1ef00_0 .var "clk", 0 0;
v000001786ab20260_0 .var "enable", 0 0;
v000001786ab1eaa0_0 .var "instr_mem_addr", 5 0;
v000001786ab1f400_0 .var "mem_addr", 3 0;
v000001786ab1f9a0_0 .var "opcode", 4 0;
v000001786ab1f0e0_0 .net "parity_flag", 0 0, v000001786ab1f040_0;  1 drivers
v000001786ab20300_0 .var "rd", 2 0;
v000001786ab1ea00_0 .var "reset", 0 0;
v000001786ab1fa40_0 .net "result", 15 0, v000001786ab20080_0;  1 drivers
v000001786ab1f180_0 .var "rs1", 2 0;
v000001786ab1f220_0 .var "rs2", 2 0;
v000001786ab1e780_0 .var "s_r_amount", 2 0;
v000001786ab1eb40_0 .net "zero_flag", 0 0, v000001786ab1f5e0_0;  1 drivers
S_000001786aa2de30 .scope module, "dut" "executestage" 2 15, 3 4 0, S_000001786aa2dca0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 16 "result";
    .port_info 1 /OUTPUT 1 "zero_flag";
    .port_info 2 /OUTPUT 1 "carry_flag";
    .port_info 3 /OUTPUT 1 "ac_flag";
    .port_info 4 /OUTPUT 1 "parity_flag";
    .port_info 5 /INPUT 5 "opcode";
    .port_info 6 /INPUT 1 "am";
    .port_info 7 /INPUT 3 "rd";
    .port_info 8 /INPUT 3 "rs1";
    .port_info 9 /INPUT 3 "rs2";
    .port_info 10 /INPUT 4 "mem_addr";
    .port_info 11 /INPUT 6 "instr_mem_addr";
    .port_info 12 /INPUT 3 "s_r_amount";
    .port_info 13 /INPUT 1 "enable";
    .port_info 14 /INPUT 1 "reset";
    .port_info 15 /INPUT 1 "clk";
v000001786ab42880_0 .var "ac_flag", 0 0;
v000001786ab42b00_0 .net "am", 0 0, v000001786ab1ffe0_0;  1 drivers
v000001786ab42380_0 .var "carry_flag", 0 0;
v000001786ab42420_0 .net "clk", 0 0, v000001786ab1ef00_0;  1 drivers
v000001786ab42560_0 .net "enable", 0 0, v000001786ab20260_0;  1 drivers
v000001786ab42740_0 .var/i "i", 31 0;
v000001786ab42600_0 .net "instr_mem_addr", 5 0, v000001786ab1eaa0_0;  1 drivers
v000001786ab42a60_0 .net "mem_addr", 3 0, v000001786ab1f400_0;  1 drivers
v000001786ab426a0_0 .net "mem_data", 7 0, v000001786ab42e20_0;  1 drivers
v000001786ab1efa0_0 .var "mux_1_out", 2 0;
v000001786ab1e8c0_0 .net "opcode", 4 0, v000001786ab1f9a0_0;  1 drivers
v000001786ab1edc0_0 .net "operand_1", 7 0, v000001786ab42100_0;  1 drivers
v000001786ab1fb80_0 .var "operand_2", 7 0;
v000001786ab1f040_0 .var "parity_flag", 0 0;
v000001786ab1f860_0 .net "rd", 2 0, v000001786ab20300_0;  1 drivers
o000001786aad6a18 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v000001786ab1f720_0 .net "rd_data", 15 0, o000001786aad6a18;  0 drivers
v000001786ab1f4a0_0 .net "reset", 0 0, v000001786ab1ea00_0;  1 drivers
v000001786ab20080_0 .var "result", 15 0;
v000001786ab1e500_0 .net "rs1", 2 0, v000001786ab1f180_0;  1 drivers
v000001786ab1fae0_0 .net "rs2", 2 0, v000001786ab1f220_0;  1 drivers
v000001786ab1ee60_0 .net "rs2_data", 7 0, v000001786ab422e0_0;  1 drivers
v000001786ab1f680_0 .net "s_r_amount", 2 0, v000001786ab1e780_0;  1 drivers
v000001786ab1f2c0_0 .var "temp", 7 0;
v000001786ab1f5e0_0 .var "zero_flag", 0 0;
E_000001786aad3120/0 .event anyedge, v000001786ab1f4a0_0, v000001786ab42560_0, v000001786ab1e8c0_0, v000001786ab42b00_0;
E_000001786aad3120/1 .event anyedge, v000001786ab42100_0, v000001786ab1fb80_0, v000001786ab42e20_0, v000001786ab1f680_0;
E_000001786aad3120/2 .event anyedge, v000001786ab1f2c0_0, v000001786ab20080_0, v000001786ab1f040_0;
E_000001786aad3120 .event/or E_000001786aad3120/0, E_000001786aad3120/1, E_000001786aad3120/2;
E_000001786aad2f20/0 .event anyedge, v000001786ab1e8c0_0, v000001786ab42060_0, v000001786ab1e500_0, v000001786ab42b00_0;
E_000001786aad2f20/1 .event anyedge, v000001786ab422e0_0, v000001786ab42e20_0;
E_000001786aad2f20 .event/or E_000001786aad2f20/0, E_000001786aad2f20/1;
S_000001786aaacff0 .scope module, "m1" "memoryBank" 3 27, 4 2 0, S_000001786aa2de30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "mem_data_out";
    .port_info 1 /INPUT 8 "mem_data_in";
    .port_info 2 /INPUT 4 "mem_addr_out";
    .port_info 3 /INPUT 4 "mem_addr_in";
    .port_info 4 /INPUT 1 "r_w";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 1 "clk";
v000001786aa74630_0 .net "clk", 0 0, v000001786ab1ef00_0;  alias, 1 drivers
v000001786aaad230_0 .var/i "i", 31 0;
L_000001786ab43148 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001786aaad2d0_0 .net "mem_addr_in", 3 0, L_000001786ab43148;  1 drivers
v000001786aaad370_0 .net "mem_addr_out", 3 0, v000001786ab1f400_0;  alias, 1 drivers
L_000001786ab43100 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001786aa7cff0_0 .net "mem_data_in", 7 0, L_000001786ab43100;  1 drivers
v000001786ab42e20_0 .var "mem_data_out", 7 0;
v000001786ab421a0 .array "memory", 15 0, 7 0;
L_000001786ab43190 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001786ab42240_0 .net "r_w", 0 0, L_000001786ab43190;  1 drivers
L_000001786ab431d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001786ab42ce0_0 .net "reset", 0 0, L_000001786ab431d8;  1 drivers
v000001786ab421a0_0 .array/port v000001786ab421a0, 0;
E_000001786aad2ee0/0 .event anyedge, v000001786ab42ce0_0, v000001786ab42240_0, v000001786aaad370_0, v000001786ab421a0_0;
v000001786ab421a0_1 .array/port v000001786ab421a0, 1;
v000001786ab421a0_2 .array/port v000001786ab421a0, 2;
v000001786ab421a0_3 .array/port v000001786ab421a0, 3;
v000001786ab421a0_4 .array/port v000001786ab421a0, 4;
E_000001786aad2ee0/1 .event anyedge, v000001786ab421a0_1, v000001786ab421a0_2, v000001786ab421a0_3, v000001786ab421a0_4;
v000001786ab421a0_5 .array/port v000001786ab421a0, 5;
v000001786ab421a0_6 .array/port v000001786ab421a0, 6;
v000001786ab421a0_7 .array/port v000001786ab421a0, 7;
v000001786ab421a0_8 .array/port v000001786ab421a0, 8;
E_000001786aad2ee0/2 .event anyedge, v000001786ab421a0_5, v000001786ab421a0_6, v000001786ab421a0_7, v000001786ab421a0_8;
v000001786ab421a0_9 .array/port v000001786ab421a0, 9;
v000001786ab421a0_10 .array/port v000001786ab421a0, 10;
v000001786ab421a0_11 .array/port v000001786ab421a0, 11;
v000001786ab421a0_12 .array/port v000001786ab421a0, 12;
E_000001786aad2ee0/3 .event anyedge, v000001786ab421a0_9, v000001786ab421a0_10, v000001786ab421a0_11, v000001786ab421a0_12;
v000001786ab421a0_13 .array/port v000001786ab421a0, 13;
v000001786ab421a0_14 .array/port v000001786ab421a0, 14;
v000001786ab421a0_15 .array/port v000001786ab421a0, 15;
E_000001786aad2ee0/4 .event anyedge, v000001786ab421a0_13, v000001786ab421a0_14, v000001786ab421a0_15, v000001786aa7cff0_0;
E_000001786aad2ee0/5 .event anyedge, v000001786aaad2d0_0;
E_000001786aad2ee0 .event/or E_000001786aad2ee0/0, E_000001786aad2ee0/1, E_000001786aad2ee0/2, E_000001786aad2ee0/3, E_000001786aad2ee0/4, E_000001786aad2ee0/5;
S_000001786aa7d090 .scope module, "r1" "regFile" 3 26, 5 2 0, S_000001786aa2de30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "rs1_data";
    .port_info 1 /OUTPUT 8 "rs2_data";
    .port_info 2 /INPUT 3 "rs1_addr";
    .port_info 3 /INPUT 3 "rs2_addr";
    .port_info 4 /INPUT 3 "rd_addr";
    .port_info 5 /INPUT 16 "rd_data";
    .port_info 6 /INPUT 1 "r_w";
    .port_info 7 /INPUT 1 "reset";
    .port_info 8 /INPUT 1 "input_length";
v000001786ab42ba0_0 .var/i "i", 31 0;
L_000001786ab430b8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v000001786ab42f60_0 .net "input_length", 0 0, L_000001786ab430b8;  1 drivers
L_000001786ab43028 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001786ab424c0_0 .net "r_w", 0 0, L_000001786ab43028;  1 drivers
v000001786ab42060_0 .net "rd_addr", 2 0, v000001786ab20300_0;  alias, 1 drivers
v000001786ab42920_0 .net "rd_data", 15 0, o000001786aad6a18;  alias, 0 drivers
v000001786ab429c0 .array "registers", 7 0, 7 0;
L_000001786ab43070 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001786ab42c40_0 .net "reset", 0 0, L_000001786ab43070;  1 drivers
v000001786ab42ec0_0 .net "rs1_addr", 2 0, v000001786ab1efa0_0;  1 drivers
v000001786ab42100_0 .var "rs1_data", 7 0;
v000001786ab42d80_0 .net "rs2_addr", 2 0, v000001786ab1f220_0;  alias, 1 drivers
v000001786ab422e0_0 .var "rs2_data", 7 0;
v000001786ab429c0_0 .array/port v000001786ab429c0, 0;
E_000001786aad29e0/0 .event anyedge, v000001786ab42c40_0, v000001786ab424c0_0, v000001786ab42ec0_0, v000001786ab429c0_0;
v000001786ab429c0_1 .array/port v000001786ab429c0, 1;
v000001786ab429c0_2 .array/port v000001786ab429c0, 2;
v000001786ab429c0_3 .array/port v000001786ab429c0, 3;
v000001786ab429c0_4 .array/port v000001786ab429c0, 4;
E_000001786aad29e0/1 .event anyedge, v000001786ab429c0_1, v000001786ab429c0_2, v000001786ab429c0_3, v000001786ab429c0_4;
v000001786ab429c0_5 .array/port v000001786ab429c0, 5;
v000001786ab429c0_6 .array/port v000001786ab429c0, 6;
v000001786ab429c0_7 .array/port v000001786ab429c0, 7;
E_000001786aad29e0/2 .event anyedge, v000001786ab429c0_5, v000001786ab429c0_6, v000001786ab429c0_7, v000001786ab42d80_0;
E_000001786aad29e0/3 .event anyedge, v000001786ab42f60_0, v000001786ab42920_0, v000001786ab42060_0;
E_000001786aad29e0 .event/or E_000001786aad29e0/0, E_000001786aad29e0/1, E_000001786aad29e0/2, E_000001786aad29e0/3;
    .scope S_000001786aa7d090;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001786ab42ba0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_000001786aa7d090;
T_1 ;
    %vpi_call 5 13 "$readmemb", "regdata.txt", v000001786ab429c0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001786aa7d090;
T_2 ;
    %wait E_000001786aad29e0;
    %load/vec4 v000001786ab42c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001786ab42ba0_0, 0, 32;
T_2.2 ;
    %load/vec4 v000001786ab42ba0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000001786ab42ba0_0;
    %store/vec4a v000001786ab429c0, 4, 0;
    %load/vec4 v000001786ab42ba0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001786ab42ba0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001786ab424c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v000001786ab42ec0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001786ab429c0, 4;
    %assign/vec4 v000001786ab42100_0, 0;
    %load/vec4 v000001786ab42d80_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001786ab429c0, 4;
    %assign/vec4 v000001786ab422e0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v000001786ab42f60_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v000001786ab42920_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000001786ab42060_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001786ab429c0, 0, 4;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v000001786ab42f60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.8, 4;
    %load/vec4 v000001786ab42920_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000001786ab42060_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001786ab429c0, 0, 4;
    %load/vec4 v000001786ab42920_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000001786ab42060_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001786ab429c0, 0, 4;
T_2.8 ;
T_2.7 ;
T_2.5 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001786aaacff0;
T_3 ;
    %vpi_call 4 13 "$readmemb", "datamem.txt", v000001786ab421a0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001786aaacff0;
T_4 ;
    %wait E_000001786aad2ee0;
    %load/vec4 v000001786ab42ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001786aaad230_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001786aaad230_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v000001786aaad230_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001786ab421a0, 0, 4;
    %load/vec4 v000001786aaad230_0;
    %addi 1, 0, 32;
    %store/vec4 v000001786aaad230_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001786ab42240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001786aaad370_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001786ab421a0, 4;
    %assign/vec4 v000001786ab42e20_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v000001786aa7cff0_0;
    %load/vec4 v000001786aaad2d0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001786ab421a0, 0, 4;
T_4.5 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001786aa2de30;
T_5 ;
    %wait E_000001786aad2f20;
    %load/vec4 v000001786ab1e8c0_0;
    %cmpi/e 5, 0, 5;
    %jmp/1 T_5.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001786ab1e8c0_0;
    %cmpi/e 6, 0, 5;
    %flag_or 4, 8;
T_5.10;
    %jmp/1 T_5.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001786ab1e8c0_0;
    %cmpi/e 9, 0, 5;
    %flag_or 4, 8;
T_5.9;
    %jmp/1 T_5.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001786ab1e8c0_0;
    %cmpi/e 16, 0, 5;
    %flag_or 4, 8;
T_5.8;
    %jmp/1 T_5.7, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001786ab1e8c0_0;
    %cmpi/e 17, 0, 5;
    %flag_or 4, 8;
T_5.7;
    %jmp/1 T_5.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001786ab1e8c0_0;
    %cmpi/e 18, 0, 5;
    %flag_or 4, 8;
T_5.6;
    %jmp/1 T_5.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001786ab1e8c0_0;
    %cmpi/e 19, 0, 5;
    %flag_or 4, 8;
T_5.5;
    %jmp/1 T_5.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001786ab1e8c0_0;
    %cmpi/e 20, 0, 5;
    %flag_or 4, 8;
T_5.4;
    %jmp/1 T_5.3, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001786ab1e8c0_0;
    %cmpi/e 21, 0, 5;
    %flag_or 4, 8;
T_5.3;
    %jmp/1 T_5.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001786ab1e8c0_0;
    %cmpi/e 12, 0, 5;
    %flag_or 4, 8;
T_5.2;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v000001786ab1f860_0;
    %assign/vec4 v000001786ab1efa0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001786ab1e500_0;
    %assign/vec4 v000001786ab1efa0_0, 0;
T_5.1 ;
    %load/vec4 v000001786ab42b00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.11, 4;
    %load/vec4 v000001786ab1ee60_0;
    %assign/vec4 v000001786ab1fb80_0, 0;
    %jmp T_5.12;
T_5.11 ;
    %load/vec4 v000001786ab42b00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.13, 4;
    %load/vec4 v000001786ab426a0_0;
    %assign/vec4 v000001786ab1fb80_0, 0;
T_5.13 ;
T_5.12 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001786aa2de30;
T_6 ;
    %wait E_000001786aad3120;
    %load/vec4 v000001786ab1f4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001786ab20080_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001786ab42560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001786ab1e8c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_6.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_6.18, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_6.19, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_6.20, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_6.21, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_6.22, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_6.23, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_6.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_6.25, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 5;
    %cmp/u;
    %jmp/1 T_6.26, 6;
    %pushi/vec4 255, 255, 16;
    %assign/vec4 v000001786ab20080_0, 0;
    %jmp T_6.28;
T_6.4 ;
    %pushi/vec4 255, 255, 8;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001786ab20080_0, 4, 5;
    %load/vec4 v000001786ab42b00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.29, 4;
    %load/vec4 v000001786ab1edc0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001786ab20080_0, 4, 5;
    %jmp T_6.30;
T_6.29 ;
    %load/vec4 v000001786ab1fb80_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001786ab20080_0, 4, 5;
T_6.30 ;
    %jmp T_6.28;
T_6.5 ;
    %pushi/vec4 255, 255, 8;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001786ab20080_0, 4, 5;
    %load/vec4 v000001786ab1edc0_0;
    %pad/u 9;
    %load/vec4 v000001786ab1fb80_0;
    %pad/u 9;
    %add;
    %split/vec4 8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001786ab20080_0, 4, 5;
    %assign/vec4 v000001786ab42380_0, 0;
    %jmp T_6.28;
T_6.6 ;
    %pushi/vec4 255, 255, 8;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001786ab20080_0, 4, 5;
    %load/vec4 v000001786ab1edc0_0;
    %pad/u 9;
    %load/vec4 v000001786ab1fb80_0;
    %pad/u 9;
    %sub;
    %split/vec4 8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001786ab20080_0, 4, 5;
    %assign/vec4 v000001786ab42380_0, 0;
    %jmp T_6.28;
T_6.7 ;
    %load/vec4 v000001786ab1edc0_0;
    %pad/u 16;
    %load/vec4 v000001786ab1fb80_0;
    %pad/u 16;
    %mul;
    %assign/vec4 v000001786ab20080_0, 0;
    %jmp T_6.28;
T_6.8 ;
    %load/vec4 v000001786ab1edc0_0;
    %load/vec4 v000001786ab1fb80_0;
    %div;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001786ab20080_0, 4, 5;
    %load/vec4 v000001786ab1edc0_0;
    %load/vec4 v000001786ab1fb80_0;
    %mod;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001786ab20080_0, 4, 5;
    %jmp T_6.28;
T_6.9 ;
    %pushi/vec4 255, 255, 8;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001786ab20080_0, 4, 5;
    %load/vec4 v000001786ab42b00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.31, 4;
    %load/vec4 v000001786ab1edc0_0;
    %pad/u 9;
    %addi 1, 0, 9;
    %split/vec4 8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001786ab20080_0, 4, 5;
    %assign/vec4 v000001786ab42380_0, 0;
    %jmp T_6.32;
T_6.31 ;
    %load/vec4 v000001786ab1fb80_0;
    %pad/u 9;
    %addi 1, 0, 9;
    %split/vec4 8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001786ab20080_0, 4, 5;
    %assign/vec4 v000001786ab42380_0, 0;
T_6.32 ;
    %jmp T_6.28;
T_6.10 ;
    %pushi/vec4 255, 255, 8;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001786ab20080_0, 4, 5;
    %load/vec4 v000001786ab42b00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.33, 4;
    %load/vec4 v000001786ab1edc0_0;
    %pad/u 9;
    %subi 1, 0, 9;
    %split/vec4 8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001786ab20080_0, 4, 5;
    %assign/vec4 v000001786ab42380_0, 0;
    %jmp T_6.34;
T_6.33 ;
    %load/vec4 v000001786ab1fb80_0;
    %pad/u 9;
    %subi 1, 0, 9;
    %split/vec4 8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001786ab20080_0, 4, 5;
    %assign/vec4 v000001786ab42380_0, 0;
T_6.34 ;
    %jmp T_6.28;
T_6.11 ;
    %pushi/vec4 255, 255, 8;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001786ab20080_0, 4, 5;
    %load/vec4 v000001786ab1edc0_0;
    %load/vec4 v000001786ab1fb80_0;
    %and;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001786ab20080_0, 4, 5;
    %jmp T_6.28;
T_6.12 ;
    %pushi/vec4 255, 255, 8;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001786ab20080_0, 4, 5;
    %load/vec4 v000001786ab1edc0_0;
    %load/vec4 v000001786ab1fb80_0;
    %or;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001786ab20080_0, 4, 5;
    %jmp T_6.28;
T_6.13 ;
    %pushi/vec4 255, 255, 8;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001786ab20080_0, 4, 5;
    %load/vec4 v000001786ab42b00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.35, 4;
    %load/vec4 v000001786ab1edc0_0;
    %inv;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001786ab20080_0, 4, 5;
    %jmp T_6.36;
T_6.35 ;
    %load/vec4 v000001786ab1fb80_0;
    %inv;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001786ab20080_0, 4, 5;
T_6.36 ;
    %jmp T_6.28;
T_6.14 ;
    %pushi/vec4 255, 255, 8;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001786ab20080_0, 4, 5;
    %load/vec4 v000001786ab1edc0_0;
    %load/vec4 v000001786ab1fb80_0;
    %xor;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001786ab20080_0, 4, 5;
    %jmp T_6.28;
T_6.15 ;
    %pushi/vec4 255, 255, 8;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001786ab20080_0, 4, 5;
    %load/vec4 v000001786ab426a0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001786ab20080_0, 4, 5;
    %jmp T_6.28;
T_6.16 ;
    %pushi/vec4 255, 255, 8;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001786ab20080_0, 4, 5;
    %load/vec4 v000001786ab1edc0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001786ab20080_0, 4, 5;
    %jmp T_6.28;
T_6.17 ;
    %pushi/vec4 65535, 65535, 16;
    %assign/vec4 v000001786ab20080_0, 0;
    %jmp T_6.28;
T_6.18 ;
    %pushi/vec4 255, 255, 8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001786ab20080_0, 4, 5;
    %jmp T_6.28;
T_6.19 ;
    %pushi/vec4 255, 255, 8;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001786ab20080_0, 4, 5;
    %load/vec4 v000001786ab42b00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.37, 4;
    %load/vec4 v000001786ab1edc0_0;
    %pad/u 9;
    %ix/getv 4, v000001786ab1f680_0;
    %shiftl 4;
    %split/vec4 8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001786ab20080_0, 4, 5;
    %assign/vec4 v000001786ab42380_0, 0;
    %jmp T_6.38;
T_6.37 ;
    %load/vec4 v000001786ab1fb80_0;
    %pad/u 9;
    %ix/getv 4, v000001786ab1f680_0;
    %shiftl 4;
    %split/vec4 8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001786ab20080_0, 4, 5;
    %assign/vec4 v000001786ab42380_0, 0;
T_6.38 ;
    %jmp T_6.28;
T_6.20 ;
    %pushi/vec4 255, 255, 8;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001786ab20080_0, 4, 5;
    %load/vec4 v000001786ab42b00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.39, 4;
    %load/vec4 v000001786ab1edc0_0;
    %store/vec4 v000001786ab1f2c0_0, 0, 8;
    %jmp T_6.40;
T_6.39 ;
    %load/vec4 v000001786ab1fb80_0;
    %store/vec4 v000001786ab1f2c0_0, 0, 8;
T_6.40 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001786ab42740_0, 0, 32;
T_6.41 ;
    %load/vec4 v000001786ab42740_0;
    %load/vec4 v000001786ab1f680_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_6.42, 5;
    %load/vec4 v000001786ab1f2c0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v000001786ab42380_0, 0, 1;
    %load/vec4 v000001786ab1f2c0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v000001786ab1f2c0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001786ab1f2c0_0, 0, 8;
    %load/vec4 v000001786ab42740_0;
    %addi 1, 0, 32;
    %store/vec4 v000001786ab42740_0, 0, 32;
    %jmp T_6.41;
T_6.42 ;
    %load/vec4 v000001786ab1f2c0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001786ab20080_0, 4, 8;
    %jmp T_6.28;
T_6.21 ;
    %pushi/vec4 255, 255, 8;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001786ab20080_0, 4, 5;
    %load/vec4 v000001786ab42b00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.43, 4;
    %load/vec4 v000001786ab1edc0_0;
    %pad/u 9;
    %ix/getv 4, v000001786ab1f680_0;
    %shiftl 4;
    %split/vec4 8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001786ab20080_0, 4, 5;
    %assign/vec4 v000001786ab42380_0, 0;
    %jmp T_6.44;
T_6.43 ;
    %load/vec4 v000001786ab1fb80_0;
    %pad/u 9;
    %ix/getv 4, v000001786ab1f680_0;
    %shiftl 4;
    %split/vec4 8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001786ab20080_0, 4, 5;
    %assign/vec4 v000001786ab42380_0, 0;
T_6.44 ;
    %jmp T_6.28;
T_6.22 ;
    %pushi/vec4 255, 255, 8;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001786ab20080_0, 4, 5;
    %load/vec4 v000001786ab42b00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.45, 4;
    %load/vec4 v000001786ab1edc0_0;
    %pad/u 9;
    %ix/getv 4, v000001786ab1f680_0;
    %shiftr 4;
    %split/vec4 1;
    %assign/vec4 v000001786ab42380_0, 0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001786ab20080_0, 4, 5;
    %jmp T_6.46;
T_6.45 ;
    %load/vec4 v000001786ab1fb80_0;
    %pad/u 9;
    %ix/getv 4, v000001786ab1f680_0;
    %shiftr 4;
    %split/vec4 1;
    %assign/vec4 v000001786ab42380_0, 0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001786ab20080_0, 4, 5;
T_6.46 ;
    %jmp T_6.28;
T_6.23 ;
    %pushi/vec4 255, 255, 8;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001786ab20080_0, 4, 5;
    %load/vec4 v000001786ab42b00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.47, 4;
    %load/vec4 v000001786ab1edc0_0;
    %store/vec4 v000001786ab1f2c0_0, 0, 8;
    %jmp T_6.48;
T_6.47 ;
    %load/vec4 v000001786ab1fb80_0;
    %store/vec4 v000001786ab1f2c0_0, 0, 8;
T_6.48 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001786ab42740_0, 0, 32;
T_6.49 ;
    %load/vec4 v000001786ab42740_0;
    %load/vec4 v000001786ab1f680_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_6.50, 5;
    %load/vec4 v000001786ab1f2c0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000001786ab1f2c0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001786ab1f2c0_0, 0, 8;
    %load/vec4 v000001786ab42740_0;
    %addi 1, 0, 32;
    %store/vec4 v000001786ab42740_0, 0, 32;
    %jmp T_6.49;
T_6.50 ;
    %load/vec4 v000001786ab1f2c0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001786ab20080_0, 4, 8;
    %jmp T_6.28;
T_6.24 ;
    %pushi/vec4 255, 255, 8;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001786ab20080_0, 4, 5;
    %load/vec4 v000001786ab42b00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.51, 4;
    %load/vec4 v000001786ab1edc0_0;
    %store/vec4 v000001786ab1f2c0_0, 0, 8;
    %jmp T_6.52;
T_6.51 ;
    %load/vec4 v000001786ab1fb80_0;
    %store/vec4 v000001786ab1f2c0_0, 0, 8;
T_6.52 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001786ab42740_0, 0, 32;
T_6.53 ;
    %load/vec4 v000001786ab42740_0;
    %load/vec4 v000001786ab1f680_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_6.54, 5;
    %load/vec4 v000001786ab1f2c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000001786ab1f2c0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001786ab1f2c0_0, 0, 8;
    %load/vec4 v000001786ab42740_0;
    %addi 1, 0, 32;
    %store/vec4 v000001786ab42740_0, 0, 32;
    %jmp T_6.53;
T_6.54 ;
    %load/vec4 v000001786ab1f2c0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001786ab20080_0, 4, 8;
    %jmp T_6.28;
T_6.25 ;
    %pushi/vec4 32767, 32767, 15;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001786ab20080_0, 4, 5;
    %load/vec4 v000001786ab1fb80_0;
    %load/vec4 v000001786ab1edc0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_6.55, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001786ab20080_0, 4, 5;
    %jmp T_6.56;
T_6.55 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001786ab20080_0, 4, 5;
T_6.56 ;
    %jmp T_6.28;
T_6.26 ;
    %pushi/vec4 255, 255, 16;
    %assign/vec4 v000001786ab20080_0, 0;
    %jmp T_6.28;
T_6.28 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 255, 255, 16;
    %assign/vec4 v000001786ab20080_0, 0;
T_6.3 ;
T_6.1 ;
    %load/vec4 v000001786ab1e8c0_0;
    %cmpi/e 3, 0, 5;
    %jmp/0xz  T_6.57, 4;
    %load/vec4 v000001786ab20080_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.59, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001786ab1f5e0_0, 0;
    %jmp T_6.60;
T_6.59 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001786ab1f5e0_0, 0;
T_6.60 ;
    %jmp T_6.58;
T_6.57 ;
    %load/vec4 v000001786ab20080_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.61, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001786ab1f5e0_0, 0;
    %jmp T_6.62;
T_6.61 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001786ab1f5e0_0, 0;
T_6.62 ;
T_6.58 ;
    %load/vec4 v000001786ab1e8c0_0;
    %cmpi/e 1, 0, 5;
    %jmp/0xz  T_6.63, 4;
    %load/vec4 v000001786ab1edc0_0;
    %parti/s 4, 0, 2;
    %pad/u 5;
    %load/vec4 v000001786ab1fb80_0;
    %parti/s 4, 0, 2;
    %pad/u 5;
    %add;
    %split/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001786ab1f2c0_0, 4, 4;
    %store/vec4 v000001786ab42880_0, 0, 1;
    %jmp T_6.64;
T_6.63 ;
    %load/vec4 v000001786ab1e8c0_0;
    %cmpi/e 2, 0, 5;
    %jmp/0xz  T_6.65, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001786ab1edc0_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001786ab1fb80_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %sub;
    %split/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001786ab1f2c0_0, 4, 4;
    %store/vec4 v000001786ab42880_0, 0, 1;
    %jmp T_6.66;
T_6.65 ;
    %load/vec4 v000001786ab1e8c0_0;
    %cmpi/e 5, 0, 5;
    %jmp/0xz  T_6.67, 4;
    %load/vec4 v000001786ab1edc0_0;
    %parti/s 4, 0, 2;
    %pad/u 5;
    %addi 1, 0, 5;
    %split/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001786ab1f2c0_0, 4, 4;
    %store/vec4 v000001786ab42880_0, 0, 1;
    %jmp T_6.68;
T_6.67 ;
    %load/vec4 v000001786ab1e8c0_0;
    %cmpi/e 6, 0, 5;
    %jmp/0xz  T_6.69, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001786ab1edc0_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %subi 1, 0, 5;
    %split/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001786ab1f2c0_0, 4, 4;
    %store/vec4 v000001786ab42880_0, 0, 1;
T_6.69 ;
T_6.68 ;
T_6.66 ;
T_6.64 ;
    %load/vec4 v000001786ab1e8c0_0;
    %cmpi/e 3, 0, 5;
    %jmp/0xz  T_6.71, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001786ab1f040_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001786ab42740_0, 0, 32;
T_6.73 ;
    %load/vec4 v000001786ab42740_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_6.74, 5;
    %load/vec4 v000001786ab1f040_0;
    %load/vec4 v000001786ab20080_0;
    %load/vec4 v000001786ab42740_0;
    %part/s 1;
    %xor;
    %store/vec4 v000001786ab1f040_0, 0, 1;
    %load/vec4 v000001786ab42740_0;
    %addi 1, 0, 32;
    %store/vec4 v000001786ab42740_0, 0, 32;
    %jmp T_6.73;
T_6.74 ;
    %jmp T_6.72;
T_6.71 ;
    %load/vec4 v000001786ab1e8c0_0;
    %cmpi/e 25, 0, 5;
    %jmp/0xz  T_6.75, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001786ab1f040_0, 0, 1;
    %load/vec4 v000001786ab1f040_0;
    %load/vec4 v000001786ab20080_0;
    %parti/s 1, 0, 2;
    %xor;
    %store/vec4 v000001786ab1f040_0, 0, 1;
    %jmp T_6.76;
T_6.75 ;
    %load/vec4 v000001786ab1e8c0_0;
    %cmpi/e 14, 0, 5;
    %jmp/1 T_6.83, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001786ab1e8c0_0;
    %cmpi/e 22, 0, 5;
    %flag_or 4, 8;
T_6.83;
    %jmp/1 T_6.82, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001786ab1e8c0_0;
    %cmpi/e 23, 0, 5;
    %flag_or 4, 8;
T_6.82;
    %jmp/1 T_6.81, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001786ab1e8c0_0;
    %cmpi/e 24, 0, 5;
    %flag_or 4, 8;
T_6.81;
    %jmp/1 T_6.80, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001786ab1e8c0_0;
    %cmpi/e 11, 0, 5;
    %flag_or 4, 8;
T_6.80;
    %jmp/1 T_6.79, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001786ab1e8c0_0;
    %cmpi/e 12, 0, 5;
    %flag_or 4, 8;
T_6.79;
    %jmp/0xz  T_6.77, 4;
    %load/vec4 v000001786ab1f040_0;
    %store/vec4 v000001786ab1f040_0, 0, 1;
    %jmp T_6.78;
T_6.77 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001786ab1f040_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001786ab42740_0, 0, 32;
T_6.84 ;
    %load/vec4 v000001786ab42740_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.85, 5;
    %load/vec4 v000001786ab1f040_0;
    %load/vec4 v000001786ab20080_0;
    %load/vec4 v000001786ab42740_0;
    %part/s 1;
    %xor;
    %store/vec4 v000001786ab1f040_0, 0, 1;
    %load/vec4 v000001786ab42740_0;
    %addi 1, 0, 32;
    %store/vec4 v000001786ab42740_0, 0, 32;
    %jmp T_6.84;
T_6.85 ;
T_6.78 ;
T_6.76 ;
T_6.72 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001786aa2dca0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001786ab1ef00_0, 0, 1;
T_7.0 ;
    %delay 5000, 0;
    %load/vec4 v000001786ab1ef00_0;
    %inv;
    %store/vec4 v000001786ab1ef00_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_000001786aa2dca0;
T_8 ;
    %vpi_call 2 29 "$dumpfile", "execute.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001786aa2dca0 {0 0 0};
    %vpi_call 2 31 "$monitor", "opcode: %b , am: %b , rd: %b, rs1: %b, rs2: %b, result: %b, zero_flag: %b, carry_flag: %b, parity_flag: %b, ac_flag: %b", v000001786ab1f9a0_0, v000001786ab1ffe0_0, v000001786ab20300_0, v000001786ab1f180_0, v000001786ab1f220_0, v000001786ab1fa40_0, v000001786ab1eb40_0, v000001786ab1fcc0_0, v000001786ab1f0e0_0, v000001786ab1e960_0 {0 0 0};
    %delay 2000, 0;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v000001786ab1f9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001786ab1ffe0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001786ab20300_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001786ab1f180_0, 0;
    %pushi/vec4 0, 1, 3;
    %assign/vec4 v000001786ab1e780_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001786ab1f220_0, 0;
    %pushi/vec4 0, 15, 4;
    %assign/vec4 v000001786ab1f400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001786ab20260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001786ab1ea00_0, 0;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v000001786ab1f9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001786ab1ffe0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001786ab20300_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001786ab1f180_0, 0;
    %pushi/vec4 0, 1, 3;
    %assign/vec4 v000001786ab1e780_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001786ab1f220_0, 0;
    %pushi/vec4 0, 15, 4;
    %assign/vec4 v000001786ab1f400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001786ab20260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001786ab1ea00_0, 0;
    %delay 5000, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v000001786ab1f9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001786ab1ffe0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001786ab20300_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001786ab1f180_0, 0;
    %pushi/vec4 0, 1, 3;
    %assign/vec4 v000001786ab1e780_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001786ab1f220_0, 0;
    %pushi/vec4 0, 15, 4;
    %assign/vec4 v000001786ab1f400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001786ab20260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001786ab1ea00_0, 0;
    %delay 5000, 0;
    %pushi/vec4 14, 0, 5;
    %assign/vec4 v000001786ab1f9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001786ab1ffe0_0, 0;
    %pushi/vec4 0, 7, 3;
    %assign/vec4 v000001786ab20300_0, 0;
    %pushi/vec4 0, 7, 3;
    %assign/vec4 v000001786ab1f180_0, 0;
    %pushi/vec4 0, 7, 3;
    %assign/vec4 v000001786ab1e780_0, 0;
    %pushi/vec4 0, 7, 3;
    %assign/vec4 v000001786ab1f220_0, 0;
    %pushi/vec4 0, 15, 4;
    %assign/vec4 v000001786ab1f400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001786ab20260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001786ab1ea00_0, 0;
    %delay 5000, 0;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v000001786ab1f9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001786ab1ffe0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001786ab20300_0, 0;
    %pushi/vec4 0, 7, 3;
    %assign/vec4 v000001786ab1f180_0, 0;
    %pushi/vec4 0, 7, 3;
    %assign/vec4 v000001786ab1e780_0, 0;
    %pushi/vec4 0, 7, 3;
    %assign/vec4 v000001786ab1f220_0, 0;
    %pushi/vec4 0, 15, 4;
    %assign/vec4 v000001786ab1f400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001786ab20260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001786ab1ea00_0, 0;
    %delay 5000, 0;
    %pushi/vec4 20, 0, 5;
    %assign/vec4 v000001786ab1f9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001786ab1ffe0_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001786ab20300_0, 0;
    %pushi/vec4 0, 7, 3;
    %assign/vec4 v000001786ab1f180_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001786ab1e780_0, 0;
    %pushi/vec4 0, 7, 3;
    %assign/vec4 v000001786ab1f220_0, 0;
    %pushi/vec4 0, 15, 4;
    %assign/vec4 v000001786ab1f400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001786ab20260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001786ab1ea00_0, 0;
    %delay 5000, 0;
    %pushi/vec4 18, 0, 5;
    %assign/vec4 v000001786ab1f9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001786ab1ffe0_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001786ab20300_0, 0;
    %pushi/vec4 0, 7, 3;
    %assign/vec4 v000001786ab1f180_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001786ab1e780_0, 0;
    %pushi/vec4 0, 7, 3;
    %assign/vec4 v000001786ab1f220_0, 0;
    %pushi/vec4 0, 15, 4;
    %assign/vec4 v000001786ab1f400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001786ab20260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001786ab1ea00_0, 0;
    %delay 5000, 0;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v000001786ab1f9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001786ab1ffe0_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001786ab20300_0, 0;
    %pushi/vec4 0, 7, 3;
    %assign/vec4 v000001786ab1f180_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001786ab1e780_0, 0;
    %pushi/vec4 0, 7, 3;
    %assign/vec4 v000001786ab1f220_0, 0;
    %pushi/vec4 0, 15, 4;
    %assign/vec4 v000001786ab1f400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001786ab20260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001786ab1ea00_0, 0;
    %delay 5000, 0;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v000001786ab1f9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001786ab1ffe0_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001786ab20300_0, 0;
    %pushi/vec4 0, 7, 3;
    %assign/vec4 v000001786ab1f180_0, 0;
    %pushi/vec4 0, 7, 3;
    %assign/vec4 v000001786ab1e780_0, 0;
    %pushi/vec4 0, 7, 3;
    %assign/vec4 v000001786ab1f220_0, 0;
    %pushi/vec4 0, 15, 4;
    %assign/vec4 v000001786ab1f400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001786ab20260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001786ab1ea00_0, 0;
    %delay 5000, 0;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001786ab1f9a0_0, 0;
    %pushi/vec4 0, 1, 1;
    %assign/vec4 v000001786ab1ffe0_0, 0;
    %pushi/vec4 0, 7, 3;
    %assign/vec4 v000001786ab20300_0, 0;
    %pushi/vec4 0, 7, 3;
    %assign/vec4 v000001786ab1f180_0, 0;
    %pushi/vec4 0, 7, 3;
    %assign/vec4 v000001786ab1e780_0, 0;
    %pushi/vec4 0, 7, 3;
    %assign/vec4 v000001786ab1f220_0, 0;
    %pushi/vec4 0, 15, 4;
    %assign/vec4 v000001786ab1f400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001786ab20260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001786ab1ea00_0, 0;
    %delay 50000, 0;
    %vpi_call 2 63 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "executetb.v";
    "./executestage.v";
    "./memoryBank.v";
    "./regFile.v";
