#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Jun 28 16:37:26 2023
# Process ID: 59080
# Current directory: C:/Users/jhgsilva/Documents/GitHub/DSP-RFSoC/Transmitter Blocks/FIR Filter/VHDL/FIR_Filter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10220 C:\Users\jhgsilva\Documents\GitHub\DSP-RFSoC\Transmitter Blocks\FIR Filter\VHDL\FIR_Filter\FIR_Filter.xpr
# Log file: C:/Users/jhgsilva/Documents/GitHub/DSP-RFSoC/Transmitter Blocks/FIR Filter/VHDL/FIR_Filter/vivado.log
# Journal file: C:/Users/jhgsilva/Documents/GitHub/DSP-RFSoC/Transmitter Blocks/FIR Filter/VHDL/FIR_Filter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/jhgsilva/Documents/GitHub/DSP-RFSoC/Transmitter Blocks/FIR Filter/VHDL/FIR_Filter/FIR_Filter.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/jhgsilva/Documents/GitHub/DSP-RFSoC/Transmitter Blocks/FIR Filter/VHDL/FIR_Filter'
INFO: [Project 1-313] Project file moved from 'C:/Users/jhgsilva/FPGA_Projects/Tx_Blocks/FIR_Filter' since last save.
INFO: [filemgmt 56-1] Board Part Repository Path: Directory not found as 'C:/Users/jhgsilva/Documents/GitHub/DSP-RFSoC/Transmitter Blocks/AppData/Roaming/Xilinx/Vivado/2020.2/xhub/board_store/xilinx_board_store'; using path 'C:/Users/jhgsilva/AppData/Roaming/Xilinx/Vivado/2020.2/xhub/board_store/xilinx_board_store' instead.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 1179.871 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Users/jhgsilva/Documents/GitHub/DSP-RFSoC/Transmitter Blocks/FIR Filter/VHDL/FIR_Filter/FIR_Filter.srcs/sources_1/bd/main/main.bd}
Reading block design file <C:/Users/jhgsilva/Documents/GitHub/DSP-RFSoC/Transmitter Blocks/FIR Filter/VHDL/FIR_Filter/FIR_Filter.srcs/sources_1/bd/main/main.bd>...
Adding component instance block -- xilinx.com:ip:sim_clk_gen:1.0 - sim_clk_gen_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_0
Adding component instance block -- xilinx.com:module_ref:fir_filter:1.0 - fir_filter_0
Successfully read diagram <main> from block design file <C:/Users/jhgsilva/Documents/GitHub/DSP-RFSoC/Transmitter Blocks/FIR Filter/VHDL/FIR_Filter/FIR_Filter.srcs/sources_1/bd/main/main.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1253.395 ; gain = 73.523
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 28 16:43:53 2023...
