# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Fianl_Projact.srcs/sources_1/imports/Sources/Add_Sub_unit.vhd" \
"../../../../Fianl_Projact.srcs/sources_1/imports/Sources/Adder_3_bit.vhd" \
"../../../../Fianl_Projact.srcs/sources_1/imports/Sources/Counter.vhd" \
"../../../../Fianl_Projact.srcs/sources_1/imports/Sources/D_FF.vhd" \
"../../../../Fianl_Projact.srcs/sources_1/imports/Sources/Decoder_2_to_4.vhd" \
"../../../../Fianl_Projact.srcs/sources_1/imports/Sources/Decoder_3_to_8.vhd" \
"../../../../Fianl_Projact.srcs/sources_1/imports/Sources/Decoder_3_to_8_MUX.vhd" \
"../../../../Fianl_Projact.srcs/sources_1/imports/Sources/FA.vhd" \
"../../../../Fianl_Projact.srcs/sources_1/imports/Sources/HA.vhd" \
"../../../../Fianl_Projact.srcs/sources_1/imports/Sources/Instruction_Decoder.vhd" \
"../../../../Fianl_Projact.srcs/sources_1/imports/Desktop/LUT_16_7.vhd" \
"../../../../Fianl_Projact.srcs/sources_1/imports/Sources/MUX_2_way_3_bit.vhd" \
"../../../../Fianl_Projact.srcs/sources_1/imports/Sources/MUX_8_way_4_bit.vhd" \
"../../../../Fianl_Projact.srcs/sources_1/imports/Sources/Mux_2way_4bit.vhd" \
"../../../../Fianl_Projact.srcs/sources_1/new/NanoProcessor.vhd" \
"../../../../Fianl_Projact.srcs/sources_1/imports/Sources/Program_ROM.vhd" \
"../../../../Fianl_Projact.srcs/sources_1/imports/Sources/Reg.vhd" \
"../../../../Fianl_Projact.srcs/sources_1/imports/Sources/RegisterBank.vhd" \
"../../../../Fianl_Projact.srcs/sources_1/imports/Sources/Slow_Clock.vhd" \
"../../../../Fianl_Projact.srcs/sources_1/imports/Sources/tri_state_buffer.vhd" \
"../../../../Fianl_Projact.srcs/sources_1/imports/Sources/tri_state_buffer_3bit.vhd" \
"../../../../Fianl_Projact.srcs/sim_1/imports/new/NanoProcessor_sim.vhd" \

# Do not sort compile order
nosort
