// de2i_150_qsys_mm_interconnect_0.v

// This file was auto-generated from altera_mm_interconnect_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 15.1 185

`timescale 1 ps / 1 ps
module de2i_150_qsys_mm_interconnect_0 (
		input  wire        altpll_0_c1_clk,                                             //                                           altpll_0_c1.clk
		input  wire        pcie_ip_pcie_core_clk_clk,                                   //                                 pcie_ip_pcie_core_clk.clk
		input  wire        mem_master_clock_reset_reset_reset_bridge_in_reset_reset,    //    mem_master_clock_reset_reset_reset_bridge_in_reset.reset
		input  wire        pcie_ip_bar1_0_translator_reset_reset_bridge_in_reset_reset, // pcie_ip_bar1_0_translator_reset_reset_bridge_in_reset.reset
		input  wire        sram0_reset_reset_bridge_in_reset_reset,                     //                     sram0_reset_reset_bridge_in_reset.reset
		input  wire [31:0] mem_master_avalon_master_address,                            //                              mem_master_avalon_master.address
		output wire        mem_master_avalon_master_waitrequest,                        //                                                      .waitrequest
		input  wire [7:0]  mem_master_avalon_master_burstcount,                         //                                                      .burstcount
		input  wire [3:0]  mem_master_avalon_master_byteenable,                         //                                                      .byteenable
		input  wire        mem_master_avalon_master_read,                               //                                                      .read
		output wire [31:0] mem_master_avalon_master_readdata,                           //                                                      .readdata
		output wire        mem_master_avalon_master_readdatavalid,                      //                                                      .readdatavalid
		input  wire [31:0] pcie_ip_bar1_0_address,                                      //                                        pcie_ip_bar1_0.address
		output wire        pcie_ip_bar1_0_waitrequest,                                  //                                                      .waitrequest
		input  wire [6:0]  pcie_ip_bar1_0_burstcount,                                   //                                                      .burstcount
		input  wire [7:0]  pcie_ip_bar1_0_byteenable,                                   //                                                      .byteenable
		input  wire        pcie_ip_bar1_0_read,                                         //                                                      .read
		output wire [63:0] pcie_ip_bar1_0_readdata,                                     //                                                      .readdata
		output wire        pcie_ip_bar1_0_readdatavalid,                                //                                                      .readdatavalid
		input  wire        pcie_ip_bar1_0_write,                                        //                                                      .write
		input  wire [63:0] pcie_ip_bar1_0_writedata,                                    //                                                      .writedata
		input  wire [31:0] sgdma_descriptor_read_address,                               //                                 sgdma_descriptor_read.address
		output wire        sgdma_descriptor_read_waitrequest,                           //                                                      .waitrequest
		input  wire        sgdma_descriptor_read_read,                                  //                                                      .read
		output wire [31:0] sgdma_descriptor_read_readdata,                              //                                                      .readdata
		output wire        sgdma_descriptor_read_readdatavalid,                         //                                                      .readdatavalid
		input  wire [31:0] sgdma_descriptor_write_address,                              //                                sgdma_descriptor_write.address
		output wire        sgdma_descriptor_write_waitrequest,                          //                                                      .waitrequest
		input  wire        sgdma_descriptor_write_write,                                //                                                      .write
		input  wire [31:0] sgdma_descriptor_write_writedata,                            //                                                      .writedata
		input  wire [31:0] sgdma_m_read_address,                                        //                                          sgdma_m_read.address
		output wire        sgdma_m_read_waitrequest,                                    //                                                      .waitrequest
		input  wire        sgdma_m_read_read,                                           //                                                      .read
		output wire [63:0] sgdma_m_read_readdata,                                       //                                                      .readdata
		output wire        sgdma_m_read_readdatavalid,                                  //                                                      .readdatavalid
		input  wire [31:0] sgdma_m_write_address,                                       //                                         sgdma_m_write.address
		output wire        sgdma_m_write_waitrequest,                                   //                                                      .waitrequest
		input  wire [7:0]  sgdma_m_write_byteenable,                                    //                                                      .byteenable
		input  wire        sgdma_m_write_write,                                         //                                                      .write
		input  wire [63:0] sgdma_m_write_writedata,                                     //                                                      .writedata
		output wire [1:0]  button_s1_address,                                           //                                             button_s1.address
		output wire        button_s1_write,                                             //                                                      .write
		input  wire [31:0] button_s1_readdata,                                          //                                                      .readdata
		output wire [31:0] button_s1_writedata,                                         //                                                      .writedata
		output wire        button_s1_chipselect,                                        //                                                      .chipselect
		output wire [1:0]  chip_sel_s1_address,                                         //                                           chip_sel_s1.address
		output wire        chip_sel_s1_write,                                           //                                                      .write
		input  wire [31:0] chip_sel_s1_readdata,                                        //                                                      .readdata
		output wire [31:0] chip_sel_s1_writedata,                                       //                                                      .writedata
		output wire        chip_sel_s1_chipselect,                                      //                                                      .chipselect
		output wire [1:0]  height_s1_address,                                           //                                             height_s1.address
		input  wire [31:0] height_s1_readdata,                                          //                                                      .readdata
		output wire [1:0]  led_s1_address,                                              //                                                led_s1.address
		output wire        led_s1_write,                                                //                                                      .write
		input  wire [31:0] led_s1_readdata,                                             //                                                      .readdata
		output wire [31:0] led_s1_writedata,                                            //                                                      .writedata
		output wire        led_s1_chipselect,                                           //                                                      .chipselect
		output wire [13:0] onchip_memory_s1_address,                                    //                                      onchip_memory_s1.address
		output wire        onchip_memory_s1_write,                                      //                                                      .write
		input  wire [63:0] onchip_memory_s1_readdata,                                   //                                                      .readdata
		output wire [63:0] onchip_memory_s1_writedata,                                  //                                                      .writedata
		output wire [7:0]  onchip_memory_s1_byteenable,                                 //                                                      .byteenable
		output wire        onchip_memory_s1_chipselect,                                 //                                                      .chipselect
		output wire        onchip_memory_s1_clken,                                      //                                                      .clken
		output wire [30:0] pcie_ip_txs_address,                                         //                                           pcie_ip_txs.address
		output wire        pcie_ip_txs_write,                                           //                                                      .write
		output wire        pcie_ip_txs_read,                                            //                                                      .read
		input  wire [63:0] pcie_ip_txs_readdata,                                        //                                                      .readdata
		output wire [63:0] pcie_ip_txs_writedata,                                       //                                                      .writedata
		output wire [6:0]  pcie_ip_txs_burstcount,                                      //                                                      .burstcount
		output wire [7:0]  pcie_ip_txs_byteenable,                                      //                                                      .byteenable
		input  wire        pcie_ip_txs_readdatavalid,                                   //                                                      .readdatavalid
		input  wire        pcie_ip_txs_waitrequest,                                     //                                                      .waitrequest
		output wire        pcie_ip_txs_chipselect,                                      //                                                      .chipselect
		output wire [1:0]  pio_size_s1_address,                                         //                                           pio_size_s1.address
		output wire        pio_size_s1_write,                                           //                                                      .write
		input  wire [31:0] pio_size_s1_readdata,                                        //                                                      .readdata
		output wire [31:0] pio_size_s1_writedata,                                       //                                                      .writedata
		output wire        pio_size_s1_chipselect,                                      //                                                      .chipselect
		output wire [24:0] sram0_s1_address,                                            //                                              sram0_s1.address
		output wire        sram0_s1_write,                                              //                                                      .write
		output wire        sram0_s1_read,                                               //                                                      .read
		input  wire [31:0] sram0_s1_readdata,                                           //                                                      .readdata
		output wire [31:0] sram0_s1_writedata,                                          //                                                      .writedata
		output wire [3:0]  sram0_s1_byteenable,                                         //                                                      .byteenable
		input  wire        sram0_s1_readdatavalid,                                      //                                                      .readdatavalid
		input  wire        sram0_s1_waitrequest,                                        //                                                      .waitrequest
		output wire        sram0_s1_chipselect,                                         //                                                      .chipselect
		output wire [21:0] ssram0_uas_address,                                          //                                            ssram0_uas.address
		output wire        ssram0_uas_write,                                            //                                                      .write
		output wire        ssram0_uas_read,                                             //                                                      .read
		input  wire [31:0] ssram0_uas_readdata,                                         //                                                      .readdata
		output wire [31:0] ssram0_uas_writedata,                                        //                                                      .writedata
		output wire [2:0]  ssram0_uas_burstcount,                                       //                                                      .burstcount
		output wire [3:0]  ssram0_uas_byteenable,                                       //                                                      .byteenable
		input  wire        ssram0_uas_readdatavalid,                                    //                                                      .readdatavalid
		input  wire        ssram0_uas_waitrequest,                                      //                                                      .waitrequest
		output wire        ssram0_uas_lock,                                             //                                                      .lock
		output wire        ssram0_uas_debugaccess,                                      //                                                      .debugaccess
		output wire [21:0] ssram1_uas_address,                                          //                                            ssram1_uas.address
		output wire        ssram1_uas_write,                                            //                                                      .write
		output wire        ssram1_uas_read,                                             //                                                      .read
		input  wire [31:0] ssram1_uas_readdata,                                         //                                                      .readdata
		output wire [31:0] ssram1_uas_writedata,                                        //                                                      .writedata
		output wire [2:0]  ssram1_uas_burstcount,                                       //                                                      .burstcount
		output wire [3:0]  ssram1_uas_byteenable,                                       //                                                      .byteenable
		input  wire        ssram1_uas_readdatavalid,                                    //                                                      .readdatavalid
		input  wire        ssram1_uas_waitrequest,                                      //                                                      .waitrequest
		output wire        ssram1_uas_lock,                                             //                                                      .lock
		output wire        ssram1_uas_debugaccess,                                      //                                                      .debugaccess
		output wire [1:0]  width_s1_address,                                            //                                              width_s1.address
		input  wire [31:0] width_s1_readdata                                            //                                                      .readdata
	);

	wire          mem_master_avalon_master_translator_avalon_universal_master_0_waitrequest;        // mem_master_avalon_master_agent:av_waitrequest -> mem_master_avalon_master_translator:uav_waitrequest
	wire   [31:0] mem_master_avalon_master_translator_avalon_universal_master_0_readdata;           // mem_master_avalon_master_agent:av_readdata -> mem_master_avalon_master_translator:uav_readdata
	wire          mem_master_avalon_master_translator_avalon_universal_master_0_debugaccess;        // mem_master_avalon_master_translator:uav_debugaccess -> mem_master_avalon_master_agent:av_debugaccess
	wire   [31:0] mem_master_avalon_master_translator_avalon_universal_master_0_address;            // mem_master_avalon_master_translator:uav_address -> mem_master_avalon_master_agent:av_address
	wire          mem_master_avalon_master_translator_avalon_universal_master_0_read;               // mem_master_avalon_master_translator:uav_read -> mem_master_avalon_master_agent:av_read
	wire    [3:0] mem_master_avalon_master_translator_avalon_universal_master_0_byteenable;         // mem_master_avalon_master_translator:uav_byteenable -> mem_master_avalon_master_agent:av_byteenable
	wire          mem_master_avalon_master_translator_avalon_universal_master_0_readdatavalid;      // mem_master_avalon_master_agent:av_readdatavalid -> mem_master_avalon_master_translator:uav_readdatavalid
	wire          mem_master_avalon_master_translator_avalon_universal_master_0_lock;               // mem_master_avalon_master_translator:uav_lock -> mem_master_avalon_master_agent:av_lock
	wire          mem_master_avalon_master_translator_avalon_universal_master_0_write;              // mem_master_avalon_master_translator:uav_write -> mem_master_avalon_master_agent:av_write
	wire   [31:0] mem_master_avalon_master_translator_avalon_universal_master_0_writedata;          // mem_master_avalon_master_translator:uav_writedata -> mem_master_avalon_master_agent:av_writedata
	wire    [9:0] mem_master_avalon_master_translator_avalon_universal_master_0_burstcount;         // mem_master_avalon_master_translator:uav_burstcount -> mem_master_avalon_master_agent:av_burstcount
	wire          pcie_ip_bar1_0_translator_avalon_universal_master_0_waitrequest;                  // pcie_ip_bar1_0_agent:av_waitrequest -> pcie_ip_bar1_0_translator:uav_waitrequest
	wire   [63:0] pcie_ip_bar1_0_translator_avalon_universal_master_0_readdata;                     // pcie_ip_bar1_0_agent:av_readdata -> pcie_ip_bar1_0_translator:uav_readdata
	wire          pcie_ip_bar1_0_translator_avalon_universal_master_0_debugaccess;                  // pcie_ip_bar1_0_translator:uav_debugaccess -> pcie_ip_bar1_0_agent:av_debugaccess
	wire   [31:0] pcie_ip_bar1_0_translator_avalon_universal_master_0_address;                      // pcie_ip_bar1_0_translator:uav_address -> pcie_ip_bar1_0_agent:av_address
	wire          pcie_ip_bar1_0_translator_avalon_universal_master_0_read;                         // pcie_ip_bar1_0_translator:uav_read -> pcie_ip_bar1_0_agent:av_read
	wire    [7:0] pcie_ip_bar1_0_translator_avalon_universal_master_0_byteenable;                   // pcie_ip_bar1_0_translator:uav_byteenable -> pcie_ip_bar1_0_agent:av_byteenable
	wire          pcie_ip_bar1_0_translator_avalon_universal_master_0_readdatavalid;                // pcie_ip_bar1_0_agent:av_readdatavalid -> pcie_ip_bar1_0_translator:uav_readdatavalid
	wire          pcie_ip_bar1_0_translator_avalon_universal_master_0_lock;                         // pcie_ip_bar1_0_translator:uav_lock -> pcie_ip_bar1_0_agent:av_lock
	wire          pcie_ip_bar1_0_translator_avalon_universal_master_0_write;                        // pcie_ip_bar1_0_translator:uav_write -> pcie_ip_bar1_0_agent:av_write
	wire   [63:0] pcie_ip_bar1_0_translator_avalon_universal_master_0_writedata;                    // pcie_ip_bar1_0_translator:uav_writedata -> pcie_ip_bar1_0_agent:av_writedata
	wire    [9:0] pcie_ip_bar1_0_translator_avalon_universal_master_0_burstcount;                   // pcie_ip_bar1_0_translator:uav_burstcount -> pcie_ip_bar1_0_agent:av_burstcount
	wire          sgdma_m_read_translator_avalon_universal_master_0_waitrequest;                    // sgdma_m_read_agent:av_waitrequest -> sgdma_m_read_translator:uav_waitrequest
	wire   [63:0] sgdma_m_read_translator_avalon_universal_master_0_readdata;                       // sgdma_m_read_agent:av_readdata -> sgdma_m_read_translator:uav_readdata
	wire          sgdma_m_read_translator_avalon_universal_master_0_debugaccess;                    // sgdma_m_read_translator:uav_debugaccess -> sgdma_m_read_agent:av_debugaccess
	wire   [31:0] sgdma_m_read_translator_avalon_universal_master_0_address;                        // sgdma_m_read_translator:uav_address -> sgdma_m_read_agent:av_address
	wire          sgdma_m_read_translator_avalon_universal_master_0_read;                           // sgdma_m_read_translator:uav_read -> sgdma_m_read_agent:av_read
	wire    [7:0] sgdma_m_read_translator_avalon_universal_master_0_byteenable;                     // sgdma_m_read_translator:uav_byteenable -> sgdma_m_read_agent:av_byteenable
	wire          sgdma_m_read_translator_avalon_universal_master_0_readdatavalid;                  // sgdma_m_read_agent:av_readdatavalid -> sgdma_m_read_translator:uav_readdatavalid
	wire          sgdma_m_read_translator_avalon_universal_master_0_lock;                           // sgdma_m_read_translator:uav_lock -> sgdma_m_read_agent:av_lock
	wire          sgdma_m_read_translator_avalon_universal_master_0_write;                          // sgdma_m_read_translator:uav_write -> sgdma_m_read_agent:av_write
	wire   [63:0] sgdma_m_read_translator_avalon_universal_master_0_writedata;                      // sgdma_m_read_translator:uav_writedata -> sgdma_m_read_agent:av_writedata
	wire    [3:0] sgdma_m_read_translator_avalon_universal_master_0_burstcount;                     // sgdma_m_read_translator:uav_burstcount -> sgdma_m_read_agent:av_burstcount
	wire          sgdma_m_write_translator_avalon_universal_master_0_waitrequest;                   // sgdma_m_write_agent:av_waitrequest -> sgdma_m_write_translator:uav_waitrequest
	wire   [63:0] sgdma_m_write_translator_avalon_universal_master_0_readdata;                      // sgdma_m_write_agent:av_readdata -> sgdma_m_write_translator:uav_readdata
	wire          sgdma_m_write_translator_avalon_universal_master_0_debugaccess;                   // sgdma_m_write_translator:uav_debugaccess -> sgdma_m_write_agent:av_debugaccess
	wire   [31:0] sgdma_m_write_translator_avalon_universal_master_0_address;                       // sgdma_m_write_translator:uav_address -> sgdma_m_write_agent:av_address
	wire          sgdma_m_write_translator_avalon_universal_master_0_read;                          // sgdma_m_write_translator:uav_read -> sgdma_m_write_agent:av_read
	wire    [7:0] sgdma_m_write_translator_avalon_universal_master_0_byteenable;                    // sgdma_m_write_translator:uav_byteenable -> sgdma_m_write_agent:av_byteenable
	wire          sgdma_m_write_translator_avalon_universal_master_0_readdatavalid;                 // sgdma_m_write_agent:av_readdatavalid -> sgdma_m_write_translator:uav_readdatavalid
	wire          sgdma_m_write_translator_avalon_universal_master_0_lock;                          // sgdma_m_write_translator:uav_lock -> sgdma_m_write_agent:av_lock
	wire          sgdma_m_write_translator_avalon_universal_master_0_write;                         // sgdma_m_write_translator:uav_write -> sgdma_m_write_agent:av_write
	wire   [63:0] sgdma_m_write_translator_avalon_universal_master_0_writedata;                     // sgdma_m_write_translator:uav_writedata -> sgdma_m_write_agent:av_writedata
	wire    [3:0] sgdma_m_write_translator_avalon_universal_master_0_burstcount;                    // sgdma_m_write_translator:uav_burstcount -> sgdma_m_write_agent:av_burstcount
	wire          rsp_mux_003_src_valid;                                                            // rsp_mux_003:src_valid -> sgdma_m_write_agent:rp_valid
	wire  [150:0] rsp_mux_003_src_data;                                                             // rsp_mux_003:src_data -> sgdma_m_write_agent:rp_data
	wire          rsp_mux_003_src_ready;                                                            // sgdma_m_write_agent:rp_ready -> rsp_mux_003:src_ready
	wire   [10:0] rsp_mux_003_src_channel;                                                          // rsp_mux_003:src_channel -> sgdma_m_write_agent:rp_channel
	wire          rsp_mux_003_src_startofpacket;                                                    // rsp_mux_003:src_startofpacket -> sgdma_m_write_agent:rp_startofpacket
	wire          rsp_mux_003_src_endofpacket;                                                      // rsp_mux_003:src_endofpacket -> sgdma_m_write_agent:rp_endofpacket
	wire          sgdma_descriptor_read_translator_avalon_universal_master_0_waitrequest;           // sgdma_descriptor_read_agent:av_waitrequest -> sgdma_descriptor_read_translator:uav_waitrequest
	wire   [31:0] sgdma_descriptor_read_translator_avalon_universal_master_0_readdata;              // sgdma_descriptor_read_agent:av_readdata -> sgdma_descriptor_read_translator:uav_readdata
	wire          sgdma_descriptor_read_translator_avalon_universal_master_0_debugaccess;           // sgdma_descriptor_read_translator:uav_debugaccess -> sgdma_descriptor_read_agent:av_debugaccess
	wire   [31:0] sgdma_descriptor_read_translator_avalon_universal_master_0_address;               // sgdma_descriptor_read_translator:uav_address -> sgdma_descriptor_read_agent:av_address
	wire          sgdma_descriptor_read_translator_avalon_universal_master_0_read;                  // sgdma_descriptor_read_translator:uav_read -> sgdma_descriptor_read_agent:av_read
	wire    [3:0] sgdma_descriptor_read_translator_avalon_universal_master_0_byteenable;            // sgdma_descriptor_read_translator:uav_byteenable -> sgdma_descriptor_read_agent:av_byteenable
	wire          sgdma_descriptor_read_translator_avalon_universal_master_0_readdatavalid;         // sgdma_descriptor_read_agent:av_readdatavalid -> sgdma_descriptor_read_translator:uav_readdatavalid
	wire          sgdma_descriptor_read_translator_avalon_universal_master_0_lock;                  // sgdma_descriptor_read_translator:uav_lock -> sgdma_descriptor_read_agent:av_lock
	wire          sgdma_descriptor_read_translator_avalon_universal_master_0_write;                 // sgdma_descriptor_read_translator:uav_write -> sgdma_descriptor_read_agent:av_write
	wire   [31:0] sgdma_descriptor_read_translator_avalon_universal_master_0_writedata;             // sgdma_descriptor_read_translator:uav_writedata -> sgdma_descriptor_read_agent:av_writedata
	wire    [2:0] sgdma_descriptor_read_translator_avalon_universal_master_0_burstcount;            // sgdma_descriptor_read_translator:uav_burstcount -> sgdma_descriptor_read_agent:av_burstcount
	wire          rsp_mux_004_src_valid;                                                            // rsp_mux_004:src_valid -> sgdma_descriptor_read_agent:rp_valid
	wire  [114:0] rsp_mux_004_src_data;                                                             // rsp_mux_004:src_data -> sgdma_descriptor_read_agent:rp_data
	wire          rsp_mux_004_src_ready;                                                            // sgdma_descriptor_read_agent:rp_ready -> rsp_mux_004:src_ready
	wire   [10:0] rsp_mux_004_src_channel;                                                          // rsp_mux_004:src_channel -> sgdma_descriptor_read_agent:rp_channel
	wire          rsp_mux_004_src_startofpacket;                                                    // rsp_mux_004:src_startofpacket -> sgdma_descriptor_read_agent:rp_startofpacket
	wire          rsp_mux_004_src_endofpacket;                                                      // rsp_mux_004:src_endofpacket -> sgdma_descriptor_read_agent:rp_endofpacket
	wire          sgdma_descriptor_write_translator_avalon_universal_master_0_waitrequest;          // sgdma_descriptor_write_agent:av_waitrequest -> sgdma_descriptor_write_translator:uav_waitrequest
	wire   [31:0] sgdma_descriptor_write_translator_avalon_universal_master_0_readdata;             // sgdma_descriptor_write_agent:av_readdata -> sgdma_descriptor_write_translator:uav_readdata
	wire          sgdma_descriptor_write_translator_avalon_universal_master_0_debugaccess;          // sgdma_descriptor_write_translator:uav_debugaccess -> sgdma_descriptor_write_agent:av_debugaccess
	wire   [31:0] sgdma_descriptor_write_translator_avalon_universal_master_0_address;              // sgdma_descriptor_write_translator:uav_address -> sgdma_descriptor_write_agent:av_address
	wire          sgdma_descriptor_write_translator_avalon_universal_master_0_read;                 // sgdma_descriptor_write_translator:uav_read -> sgdma_descriptor_write_agent:av_read
	wire    [3:0] sgdma_descriptor_write_translator_avalon_universal_master_0_byteenable;           // sgdma_descriptor_write_translator:uav_byteenable -> sgdma_descriptor_write_agent:av_byteenable
	wire          sgdma_descriptor_write_translator_avalon_universal_master_0_readdatavalid;        // sgdma_descriptor_write_agent:av_readdatavalid -> sgdma_descriptor_write_translator:uav_readdatavalid
	wire          sgdma_descriptor_write_translator_avalon_universal_master_0_lock;                 // sgdma_descriptor_write_translator:uav_lock -> sgdma_descriptor_write_agent:av_lock
	wire          sgdma_descriptor_write_translator_avalon_universal_master_0_write;                // sgdma_descriptor_write_translator:uav_write -> sgdma_descriptor_write_agent:av_write
	wire   [31:0] sgdma_descriptor_write_translator_avalon_universal_master_0_writedata;            // sgdma_descriptor_write_translator:uav_writedata -> sgdma_descriptor_write_agent:av_writedata
	wire    [2:0] sgdma_descriptor_write_translator_avalon_universal_master_0_burstcount;           // sgdma_descriptor_write_translator:uav_burstcount -> sgdma_descriptor_write_agent:av_burstcount
	wire          rsp_mux_005_src_valid;                                                            // rsp_mux_005:src_valid -> sgdma_descriptor_write_agent:rp_valid
	wire  [114:0] rsp_mux_005_src_data;                                                             // rsp_mux_005:src_data -> sgdma_descriptor_write_agent:rp_data
	wire          rsp_mux_005_src_ready;                                                            // sgdma_descriptor_write_agent:rp_ready -> rsp_mux_005:src_ready
	wire   [10:0] rsp_mux_005_src_channel;                                                          // rsp_mux_005:src_channel -> sgdma_descriptor_write_agent:rp_channel
	wire          rsp_mux_005_src_startofpacket;                                                    // rsp_mux_005:src_startofpacket -> sgdma_descriptor_write_agent:rp_startofpacket
	wire          rsp_mux_005_src_endofpacket;                                                      // rsp_mux_005:src_endofpacket -> sgdma_descriptor_write_agent:rp_endofpacket
	wire   [63:0] onchip_memory_s1_agent_m0_readdata;                                               // onchip_memory_s1_translator:uav_readdata -> onchip_memory_s1_agent:m0_readdata
	wire          onchip_memory_s1_agent_m0_waitrequest;                                            // onchip_memory_s1_translator:uav_waitrequest -> onchip_memory_s1_agent:m0_waitrequest
	wire          onchip_memory_s1_agent_m0_debugaccess;                                            // onchip_memory_s1_agent:m0_debugaccess -> onchip_memory_s1_translator:uav_debugaccess
	wire   [31:0] onchip_memory_s1_agent_m0_address;                                                // onchip_memory_s1_agent:m0_address -> onchip_memory_s1_translator:uav_address
	wire    [7:0] onchip_memory_s1_agent_m0_byteenable;                                             // onchip_memory_s1_agent:m0_byteenable -> onchip_memory_s1_translator:uav_byteenable
	wire          onchip_memory_s1_agent_m0_read;                                                   // onchip_memory_s1_agent:m0_read -> onchip_memory_s1_translator:uav_read
	wire          onchip_memory_s1_agent_m0_readdatavalid;                                          // onchip_memory_s1_translator:uav_readdatavalid -> onchip_memory_s1_agent:m0_readdatavalid
	wire          onchip_memory_s1_agent_m0_lock;                                                   // onchip_memory_s1_agent:m0_lock -> onchip_memory_s1_translator:uav_lock
	wire   [63:0] onchip_memory_s1_agent_m0_writedata;                                              // onchip_memory_s1_agent:m0_writedata -> onchip_memory_s1_translator:uav_writedata
	wire          onchip_memory_s1_agent_m0_write;                                                  // onchip_memory_s1_agent:m0_write -> onchip_memory_s1_translator:uav_write
	wire    [3:0] onchip_memory_s1_agent_m0_burstcount;                                             // onchip_memory_s1_agent:m0_burstcount -> onchip_memory_s1_translator:uav_burstcount
	wire          onchip_memory_s1_agent_rf_source_valid;                                           // onchip_memory_s1_agent:rf_source_valid -> onchip_memory_s1_agent_rsp_fifo:in_valid
	wire  [151:0] onchip_memory_s1_agent_rf_source_data;                                            // onchip_memory_s1_agent:rf_source_data -> onchip_memory_s1_agent_rsp_fifo:in_data
	wire          onchip_memory_s1_agent_rf_source_ready;                                           // onchip_memory_s1_agent_rsp_fifo:in_ready -> onchip_memory_s1_agent:rf_source_ready
	wire          onchip_memory_s1_agent_rf_source_startofpacket;                                   // onchip_memory_s1_agent:rf_source_startofpacket -> onchip_memory_s1_agent_rsp_fifo:in_startofpacket
	wire          onchip_memory_s1_agent_rf_source_endofpacket;                                     // onchip_memory_s1_agent:rf_source_endofpacket -> onchip_memory_s1_agent_rsp_fifo:in_endofpacket
	wire          onchip_memory_s1_agent_rsp_fifo_out_valid;                                        // onchip_memory_s1_agent_rsp_fifo:out_valid -> onchip_memory_s1_agent:rf_sink_valid
	wire  [151:0] onchip_memory_s1_agent_rsp_fifo_out_data;                                         // onchip_memory_s1_agent_rsp_fifo:out_data -> onchip_memory_s1_agent:rf_sink_data
	wire          onchip_memory_s1_agent_rsp_fifo_out_ready;                                        // onchip_memory_s1_agent:rf_sink_ready -> onchip_memory_s1_agent_rsp_fifo:out_ready
	wire          onchip_memory_s1_agent_rsp_fifo_out_startofpacket;                                // onchip_memory_s1_agent_rsp_fifo:out_startofpacket -> onchip_memory_s1_agent:rf_sink_startofpacket
	wire          onchip_memory_s1_agent_rsp_fifo_out_endofpacket;                                  // onchip_memory_s1_agent_rsp_fifo:out_endofpacket -> onchip_memory_s1_agent:rf_sink_endofpacket
	wire          onchip_memory_s1_agent_rdata_fifo_src_valid;                                      // onchip_memory_s1_agent:rdata_fifo_src_valid -> onchip_memory_s1_agent_rdata_fifo:in_valid
	wire   [65:0] onchip_memory_s1_agent_rdata_fifo_src_data;                                       // onchip_memory_s1_agent:rdata_fifo_src_data -> onchip_memory_s1_agent_rdata_fifo:in_data
	wire          onchip_memory_s1_agent_rdata_fifo_src_ready;                                      // onchip_memory_s1_agent_rdata_fifo:in_ready -> onchip_memory_s1_agent:rdata_fifo_src_ready
	wire   [31:0] sram0_s1_agent_m0_readdata;                                                       // sram0_s1_translator:uav_readdata -> sram0_s1_agent:m0_readdata
	wire          sram0_s1_agent_m0_waitrequest;                                                    // sram0_s1_translator:uav_waitrequest -> sram0_s1_agent:m0_waitrequest
	wire          sram0_s1_agent_m0_debugaccess;                                                    // sram0_s1_agent:m0_debugaccess -> sram0_s1_translator:uav_debugaccess
	wire   [31:0] sram0_s1_agent_m0_address;                                                        // sram0_s1_agent:m0_address -> sram0_s1_translator:uav_address
	wire    [3:0] sram0_s1_agent_m0_byteenable;                                                     // sram0_s1_agent:m0_byteenable -> sram0_s1_translator:uav_byteenable
	wire          sram0_s1_agent_m0_read;                                                           // sram0_s1_agent:m0_read -> sram0_s1_translator:uav_read
	wire          sram0_s1_agent_m0_readdatavalid;                                                  // sram0_s1_translator:uav_readdatavalid -> sram0_s1_agent:m0_readdatavalid
	wire          sram0_s1_agent_m0_lock;                                                           // sram0_s1_agent:m0_lock -> sram0_s1_translator:uav_lock
	wire   [31:0] sram0_s1_agent_m0_writedata;                                                      // sram0_s1_agent:m0_writedata -> sram0_s1_translator:uav_writedata
	wire          sram0_s1_agent_m0_write;                                                          // sram0_s1_agent:m0_write -> sram0_s1_translator:uav_write
	wire    [2:0] sram0_s1_agent_m0_burstcount;                                                     // sram0_s1_agent:m0_burstcount -> sram0_s1_translator:uav_burstcount
	wire          sram0_s1_agent_rf_source_valid;                                                   // sram0_s1_agent:rf_source_valid -> sram0_s1_agent_rsp_fifo:in_valid
	wire  [115:0] sram0_s1_agent_rf_source_data;                                                    // sram0_s1_agent:rf_source_data -> sram0_s1_agent_rsp_fifo:in_data
	wire          sram0_s1_agent_rf_source_ready;                                                   // sram0_s1_agent_rsp_fifo:in_ready -> sram0_s1_agent:rf_source_ready
	wire          sram0_s1_agent_rf_source_startofpacket;                                           // sram0_s1_agent:rf_source_startofpacket -> sram0_s1_agent_rsp_fifo:in_startofpacket
	wire          sram0_s1_agent_rf_source_endofpacket;                                             // sram0_s1_agent:rf_source_endofpacket -> sram0_s1_agent_rsp_fifo:in_endofpacket
	wire          sram0_s1_agent_rsp_fifo_out_valid;                                                // sram0_s1_agent_rsp_fifo:out_valid -> sram0_s1_agent:rf_sink_valid
	wire  [115:0] sram0_s1_agent_rsp_fifo_out_data;                                                 // sram0_s1_agent_rsp_fifo:out_data -> sram0_s1_agent:rf_sink_data
	wire          sram0_s1_agent_rsp_fifo_out_ready;                                                // sram0_s1_agent:rf_sink_ready -> sram0_s1_agent_rsp_fifo:out_ready
	wire          sram0_s1_agent_rsp_fifo_out_startofpacket;                                        // sram0_s1_agent_rsp_fifo:out_startofpacket -> sram0_s1_agent:rf_sink_startofpacket
	wire          sram0_s1_agent_rsp_fifo_out_endofpacket;                                          // sram0_s1_agent_rsp_fifo:out_endofpacket -> sram0_s1_agent:rf_sink_endofpacket
	wire          sram0_s1_agent_rdata_fifo_src_valid;                                              // sram0_s1_agent:rdata_fifo_src_valid -> sram0_s1_agent_rdata_fifo:in_valid
	wire   [33:0] sram0_s1_agent_rdata_fifo_src_data;                                               // sram0_s1_agent:rdata_fifo_src_data -> sram0_s1_agent_rdata_fifo:in_data
	wire          sram0_s1_agent_rdata_fifo_src_ready;                                              // sram0_s1_agent_rdata_fifo:in_ready -> sram0_s1_agent:rdata_fifo_src_ready
	wire   [63:0] pcie_ip_txs_agent_m0_readdata;                                                    // pcie_ip_txs_translator:uav_readdata -> pcie_ip_txs_agent:m0_readdata
	wire          pcie_ip_txs_agent_m0_waitrequest;                                                 // pcie_ip_txs_translator:uav_waitrequest -> pcie_ip_txs_agent:m0_waitrequest
	wire          pcie_ip_txs_agent_m0_debugaccess;                                                 // pcie_ip_txs_agent:m0_debugaccess -> pcie_ip_txs_translator:uav_debugaccess
	wire   [31:0] pcie_ip_txs_agent_m0_address;                                                     // pcie_ip_txs_agent:m0_address -> pcie_ip_txs_translator:uav_address
	wire    [7:0] pcie_ip_txs_agent_m0_byteenable;                                                  // pcie_ip_txs_agent:m0_byteenable -> pcie_ip_txs_translator:uav_byteenable
	wire          pcie_ip_txs_agent_m0_read;                                                        // pcie_ip_txs_agent:m0_read -> pcie_ip_txs_translator:uav_read
	wire          pcie_ip_txs_agent_m0_readdatavalid;                                               // pcie_ip_txs_translator:uav_readdatavalid -> pcie_ip_txs_agent:m0_readdatavalid
	wire          pcie_ip_txs_agent_m0_lock;                                                        // pcie_ip_txs_agent:m0_lock -> pcie_ip_txs_translator:uav_lock
	wire   [63:0] pcie_ip_txs_agent_m0_writedata;                                                   // pcie_ip_txs_agent:m0_writedata -> pcie_ip_txs_translator:uav_writedata
	wire          pcie_ip_txs_agent_m0_write;                                                       // pcie_ip_txs_agent:m0_write -> pcie_ip_txs_translator:uav_write
	wire    [9:0] pcie_ip_txs_agent_m0_burstcount;                                                  // pcie_ip_txs_agent:m0_burstcount -> pcie_ip_txs_translator:uav_burstcount
	wire          pcie_ip_txs_agent_rf_source_valid;                                                // pcie_ip_txs_agent:rf_source_valid -> pcie_ip_txs_agent_rsp_fifo:in_valid
	wire  [151:0] pcie_ip_txs_agent_rf_source_data;                                                 // pcie_ip_txs_agent:rf_source_data -> pcie_ip_txs_agent_rsp_fifo:in_data
	wire          pcie_ip_txs_agent_rf_source_ready;                                                // pcie_ip_txs_agent_rsp_fifo:in_ready -> pcie_ip_txs_agent:rf_source_ready
	wire          pcie_ip_txs_agent_rf_source_startofpacket;                                        // pcie_ip_txs_agent:rf_source_startofpacket -> pcie_ip_txs_agent_rsp_fifo:in_startofpacket
	wire          pcie_ip_txs_agent_rf_source_endofpacket;                                          // pcie_ip_txs_agent:rf_source_endofpacket -> pcie_ip_txs_agent_rsp_fifo:in_endofpacket
	wire          pcie_ip_txs_agent_rsp_fifo_out_valid;                                             // pcie_ip_txs_agent_rsp_fifo:out_valid -> pcie_ip_txs_agent:rf_sink_valid
	wire  [151:0] pcie_ip_txs_agent_rsp_fifo_out_data;                                              // pcie_ip_txs_agent_rsp_fifo:out_data -> pcie_ip_txs_agent:rf_sink_data
	wire          pcie_ip_txs_agent_rsp_fifo_out_ready;                                             // pcie_ip_txs_agent:rf_sink_ready -> pcie_ip_txs_agent_rsp_fifo:out_ready
	wire          pcie_ip_txs_agent_rsp_fifo_out_startofpacket;                                     // pcie_ip_txs_agent_rsp_fifo:out_startofpacket -> pcie_ip_txs_agent:rf_sink_startofpacket
	wire          pcie_ip_txs_agent_rsp_fifo_out_endofpacket;                                       // pcie_ip_txs_agent_rsp_fifo:out_endofpacket -> pcie_ip_txs_agent:rf_sink_endofpacket
	wire          pcie_ip_txs_agent_rdata_fifo_src_valid;                                           // pcie_ip_txs_agent:rdata_fifo_src_valid -> pcie_ip_txs_agent_rdata_fifo:in_valid
	wire   [65:0] pcie_ip_txs_agent_rdata_fifo_src_data;                                            // pcie_ip_txs_agent:rdata_fifo_src_data -> pcie_ip_txs_agent_rdata_fifo:in_data
	wire          pcie_ip_txs_agent_rdata_fifo_src_ready;                                           // pcie_ip_txs_agent_rdata_fifo:in_ready -> pcie_ip_txs_agent:rdata_fifo_src_ready
	wire          cmd_mux_002_src_valid;                                                            // cmd_mux_002:src_valid -> pcie_ip_txs_agent:cp_valid
	wire  [150:0] cmd_mux_002_src_data;                                                             // cmd_mux_002:src_data -> pcie_ip_txs_agent:cp_data
	wire          cmd_mux_002_src_ready;                                                            // pcie_ip_txs_agent:cp_ready -> cmd_mux_002:src_ready
	wire   [10:0] cmd_mux_002_src_channel;                                                          // cmd_mux_002:src_channel -> pcie_ip_txs_agent:cp_channel
	wire          cmd_mux_002_src_startofpacket;                                                    // cmd_mux_002:src_startofpacket -> pcie_ip_txs_agent:cp_startofpacket
	wire          cmd_mux_002_src_endofpacket;                                                      // cmd_mux_002:src_endofpacket -> pcie_ip_txs_agent:cp_endofpacket
	wire   [31:0] ssram0_uas_agent_m0_readdata;                                                     // ssram0_uas_translator:uav_readdata -> ssram0_uas_agent:m0_readdata
	wire          ssram0_uas_agent_m0_waitrequest;                                                  // ssram0_uas_translator:uav_waitrequest -> ssram0_uas_agent:m0_waitrequest
	wire          ssram0_uas_agent_m0_debugaccess;                                                  // ssram0_uas_agent:m0_debugaccess -> ssram0_uas_translator:uav_debugaccess
	wire   [31:0] ssram0_uas_agent_m0_address;                                                      // ssram0_uas_agent:m0_address -> ssram0_uas_translator:uav_address
	wire    [3:0] ssram0_uas_agent_m0_byteenable;                                                   // ssram0_uas_agent:m0_byteenable -> ssram0_uas_translator:uav_byteenable
	wire          ssram0_uas_agent_m0_read;                                                         // ssram0_uas_agent:m0_read -> ssram0_uas_translator:uav_read
	wire          ssram0_uas_agent_m0_readdatavalid;                                                // ssram0_uas_translator:uav_readdatavalid -> ssram0_uas_agent:m0_readdatavalid
	wire          ssram0_uas_agent_m0_lock;                                                         // ssram0_uas_agent:m0_lock -> ssram0_uas_translator:uav_lock
	wire   [31:0] ssram0_uas_agent_m0_writedata;                                                    // ssram0_uas_agent:m0_writedata -> ssram0_uas_translator:uav_writedata
	wire          ssram0_uas_agent_m0_write;                                                        // ssram0_uas_agent:m0_write -> ssram0_uas_translator:uav_write
	wire    [2:0] ssram0_uas_agent_m0_burstcount;                                                   // ssram0_uas_agent:m0_burstcount -> ssram0_uas_translator:uav_burstcount
	wire          ssram0_uas_agent_rf_source_valid;                                                 // ssram0_uas_agent:rf_source_valid -> ssram0_uas_agent_rsp_fifo:in_valid
	wire  [115:0] ssram0_uas_agent_rf_source_data;                                                  // ssram0_uas_agent:rf_source_data -> ssram0_uas_agent_rsp_fifo:in_data
	wire          ssram0_uas_agent_rf_source_ready;                                                 // ssram0_uas_agent_rsp_fifo:in_ready -> ssram0_uas_agent:rf_source_ready
	wire          ssram0_uas_agent_rf_source_startofpacket;                                         // ssram0_uas_agent:rf_source_startofpacket -> ssram0_uas_agent_rsp_fifo:in_startofpacket
	wire          ssram0_uas_agent_rf_source_endofpacket;                                           // ssram0_uas_agent:rf_source_endofpacket -> ssram0_uas_agent_rsp_fifo:in_endofpacket
	wire          ssram0_uas_agent_rsp_fifo_out_valid;                                              // ssram0_uas_agent_rsp_fifo:out_valid -> ssram0_uas_agent:rf_sink_valid
	wire  [115:0] ssram0_uas_agent_rsp_fifo_out_data;                                               // ssram0_uas_agent_rsp_fifo:out_data -> ssram0_uas_agent:rf_sink_data
	wire          ssram0_uas_agent_rsp_fifo_out_ready;                                              // ssram0_uas_agent:rf_sink_ready -> ssram0_uas_agent_rsp_fifo:out_ready
	wire          ssram0_uas_agent_rsp_fifo_out_startofpacket;                                      // ssram0_uas_agent_rsp_fifo:out_startofpacket -> ssram0_uas_agent:rf_sink_startofpacket
	wire          ssram0_uas_agent_rsp_fifo_out_endofpacket;                                        // ssram0_uas_agent_rsp_fifo:out_endofpacket -> ssram0_uas_agent:rf_sink_endofpacket
	wire          ssram0_uas_agent_rdata_fifo_src_valid;                                            // ssram0_uas_agent:rdata_fifo_src_valid -> ssram0_uas_agent_rdata_fifo:in_valid
	wire   [33:0] ssram0_uas_agent_rdata_fifo_src_data;                                             // ssram0_uas_agent:rdata_fifo_src_data -> ssram0_uas_agent_rdata_fifo:in_data
	wire          ssram0_uas_agent_rdata_fifo_src_ready;                                            // ssram0_uas_agent_rdata_fifo:in_ready -> ssram0_uas_agent:rdata_fifo_src_ready
	wire   [31:0] ssram1_uas_agent_m0_readdata;                                                     // ssram1_uas_translator:uav_readdata -> ssram1_uas_agent:m0_readdata
	wire          ssram1_uas_agent_m0_waitrequest;                                                  // ssram1_uas_translator:uav_waitrequest -> ssram1_uas_agent:m0_waitrequest
	wire          ssram1_uas_agent_m0_debugaccess;                                                  // ssram1_uas_agent:m0_debugaccess -> ssram1_uas_translator:uav_debugaccess
	wire   [31:0] ssram1_uas_agent_m0_address;                                                      // ssram1_uas_agent:m0_address -> ssram1_uas_translator:uav_address
	wire    [3:0] ssram1_uas_agent_m0_byteenable;                                                   // ssram1_uas_agent:m0_byteenable -> ssram1_uas_translator:uav_byteenable
	wire          ssram1_uas_agent_m0_read;                                                         // ssram1_uas_agent:m0_read -> ssram1_uas_translator:uav_read
	wire          ssram1_uas_agent_m0_readdatavalid;                                                // ssram1_uas_translator:uav_readdatavalid -> ssram1_uas_agent:m0_readdatavalid
	wire          ssram1_uas_agent_m0_lock;                                                         // ssram1_uas_agent:m0_lock -> ssram1_uas_translator:uav_lock
	wire   [31:0] ssram1_uas_agent_m0_writedata;                                                    // ssram1_uas_agent:m0_writedata -> ssram1_uas_translator:uav_writedata
	wire          ssram1_uas_agent_m0_write;                                                        // ssram1_uas_agent:m0_write -> ssram1_uas_translator:uav_write
	wire    [2:0] ssram1_uas_agent_m0_burstcount;                                                   // ssram1_uas_agent:m0_burstcount -> ssram1_uas_translator:uav_burstcount
	wire          ssram1_uas_agent_rf_source_valid;                                                 // ssram1_uas_agent:rf_source_valid -> ssram1_uas_agent_rsp_fifo:in_valid
	wire  [115:0] ssram1_uas_agent_rf_source_data;                                                  // ssram1_uas_agent:rf_source_data -> ssram1_uas_agent_rsp_fifo:in_data
	wire          ssram1_uas_agent_rf_source_ready;                                                 // ssram1_uas_agent_rsp_fifo:in_ready -> ssram1_uas_agent:rf_source_ready
	wire          ssram1_uas_agent_rf_source_startofpacket;                                         // ssram1_uas_agent:rf_source_startofpacket -> ssram1_uas_agent_rsp_fifo:in_startofpacket
	wire          ssram1_uas_agent_rf_source_endofpacket;                                           // ssram1_uas_agent:rf_source_endofpacket -> ssram1_uas_agent_rsp_fifo:in_endofpacket
	wire          ssram1_uas_agent_rsp_fifo_out_valid;                                              // ssram1_uas_agent_rsp_fifo:out_valid -> ssram1_uas_agent:rf_sink_valid
	wire  [115:0] ssram1_uas_agent_rsp_fifo_out_data;                                               // ssram1_uas_agent_rsp_fifo:out_data -> ssram1_uas_agent:rf_sink_data
	wire          ssram1_uas_agent_rsp_fifo_out_ready;                                              // ssram1_uas_agent:rf_sink_ready -> ssram1_uas_agent_rsp_fifo:out_ready
	wire          ssram1_uas_agent_rsp_fifo_out_startofpacket;                                      // ssram1_uas_agent_rsp_fifo:out_startofpacket -> ssram1_uas_agent:rf_sink_startofpacket
	wire          ssram1_uas_agent_rsp_fifo_out_endofpacket;                                        // ssram1_uas_agent_rsp_fifo:out_endofpacket -> ssram1_uas_agent:rf_sink_endofpacket
	wire          ssram1_uas_agent_rdata_fifo_src_valid;                                            // ssram1_uas_agent:rdata_fifo_src_valid -> ssram1_uas_agent_rdata_fifo:in_valid
	wire   [33:0] ssram1_uas_agent_rdata_fifo_src_data;                                             // ssram1_uas_agent:rdata_fifo_src_data -> ssram1_uas_agent_rdata_fifo:in_data
	wire          ssram1_uas_agent_rdata_fifo_src_ready;                                            // ssram1_uas_agent_rdata_fifo:in_ready -> ssram1_uas_agent:rdata_fifo_src_ready
	wire   [31:0] led_s1_agent_m0_readdata;                                                         // led_s1_translator:uav_readdata -> led_s1_agent:m0_readdata
	wire          led_s1_agent_m0_waitrequest;                                                      // led_s1_translator:uav_waitrequest -> led_s1_agent:m0_waitrequest
	wire          led_s1_agent_m0_debugaccess;                                                      // led_s1_agent:m0_debugaccess -> led_s1_translator:uav_debugaccess
	wire   [31:0] led_s1_agent_m0_address;                                                          // led_s1_agent:m0_address -> led_s1_translator:uav_address
	wire    [3:0] led_s1_agent_m0_byteenable;                                                       // led_s1_agent:m0_byteenable -> led_s1_translator:uav_byteenable
	wire          led_s1_agent_m0_read;                                                             // led_s1_agent:m0_read -> led_s1_translator:uav_read
	wire          led_s1_agent_m0_readdatavalid;                                                    // led_s1_translator:uav_readdatavalid -> led_s1_agent:m0_readdatavalid
	wire          led_s1_agent_m0_lock;                                                             // led_s1_agent:m0_lock -> led_s1_translator:uav_lock
	wire   [31:0] led_s1_agent_m0_writedata;                                                        // led_s1_agent:m0_writedata -> led_s1_translator:uav_writedata
	wire          led_s1_agent_m0_write;                                                            // led_s1_agent:m0_write -> led_s1_translator:uav_write
	wire    [2:0] led_s1_agent_m0_burstcount;                                                       // led_s1_agent:m0_burstcount -> led_s1_translator:uav_burstcount
	wire          led_s1_agent_rf_source_valid;                                                     // led_s1_agent:rf_source_valid -> led_s1_agent_rsp_fifo:in_valid
	wire  [115:0] led_s1_agent_rf_source_data;                                                      // led_s1_agent:rf_source_data -> led_s1_agent_rsp_fifo:in_data
	wire          led_s1_agent_rf_source_ready;                                                     // led_s1_agent_rsp_fifo:in_ready -> led_s1_agent:rf_source_ready
	wire          led_s1_agent_rf_source_startofpacket;                                             // led_s1_agent:rf_source_startofpacket -> led_s1_agent_rsp_fifo:in_startofpacket
	wire          led_s1_agent_rf_source_endofpacket;                                               // led_s1_agent:rf_source_endofpacket -> led_s1_agent_rsp_fifo:in_endofpacket
	wire          led_s1_agent_rsp_fifo_out_valid;                                                  // led_s1_agent_rsp_fifo:out_valid -> led_s1_agent:rf_sink_valid
	wire  [115:0] led_s1_agent_rsp_fifo_out_data;                                                   // led_s1_agent_rsp_fifo:out_data -> led_s1_agent:rf_sink_data
	wire          led_s1_agent_rsp_fifo_out_ready;                                                  // led_s1_agent:rf_sink_ready -> led_s1_agent_rsp_fifo:out_ready
	wire          led_s1_agent_rsp_fifo_out_startofpacket;                                          // led_s1_agent_rsp_fifo:out_startofpacket -> led_s1_agent:rf_sink_startofpacket
	wire          led_s1_agent_rsp_fifo_out_endofpacket;                                            // led_s1_agent_rsp_fifo:out_endofpacket -> led_s1_agent:rf_sink_endofpacket
	wire   [31:0] button_s1_agent_m0_readdata;                                                      // button_s1_translator:uav_readdata -> button_s1_agent:m0_readdata
	wire          button_s1_agent_m0_waitrequest;                                                   // button_s1_translator:uav_waitrequest -> button_s1_agent:m0_waitrequest
	wire          button_s1_agent_m0_debugaccess;                                                   // button_s1_agent:m0_debugaccess -> button_s1_translator:uav_debugaccess
	wire   [31:0] button_s1_agent_m0_address;                                                       // button_s1_agent:m0_address -> button_s1_translator:uav_address
	wire    [3:0] button_s1_agent_m0_byteenable;                                                    // button_s1_agent:m0_byteenable -> button_s1_translator:uav_byteenable
	wire          button_s1_agent_m0_read;                                                          // button_s1_agent:m0_read -> button_s1_translator:uav_read
	wire          button_s1_agent_m0_readdatavalid;                                                 // button_s1_translator:uav_readdatavalid -> button_s1_agent:m0_readdatavalid
	wire          button_s1_agent_m0_lock;                                                          // button_s1_agent:m0_lock -> button_s1_translator:uav_lock
	wire   [31:0] button_s1_agent_m0_writedata;                                                     // button_s1_agent:m0_writedata -> button_s1_translator:uav_writedata
	wire          button_s1_agent_m0_write;                                                         // button_s1_agent:m0_write -> button_s1_translator:uav_write
	wire    [2:0] button_s1_agent_m0_burstcount;                                                    // button_s1_agent:m0_burstcount -> button_s1_translator:uav_burstcount
	wire          button_s1_agent_rf_source_valid;                                                  // button_s1_agent:rf_source_valid -> button_s1_agent_rsp_fifo:in_valid
	wire  [115:0] button_s1_agent_rf_source_data;                                                   // button_s1_agent:rf_source_data -> button_s1_agent_rsp_fifo:in_data
	wire          button_s1_agent_rf_source_ready;                                                  // button_s1_agent_rsp_fifo:in_ready -> button_s1_agent:rf_source_ready
	wire          button_s1_agent_rf_source_startofpacket;                                          // button_s1_agent:rf_source_startofpacket -> button_s1_agent_rsp_fifo:in_startofpacket
	wire          button_s1_agent_rf_source_endofpacket;                                            // button_s1_agent:rf_source_endofpacket -> button_s1_agent_rsp_fifo:in_endofpacket
	wire          button_s1_agent_rsp_fifo_out_valid;                                               // button_s1_agent_rsp_fifo:out_valid -> button_s1_agent:rf_sink_valid
	wire  [115:0] button_s1_agent_rsp_fifo_out_data;                                                // button_s1_agent_rsp_fifo:out_data -> button_s1_agent:rf_sink_data
	wire          button_s1_agent_rsp_fifo_out_ready;                                               // button_s1_agent:rf_sink_ready -> button_s1_agent_rsp_fifo:out_ready
	wire          button_s1_agent_rsp_fifo_out_startofpacket;                                       // button_s1_agent_rsp_fifo:out_startofpacket -> button_s1_agent:rf_sink_startofpacket
	wire          button_s1_agent_rsp_fifo_out_endofpacket;                                         // button_s1_agent_rsp_fifo:out_endofpacket -> button_s1_agent:rf_sink_endofpacket
	wire   [31:0] pio_size_s1_agent_m0_readdata;                                                    // pio_size_s1_translator:uav_readdata -> pio_size_s1_agent:m0_readdata
	wire          pio_size_s1_agent_m0_waitrequest;                                                 // pio_size_s1_translator:uav_waitrequest -> pio_size_s1_agent:m0_waitrequest
	wire          pio_size_s1_agent_m0_debugaccess;                                                 // pio_size_s1_agent:m0_debugaccess -> pio_size_s1_translator:uav_debugaccess
	wire   [31:0] pio_size_s1_agent_m0_address;                                                     // pio_size_s1_agent:m0_address -> pio_size_s1_translator:uav_address
	wire    [3:0] pio_size_s1_agent_m0_byteenable;                                                  // pio_size_s1_agent:m0_byteenable -> pio_size_s1_translator:uav_byteenable
	wire          pio_size_s1_agent_m0_read;                                                        // pio_size_s1_agent:m0_read -> pio_size_s1_translator:uav_read
	wire          pio_size_s1_agent_m0_readdatavalid;                                               // pio_size_s1_translator:uav_readdatavalid -> pio_size_s1_agent:m0_readdatavalid
	wire          pio_size_s1_agent_m0_lock;                                                        // pio_size_s1_agent:m0_lock -> pio_size_s1_translator:uav_lock
	wire   [31:0] pio_size_s1_agent_m0_writedata;                                                   // pio_size_s1_agent:m0_writedata -> pio_size_s1_translator:uav_writedata
	wire          pio_size_s1_agent_m0_write;                                                       // pio_size_s1_agent:m0_write -> pio_size_s1_translator:uav_write
	wire    [2:0] pio_size_s1_agent_m0_burstcount;                                                  // pio_size_s1_agent:m0_burstcount -> pio_size_s1_translator:uav_burstcount
	wire          pio_size_s1_agent_rf_source_valid;                                                // pio_size_s1_agent:rf_source_valid -> pio_size_s1_agent_rsp_fifo:in_valid
	wire  [115:0] pio_size_s1_agent_rf_source_data;                                                 // pio_size_s1_agent:rf_source_data -> pio_size_s1_agent_rsp_fifo:in_data
	wire          pio_size_s1_agent_rf_source_ready;                                                // pio_size_s1_agent_rsp_fifo:in_ready -> pio_size_s1_agent:rf_source_ready
	wire          pio_size_s1_agent_rf_source_startofpacket;                                        // pio_size_s1_agent:rf_source_startofpacket -> pio_size_s1_agent_rsp_fifo:in_startofpacket
	wire          pio_size_s1_agent_rf_source_endofpacket;                                          // pio_size_s1_agent:rf_source_endofpacket -> pio_size_s1_agent_rsp_fifo:in_endofpacket
	wire          pio_size_s1_agent_rsp_fifo_out_valid;                                             // pio_size_s1_agent_rsp_fifo:out_valid -> pio_size_s1_agent:rf_sink_valid
	wire  [115:0] pio_size_s1_agent_rsp_fifo_out_data;                                              // pio_size_s1_agent_rsp_fifo:out_data -> pio_size_s1_agent:rf_sink_data
	wire          pio_size_s1_agent_rsp_fifo_out_ready;                                             // pio_size_s1_agent:rf_sink_ready -> pio_size_s1_agent_rsp_fifo:out_ready
	wire          pio_size_s1_agent_rsp_fifo_out_startofpacket;                                     // pio_size_s1_agent_rsp_fifo:out_startofpacket -> pio_size_s1_agent:rf_sink_startofpacket
	wire          pio_size_s1_agent_rsp_fifo_out_endofpacket;                                       // pio_size_s1_agent_rsp_fifo:out_endofpacket -> pio_size_s1_agent:rf_sink_endofpacket
	wire   [31:0] chip_sel_s1_agent_m0_readdata;                                                    // chip_sel_s1_translator:uav_readdata -> chip_sel_s1_agent:m0_readdata
	wire          chip_sel_s1_agent_m0_waitrequest;                                                 // chip_sel_s1_translator:uav_waitrequest -> chip_sel_s1_agent:m0_waitrequest
	wire          chip_sel_s1_agent_m0_debugaccess;                                                 // chip_sel_s1_agent:m0_debugaccess -> chip_sel_s1_translator:uav_debugaccess
	wire   [31:0] chip_sel_s1_agent_m0_address;                                                     // chip_sel_s1_agent:m0_address -> chip_sel_s1_translator:uav_address
	wire    [3:0] chip_sel_s1_agent_m0_byteenable;                                                  // chip_sel_s1_agent:m0_byteenable -> chip_sel_s1_translator:uav_byteenable
	wire          chip_sel_s1_agent_m0_read;                                                        // chip_sel_s1_agent:m0_read -> chip_sel_s1_translator:uav_read
	wire          chip_sel_s1_agent_m0_readdatavalid;                                               // chip_sel_s1_translator:uav_readdatavalid -> chip_sel_s1_agent:m0_readdatavalid
	wire          chip_sel_s1_agent_m0_lock;                                                        // chip_sel_s1_agent:m0_lock -> chip_sel_s1_translator:uav_lock
	wire   [31:0] chip_sel_s1_agent_m0_writedata;                                                   // chip_sel_s1_agent:m0_writedata -> chip_sel_s1_translator:uav_writedata
	wire          chip_sel_s1_agent_m0_write;                                                       // chip_sel_s1_agent:m0_write -> chip_sel_s1_translator:uav_write
	wire    [2:0] chip_sel_s1_agent_m0_burstcount;                                                  // chip_sel_s1_agent:m0_burstcount -> chip_sel_s1_translator:uav_burstcount
	wire          chip_sel_s1_agent_rf_source_valid;                                                // chip_sel_s1_agent:rf_source_valid -> chip_sel_s1_agent_rsp_fifo:in_valid
	wire  [115:0] chip_sel_s1_agent_rf_source_data;                                                 // chip_sel_s1_agent:rf_source_data -> chip_sel_s1_agent_rsp_fifo:in_data
	wire          chip_sel_s1_agent_rf_source_ready;                                                // chip_sel_s1_agent_rsp_fifo:in_ready -> chip_sel_s1_agent:rf_source_ready
	wire          chip_sel_s1_agent_rf_source_startofpacket;                                        // chip_sel_s1_agent:rf_source_startofpacket -> chip_sel_s1_agent_rsp_fifo:in_startofpacket
	wire          chip_sel_s1_agent_rf_source_endofpacket;                                          // chip_sel_s1_agent:rf_source_endofpacket -> chip_sel_s1_agent_rsp_fifo:in_endofpacket
	wire          chip_sel_s1_agent_rsp_fifo_out_valid;                                             // chip_sel_s1_agent_rsp_fifo:out_valid -> chip_sel_s1_agent:rf_sink_valid
	wire  [115:0] chip_sel_s1_agent_rsp_fifo_out_data;                                              // chip_sel_s1_agent_rsp_fifo:out_data -> chip_sel_s1_agent:rf_sink_data
	wire          chip_sel_s1_agent_rsp_fifo_out_ready;                                             // chip_sel_s1_agent:rf_sink_ready -> chip_sel_s1_agent_rsp_fifo:out_ready
	wire          chip_sel_s1_agent_rsp_fifo_out_startofpacket;                                     // chip_sel_s1_agent_rsp_fifo:out_startofpacket -> chip_sel_s1_agent:rf_sink_startofpacket
	wire          chip_sel_s1_agent_rsp_fifo_out_endofpacket;                                       // chip_sel_s1_agent_rsp_fifo:out_endofpacket -> chip_sel_s1_agent:rf_sink_endofpacket
	wire   [31:0] width_s1_agent_m0_readdata;                                                       // width_s1_translator:uav_readdata -> width_s1_agent:m0_readdata
	wire          width_s1_agent_m0_waitrequest;                                                    // width_s1_translator:uav_waitrequest -> width_s1_agent:m0_waitrequest
	wire          width_s1_agent_m0_debugaccess;                                                    // width_s1_agent:m0_debugaccess -> width_s1_translator:uav_debugaccess
	wire   [31:0] width_s1_agent_m0_address;                                                        // width_s1_agent:m0_address -> width_s1_translator:uav_address
	wire    [3:0] width_s1_agent_m0_byteenable;                                                     // width_s1_agent:m0_byteenable -> width_s1_translator:uav_byteenable
	wire          width_s1_agent_m0_read;                                                           // width_s1_agent:m0_read -> width_s1_translator:uav_read
	wire          width_s1_agent_m0_readdatavalid;                                                  // width_s1_translator:uav_readdatavalid -> width_s1_agent:m0_readdatavalid
	wire          width_s1_agent_m0_lock;                                                           // width_s1_agent:m0_lock -> width_s1_translator:uav_lock
	wire   [31:0] width_s1_agent_m0_writedata;                                                      // width_s1_agent:m0_writedata -> width_s1_translator:uav_writedata
	wire          width_s1_agent_m0_write;                                                          // width_s1_agent:m0_write -> width_s1_translator:uav_write
	wire    [2:0] width_s1_agent_m0_burstcount;                                                     // width_s1_agent:m0_burstcount -> width_s1_translator:uav_burstcount
	wire          width_s1_agent_rf_source_valid;                                                   // width_s1_agent:rf_source_valid -> width_s1_agent_rsp_fifo:in_valid
	wire  [115:0] width_s1_agent_rf_source_data;                                                    // width_s1_agent:rf_source_data -> width_s1_agent_rsp_fifo:in_data
	wire          width_s1_agent_rf_source_ready;                                                   // width_s1_agent_rsp_fifo:in_ready -> width_s1_agent:rf_source_ready
	wire          width_s1_agent_rf_source_startofpacket;                                           // width_s1_agent:rf_source_startofpacket -> width_s1_agent_rsp_fifo:in_startofpacket
	wire          width_s1_agent_rf_source_endofpacket;                                             // width_s1_agent:rf_source_endofpacket -> width_s1_agent_rsp_fifo:in_endofpacket
	wire          width_s1_agent_rsp_fifo_out_valid;                                                // width_s1_agent_rsp_fifo:out_valid -> width_s1_agent:rf_sink_valid
	wire  [115:0] width_s1_agent_rsp_fifo_out_data;                                                 // width_s1_agent_rsp_fifo:out_data -> width_s1_agent:rf_sink_data
	wire          width_s1_agent_rsp_fifo_out_ready;                                                // width_s1_agent:rf_sink_ready -> width_s1_agent_rsp_fifo:out_ready
	wire          width_s1_agent_rsp_fifo_out_startofpacket;                                        // width_s1_agent_rsp_fifo:out_startofpacket -> width_s1_agent:rf_sink_startofpacket
	wire          width_s1_agent_rsp_fifo_out_endofpacket;                                          // width_s1_agent_rsp_fifo:out_endofpacket -> width_s1_agent:rf_sink_endofpacket
	wire   [31:0] height_s1_agent_m0_readdata;                                                      // height_s1_translator:uav_readdata -> height_s1_agent:m0_readdata
	wire          height_s1_agent_m0_waitrequest;                                                   // height_s1_translator:uav_waitrequest -> height_s1_agent:m0_waitrequest
	wire          height_s1_agent_m0_debugaccess;                                                   // height_s1_agent:m0_debugaccess -> height_s1_translator:uav_debugaccess
	wire   [31:0] height_s1_agent_m0_address;                                                       // height_s1_agent:m0_address -> height_s1_translator:uav_address
	wire    [3:0] height_s1_agent_m0_byteenable;                                                    // height_s1_agent:m0_byteenable -> height_s1_translator:uav_byteenable
	wire          height_s1_agent_m0_read;                                                          // height_s1_agent:m0_read -> height_s1_translator:uav_read
	wire          height_s1_agent_m0_readdatavalid;                                                 // height_s1_translator:uav_readdatavalid -> height_s1_agent:m0_readdatavalid
	wire          height_s1_agent_m0_lock;                                                          // height_s1_agent:m0_lock -> height_s1_translator:uav_lock
	wire   [31:0] height_s1_agent_m0_writedata;                                                     // height_s1_agent:m0_writedata -> height_s1_translator:uav_writedata
	wire          height_s1_agent_m0_write;                                                         // height_s1_agent:m0_write -> height_s1_translator:uav_write
	wire    [2:0] height_s1_agent_m0_burstcount;                                                    // height_s1_agent:m0_burstcount -> height_s1_translator:uav_burstcount
	wire          height_s1_agent_rf_source_valid;                                                  // height_s1_agent:rf_source_valid -> height_s1_agent_rsp_fifo:in_valid
	wire  [115:0] height_s1_agent_rf_source_data;                                                   // height_s1_agent:rf_source_data -> height_s1_agent_rsp_fifo:in_data
	wire          height_s1_agent_rf_source_ready;                                                  // height_s1_agent_rsp_fifo:in_ready -> height_s1_agent:rf_source_ready
	wire          height_s1_agent_rf_source_startofpacket;                                          // height_s1_agent:rf_source_startofpacket -> height_s1_agent_rsp_fifo:in_startofpacket
	wire          height_s1_agent_rf_source_endofpacket;                                            // height_s1_agent:rf_source_endofpacket -> height_s1_agent_rsp_fifo:in_endofpacket
	wire          height_s1_agent_rsp_fifo_out_valid;                                               // height_s1_agent_rsp_fifo:out_valid -> height_s1_agent:rf_sink_valid
	wire  [115:0] height_s1_agent_rsp_fifo_out_data;                                                // height_s1_agent_rsp_fifo:out_data -> height_s1_agent:rf_sink_data
	wire          height_s1_agent_rsp_fifo_out_ready;                                               // height_s1_agent:rf_sink_ready -> height_s1_agent_rsp_fifo:out_ready
	wire          height_s1_agent_rsp_fifo_out_startofpacket;                                       // height_s1_agent_rsp_fifo:out_startofpacket -> height_s1_agent:rf_sink_startofpacket
	wire          height_s1_agent_rsp_fifo_out_endofpacket;                                         // height_s1_agent_rsp_fifo:out_endofpacket -> height_s1_agent:rf_sink_endofpacket
	wire          mem_master_avalon_master_agent_cp_valid;                                          // mem_master_avalon_master_agent:cp_valid -> router:sink_valid
	wire  [114:0] mem_master_avalon_master_agent_cp_data;                                           // mem_master_avalon_master_agent:cp_data -> router:sink_data
	wire          mem_master_avalon_master_agent_cp_ready;                                          // router:sink_ready -> mem_master_avalon_master_agent:cp_ready
	wire          mem_master_avalon_master_agent_cp_startofpacket;                                  // mem_master_avalon_master_agent:cp_startofpacket -> router:sink_startofpacket
	wire          mem_master_avalon_master_agent_cp_endofpacket;                                    // mem_master_avalon_master_agent:cp_endofpacket -> router:sink_endofpacket
	wire          pcie_ip_bar1_0_agent_cp_valid;                                                    // pcie_ip_bar1_0_agent:cp_valid -> router_001:sink_valid
	wire  [150:0] pcie_ip_bar1_0_agent_cp_data;                                                     // pcie_ip_bar1_0_agent:cp_data -> router_001:sink_data
	wire          pcie_ip_bar1_0_agent_cp_ready;                                                    // router_001:sink_ready -> pcie_ip_bar1_0_agent:cp_ready
	wire          pcie_ip_bar1_0_agent_cp_startofpacket;                                            // pcie_ip_bar1_0_agent:cp_startofpacket -> router_001:sink_startofpacket
	wire          pcie_ip_bar1_0_agent_cp_endofpacket;                                              // pcie_ip_bar1_0_agent:cp_endofpacket -> router_001:sink_endofpacket
	wire          sgdma_m_read_agent_cp_valid;                                                      // sgdma_m_read_agent:cp_valid -> router_002:sink_valid
	wire  [150:0] sgdma_m_read_agent_cp_data;                                                       // sgdma_m_read_agent:cp_data -> router_002:sink_data
	wire          sgdma_m_read_agent_cp_ready;                                                      // router_002:sink_ready -> sgdma_m_read_agent:cp_ready
	wire          sgdma_m_read_agent_cp_startofpacket;                                              // sgdma_m_read_agent:cp_startofpacket -> router_002:sink_startofpacket
	wire          sgdma_m_read_agent_cp_endofpacket;                                                // sgdma_m_read_agent:cp_endofpacket -> router_002:sink_endofpacket
	wire          sgdma_m_write_agent_cp_valid;                                                     // sgdma_m_write_agent:cp_valid -> router_003:sink_valid
	wire  [150:0] sgdma_m_write_agent_cp_data;                                                      // sgdma_m_write_agent:cp_data -> router_003:sink_data
	wire          sgdma_m_write_agent_cp_ready;                                                     // router_003:sink_ready -> sgdma_m_write_agent:cp_ready
	wire          sgdma_m_write_agent_cp_startofpacket;                                             // sgdma_m_write_agent:cp_startofpacket -> router_003:sink_startofpacket
	wire          sgdma_m_write_agent_cp_endofpacket;                                               // sgdma_m_write_agent:cp_endofpacket -> router_003:sink_endofpacket
	wire          router_003_src_valid;                                                             // router_003:src_valid -> cmd_demux_003:sink_valid
	wire  [150:0] router_003_src_data;                                                              // router_003:src_data -> cmd_demux_003:sink_data
	wire          router_003_src_ready;                                                             // cmd_demux_003:sink_ready -> router_003:src_ready
	wire   [10:0] router_003_src_channel;                                                           // router_003:src_channel -> cmd_demux_003:sink_channel
	wire          router_003_src_startofpacket;                                                     // router_003:src_startofpacket -> cmd_demux_003:sink_startofpacket
	wire          router_003_src_endofpacket;                                                       // router_003:src_endofpacket -> cmd_demux_003:sink_endofpacket
	wire          sgdma_descriptor_read_agent_cp_valid;                                             // sgdma_descriptor_read_agent:cp_valid -> router_004:sink_valid
	wire  [114:0] sgdma_descriptor_read_agent_cp_data;                                              // sgdma_descriptor_read_agent:cp_data -> router_004:sink_data
	wire          sgdma_descriptor_read_agent_cp_ready;                                             // router_004:sink_ready -> sgdma_descriptor_read_agent:cp_ready
	wire          sgdma_descriptor_read_agent_cp_startofpacket;                                     // sgdma_descriptor_read_agent:cp_startofpacket -> router_004:sink_startofpacket
	wire          sgdma_descriptor_read_agent_cp_endofpacket;                                       // sgdma_descriptor_read_agent:cp_endofpacket -> router_004:sink_endofpacket
	wire          router_004_src_valid;                                                             // router_004:src_valid -> cmd_demux_004:sink_valid
	wire  [114:0] router_004_src_data;                                                              // router_004:src_data -> cmd_demux_004:sink_data
	wire          router_004_src_ready;                                                             // cmd_demux_004:sink_ready -> router_004:src_ready
	wire   [10:0] router_004_src_channel;                                                           // router_004:src_channel -> cmd_demux_004:sink_channel
	wire          router_004_src_startofpacket;                                                     // router_004:src_startofpacket -> cmd_demux_004:sink_startofpacket
	wire          router_004_src_endofpacket;                                                       // router_004:src_endofpacket -> cmd_demux_004:sink_endofpacket
	wire          sgdma_descriptor_write_agent_cp_valid;                                            // sgdma_descriptor_write_agent:cp_valid -> router_005:sink_valid
	wire  [114:0] sgdma_descriptor_write_agent_cp_data;                                             // sgdma_descriptor_write_agent:cp_data -> router_005:sink_data
	wire          sgdma_descriptor_write_agent_cp_ready;                                            // router_005:sink_ready -> sgdma_descriptor_write_agent:cp_ready
	wire          sgdma_descriptor_write_agent_cp_startofpacket;                                    // sgdma_descriptor_write_agent:cp_startofpacket -> router_005:sink_startofpacket
	wire          sgdma_descriptor_write_agent_cp_endofpacket;                                      // sgdma_descriptor_write_agent:cp_endofpacket -> router_005:sink_endofpacket
	wire          router_005_src_valid;                                                             // router_005:src_valid -> cmd_demux_005:sink_valid
	wire  [114:0] router_005_src_data;                                                              // router_005:src_data -> cmd_demux_005:sink_data
	wire          router_005_src_ready;                                                             // cmd_demux_005:sink_ready -> router_005:src_ready
	wire   [10:0] router_005_src_channel;                                                           // router_005:src_channel -> cmd_demux_005:sink_channel
	wire          router_005_src_startofpacket;                                                     // router_005:src_startofpacket -> cmd_demux_005:sink_startofpacket
	wire          router_005_src_endofpacket;                                                       // router_005:src_endofpacket -> cmd_demux_005:sink_endofpacket
	wire          onchip_memory_s1_agent_rp_valid;                                                  // onchip_memory_s1_agent:rp_valid -> router_006:sink_valid
	wire  [150:0] onchip_memory_s1_agent_rp_data;                                                   // onchip_memory_s1_agent:rp_data -> router_006:sink_data
	wire          onchip_memory_s1_agent_rp_ready;                                                  // router_006:sink_ready -> onchip_memory_s1_agent:rp_ready
	wire          onchip_memory_s1_agent_rp_startofpacket;                                          // onchip_memory_s1_agent:rp_startofpacket -> router_006:sink_startofpacket
	wire          onchip_memory_s1_agent_rp_endofpacket;                                            // onchip_memory_s1_agent:rp_endofpacket -> router_006:sink_endofpacket
	wire          router_006_src_valid;                                                             // router_006:src_valid -> rsp_demux:sink_valid
	wire  [150:0] router_006_src_data;                                                              // router_006:src_data -> rsp_demux:sink_data
	wire          router_006_src_ready;                                                             // rsp_demux:sink_ready -> router_006:src_ready
	wire   [10:0] router_006_src_channel;                                                           // router_006:src_channel -> rsp_demux:sink_channel
	wire          router_006_src_startofpacket;                                                     // router_006:src_startofpacket -> rsp_demux:sink_startofpacket
	wire          router_006_src_endofpacket;                                                       // router_006:src_endofpacket -> rsp_demux:sink_endofpacket
	wire          sram0_s1_agent_rp_valid;                                                          // sram0_s1_agent:rp_valid -> router_007:sink_valid
	wire  [114:0] sram0_s1_agent_rp_data;                                                           // sram0_s1_agent:rp_data -> router_007:sink_data
	wire          sram0_s1_agent_rp_ready;                                                          // router_007:sink_ready -> sram0_s1_agent:rp_ready
	wire          sram0_s1_agent_rp_startofpacket;                                                  // sram0_s1_agent:rp_startofpacket -> router_007:sink_startofpacket
	wire          sram0_s1_agent_rp_endofpacket;                                                    // sram0_s1_agent:rp_endofpacket -> router_007:sink_endofpacket
	wire          router_007_src_valid;                                                             // router_007:src_valid -> rsp_demux_001:sink_valid
	wire  [114:0] router_007_src_data;                                                              // router_007:src_data -> rsp_demux_001:sink_data
	wire          router_007_src_ready;                                                             // rsp_demux_001:sink_ready -> router_007:src_ready
	wire   [10:0] router_007_src_channel;                                                           // router_007:src_channel -> rsp_demux_001:sink_channel
	wire          router_007_src_startofpacket;                                                     // router_007:src_startofpacket -> rsp_demux_001:sink_startofpacket
	wire          router_007_src_endofpacket;                                                       // router_007:src_endofpacket -> rsp_demux_001:sink_endofpacket
	wire          pcie_ip_txs_agent_rp_valid;                                                       // pcie_ip_txs_agent:rp_valid -> router_008:sink_valid
	wire  [150:0] pcie_ip_txs_agent_rp_data;                                                        // pcie_ip_txs_agent:rp_data -> router_008:sink_data
	wire          pcie_ip_txs_agent_rp_ready;                                                       // router_008:sink_ready -> pcie_ip_txs_agent:rp_ready
	wire          pcie_ip_txs_agent_rp_startofpacket;                                               // pcie_ip_txs_agent:rp_startofpacket -> router_008:sink_startofpacket
	wire          pcie_ip_txs_agent_rp_endofpacket;                                                 // pcie_ip_txs_agent:rp_endofpacket -> router_008:sink_endofpacket
	wire          router_008_src_valid;                                                             // router_008:src_valid -> rsp_demux_002:sink_valid
	wire  [150:0] router_008_src_data;                                                              // router_008:src_data -> rsp_demux_002:sink_data
	wire          router_008_src_ready;                                                             // rsp_demux_002:sink_ready -> router_008:src_ready
	wire   [10:0] router_008_src_channel;                                                           // router_008:src_channel -> rsp_demux_002:sink_channel
	wire          router_008_src_startofpacket;                                                     // router_008:src_startofpacket -> rsp_demux_002:sink_startofpacket
	wire          router_008_src_endofpacket;                                                       // router_008:src_endofpacket -> rsp_demux_002:sink_endofpacket
	wire          ssram0_uas_agent_rp_valid;                                                        // ssram0_uas_agent:rp_valid -> router_009:sink_valid
	wire  [114:0] ssram0_uas_agent_rp_data;                                                         // ssram0_uas_agent:rp_data -> router_009:sink_data
	wire          ssram0_uas_agent_rp_ready;                                                        // router_009:sink_ready -> ssram0_uas_agent:rp_ready
	wire          ssram0_uas_agent_rp_startofpacket;                                                // ssram0_uas_agent:rp_startofpacket -> router_009:sink_startofpacket
	wire          ssram0_uas_agent_rp_endofpacket;                                                  // ssram0_uas_agent:rp_endofpacket -> router_009:sink_endofpacket
	wire          router_009_src_valid;                                                             // router_009:src_valid -> rsp_demux_003:sink_valid
	wire  [114:0] router_009_src_data;                                                              // router_009:src_data -> rsp_demux_003:sink_data
	wire          router_009_src_ready;                                                             // rsp_demux_003:sink_ready -> router_009:src_ready
	wire   [10:0] router_009_src_channel;                                                           // router_009:src_channel -> rsp_demux_003:sink_channel
	wire          router_009_src_startofpacket;                                                     // router_009:src_startofpacket -> rsp_demux_003:sink_startofpacket
	wire          router_009_src_endofpacket;                                                       // router_009:src_endofpacket -> rsp_demux_003:sink_endofpacket
	wire          ssram1_uas_agent_rp_valid;                                                        // ssram1_uas_agent:rp_valid -> router_010:sink_valid
	wire  [114:0] ssram1_uas_agent_rp_data;                                                         // ssram1_uas_agent:rp_data -> router_010:sink_data
	wire          ssram1_uas_agent_rp_ready;                                                        // router_010:sink_ready -> ssram1_uas_agent:rp_ready
	wire          ssram1_uas_agent_rp_startofpacket;                                                // ssram1_uas_agent:rp_startofpacket -> router_010:sink_startofpacket
	wire          ssram1_uas_agent_rp_endofpacket;                                                  // ssram1_uas_agent:rp_endofpacket -> router_010:sink_endofpacket
	wire          router_010_src_valid;                                                             // router_010:src_valid -> rsp_demux_004:sink_valid
	wire  [114:0] router_010_src_data;                                                              // router_010:src_data -> rsp_demux_004:sink_data
	wire          router_010_src_ready;                                                             // rsp_demux_004:sink_ready -> router_010:src_ready
	wire   [10:0] router_010_src_channel;                                                           // router_010:src_channel -> rsp_demux_004:sink_channel
	wire          router_010_src_startofpacket;                                                     // router_010:src_startofpacket -> rsp_demux_004:sink_startofpacket
	wire          router_010_src_endofpacket;                                                       // router_010:src_endofpacket -> rsp_demux_004:sink_endofpacket
	wire          led_s1_agent_rp_valid;                                                            // led_s1_agent:rp_valid -> router_011:sink_valid
	wire  [114:0] led_s1_agent_rp_data;                                                             // led_s1_agent:rp_data -> router_011:sink_data
	wire          led_s1_agent_rp_ready;                                                            // router_011:sink_ready -> led_s1_agent:rp_ready
	wire          led_s1_agent_rp_startofpacket;                                                    // led_s1_agent:rp_startofpacket -> router_011:sink_startofpacket
	wire          led_s1_agent_rp_endofpacket;                                                      // led_s1_agent:rp_endofpacket -> router_011:sink_endofpacket
	wire          router_011_src_valid;                                                             // router_011:src_valid -> rsp_demux_005:sink_valid
	wire  [114:0] router_011_src_data;                                                              // router_011:src_data -> rsp_demux_005:sink_data
	wire          router_011_src_ready;                                                             // rsp_demux_005:sink_ready -> router_011:src_ready
	wire   [10:0] router_011_src_channel;                                                           // router_011:src_channel -> rsp_demux_005:sink_channel
	wire          router_011_src_startofpacket;                                                     // router_011:src_startofpacket -> rsp_demux_005:sink_startofpacket
	wire          router_011_src_endofpacket;                                                       // router_011:src_endofpacket -> rsp_demux_005:sink_endofpacket
	wire          button_s1_agent_rp_valid;                                                         // button_s1_agent:rp_valid -> router_012:sink_valid
	wire  [114:0] button_s1_agent_rp_data;                                                          // button_s1_agent:rp_data -> router_012:sink_data
	wire          button_s1_agent_rp_ready;                                                         // router_012:sink_ready -> button_s1_agent:rp_ready
	wire          button_s1_agent_rp_startofpacket;                                                 // button_s1_agent:rp_startofpacket -> router_012:sink_startofpacket
	wire          button_s1_agent_rp_endofpacket;                                                   // button_s1_agent:rp_endofpacket -> router_012:sink_endofpacket
	wire          router_012_src_valid;                                                             // router_012:src_valid -> rsp_demux_006:sink_valid
	wire  [114:0] router_012_src_data;                                                              // router_012:src_data -> rsp_demux_006:sink_data
	wire          router_012_src_ready;                                                             // rsp_demux_006:sink_ready -> router_012:src_ready
	wire   [10:0] router_012_src_channel;                                                           // router_012:src_channel -> rsp_demux_006:sink_channel
	wire          router_012_src_startofpacket;                                                     // router_012:src_startofpacket -> rsp_demux_006:sink_startofpacket
	wire          router_012_src_endofpacket;                                                       // router_012:src_endofpacket -> rsp_demux_006:sink_endofpacket
	wire          pio_size_s1_agent_rp_valid;                                                       // pio_size_s1_agent:rp_valid -> router_013:sink_valid
	wire  [114:0] pio_size_s1_agent_rp_data;                                                        // pio_size_s1_agent:rp_data -> router_013:sink_data
	wire          pio_size_s1_agent_rp_ready;                                                       // router_013:sink_ready -> pio_size_s1_agent:rp_ready
	wire          pio_size_s1_agent_rp_startofpacket;                                               // pio_size_s1_agent:rp_startofpacket -> router_013:sink_startofpacket
	wire          pio_size_s1_agent_rp_endofpacket;                                                 // pio_size_s1_agent:rp_endofpacket -> router_013:sink_endofpacket
	wire          router_013_src_valid;                                                             // router_013:src_valid -> rsp_demux_007:sink_valid
	wire  [114:0] router_013_src_data;                                                              // router_013:src_data -> rsp_demux_007:sink_data
	wire          router_013_src_ready;                                                             // rsp_demux_007:sink_ready -> router_013:src_ready
	wire   [10:0] router_013_src_channel;                                                           // router_013:src_channel -> rsp_demux_007:sink_channel
	wire          router_013_src_startofpacket;                                                     // router_013:src_startofpacket -> rsp_demux_007:sink_startofpacket
	wire          router_013_src_endofpacket;                                                       // router_013:src_endofpacket -> rsp_demux_007:sink_endofpacket
	wire          chip_sel_s1_agent_rp_valid;                                                       // chip_sel_s1_agent:rp_valid -> router_014:sink_valid
	wire  [114:0] chip_sel_s1_agent_rp_data;                                                        // chip_sel_s1_agent:rp_data -> router_014:sink_data
	wire          chip_sel_s1_agent_rp_ready;                                                       // router_014:sink_ready -> chip_sel_s1_agent:rp_ready
	wire          chip_sel_s1_agent_rp_startofpacket;                                               // chip_sel_s1_agent:rp_startofpacket -> router_014:sink_startofpacket
	wire          chip_sel_s1_agent_rp_endofpacket;                                                 // chip_sel_s1_agent:rp_endofpacket -> router_014:sink_endofpacket
	wire          router_014_src_valid;                                                             // router_014:src_valid -> rsp_demux_008:sink_valid
	wire  [114:0] router_014_src_data;                                                              // router_014:src_data -> rsp_demux_008:sink_data
	wire          router_014_src_ready;                                                             // rsp_demux_008:sink_ready -> router_014:src_ready
	wire   [10:0] router_014_src_channel;                                                           // router_014:src_channel -> rsp_demux_008:sink_channel
	wire          router_014_src_startofpacket;                                                     // router_014:src_startofpacket -> rsp_demux_008:sink_startofpacket
	wire          router_014_src_endofpacket;                                                       // router_014:src_endofpacket -> rsp_demux_008:sink_endofpacket
	wire          width_s1_agent_rp_valid;                                                          // width_s1_agent:rp_valid -> router_015:sink_valid
	wire  [114:0] width_s1_agent_rp_data;                                                           // width_s1_agent:rp_data -> router_015:sink_data
	wire          width_s1_agent_rp_ready;                                                          // router_015:sink_ready -> width_s1_agent:rp_ready
	wire          width_s1_agent_rp_startofpacket;                                                  // width_s1_agent:rp_startofpacket -> router_015:sink_startofpacket
	wire          width_s1_agent_rp_endofpacket;                                                    // width_s1_agent:rp_endofpacket -> router_015:sink_endofpacket
	wire          router_015_src_valid;                                                             // router_015:src_valid -> rsp_demux_009:sink_valid
	wire  [114:0] router_015_src_data;                                                              // router_015:src_data -> rsp_demux_009:sink_data
	wire          router_015_src_ready;                                                             // rsp_demux_009:sink_ready -> router_015:src_ready
	wire   [10:0] router_015_src_channel;                                                           // router_015:src_channel -> rsp_demux_009:sink_channel
	wire          router_015_src_startofpacket;                                                     // router_015:src_startofpacket -> rsp_demux_009:sink_startofpacket
	wire          router_015_src_endofpacket;                                                       // router_015:src_endofpacket -> rsp_demux_009:sink_endofpacket
	wire          height_s1_agent_rp_valid;                                                         // height_s1_agent:rp_valid -> router_016:sink_valid
	wire  [114:0] height_s1_agent_rp_data;                                                          // height_s1_agent:rp_data -> router_016:sink_data
	wire          height_s1_agent_rp_ready;                                                         // router_016:sink_ready -> height_s1_agent:rp_ready
	wire          height_s1_agent_rp_startofpacket;                                                 // height_s1_agent:rp_startofpacket -> router_016:sink_startofpacket
	wire          height_s1_agent_rp_endofpacket;                                                   // height_s1_agent:rp_endofpacket -> router_016:sink_endofpacket
	wire          router_016_src_valid;                                                             // router_016:src_valid -> rsp_demux_010:sink_valid
	wire  [114:0] router_016_src_data;                                                              // router_016:src_data -> rsp_demux_010:sink_data
	wire          router_016_src_ready;                                                             // rsp_demux_010:sink_ready -> router_016:src_ready
	wire   [10:0] router_016_src_channel;                                                           // router_016:src_channel -> rsp_demux_010:sink_channel
	wire          router_016_src_startofpacket;                                                     // router_016:src_startofpacket -> rsp_demux_010:sink_startofpacket
	wire          router_016_src_endofpacket;                                                       // router_016:src_endofpacket -> rsp_demux_010:sink_endofpacket
	wire          router_src_valid;                                                                 // router:src_valid -> mem_master_avalon_master_limiter:cmd_sink_valid
	wire  [114:0] router_src_data;                                                                  // router:src_data -> mem_master_avalon_master_limiter:cmd_sink_data
	wire          router_src_ready;                                                                 // mem_master_avalon_master_limiter:cmd_sink_ready -> router:src_ready
	wire   [10:0] router_src_channel;                                                               // router:src_channel -> mem_master_avalon_master_limiter:cmd_sink_channel
	wire          router_src_startofpacket;                                                         // router:src_startofpacket -> mem_master_avalon_master_limiter:cmd_sink_startofpacket
	wire          router_src_endofpacket;                                                           // router:src_endofpacket -> mem_master_avalon_master_limiter:cmd_sink_endofpacket
	wire  [114:0] mem_master_avalon_master_limiter_cmd_src_data;                                    // mem_master_avalon_master_limiter:cmd_src_data -> cmd_demux:sink_data
	wire          mem_master_avalon_master_limiter_cmd_src_ready;                                   // cmd_demux:sink_ready -> mem_master_avalon_master_limiter:cmd_src_ready
	wire   [10:0] mem_master_avalon_master_limiter_cmd_src_channel;                                 // mem_master_avalon_master_limiter:cmd_src_channel -> cmd_demux:sink_channel
	wire          mem_master_avalon_master_limiter_cmd_src_startofpacket;                           // mem_master_avalon_master_limiter:cmd_src_startofpacket -> cmd_demux:sink_startofpacket
	wire          mem_master_avalon_master_limiter_cmd_src_endofpacket;                             // mem_master_avalon_master_limiter:cmd_src_endofpacket -> cmd_demux:sink_endofpacket
	wire          rsp_mux_src_valid;                                                                // rsp_mux:src_valid -> mem_master_avalon_master_limiter:rsp_sink_valid
	wire  [114:0] rsp_mux_src_data;                                                                 // rsp_mux:src_data -> mem_master_avalon_master_limiter:rsp_sink_data
	wire          rsp_mux_src_ready;                                                                // mem_master_avalon_master_limiter:rsp_sink_ready -> rsp_mux:src_ready
	wire   [10:0] rsp_mux_src_channel;                                                              // rsp_mux:src_channel -> mem_master_avalon_master_limiter:rsp_sink_channel
	wire          rsp_mux_src_startofpacket;                                                        // rsp_mux:src_startofpacket -> mem_master_avalon_master_limiter:rsp_sink_startofpacket
	wire          rsp_mux_src_endofpacket;                                                          // rsp_mux:src_endofpacket -> mem_master_avalon_master_limiter:rsp_sink_endofpacket
	wire          mem_master_avalon_master_limiter_rsp_src_valid;                                   // mem_master_avalon_master_limiter:rsp_src_valid -> mem_master_avalon_master_agent:rp_valid
	wire  [114:0] mem_master_avalon_master_limiter_rsp_src_data;                                    // mem_master_avalon_master_limiter:rsp_src_data -> mem_master_avalon_master_agent:rp_data
	wire          mem_master_avalon_master_limiter_rsp_src_ready;                                   // mem_master_avalon_master_agent:rp_ready -> mem_master_avalon_master_limiter:rsp_src_ready
	wire   [10:0] mem_master_avalon_master_limiter_rsp_src_channel;                                 // mem_master_avalon_master_limiter:rsp_src_channel -> mem_master_avalon_master_agent:rp_channel
	wire          mem_master_avalon_master_limiter_rsp_src_startofpacket;                           // mem_master_avalon_master_limiter:rsp_src_startofpacket -> mem_master_avalon_master_agent:rp_startofpacket
	wire          mem_master_avalon_master_limiter_rsp_src_endofpacket;                             // mem_master_avalon_master_limiter:rsp_src_endofpacket -> mem_master_avalon_master_agent:rp_endofpacket
	wire          router_001_src_valid;                                                             // router_001:src_valid -> pcie_ip_bar1_0_limiter:cmd_sink_valid
	wire  [150:0] router_001_src_data;                                                              // router_001:src_data -> pcie_ip_bar1_0_limiter:cmd_sink_data
	wire          router_001_src_ready;                                                             // pcie_ip_bar1_0_limiter:cmd_sink_ready -> router_001:src_ready
	wire   [10:0] router_001_src_channel;                                                           // router_001:src_channel -> pcie_ip_bar1_0_limiter:cmd_sink_channel
	wire          router_001_src_startofpacket;                                                     // router_001:src_startofpacket -> pcie_ip_bar1_0_limiter:cmd_sink_startofpacket
	wire          router_001_src_endofpacket;                                                       // router_001:src_endofpacket -> pcie_ip_bar1_0_limiter:cmd_sink_endofpacket
	wire  [150:0] pcie_ip_bar1_0_limiter_cmd_src_data;                                              // pcie_ip_bar1_0_limiter:cmd_src_data -> cmd_demux_001:sink_data
	wire          pcie_ip_bar1_0_limiter_cmd_src_ready;                                             // cmd_demux_001:sink_ready -> pcie_ip_bar1_0_limiter:cmd_src_ready
	wire   [10:0] pcie_ip_bar1_0_limiter_cmd_src_channel;                                           // pcie_ip_bar1_0_limiter:cmd_src_channel -> cmd_demux_001:sink_channel
	wire          pcie_ip_bar1_0_limiter_cmd_src_startofpacket;                                     // pcie_ip_bar1_0_limiter:cmd_src_startofpacket -> cmd_demux_001:sink_startofpacket
	wire          pcie_ip_bar1_0_limiter_cmd_src_endofpacket;                                       // pcie_ip_bar1_0_limiter:cmd_src_endofpacket -> cmd_demux_001:sink_endofpacket
	wire          rsp_mux_001_src_valid;                                                            // rsp_mux_001:src_valid -> pcie_ip_bar1_0_limiter:rsp_sink_valid
	wire  [150:0] rsp_mux_001_src_data;                                                             // rsp_mux_001:src_data -> pcie_ip_bar1_0_limiter:rsp_sink_data
	wire          rsp_mux_001_src_ready;                                                            // pcie_ip_bar1_0_limiter:rsp_sink_ready -> rsp_mux_001:src_ready
	wire   [10:0] rsp_mux_001_src_channel;                                                          // rsp_mux_001:src_channel -> pcie_ip_bar1_0_limiter:rsp_sink_channel
	wire          rsp_mux_001_src_startofpacket;                                                    // rsp_mux_001:src_startofpacket -> pcie_ip_bar1_0_limiter:rsp_sink_startofpacket
	wire          rsp_mux_001_src_endofpacket;                                                      // rsp_mux_001:src_endofpacket -> pcie_ip_bar1_0_limiter:rsp_sink_endofpacket
	wire          pcie_ip_bar1_0_limiter_rsp_src_valid;                                             // pcie_ip_bar1_0_limiter:rsp_src_valid -> pcie_ip_bar1_0_agent:rp_valid
	wire  [150:0] pcie_ip_bar1_0_limiter_rsp_src_data;                                              // pcie_ip_bar1_0_limiter:rsp_src_data -> pcie_ip_bar1_0_agent:rp_data
	wire          pcie_ip_bar1_0_limiter_rsp_src_ready;                                             // pcie_ip_bar1_0_agent:rp_ready -> pcie_ip_bar1_0_limiter:rsp_src_ready
	wire   [10:0] pcie_ip_bar1_0_limiter_rsp_src_channel;                                           // pcie_ip_bar1_0_limiter:rsp_src_channel -> pcie_ip_bar1_0_agent:rp_channel
	wire          pcie_ip_bar1_0_limiter_rsp_src_startofpacket;                                     // pcie_ip_bar1_0_limiter:rsp_src_startofpacket -> pcie_ip_bar1_0_agent:rp_startofpacket
	wire          pcie_ip_bar1_0_limiter_rsp_src_endofpacket;                                       // pcie_ip_bar1_0_limiter:rsp_src_endofpacket -> pcie_ip_bar1_0_agent:rp_endofpacket
	wire          router_002_src_valid;                                                             // router_002:src_valid -> sgdma_m_read_limiter:cmd_sink_valid
	wire  [150:0] router_002_src_data;                                                              // router_002:src_data -> sgdma_m_read_limiter:cmd_sink_data
	wire          router_002_src_ready;                                                             // sgdma_m_read_limiter:cmd_sink_ready -> router_002:src_ready
	wire   [10:0] router_002_src_channel;                                                           // router_002:src_channel -> sgdma_m_read_limiter:cmd_sink_channel
	wire          router_002_src_startofpacket;                                                     // router_002:src_startofpacket -> sgdma_m_read_limiter:cmd_sink_startofpacket
	wire          router_002_src_endofpacket;                                                       // router_002:src_endofpacket -> sgdma_m_read_limiter:cmd_sink_endofpacket
	wire  [150:0] sgdma_m_read_limiter_cmd_src_data;                                                // sgdma_m_read_limiter:cmd_src_data -> cmd_demux_002:sink_data
	wire          sgdma_m_read_limiter_cmd_src_ready;                                               // cmd_demux_002:sink_ready -> sgdma_m_read_limiter:cmd_src_ready
	wire   [10:0] sgdma_m_read_limiter_cmd_src_channel;                                             // sgdma_m_read_limiter:cmd_src_channel -> cmd_demux_002:sink_channel
	wire          sgdma_m_read_limiter_cmd_src_startofpacket;                                       // sgdma_m_read_limiter:cmd_src_startofpacket -> cmd_demux_002:sink_startofpacket
	wire          sgdma_m_read_limiter_cmd_src_endofpacket;                                         // sgdma_m_read_limiter:cmd_src_endofpacket -> cmd_demux_002:sink_endofpacket
	wire          rsp_mux_002_src_valid;                                                            // rsp_mux_002:src_valid -> sgdma_m_read_limiter:rsp_sink_valid
	wire  [150:0] rsp_mux_002_src_data;                                                             // rsp_mux_002:src_data -> sgdma_m_read_limiter:rsp_sink_data
	wire          rsp_mux_002_src_ready;                                                            // sgdma_m_read_limiter:rsp_sink_ready -> rsp_mux_002:src_ready
	wire   [10:0] rsp_mux_002_src_channel;                                                          // rsp_mux_002:src_channel -> sgdma_m_read_limiter:rsp_sink_channel
	wire          rsp_mux_002_src_startofpacket;                                                    // rsp_mux_002:src_startofpacket -> sgdma_m_read_limiter:rsp_sink_startofpacket
	wire          rsp_mux_002_src_endofpacket;                                                      // rsp_mux_002:src_endofpacket -> sgdma_m_read_limiter:rsp_sink_endofpacket
	wire          sgdma_m_read_limiter_rsp_src_valid;                                               // sgdma_m_read_limiter:rsp_src_valid -> sgdma_m_read_agent:rp_valid
	wire  [150:0] sgdma_m_read_limiter_rsp_src_data;                                                // sgdma_m_read_limiter:rsp_src_data -> sgdma_m_read_agent:rp_data
	wire          sgdma_m_read_limiter_rsp_src_ready;                                               // sgdma_m_read_agent:rp_ready -> sgdma_m_read_limiter:rsp_src_ready
	wire   [10:0] sgdma_m_read_limiter_rsp_src_channel;                                             // sgdma_m_read_limiter:rsp_src_channel -> sgdma_m_read_agent:rp_channel
	wire          sgdma_m_read_limiter_rsp_src_startofpacket;                                       // sgdma_m_read_limiter:rsp_src_startofpacket -> sgdma_m_read_agent:rp_startofpacket
	wire          sgdma_m_read_limiter_rsp_src_endofpacket;                                         // sgdma_m_read_limiter:rsp_src_endofpacket -> sgdma_m_read_agent:rp_endofpacket
	wire          cmd_mux_src_valid;                                                                // cmd_mux:src_valid -> onchip_memory_s1_burst_adapter:sink0_valid
	wire  [150:0] cmd_mux_src_data;                                                                 // cmd_mux:src_data -> onchip_memory_s1_burst_adapter:sink0_data
	wire          cmd_mux_src_ready;                                                                // onchip_memory_s1_burst_adapter:sink0_ready -> cmd_mux:src_ready
	wire   [10:0] cmd_mux_src_channel;                                                              // cmd_mux:src_channel -> onchip_memory_s1_burst_adapter:sink0_channel
	wire          cmd_mux_src_startofpacket;                                                        // cmd_mux:src_startofpacket -> onchip_memory_s1_burst_adapter:sink0_startofpacket
	wire          cmd_mux_src_endofpacket;                                                          // cmd_mux:src_endofpacket -> onchip_memory_s1_burst_adapter:sink0_endofpacket
	wire          onchip_memory_s1_burst_adapter_source0_valid;                                     // onchip_memory_s1_burst_adapter:source0_valid -> onchip_memory_s1_agent:cp_valid
	wire  [150:0] onchip_memory_s1_burst_adapter_source0_data;                                      // onchip_memory_s1_burst_adapter:source0_data -> onchip_memory_s1_agent:cp_data
	wire          onchip_memory_s1_burst_adapter_source0_ready;                                     // onchip_memory_s1_agent:cp_ready -> onchip_memory_s1_burst_adapter:source0_ready
	wire   [10:0] onchip_memory_s1_burst_adapter_source0_channel;                                   // onchip_memory_s1_burst_adapter:source0_channel -> onchip_memory_s1_agent:cp_channel
	wire          onchip_memory_s1_burst_adapter_source0_startofpacket;                             // onchip_memory_s1_burst_adapter:source0_startofpacket -> onchip_memory_s1_agent:cp_startofpacket
	wire          onchip_memory_s1_burst_adapter_source0_endofpacket;                               // onchip_memory_s1_burst_adapter:source0_endofpacket -> onchip_memory_s1_agent:cp_endofpacket
	wire          cmd_mux_001_src_valid;                                                            // cmd_mux_001:src_valid -> sram0_s1_burst_adapter:sink0_valid
	wire  [114:0] cmd_mux_001_src_data;                                                             // cmd_mux_001:src_data -> sram0_s1_burst_adapter:sink0_data
	wire          cmd_mux_001_src_ready;                                                            // sram0_s1_burst_adapter:sink0_ready -> cmd_mux_001:src_ready
	wire   [10:0] cmd_mux_001_src_channel;                                                          // cmd_mux_001:src_channel -> sram0_s1_burst_adapter:sink0_channel
	wire          cmd_mux_001_src_startofpacket;                                                    // cmd_mux_001:src_startofpacket -> sram0_s1_burst_adapter:sink0_startofpacket
	wire          cmd_mux_001_src_endofpacket;                                                      // cmd_mux_001:src_endofpacket -> sram0_s1_burst_adapter:sink0_endofpacket
	wire          sram0_s1_burst_adapter_source0_valid;                                             // sram0_s1_burst_adapter:source0_valid -> sram0_s1_agent:cp_valid
	wire  [114:0] sram0_s1_burst_adapter_source0_data;                                              // sram0_s1_burst_adapter:source0_data -> sram0_s1_agent:cp_data
	wire          sram0_s1_burst_adapter_source0_ready;                                             // sram0_s1_agent:cp_ready -> sram0_s1_burst_adapter:source0_ready
	wire   [10:0] sram0_s1_burst_adapter_source0_channel;                                           // sram0_s1_burst_adapter:source0_channel -> sram0_s1_agent:cp_channel
	wire          sram0_s1_burst_adapter_source0_startofpacket;                                     // sram0_s1_burst_adapter:source0_startofpacket -> sram0_s1_agent:cp_startofpacket
	wire          sram0_s1_burst_adapter_source0_endofpacket;                                       // sram0_s1_burst_adapter:source0_endofpacket -> sram0_s1_agent:cp_endofpacket
	wire          cmd_mux_003_src_valid;                                                            // cmd_mux_003:src_valid -> ssram0_uas_burst_adapter:sink0_valid
	wire  [114:0] cmd_mux_003_src_data;                                                             // cmd_mux_003:src_data -> ssram0_uas_burst_adapter:sink0_data
	wire          cmd_mux_003_src_ready;                                                            // ssram0_uas_burst_adapter:sink0_ready -> cmd_mux_003:src_ready
	wire   [10:0] cmd_mux_003_src_channel;                                                          // cmd_mux_003:src_channel -> ssram0_uas_burst_adapter:sink0_channel
	wire          cmd_mux_003_src_startofpacket;                                                    // cmd_mux_003:src_startofpacket -> ssram0_uas_burst_adapter:sink0_startofpacket
	wire          cmd_mux_003_src_endofpacket;                                                      // cmd_mux_003:src_endofpacket -> ssram0_uas_burst_adapter:sink0_endofpacket
	wire          ssram0_uas_burst_adapter_source0_valid;                                           // ssram0_uas_burst_adapter:source0_valid -> ssram0_uas_agent:cp_valid
	wire  [114:0] ssram0_uas_burst_adapter_source0_data;                                            // ssram0_uas_burst_adapter:source0_data -> ssram0_uas_agent:cp_data
	wire          ssram0_uas_burst_adapter_source0_ready;                                           // ssram0_uas_agent:cp_ready -> ssram0_uas_burst_adapter:source0_ready
	wire   [10:0] ssram0_uas_burst_adapter_source0_channel;                                         // ssram0_uas_burst_adapter:source0_channel -> ssram0_uas_agent:cp_channel
	wire          ssram0_uas_burst_adapter_source0_startofpacket;                                   // ssram0_uas_burst_adapter:source0_startofpacket -> ssram0_uas_agent:cp_startofpacket
	wire          ssram0_uas_burst_adapter_source0_endofpacket;                                     // ssram0_uas_burst_adapter:source0_endofpacket -> ssram0_uas_agent:cp_endofpacket
	wire          cmd_mux_004_src_valid;                                                            // cmd_mux_004:src_valid -> ssram1_uas_burst_adapter:sink0_valid
	wire  [114:0] cmd_mux_004_src_data;                                                             // cmd_mux_004:src_data -> ssram1_uas_burst_adapter:sink0_data
	wire          cmd_mux_004_src_ready;                                                            // ssram1_uas_burst_adapter:sink0_ready -> cmd_mux_004:src_ready
	wire   [10:0] cmd_mux_004_src_channel;                                                          // cmd_mux_004:src_channel -> ssram1_uas_burst_adapter:sink0_channel
	wire          cmd_mux_004_src_startofpacket;                                                    // cmd_mux_004:src_startofpacket -> ssram1_uas_burst_adapter:sink0_startofpacket
	wire          cmd_mux_004_src_endofpacket;                                                      // cmd_mux_004:src_endofpacket -> ssram1_uas_burst_adapter:sink0_endofpacket
	wire          ssram1_uas_burst_adapter_source0_valid;                                           // ssram1_uas_burst_adapter:source0_valid -> ssram1_uas_agent:cp_valid
	wire  [114:0] ssram1_uas_burst_adapter_source0_data;                                            // ssram1_uas_burst_adapter:source0_data -> ssram1_uas_agent:cp_data
	wire          ssram1_uas_burst_adapter_source0_ready;                                           // ssram1_uas_agent:cp_ready -> ssram1_uas_burst_adapter:source0_ready
	wire   [10:0] ssram1_uas_burst_adapter_source0_channel;                                         // ssram1_uas_burst_adapter:source0_channel -> ssram1_uas_agent:cp_channel
	wire          ssram1_uas_burst_adapter_source0_startofpacket;                                   // ssram1_uas_burst_adapter:source0_startofpacket -> ssram1_uas_agent:cp_startofpacket
	wire          ssram1_uas_burst_adapter_source0_endofpacket;                                     // ssram1_uas_burst_adapter:source0_endofpacket -> ssram1_uas_agent:cp_endofpacket
	wire          cmd_mux_005_src_valid;                                                            // cmd_mux_005:src_valid -> led_s1_burst_adapter:sink0_valid
	wire  [114:0] cmd_mux_005_src_data;                                                             // cmd_mux_005:src_data -> led_s1_burst_adapter:sink0_data
	wire          cmd_mux_005_src_ready;                                                            // led_s1_burst_adapter:sink0_ready -> cmd_mux_005:src_ready
	wire   [10:0] cmd_mux_005_src_channel;                                                          // cmd_mux_005:src_channel -> led_s1_burst_adapter:sink0_channel
	wire          cmd_mux_005_src_startofpacket;                                                    // cmd_mux_005:src_startofpacket -> led_s1_burst_adapter:sink0_startofpacket
	wire          cmd_mux_005_src_endofpacket;                                                      // cmd_mux_005:src_endofpacket -> led_s1_burst_adapter:sink0_endofpacket
	wire          led_s1_burst_adapter_source0_valid;                                               // led_s1_burst_adapter:source0_valid -> led_s1_agent:cp_valid
	wire  [114:0] led_s1_burst_adapter_source0_data;                                                // led_s1_burst_adapter:source0_data -> led_s1_agent:cp_data
	wire          led_s1_burst_adapter_source0_ready;                                               // led_s1_agent:cp_ready -> led_s1_burst_adapter:source0_ready
	wire   [10:0] led_s1_burst_adapter_source0_channel;                                             // led_s1_burst_adapter:source0_channel -> led_s1_agent:cp_channel
	wire          led_s1_burst_adapter_source0_startofpacket;                                       // led_s1_burst_adapter:source0_startofpacket -> led_s1_agent:cp_startofpacket
	wire          led_s1_burst_adapter_source0_endofpacket;                                         // led_s1_burst_adapter:source0_endofpacket -> led_s1_agent:cp_endofpacket
	wire          cmd_mux_006_src_valid;                                                            // cmd_mux_006:src_valid -> button_s1_burst_adapter:sink0_valid
	wire  [114:0] cmd_mux_006_src_data;                                                             // cmd_mux_006:src_data -> button_s1_burst_adapter:sink0_data
	wire          cmd_mux_006_src_ready;                                                            // button_s1_burst_adapter:sink0_ready -> cmd_mux_006:src_ready
	wire   [10:0] cmd_mux_006_src_channel;                                                          // cmd_mux_006:src_channel -> button_s1_burst_adapter:sink0_channel
	wire          cmd_mux_006_src_startofpacket;                                                    // cmd_mux_006:src_startofpacket -> button_s1_burst_adapter:sink0_startofpacket
	wire          cmd_mux_006_src_endofpacket;                                                      // cmd_mux_006:src_endofpacket -> button_s1_burst_adapter:sink0_endofpacket
	wire          button_s1_burst_adapter_source0_valid;                                            // button_s1_burst_adapter:source0_valid -> button_s1_agent:cp_valid
	wire  [114:0] button_s1_burst_adapter_source0_data;                                             // button_s1_burst_adapter:source0_data -> button_s1_agent:cp_data
	wire          button_s1_burst_adapter_source0_ready;                                            // button_s1_agent:cp_ready -> button_s1_burst_adapter:source0_ready
	wire   [10:0] button_s1_burst_adapter_source0_channel;                                          // button_s1_burst_adapter:source0_channel -> button_s1_agent:cp_channel
	wire          button_s1_burst_adapter_source0_startofpacket;                                    // button_s1_burst_adapter:source0_startofpacket -> button_s1_agent:cp_startofpacket
	wire          button_s1_burst_adapter_source0_endofpacket;                                      // button_s1_burst_adapter:source0_endofpacket -> button_s1_agent:cp_endofpacket
	wire          cmd_mux_007_src_valid;                                                            // cmd_mux_007:src_valid -> pio_size_s1_burst_adapter:sink0_valid
	wire  [114:0] cmd_mux_007_src_data;                                                             // cmd_mux_007:src_data -> pio_size_s1_burst_adapter:sink0_data
	wire          cmd_mux_007_src_ready;                                                            // pio_size_s1_burst_adapter:sink0_ready -> cmd_mux_007:src_ready
	wire   [10:0] cmd_mux_007_src_channel;                                                          // cmd_mux_007:src_channel -> pio_size_s1_burst_adapter:sink0_channel
	wire          cmd_mux_007_src_startofpacket;                                                    // cmd_mux_007:src_startofpacket -> pio_size_s1_burst_adapter:sink0_startofpacket
	wire          cmd_mux_007_src_endofpacket;                                                      // cmd_mux_007:src_endofpacket -> pio_size_s1_burst_adapter:sink0_endofpacket
	wire          pio_size_s1_burst_adapter_source0_valid;                                          // pio_size_s1_burst_adapter:source0_valid -> pio_size_s1_agent:cp_valid
	wire  [114:0] pio_size_s1_burst_adapter_source0_data;                                           // pio_size_s1_burst_adapter:source0_data -> pio_size_s1_agent:cp_data
	wire          pio_size_s1_burst_adapter_source0_ready;                                          // pio_size_s1_agent:cp_ready -> pio_size_s1_burst_adapter:source0_ready
	wire   [10:0] pio_size_s1_burst_adapter_source0_channel;                                        // pio_size_s1_burst_adapter:source0_channel -> pio_size_s1_agent:cp_channel
	wire          pio_size_s1_burst_adapter_source0_startofpacket;                                  // pio_size_s1_burst_adapter:source0_startofpacket -> pio_size_s1_agent:cp_startofpacket
	wire          pio_size_s1_burst_adapter_source0_endofpacket;                                    // pio_size_s1_burst_adapter:source0_endofpacket -> pio_size_s1_agent:cp_endofpacket
	wire          cmd_mux_008_src_valid;                                                            // cmd_mux_008:src_valid -> chip_sel_s1_burst_adapter:sink0_valid
	wire  [114:0] cmd_mux_008_src_data;                                                             // cmd_mux_008:src_data -> chip_sel_s1_burst_adapter:sink0_data
	wire          cmd_mux_008_src_ready;                                                            // chip_sel_s1_burst_adapter:sink0_ready -> cmd_mux_008:src_ready
	wire   [10:0] cmd_mux_008_src_channel;                                                          // cmd_mux_008:src_channel -> chip_sel_s1_burst_adapter:sink0_channel
	wire          cmd_mux_008_src_startofpacket;                                                    // cmd_mux_008:src_startofpacket -> chip_sel_s1_burst_adapter:sink0_startofpacket
	wire          cmd_mux_008_src_endofpacket;                                                      // cmd_mux_008:src_endofpacket -> chip_sel_s1_burst_adapter:sink0_endofpacket
	wire          chip_sel_s1_burst_adapter_source0_valid;                                          // chip_sel_s1_burst_adapter:source0_valid -> chip_sel_s1_agent:cp_valid
	wire  [114:0] chip_sel_s1_burst_adapter_source0_data;                                           // chip_sel_s1_burst_adapter:source0_data -> chip_sel_s1_agent:cp_data
	wire          chip_sel_s1_burst_adapter_source0_ready;                                          // chip_sel_s1_agent:cp_ready -> chip_sel_s1_burst_adapter:source0_ready
	wire   [10:0] chip_sel_s1_burst_adapter_source0_channel;                                        // chip_sel_s1_burst_adapter:source0_channel -> chip_sel_s1_agent:cp_channel
	wire          chip_sel_s1_burst_adapter_source0_startofpacket;                                  // chip_sel_s1_burst_adapter:source0_startofpacket -> chip_sel_s1_agent:cp_startofpacket
	wire          chip_sel_s1_burst_adapter_source0_endofpacket;                                    // chip_sel_s1_burst_adapter:source0_endofpacket -> chip_sel_s1_agent:cp_endofpacket
	wire          cmd_mux_009_src_valid;                                                            // cmd_mux_009:src_valid -> width_s1_burst_adapter:sink0_valid
	wire  [114:0] cmd_mux_009_src_data;                                                             // cmd_mux_009:src_data -> width_s1_burst_adapter:sink0_data
	wire          cmd_mux_009_src_ready;                                                            // width_s1_burst_adapter:sink0_ready -> cmd_mux_009:src_ready
	wire   [10:0] cmd_mux_009_src_channel;                                                          // cmd_mux_009:src_channel -> width_s1_burst_adapter:sink0_channel
	wire          cmd_mux_009_src_startofpacket;                                                    // cmd_mux_009:src_startofpacket -> width_s1_burst_adapter:sink0_startofpacket
	wire          cmd_mux_009_src_endofpacket;                                                      // cmd_mux_009:src_endofpacket -> width_s1_burst_adapter:sink0_endofpacket
	wire          width_s1_burst_adapter_source0_valid;                                             // width_s1_burst_adapter:source0_valid -> width_s1_agent:cp_valid
	wire  [114:0] width_s1_burst_adapter_source0_data;                                              // width_s1_burst_adapter:source0_data -> width_s1_agent:cp_data
	wire          width_s1_burst_adapter_source0_ready;                                             // width_s1_agent:cp_ready -> width_s1_burst_adapter:source0_ready
	wire   [10:0] width_s1_burst_adapter_source0_channel;                                           // width_s1_burst_adapter:source0_channel -> width_s1_agent:cp_channel
	wire          width_s1_burst_adapter_source0_startofpacket;                                     // width_s1_burst_adapter:source0_startofpacket -> width_s1_agent:cp_startofpacket
	wire          width_s1_burst_adapter_source0_endofpacket;                                       // width_s1_burst_adapter:source0_endofpacket -> width_s1_agent:cp_endofpacket
	wire          cmd_mux_010_src_valid;                                                            // cmd_mux_010:src_valid -> height_s1_burst_adapter:sink0_valid
	wire  [114:0] cmd_mux_010_src_data;                                                             // cmd_mux_010:src_data -> height_s1_burst_adapter:sink0_data
	wire          cmd_mux_010_src_ready;                                                            // height_s1_burst_adapter:sink0_ready -> cmd_mux_010:src_ready
	wire   [10:0] cmd_mux_010_src_channel;                                                          // cmd_mux_010:src_channel -> height_s1_burst_adapter:sink0_channel
	wire          cmd_mux_010_src_startofpacket;                                                    // cmd_mux_010:src_startofpacket -> height_s1_burst_adapter:sink0_startofpacket
	wire          cmd_mux_010_src_endofpacket;                                                      // cmd_mux_010:src_endofpacket -> height_s1_burst_adapter:sink0_endofpacket
	wire          height_s1_burst_adapter_source0_valid;                                            // height_s1_burst_adapter:source0_valid -> height_s1_agent:cp_valid
	wire  [114:0] height_s1_burst_adapter_source0_data;                                             // height_s1_burst_adapter:source0_data -> height_s1_agent:cp_data
	wire          height_s1_burst_adapter_source0_ready;                                            // height_s1_agent:cp_ready -> height_s1_burst_adapter:source0_ready
	wire   [10:0] height_s1_burst_adapter_source0_channel;                                          // height_s1_burst_adapter:source0_channel -> height_s1_agent:cp_channel
	wire          height_s1_burst_adapter_source0_startofpacket;                                    // height_s1_burst_adapter:source0_startofpacket -> height_s1_agent:cp_startofpacket
	wire          height_s1_burst_adapter_source0_endofpacket;                                      // height_s1_burst_adapter:source0_endofpacket -> height_s1_agent:cp_endofpacket
	wire          cmd_demux_001_src0_valid;                                                         // cmd_demux_001:src0_valid -> cmd_mux:sink1_valid
	wire  [150:0] cmd_demux_001_src0_data;                                                          // cmd_demux_001:src0_data -> cmd_mux:sink1_data
	wire          cmd_demux_001_src0_ready;                                                         // cmd_mux:sink1_ready -> cmd_demux_001:src0_ready
	wire   [10:0] cmd_demux_001_src0_channel;                                                       // cmd_demux_001:src0_channel -> cmd_mux:sink1_channel
	wire          cmd_demux_001_src0_startofpacket;                                                 // cmd_demux_001:src0_startofpacket -> cmd_mux:sink1_startofpacket
	wire          cmd_demux_001_src0_endofpacket;                                                   // cmd_demux_001:src0_endofpacket -> cmd_mux:sink1_endofpacket
	wire          cmd_demux_002_src0_valid;                                                         // cmd_demux_002:src0_valid -> cmd_mux:sink2_valid
	wire  [150:0] cmd_demux_002_src0_data;                                                          // cmd_demux_002:src0_data -> cmd_mux:sink2_data
	wire          cmd_demux_002_src0_ready;                                                         // cmd_mux:sink2_ready -> cmd_demux_002:src0_ready
	wire   [10:0] cmd_demux_002_src0_channel;                                                       // cmd_demux_002:src0_channel -> cmd_mux:sink2_channel
	wire          cmd_demux_002_src0_startofpacket;                                                 // cmd_demux_002:src0_startofpacket -> cmd_mux:sink2_startofpacket
	wire          cmd_demux_002_src0_endofpacket;                                                   // cmd_demux_002:src0_endofpacket -> cmd_mux:sink2_endofpacket
	wire          cmd_demux_002_src2_valid;                                                         // cmd_demux_002:src2_valid -> cmd_mux_002:sink0_valid
	wire  [150:0] cmd_demux_002_src2_data;                                                          // cmd_demux_002:src2_data -> cmd_mux_002:sink0_data
	wire          cmd_demux_002_src2_ready;                                                         // cmd_mux_002:sink0_ready -> cmd_demux_002:src2_ready
	wire   [10:0] cmd_demux_002_src2_channel;                                                       // cmd_demux_002:src2_channel -> cmd_mux_002:sink0_channel
	wire          cmd_demux_002_src2_startofpacket;                                                 // cmd_demux_002:src2_startofpacket -> cmd_mux_002:sink0_startofpacket
	wire          cmd_demux_002_src2_endofpacket;                                                   // cmd_demux_002:src2_endofpacket -> cmd_mux_002:sink0_endofpacket
	wire          cmd_demux_003_src0_valid;                                                         // cmd_demux_003:src0_valid -> cmd_mux:sink3_valid
	wire  [150:0] cmd_demux_003_src0_data;                                                          // cmd_demux_003:src0_data -> cmd_mux:sink3_data
	wire          cmd_demux_003_src0_ready;                                                         // cmd_mux:sink3_ready -> cmd_demux_003:src0_ready
	wire   [10:0] cmd_demux_003_src0_channel;                                                       // cmd_demux_003:src0_channel -> cmd_mux:sink3_channel
	wire          cmd_demux_003_src0_startofpacket;                                                 // cmd_demux_003:src0_startofpacket -> cmd_mux:sink3_startofpacket
	wire          cmd_demux_003_src0_endofpacket;                                                   // cmd_demux_003:src0_endofpacket -> cmd_mux:sink3_endofpacket
	wire          cmd_demux_003_src2_valid;                                                         // cmd_demux_003:src2_valid -> cmd_mux_002:sink1_valid
	wire  [150:0] cmd_demux_003_src2_data;                                                          // cmd_demux_003:src2_data -> cmd_mux_002:sink1_data
	wire          cmd_demux_003_src2_ready;                                                         // cmd_mux_002:sink1_ready -> cmd_demux_003:src2_ready
	wire   [10:0] cmd_demux_003_src2_channel;                                                       // cmd_demux_003:src2_channel -> cmd_mux_002:sink1_channel
	wire          cmd_demux_003_src2_startofpacket;                                                 // cmd_demux_003:src2_startofpacket -> cmd_mux_002:sink1_startofpacket
	wire          cmd_demux_003_src2_endofpacket;                                                   // cmd_demux_003:src2_endofpacket -> cmd_mux_002:sink1_endofpacket
	wire          rsp_demux_src1_valid;                                                             // rsp_demux:src1_valid -> rsp_mux_001:sink0_valid
	wire  [150:0] rsp_demux_src1_data;                                                              // rsp_demux:src1_data -> rsp_mux_001:sink0_data
	wire          rsp_demux_src1_ready;                                                             // rsp_mux_001:sink0_ready -> rsp_demux:src1_ready
	wire   [10:0] rsp_demux_src1_channel;                                                           // rsp_demux:src1_channel -> rsp_mux_001:sink0_channel
	wire          rsp_demux_src1_startofpacket;                                                     // rsp_demux:src1_startofpacket -> rsp_mux_001:sink0_startofpacket
	wire          rsp_demux_src1_endofpacket;                                                       // rsp_demux:src1_endofpacket -> rsp_mux_001:sink0_endofpacket
	wire          rsp_demux_src2_valid;                                                             // rsp_demux:src2_valid -> rsp_mux_002:sink0_valid
	wire  [150:0] rsp_demux_src2_data;                                                              // rsp_demux:src2_data -> rsp_mux_002:sink0_data
	wire          rsp_demux_src2_ready;                                                             // rsp_mux_002:sink0_ready -> rsp_demux:src2_ready
	wire   [10:0] rsp_demux_src2_channel;                                                           // rsp_demux:src2_channel -> rsp_mux_002:sink0_channel
	wire          rsp_demux_src2_startofpacket;                                                     // rsp_demux:src2_startofpacket -> rsp_mux_002:sink0_startofpacket
	wire          rsp_demux_src2_endofpacket;                                                       // rsp_demux:src2_endofpacket -> rsp_mux_002:sink0_endofpacket
	wire          rsp_demux_src3_valid;                                                             // rsp_demux:src3_valid -> rsp_mux_003:sink0_valid
	wire  [150:0] rsp_demux_src3_data;                                                              // rsp_demux:src3_data -> rsp_mux_003:sink0_data
	wire          rsp_demux_src3_ready;                                                             // rsp_mux_003:sink0_ready -> rsp_demux:src3_ready
	wire   [10:0] rsp_demux_src3_channel;                                                           // rsp_demux:src3_channel -> rsp_mux_003:sink0_channel
	wire          rsp_demux_src3_startofpacket;                                                     // rsp_demux:src3_startofpacket -> rsp_mux_003:sink0_startofpacket
	wire          rsp_demux_src3_endofpacket;                                                       // rsp_demux:src3_endofpacket -> rsp_mux_003:sink0_endofpacket
	wire          rsp_demux_002_src0_valid;                                                         // rsp_demux_002:src0_valid -> rsp_mux_002:sink2_valid
	wire  [150:0] rsp_demux_002_src0_data;                                                          // rsp_demux_002:src0_data -> rsp_mux_002:sink2_data
	wire          rsp_demux_002_src0_ready;                                                         // rsp_mux_002:sink2_ready -> rsp_demux_002:src0_ready
	wire   [10:0] rsp_demux_002_src0_channel;                                                       // rsp_demux_002:src0_channel -> rsp_mux_002:sink2_channel
	wire          rsp_demux_002_src0_startofpacket;                                                 // rsp_demux_002:src0_startofpacket -> rsp_mux_002:sink2_startofpacket
	wire          rsp_demux_002_src0_endofpacket;                                                   // rsp_demux_002:src0_endofpacket -> rsp_mux_002:sink2_endofpacket
	wire          rsp_demux_002_src1_valid;                                                         // rsp_demux_002:src1_valid -> rsp_mux_003:sink2_valid
	wire  [150:0] rsp_demux_002_src1_data;                                                          // rsp_demux_002:src1_data -> rsp_mux_003:sink2_data
	wire          rsp_demux_002_src1_ready;                                                         // rsp_mux_003:sink2_ready -> rsp_demux_002:src1_ready
	wire   [10:0] rsp_demux_002_src1_channel;                                                       // rsp_demux_002:src1_channel -> rsp_mux_003:sink2_channel
	wire          rsp_demux_002_src1_startofpacket;                                                 // rsp_demux_002:src1_startofpacket -> rsp_mux_003:sink2_startofpacket
	wire          rsp_demux_002_src1_endofpacket;                                                   // rsp_demux_002:src1_endofpacket -> rsp_mux_003:sink2_endofpacket
	wire          cmd_demux_src0_valid;                                                             // cmd_demux:src0_valid -> mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter:in_valid
	wire  [114:0] cmd_demux_src0_data;                                                              // cmd_demux:src0_data -> mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter:in_data
	wire          cmd_demux_src0_ready;                                                             // mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter:in_ready -> cmd_demux:src0_ready
	wire   [10:0] cmd_demux_src0_channel;                                                           // cmd_demux:src0_channel -> mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter:in_channel
	wire          cmd_demux_src0_startofpacket;                                                     // cmd_demux:src0_startofpacket -> mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter:in_startofpacket
	wire          cmd_demux_src0_endofpacket;                                                       // cmd_demux:src0_endofpacket -> mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter:in_endofpacket
	wire          mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter_src_valid;         // mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter:out_valid -> cmd_mux:sink0_valid
	wire  [150:0] mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter_src_data;          // mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter:out_data -> cmd_mux:sink0_data
	wire          mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter_src_ready;         // cmd_mux:sink0_ready -> mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter:out_ready
	wire   [10:0] mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter_src_channel;       // mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter:out_channel -> cmd_mux:sink0_channel
	wire          mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter_src_startofpacket; // mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter:out_startofpacket -> cmd_mux:sink0_startofpacket
	wire          mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter_src_endofpacket;   // mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter:out_endofpacket -> cmd_mux:sink0_endofpacket
	wire          cmd_demux_001_src1_valid;                                                         // cmd_demux_001:src1_valid -> pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter:in_valid
	wire  [150:0] cmd_demux_001_src1_data;                                                          // cmd_demux_001:src1_data -> pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter:in_data
	wire          cmd_demux_001_src1_ready;                                                         // pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter:in_ready -> cmd_demux_001:src1_ready
	wire   [10:0] cmd_demux_001_src1_channel;                                                       // cmd_demux_001:src1_channel -> pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter:in_channel
	wire          cmd_demux_001_src1_startofpacket;                                                 // cmd_demux_001:src1_startofpacket -> pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter:in_startofpacket
	wire          cmd_demux_001_src1_endofpacket;                                                   // cmd_demux_001:src1_endofpacket -> pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter:in_endofpacket
	wire          cmd_demux_001_src2_valid;                                                         // cmd_demux_001:src2_valid -> pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter:in_valid
	wire  [150:0] cmd_demux_001_src2_data;                                                          // cmd_demux_001:src2_data -> pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter:in_data
	wire          cmd_demux_001_src2_ready;                                                         // pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter:in_ready -> cmd_demux_001:src2_ready
	wire   [10:0] cmd_demux_001_src2_channel;                                                       // cmd_demux_001:src2_channel -> pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter:in_channel
	wire          cmd_demux_001_src2_startofpacket;                                                 // cmd_demux_001:src2_startofpacket -> pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter:in_startofpacket
	wire          cmd_demux_001_src2_endofpacket;                                                   // cmd_demux_001:src2_endofpacket -> pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter:in_endofpacket
	wire          pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter_src_valid;                         // pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter:out_valid -> cmd_mux_003:sink0_valid
	wire  [114:0] pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter_src_data;                          // pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter:out_data -> cmd_mux_003:sink0_data
	wire          pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter_src_ready;                         // cmd_mux_003:sink0_ready -> pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter:out_ready
	wire   [10:0] pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter_src_channel;                       // pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter:out_channel -> cmd_mux_003:sink0_channel
	wire          pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter_src_startofpacket;                 // pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter:out_startofpacket -> cmd_mux_003:sink0_startofpacket
	wire          pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter_src_endofpacket;                   // pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter:out_endofpacket -> cmd_mux_003:sink0_endofpacket
	wire          cmd_demux_001_src3_valid;                                                         // cmd_demux_001:src3_valid -> pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter:in_valid
	wire  [150:0] cmd_demux_001_src3_data;                                                          // cmd_demux_001:src3_data -> pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter:in_data
	wire          cmd_demux_001_src3_ready;                                                         // pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter:in_ready -> cmd_demux_001:src3_ready
	wire   [10:0] cmd_demux_001_src3_channel;                                                       // cmd_demux_001:src3_channel -> pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter:in_channel
	wire          cmd_demux_001_src3_startofpacket;                                                 // cmd_demux_001:src3_startofpacket -> pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter:in_startofpacket
	wire          cmd_demux_001_src3_endofpacket;                                                   // cmd_demux_001:src3_endofpacket -> pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter:in_endofpacket
	wire          pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter_src_valid;                         // pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter:out_valid -> cmd_mux_004:sink0_valid
	wire  [114:0] pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter_src_data;                          // pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter:out_data -> cmd_mux_004:sink0_data
	wire          pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter_src_ready;                         // cmd_mux_004:sink0_ready -> pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter:out_ready
	wire   [10:0] pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter_src_channel;                       // pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter:out_channel -> cmd_mux_004:sink0_channel
	wire          pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter_src_startofpacket;                 // pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter:out_startofpacket -> cmd_mux_004:sink0_startofpacket
	wire          pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter_src_endofpacket;                   // pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter:out_endofpacket -> cmd_mux_004:sink0_endofpacket
	wire          cmd_demux_001_src4_valid;                                                         // cmd_demux_001:src4_valid -> pcie_ip_bar1_0_to_led_s1_cmd_width_adapter:in_valid
	wire  [150:0] cmd_demux_001_src4_data;                                                          // cmd_demux_001:src4_data -> pcie_ip_bar1_0_to_led_s1_cmd_width_adapter:in_data
	wire          cmd_demux_001_src4_ready;                                                         // pcie_ip_bar1_0_to_led_s1_cmd_width_adapter:in_ready -> cmd_demux_001:src4_ready
	wire   [10:0] cmd_demux_001_src4_channel;                                                       // cmd_demux_001:src4_channel -> pcie_ip_bar1_0_to_led_s1_cmd_width_adapter:in_channel
	wire          cmd_demux_001_src4_startofpacket;                                                 // cmd_demux_001:src4_startofpacket -> pcie_ip_bar1_0_to_led_s1_cmd_width_adapter:in_startofpacket
	wire          cmd_demux_001_src4_endofpacket;                                                   // cmd_demux_001:src4_endofpacket -> pcie_ip_bar1_0_to_led_s1_cmd_width_adapter:in_endofpacket
	wire          pcie_ip_bar1_0_to_led_s1_cmd_width_adapter_src_valid;                             // pcie_ip_bar1_0_to_led_s1_cmd_width_adapter:out_valid -> cmd_mux_005:sink0_valid
	wire  [114:0] pcie_ip_bar1_0_to_led_s1_cmd_width_adapter_src_data;                              // pcie_ip_bar1_0_to_led_s1_cmd_width_adapter:out_data -> cmd_mux_005:sink0_data
	wire          pcie_ip_bar1_0_to_led_s1_cmd_width_adapter_src_ready;                             // cmd_mux_005:sink0_ready -> pcie_ip_bar1_0_to_led_s1_cmd_width_adapter:out_ready
	wire   [10:0] pcie_ip_bar1_0_to_led_s1_cmd_width_adapter_src_channel;                           // pcie_ip_bar1_0_to_led_s1_cmd_width_adapter:out_channel -> cmd_mux_005:sink0_channel
	wire          pcie_ip_bar1_0_to_led_s1_cmd_width_adapter_src_startofpacket;                     // pcie_ip_bar1_0_to_led_s1_cmd_width_adapter:out_startofpacket -> cmd_mux_005:sink0_startofpacket
	wire          pcie_ip_bar1_0_to_led_s1_cmd_width_adapter_src_endofpacket;                       // pcie_ip_bar1_0_to_led_s1_cmd_width_adapter:out_endofpacket -> cmd_mux_005:sink0_endofpacket
	wire          cmd_demux_001_src5_valid;                                                         // cmd_demux_001:src5_valid -> pcie_ip_bar1_0_to_button_s1_cmd_width_adapter:in_valid
	wire  [150:0] cmd_demux_001_src5_data;                                                          // cmd_demux_001:src5_data -> pcie_ip_bar1_0_to_button_s1_cmd_width_adapter:in_data
	wire          cmd_demux_001_src5_ready;                                                         // pcie_ip_bar1_0_to_button_s1_cmd_width_adapter:in_ready -> cmd_demux_001:src5_ready
	wire   [10:0] cmd_demux_001_src5_channel;                                                       // cmd_demux_001:src5_channel -> pcie_ip_bar1_0_to_button_s1_cmd_width_adapter:in_channel
	wire          cmd_demux_001_src5_startofpacket;                                                 // cmd_demux_001:src5_startofpacket -> pcie_ip_bar1_0_to_button_s1_cmd_width_adapter:in_startofpacket
	wire          cmd_demux_001_src5_endofpacket;                                                   // cmd_demux_001:src5_endofpacket -> pcie_ip_bar1_0_to_button_s1_cmd_width_adapter:in_endofpacket
	wire          pcie_ip_bar1_0_to_button_s1_cmd_width_adapter_src_valid;                          // pcie_ip_bar1_0_to_button_s1_cmd_width_adapter:out_valid -> cmd_mux_006:sink0_valid
	wire  [114:0] pcie_ip_bar1_0_to_button_s1_cmd_width_adapter_src_data;                           // pcie_ip_bar1_0_to_button_s1_cmd_width_adapter:out_data -> cmd_mux_006:sink0_data
	wire          pcie_ip_bar1_0_to_button_s1_cmd_width_adapter_src_ready;                          // cmd_mux_006:sink0_ready -> pcie_ip_bar1_0_to_button_s1_cmd_width_adapter:out_ready
	wire   [10:0] pcie_ip_bar1_0_to_button_s1_cmd_width_adapter_src_channel;                        // pcie_ip_bar1_0_to_button_s1_cmd_width_adapter:out_channel -> cmd_mux_006:sink0_channel
	wire          pcie_ip_bar1_0_to_button_s1_cmd_width_adapter_src_startofpacket;                  // pcie_ip_bar1_0_to_button_s1_cmd_width_adapter:out_startofpacket -> cmd_mux_006:sink0_startofpacket
	wire          pcie_ip_bar1_0_to_button_s1_cmd_width_adapter_src_endofpacket;                    // pcie_ip_bar1_0_to_button_s1_cmd_width_adapter:out_endofpacket -> cmd_mux_006:sink0_endofpacket
	wire          cmd_demux_001_src6_valid;                                                         // cmd_demux_001:src6_valid -> pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter:in_valid
	wire  [150:0] cmd_demux_001_src6_data;                                                          // cmd_demux_001:src6_data -> pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter:in_data
	wire          cmd_demux_001_src6_ready;                                                         // pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter:in_ready -> cmd_demux_001:src6_ready
	wire   [10:0] cmd_demux_001_src6_channel;                                                       // cmd_demux_001:src6_channel -> pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter:in_channel
	wire          cmd_demux_001_src6_startofpacket;                                                 // cmd_demux_001:src6_startofpacket -> pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter:in_startofpacket
	wire          cmd_demux_001_src6_endofpacket;                                                   // cmd_demux_001:src6_endofpacket -> pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter:in_endofpacket
	wire          pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter_src_valid;                        // pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter:out_valid -> cmd_mux_007:sink0_valid
	wire  [114:0] pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter_src_data;                         // pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter:out_data -> cmd_mux_007:sink0_data
	wire          pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter_src_ready;                        // cmd_mux_007:sink0_ready -> pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter:out_ready
	wire   [10:0] pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter_src_channel;                      // pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter:out_channel -> cmd_mux_007:sink0_channel
	wire          pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter_src_startofpacket;                // pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter:out_startofpacket -> cmd_mux_007:sink0_startofpacket
	wire          pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter_src_endofpacket;                  // pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter:out_endofpacket -> cmd_mux_007:sink0_endofpacket
	wire          cmd_demux_001_src7_valid;                                                         // cmd_demux_001:src7_valid -> pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter:in_valid
	wire  [150:0] cmd_demux_001_src7_data;                                                          // cmd_demux_001:src7_data -> pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter:in_data
	wire          cmd_demux_001_src7_ready;                                                         // pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter:in_ready -> cmd_demux_001:src7_ready
	wire   [10:0] cmd_demux_001_src7_channel;                                                       // cmd_demux_001:src7_channel -> pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter:in_channel
	wire          cmd_demux_001_src7_startofpacket;                                                 // cmd_demux_001:src7_startofpacket -> pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter:in_startofpacket
	wire          cmd_demux_001_src7_endofpacket;                                                   // cmd_demux_001:src7_endofpacket -> pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter:in_endofpacket
	wire          pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter_src_valid;                        // pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter:out_valid -> cmd_mux_008:sink0_valid
	wire  [114:0] pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter_src_data;                         // pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter:out_data -> cmd_mux_008:sink0_data
	wire          pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter_src_ready;                        // cmd_mux_008:sink0_ready -> pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter:out_ready
	wire   [10:0] pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter_src_channel;                      // pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter:out_channel -> cmd_mux_008:sink0_channel
	wire          pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter_src_startofpacket;                // pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter:out_startofpacket -> cmd_mux_008:sink0_startofpacket
	wire          pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter_src_endofpacket;                  // pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter:out_endofpacket -> cmd_mux_008:sink0_endofpacket
	wire          cmd_demux_001_src8_valid;                                                         // cmd_demux_001:src8_valid -> pcie_ip_bar1_0_to_width_s1_cmd_width_adapter:in_valid
	wire  [150:0] cmd_demux_001_src8_data;                                                          // cmd_demux_001:src8_data -> pcie_ip_bar1_0_to_width_s1_cmd_width_adapter:in_data
	wire          cmd_demux_001_src8_ready;                                                         // pcie_ip_bar1_0_to_width_s1_cmd_width_adapter:in_ready -> cmd_demux_001:src8_ready
	wire   [10:0] cmd_demux_001_src8_channel;                                                       // cmd_demux_001:src8_channel -> pcie_ip_bar1_0_to_width_s1_cmd_width_adapter:in_channel
	wire          cmd_demux_001_src8_startofpacket;                                                 // cmd_demux_001:src8_startofpacket -> pcie_ip_bar1_0_to_width_s1_cmd_width_adapter:in_startofpacket
	wire          cmd_demux_001_src8_endofpacket;                                                   // cmd_demux_001:src8_endofpacket -> pcie_ip_bar1_0_to_width_s1_cmd_width_adapter:in_endofpacket
	wire          pcie_ip_bar1_0_to_width_s1_cmd_width_adapter_src_valid;                           // pcie_ip_bar1_0_to_width_s1_cmd_width_adapter:out_valid -> cmd_mux_009:sink0_valid
	wire  [114:0] pcie_ip_bar1_0_to_width_s1_cmd_width_adapter_src_data;                            // pcie_ip_bar1_0_to_width_s1_cmd_width_adapter:out_data -> cmd_mux_009:sink0_data
	wire          pcie_ip_bar1_0_to_width_s1_cmd_width_adapter_src_ready;                           // cmd_mux_009:sink0_ready -> pcie_ip_bar1_0_to_width_s1_cmd_width_adapter:out_ready
	wire   [10:0] pcie_ip_bar1_0_to_width_s1_cmd_width_adapter_src_channel;                         // pcie_ip_bar1_0_to_width_s1_cmd_width_adapter:out_channel -> cmd_mux_009:sink0_channel
	wire          pcie_ip_bar1_0_to_width_s1_cmd_width_adapter_src_startofpacket;                   // pcie_ip_bar1_0_to_width_s1_cmd_width_adapter:out_startofpacket -> cmd_mux_009:sink0_startofpacket
	wire          pcie_ip_bar1_0_to_width_s1_cmd_width_adapter_src_endofpacket;                     // pcie_ip_bar1_0_to_width_s1_cmd_width_adapter:out_endofpacket -> cmd_mux_009:sink0_endofpacket
	wire          cmd_demux_001_src9_valid;                                                         // cmd_demux_001:src9_valid -> pcie_ip_bar1_0_to_height_s1_cmd_width_adapter:in_valid
	wire  [150:0] cmd_demux_001_src9_data;                                                          // cmd_demux_001:src9_data -> pcie_ip_bar1_0_to_height_s1_cmd_width_adapter:in_data
	wire          cmd_demux_001_src9_ready;                                                         // pcie_ip_bar1_0_to_height_s1_cmd_width_adapter:in_ready -> cmd_demux_001:src9_ready
	wire   [10:0] cmd_demux_001_src9_channel;                                                       // cmd_demux_001:src9_channel -> pcie_ip_bar1_0_to_height_s1_cmd_width_adapter:in_channel
	wire          cmd_demux_001_src9_startofpacket;                                                 // cmd_demux_001:src9_startofpacket -> pcie_ip_bar1_0_to_height_s1_cmd_width_adapter:in_startofpacket
	wire          cmd_demux_001_src9_endofpacket;                                                   // cmd_demux_001:src9_endofpacket -> pcie_ip_bar1_0_to_height_s1_cmd_width_adapter:in_endofpacket
	wire          pcie_ip_bar1_0_to_height_s1_cmd_width_adapter_src_valid;                          // pcie_ip_bar1_0_to_height_s1_cmd_width_adapter:out_valid -> cmd_mux_010:sink0_valid
	wire  [114:0] pcie_ip_bar1_0_to_height_s1_cmd_width_adapter_src_data;                           // pcie_ip_bar1_0_to_height_s1_cmd_width_adapter:out_data -> cmd_mux_010:sink0_data
	wire          pcie_ip_bar1_0_to_height_s1_cmd_width_adapter_src_ready;                          // cmd_mux_010:sink0_ready -> pcie_ip_bar1_0_to_height_s1_cmd_width_adapter:out_ready
	wire   [10:0] pcie_ip_bar1_0_to_height_s1_cmd_width_adapter_src_channel;                        // pcie_ip_bar1_0_to_height_s1_cmd_width_adapter:out_channel -> cmd_mux_010:sink0_channel
	wire          pcie_ip_bar1_0_to_height_s1_cmd_width_adapter_src_startofpacket;                  // pcie_ip_bar1_0_to_height_s1_cmd_width_adapter:out_startofpacket -> cmd_mux_010:sink0_startofpacket
	wire          pcie_ip_bar1_0_to_height_s1_cmd_width_adapter_src_endofpacket;                    // pcie_ip_bar1_0_to_height_s1_cmd_width_adapter:out_endofpacket -> cmd_mux_010:sink0_endofpacket
	wire          cmd_demux_002_src1_valid;                                                         // cmd_demux_002:src1_valid -> sgdma_m_read_to_sram0_s1_cmd_width_adapter:in_valid
	wire  [150:0] cmd_demux_002_src1_data;                                                          // cmd_demux_002:src1_data -> sgdma_m_read_to_sram0_s1_cmd_width_adapter:in_data
	wire          cmd_demux_002_src1_ready;                                                         // sgdma_m_read_to_sram0_s1_cmd_width_adapter:in_ready -> cmd_demux_002:src1_ready
	wire   [10:0] cmd_demux_002_src1_channel;                                                       // cmd_demux_002:src1_channel -> sgdma_m_read_to_sram0_s1_cmd_width_adapter:in_channel
	wire          cmd_demux_002_src1_startofpacket;                                                 // cmd_demux_002:src1_startofpacket -> sgdma_m_read_to_sram0_s1_cmd_width_adapter:in_startofpacket
	wire          cmd_demux_002_src1_endofpacket;                                                   // cmd_demux_002:src1_endofpacket -> sgdma_m_read_to_sram0_s1_cmd_width_adapter:in_endofpacket
	wire          cmd_demux_002_src3_valid;                                                         // cmd_demux_002:src3_valid -> sgdma_m_read_to_ssram0_uas_cmd_width_adapter:in_valid
	wire  [150:0] cmd_demux_002_src3_data;                                                          // cmd_demux_002:src3_data -> sgdma_m_read_to_ssram0_uas_cmd_width_adapter:in_data
	wire          cmd_demux_002_src3_ready;                                                         // sgdma_m_read_to_ssram0_uas_cmd_width_adapter:in_ready -> cmd_demux_002:src3_ready
	wire   [10:0] cmd_demux_002_src3_channel;                                                       // cmd_demux_002:src3_channel -> sgdma_m_read_to_ssram0_uas_cmd_width_adapter:in_channel
	wire          cmd_demux_002_src3_startofpacket;                                                 // cmd_demux_002:src3_startofpacket -> sgdma_m_read_to_ssram0_uas_cmd_width_adapter:in_startofpacket
	wire          cmd_demux_002_src3_endofpacket;                                                   // cmd_demux_002:src3_endofpacket -> sgdma_m_read_to_ssram0_uas_cmd_width_adapter:in_endofpacket
	wire          sgdma_m_read_to_ssram0_uas_cmd_width_adapter_src_valid;                           // sgdma_m_read_to_ssram0_uas_cmd_width_adapter:out_valid -> cmd_mux_003:sink1_valid
	wire  [114:0] sgdma_m_read_to_ssram0_uas_cmd_width_adapter_src_data;                            // sgdma_m_read_to_ssram0_uas_cmd_width_adapter:out_data -> cmd_mux_003:sink1_data
	wire          sgdma_m_read_to_ssram0_uas_cmd_width_adapter_src_ready;                           // cmd_mux_003:sink1_ready -> sgdma_m_read_to_ssram0_uas_cmd_width_adapter:out_ready
	wire   [10:0] sgdma_m_read_to_ssram0_uas_cmd_width_adapter_src_channel;                         // sgdma_m_read_to_ssram0_uas_cmd_width_adapter:out_channel -> cmd_mux_003:sink1_channel
	wire          sgdma_m_read_to_ssram0_uas_cmd_width_adapter_src_startofpacket;                   // sgdma_m_read_to_ssram0_uas_cmd_width_adapter:out_startofpacket -> cmd_mux_003:sink1_startofpacket
	wire          sgdma_m_read_to_ssram0_uas_cmd_width_adapter_src_endofpacket;                     // sgdma_m_read_to_ssram0_uas_cmd_width_adapter:out_endofpacket -> cmd_mux_003:sink1_endofpacket
	wire          cmd_demux_002_src4_valid;                                                         // cmd_demux_002:src4_valid -> sgdma_m_read_to_ssram1_uas_cmd_width_adapter:in_valid
	wire  [150:0] cmd_demux_002_src4_data;                                                          // cmd_demux_002:src4_data -> sgdma_m_read_to_ssram1_uas_cmd_width_adapter:in_data
	wire          cmd_demux_002_src4_ready;                                                         // sgdma_m_read_to_ssram1_uas_cmd_width_adapter:in_ready -> cmd_demux_002:src4_ready
	wire   [10:0] cmd_demux_002_src4_channel;                                                       // cmd_demux_002:src4_channel -> sgdma_m_read_to_ssram1_uas_cmd_width_adapter:in_channel
	wire          cmd_demux_002_src4_startofpacket;                                                 // cmd_demux_002:src4_startofpacket -> sgdma_m_read_to_ssram1_uas_cmd_width_adapter:in_startofpacket
	wire          cmd_demux_002_src4_endofpacket;                                                   // cmd_demux_002:src4_endofpacket -> sgdma_m_read_to_ssram1_uas_cmd_width_adapter:in_endofpacket
	wire          sgdma_m_read_to_ssram1_uas_cmd_width_adapter_src_valid;                           // sgdma_m_read_to_ssram1_uas_cmd_width_adapter:out_valid -> cmd_mux_004:sink1_valid
	wire  [114:0] sgdma_m_read_to_ssram1_uas_cmd_width_adapter_src_data;                            // sgdma_m_read_to_ssram1_uas_cmd_width_adapter:out_data -> cmd_mux_004:sink1_data
	wire          sgdma_m_read_to_ssram1_uas_cmd_width_adapter_src_ready;                           // cmd_mux_004:sink1_ready -> sgdma_m_read_to_ssram1_uas_cmd_width_adapter:out_ready
	wire   [10:0] sgdma_m_read_to_ssram1_uas_cmd_width_adapter_src_channel;                         // sgdma_m_read_to_ssram1_uas_cmd_width_adapter:out_channel -> cmd_mux_004:sink1_channel
	wire          sgdma_m_read_to_ssram1_uas_cmd_width_adapter_src_startofpacket;                   // sgdma_m_read_to_ssram1_uas_cmd_width_adapter:out_startofpacket -> cmd_mux_004:sink1_startofpacket
	wire          sgdma_m_read_to_ssram1_uas_cmd_width_adapter_src_endofpacket;                     // sgdma_m_read_to_ssram1_uas_cmd_width_adapter:out_endofpacket -> cmd_mux_004:sink1_endofpacket
	wire          cmd_demux_003_src1_valid;                                                         // cmd_demux_003:src1_valid -> sgdma_m_write_to_sram0_s1_cmd_width_adapter:in_valid
	wire  [150:0] cmd_demux_003_src1_data;                                                          // cmd_demux_003:src1_data -> sgdma_m_write_to_sram0_s1_cmd_width_adapter:in_data
	wire          cmd_demux_003_src1_ready;                                                         // sgdma_m_write_to_sram0_s1_cmd_width_adapter:in_ready -> cmd_demux_003:src1_ready
	wire   [10:0] cmd_demux_003_src1_channel;                                                       // cmd_demux_003:src1_channel -> sgdma_m_write_to_sram0_s1_cmd_width_adapter:in_channel
	wire          cmd_demux_003_src1_startofpacket;                                                 // cmd_demux_003:src1_startofpacket -> sgdma_m_write_to_sram0_s1_cmd_width_adapter:in_startofpacket
	wire          cmd_demux_003_src1_endofpacket;                                                   // cmd_demux_003:src1_endofpacket -> sgdma_m_write_to_sram0_s1_cmd_width_adapter:in_endofpacket
	wire          cmd_demux_003_src3_valid;                                                         // cmd_demux_003:src3_valid -> sgdma_m_write_to_ssram0_uas_cmd_width_adapter:in_valid
	wire  [150:0] cmd_demux_003_src3_data;                                                          // cmd_demux_003:src3_data -> sgdma_m_write_to_ssram0_uas_cmd_width_adapter:in_data
	wire          cmd_demux_003_src3_ready;                                                         // sgdma_m_write_to_ssram0_uas_cmd_width_adapter:in_ready -> cmd_demux_003:src3_ready
	wire   [10:0] cmd_demux_003_src3_channel;                                                       // cmd_demux_003:src3_channel -> sgdma_m_write_to_ssram0_uas_cmd_width_adapter:in_channel
	wire          cmd_demux_003_src3_startofpacket;                                                 // cmd_demux_003:src3_startofpacket -> sgdma_m_write_to_ssram0_uas_cmd_width_adapter:in_startofpacket
	wire          cmd_demux_003_src3_endofpacket;                                                   // cmd_demux_003:src3_endofpacket -> sgdma_m_write_to_ssram0_uas_cmd_width_adapter:in_endofpacket
	wire          sgdma_m_write_to_ssram0_uas_cmd_width_adapter_src_valid;                          // sgdma_m_write_to_ssram0_uas_cmd_width_adapter:out_valid -> cmd_mux_003:sink2_valid
	wire  [114:0] sgdma_m_write_to_ssram0_uas_cmd_width_adapter_src_data;                           // sgdma_m_write_to_ssram0_uas_cmd_width_adapter:out_data -> cmd_mux_003:sink2_data
	wire          sgdma_m_write_to_ssram0_uas_cmd_width_adapter_src_ready;                          // cmd_mux_003:sink2_ready -> sgdma_m_write_to_ssram0_uas_cmd_width_adapter:out_ready
	wire   [10:0] sgdma_m_write_to_ssram0_uas_cmd_width_adapter_src_channel;                        // sgdma_m_write_to_ssram0_uas_cmd_width_adapter:out_channel -> cmd_mux_003:sink2_channel
	wire          sgdma_m_write_to_ssram0_uas_cmd_width_adapter_src_startofpacket;                  // sgdma_m_write_to_ssram0_uas_cmd_width_adapter:out_startofpacket -> cmd_mux_003:sink2_startofpacket
	wire          sgdma_m_write_to_ssram0_uas_cmd_width_adapter_src_endofpacket;                    // sgdma_m_write_to_ssram0_uas_cmd_width_adapter:out_endofpacket -> cmd_mux_003:sink2_endofpacket
	wire          cmd_demux_003_src4_valid;                                                         // cmd_demux_003:src4_valid -> sgdma_m_write_to_ssram1_uas_cmd_width_adapter:in_valid
	wire  [150:0] cmd_demux_003_src4_data;                                                          // cmd_demux_003:src4_data -> sgdma_m_write_to_ssram1_uas_cmd_width_adapter:in_data
	wire          cmd_demux_003_src4_ready;                                                         // sgdma_m_write_to_ssram1_uas_cmd_width_adapter:in_ready -> cmd_demux_003:src4_ready
	wire   [10:0] cmd_demux_003_src4_channel;                                                       // cmd_demux_003:src4_channel -> sgdma_m_write_to_ssram1_uas_cmd_width_adapter:in_channel
	wire          cmd_demux_003_src4_startofpacket;                                                 // cmd_demux_003:src4_startofpacket -> sgdma_m_write_to_ssram1_uas_cmd_width_adapter:in_startofpacket
	wire          cmd_demux_003_src4_endofpacket;                                                   // cmd_demux_003:src4_endofpacket -> sgdma_m_write_to_ssram1_uas_cmd_width_adapter:in_endofpacket
	wire          sgdma_m_write_to_ssram1_uas_cmd_width_adapter_src_valid;                          // sgdma_m_write_to_ssram1_uas_cmd_width_adapter:out_valid -> cmd_mux_004:sink2_valid
	wire  [114:0] sgdma_m_write_to_ssram1_uas_cmd_width_adapter_src_data;                           // sgdma_m_write_to_ssram1_uas_cmd_width_adapter:out_data -> cmd_mux_004:sink2_data
	wire          sgdma_m_write_to_ssram1_uas_cmd_width_adapter_src_ready;                          // cmd_mux_004:sink2_ready -> sgdma_m_write_to_ssram1_uas_cmd_width_adapter:out_ready
	wire   [10:0] sgdma_m_write_to_ssram1_uas_cmd_width_adapter_src_channel;                        // sgdma_m_write_to_ssram1_uas_cmd_width_adapter:out_channel -> cmd_mux_004:sink2_channel
	wire          sgdma_m_write_to_ssram1_uas_cmd_width_adapter_src_startofpacket;                  // sgdma_m_write_to_ssram1_uas_cmd_width_adapter:out_startofpacket -> cmd_mux_004:sink2_startofpacket
	wire          sgdma_m_write_to_ssram1_uas_cmd_width_adapter_src_endofpacket;                    // sgdma_m_write_to_ssram1_uas_cmd_width_adapter:out_endofpacket -> cmd_mux_004:sink2_endofpacket
	wire          cmd_demux_004_src0_valid;                                                         // cmd_demux_004:src0_valid -> sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter:in_valid
	wire  [114:0] cmd_demux_004_src0_data;                                                          // cmd_demux_004:src0_data -> sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter:in_data
	wire          cmd_demux_004_src0_ready;                                                         // sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter:in_ready -> cmd_demux_004:src0_ready
	wire   [10:0] cmd_demux_004_src0_channel;                                                       // cmd_demux_004:src0_channel -> sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter:in_channel
	wire          cmd_demux_004_src0_startofpacket;                                                 // cmd_demux_004:src0_startofpacket -> sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter:in_startofpacket
	wire          cmd_demux_004_src0_endofpacket;                                                   // cmd_demux_004:src0_endofpacket -> sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter:in_endofpacket
	wire          sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter_src_valid;                 // sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter:out_valid -> cmd_mux_002:sink2_valid
	wire  [150:0] sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter_src_data;                  // sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter:out_data -> cmd_mux_002:sink2_data
	wire          sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter_src_ready;                 // cmd_mux_002:sink2_ready -> sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter:out_ready
	wire   [10:0] sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter_src_channel;               // sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter:out_channel -> cmd_mux_002:sink2_channel
	wire          sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter_src_startofpacket;         // sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter:out_startofpacket -> cmd_mux_002:sink2_startofpacket
	wire          sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter_src_endofpacket;           // sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter:out_endofpacket -> cmd_mux_002:sink2_endofpacket
	wire          cmd_demux_005_src0_valid;                                                         // cmd_demux_005:src0_valid -> sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter:in_valid
	wire  [114:0] cmd_demux_005_src0_data;                                                          // cmd_demux_005:src0_data -> sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter:in_data
	wire          cmd_demux_005_src0_ready;                                                         // sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter:in_ready -> cmd_demux_005:src0_ready
	wire   [10:0] cmd_demux_005_src0_channel;                                                       // cmd_demux_005:src0_channel -> sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter:in_channel
	wire          cmd_demux_005_src0_startofpacket;                                                 // cmd_demux_005:src0_startofpacket -> sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter:in_startofpacket
	wire          cmd_demux_005_src0_endofpacket;                                                   // cmd_demux_005:src0_endofpacket -> sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter:in_endofpacket
	wire          sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter_src_valid;                // sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter:out_valid -> cmd_mux_002:sink3_valid
	wire  [150:0] sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter_src_data;                 // sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter:out_data -> cmd_mux_002:sink3_data
	wire          sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter_src_ready;                // cmd_mux_002:sink3_ready -> sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter:out_ready
	wire   [10:0] sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter_src_channel;              // sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter:out_channel -> cmd_mux_002:sink3_channel
	wire          sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter_src_startofpacket;        // sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter:out_startofpacket -> cmd_mux_002:sink3_startofpacket
	wire          sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter_src_endofpacket;          // sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter:out_endofpacket -> cmd_mux_002:sink3_endofpacket
	wire          rsp_demux_src0_valid;                                                             // rsp_demux:src0_valid -> onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter:in_valid
	wire  [150:0] rsp_demux_src0_data;                                                              // rsp_demux:src0_data -> onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter:in_data
	wire          rsp_demux_src0_ready;                                                             // onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter:in_ready -> rsp_demux:src0_ready
	wire   [10:0] rsp_demux_src0_channel;                                                           // rsp_demux:src0_channel -> onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter:in_channel
	wire          rsp_demux_src0_startofpacket;                                                     // rsp_demux:src0_startofpacket -> onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter:in_startofpacket
	wire          rsp_demux_src0_endofpacket;                                                       // rsp_demux:src0_endofpacket -> onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter:in_endofpacket
	wire          onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter_src_valid;         // onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter:out_valid -> rsp_mux:sink0_valid
	wire  [114:0] onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter_src_data;          // onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter:out_data -> rsp_mux:sink0_data
	wire          onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter_src_ready;         // rsp_mux:sink0_ready -> onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter:out_ready
	wire   [10:0] onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter_src_channel;       // onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter:out_channel -> rsp_mux:sink0_channel
	wire          onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter_src_startofpacket; // onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter:out_startofpacket -> rsp_mux:sink0_startofpacket
	wire          onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter_src_endofpacket;   // onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter:out_endofpacket -> rsp_mux:sink0_endofpacket
	wire          rsp_demux_001_src1_valid;                                                         // rsp_demux_001:src1_valid -> sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter:in_valid
	wire  [114:0] rsp_demux_001_src1_data;                                                          // rsp_demux_001:src1_data -> sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter:in_data
	wire          rsp_demux_001_src1_ready;                                                         // sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter:in_ready -> rsp_demux_001:src1_ready
	wire   [10:0] rsp_demux_001_src1_channel;                                                       // rsp_demux_001:src1_channel -> sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter:in_channel
	wire          rsp_demux_001_src1_startofpacket;                                                 // rsp_demux_001:src1_startofpacket -> sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter:in_startofpacket
	wire          rsp_demux_001_src1_endofpacket;                                                   // rsp_demux_001:src1_endofpacket -> sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter:in_endofpacket
	wire          rsp_demux_001_src2_valid;                                                         // rsp_demux_001:src2_valid -> sram0_s1_to_sgdma_m_read_rsp_width_adapter:in_valid
	wire  [114:0] rsp_demux_001_src2_data;                                                          // rsp_demux_001:src2_data -> sram0_s1_to_sgdma_m_read_rsp_width_adapter:in_data
	wire          rsp_demux_001_src2_ready;                                                         // sram0_s1_to_sgdma_m_read_rsp_width_adapter:in_ready -> rsp_demux_001:src2_ready
	wire   [10:0] rsp_demux_001_src2_channel;                                                       // rsp_demux_001:src2_channel -> sram0_s1_to_sgdma_m_read_rsp_width_adapter:in_channel
	wire          rsp_demux_001_src2_startofpacket;                                                 // rsp_demux_001:src2_startofpacket -> sram0_s1_to_sgdma_m_read_rsp_width_adapter:in_startofpacket
	wire          rsp_demux_001_src2_endofpacket;                                                   // rsp_demux_001:src2_endofpacket -> sram0_s1_to_sgdma_m_read_rsp_width_adapter:in_endofpacket
	wire          rsp_demux_001_src3_valid;                                                         // rsp_demux_001:src3_valid -> sram0_s1_to_sgdma_m_write_rsp_width_adapter:in_valid
	wire  [114:0] rsp_demux_001_src3_data;                                                          // rsp_demux_001:src3_data -> sram0_s1_to_sgdma_m_write_rsp_width_adapter:in_data
	wire          rsp_demux_001_src3_ready;                                                         // sram0_s1_to_sgdma_m_write_rsp_width_adapter:in_ready -> rsp_demux_001:src3_ready
	wire   [10:0] rsp_demux_001_src3_channel;                                                       // rsp_demux_001:src3_channel -> sram0_s1_to_sgdma_m_write_rsp_width_adapter:in_channel
	wire          rsp_demux_001_src3_startofpacket;                                                 // rsp_demux_001:src3_startofpacket -> sram0_s1_to_sgdma_m_write_rsp_width_adapter:in_startofpacket
	wire          rsp_demux_001_src3_endofpacket;                                                   // rsp_demux_001:src3_endofpacket -> sram0_s1_to_sgdma_m_write_rsp_width_adapter:in_endofpacket
	wire          rsp_demux_002_src2_valid;                                                         // rsp_demux_002:src2_valid -> pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter:in_valid
	wire  [150:0] rsp_demux_002_src2_data;                                                          // rsp_demux_002:src2_data -> pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter:in_data
	wire          rsp_demux_002_src2_ready;                                                         // pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter:in_ready -> rsp_demux_002:src2_ready
	wire   [10:0] rsp_demux_002_src2_channel;                                                       // rsp_demux_002:src2_channel -> pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter:in_channel
	wire          rsp_demux_002_src2_startofpacket;                                                 // rsp_demux_002:src2_startofpacket -> pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter:in_startofpacket
	wire          rsp_demux_002_src2_endofpacket;                                                   // rsp_demux_002:src2_endofpacket -> pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter:in_endofpacket
	wire          pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter_src_valid;                 // pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter:out_valid -> rsp_mux_004:sink0_valid
	wire  [114:0] pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter_src_data;                  // pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter:out_data -> rsp_mux_004:sink0_data
	wire          pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter_src_ready;                 // rsp_mux_004:sink0_ready -> pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter:out_ready
	wire   [10:0] pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter_src_channel;               // pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter:out_channel -> rsp_mux_004:sink0_channel
	wire          pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter_src_startofpacket;         // pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter:out_startofpacket -> rsp_mux_004:sink0_startofpacket
	wire          pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter_src_endofpacket;           // pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter:out_endofpacket -> rsp_mux_004:sink0_endofpacket
	wire          rsp_demux_002_src3_valid;                                                         // rsp_demux_002:src3_valid -> pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter:in_valid
	wire  [150:0] rsp_demux_002_src3_data;                                                          // rsp_demux_002:src3_data -> pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter:in_data
	wire          rsp_demux_002_src3_ready;                                                         // pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter:in_ready -> rsp_demux_002:src3_ready
	wire   [10:0] rsp_demux_002_src3_channel;                                                       // rsp_demux_002:src3_channel -> pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter:in_channel
	wire          rsp_demux_002_src3_startofpacket;                                                 // rsp_demux_002:src3_startofpacket -> pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter:in_startofpacket
	wire          rsp_demux_002_src3_endofpacket;                                                   // rsp_demux_002:src3_endofpacket -> pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter:in_endofpacket
	wire          pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter_src_valid;                // pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter:out_valid -> rsp_mux_005:sink0_valid
	wire  [114:0] pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter_src_data;                 // pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter:out_data -> rsp_mux_005:sink0_data
	wire          pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter_src_ready;                // rsp_mux_005:sink0_ready -> pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter:out_ready
	wire   [10:0] pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter_src_channel;              // pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter:out_channel -> rsp_mux_005:sink0_channel
	wire          pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter_src_startofpacket;        // pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter:out_startofpacket -> rsp_mux_005:sink0_startofpacket
	wire          pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter_src_endofpacket;          // pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter:out_endofpacket -> rsp_mux_005:sink0_endofpacket
	wire          rsp_demux_003_src0_valid;                                                         // rsp_demux_003:src0_valid -> ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter:in_valid
	wire  [114:0] rsp_demux_003_src0_data;                                                          // rsp_demux_003:src0_data -> ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter:in_data
	wire          rsp_demux_003_src0_ready;                                                         // ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter:in_ready -> rsp_demux_003:src0_ready
	wire   [10:0] rsp_demux_003_src0_channel;                                                       // rsp_demux_003:src0_channel -> ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter:in_channel
	wire          rsp_demux_003_src0_startofpacket;                                                 // rsp_demux_003:src0_startofpacket -> ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter:in_startofpacket
	wire          rsp_demux_003_src0_endofpacket;                                                   // rsp_demux_003:src0_endofpacket -> ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter:in_endofpacket
	wire          ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter_src_valid;                         // ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter:out_valid -> rsp_mux_001:sink2_valid
	wire  [150:0] ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter_src_data;                          // ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter:out_data -> rsp_mux_001:sink2_data
	wire          ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter_src_ready;                         // rsp_mux_001:sink2_ready -> ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter:out_ready
	wire   [10:0] ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter_src_channel;                       // ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter:out_channel -> rsp_mux_001:sink2_channel
	wire          ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter_src_startofpacket;                 // ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter:out_startofpacket -> rsp_mux_001:sink2_startofpacket
	wire          ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter_src_endofpacket;                   // ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter:out_endofpacket -> rsp_mux_001:sink2_endofpacket
	wire          rsp_demux_003_src1_valid;                                                         // rsp_demux_003:src1_valid -> ssram0_uas_to_sgdma_m_read_rsp_width_adapter:in_valid
	wire  [114:0] rsp_demux_003_src1_data;                                                          // rsp_demux_003:src1_data -> ssram0_uas_to_sgdma_m_read_rsp_width_adapter:in_data
	wire          rsp_demux_003_src1_ready;                                                         // ssram0_uas_to_sgdma_m_read_rsp_width_adapter:in_ready -> rsp_demux_003:src1_ready
	wire   [10:0] rsp_demux_003_src1_channel;                                                       // rsp_demux_003:src1_channel -> ssram0_uas_to_sgdma_m_read_rsp_width_adapter:in_channel
	wire          rsp_demux_003_src1_startofpacket;                                                 // rsp_demux_003:src1_startofpacket -> ssram0_uas_to_sgdma_m_read_rsp_width_adapter:in_startofpacket
	wire          rsp_demux_003_src1_endofpacket;                                                   // rsp_demux_003:src1_endofpacket -> ssram0_uas_to_sgdma_m_read_rsp_width_adapter:in_endofpacket
	wire          ssram0_uas_to_sgdma_m_read_rsp_width_adapter_src_valid;                           // ssram0_uas_to_sgdma_m_read_rsp_width_adapter:out_valid -> rsp_mux_002:sink3_valid
	wire  [150:0] ssram0_uas_to_sgdma_m_read_rsp_width_adapter_src_data;                            // ssram0_uas_to_sgdma_m_read_rsp_width_adapter:out_data -> rsp_mux_002:sink3_data
	wire          ssram0_uas_to_sgdma_m_read_rsp_width_adapter_src_ready;                           // rsp_mux_002:sink3_ready -> ssram0_uas_to_sgdma_m_read_rsp_width_adapter:out_ready
	wire   [10:0] ssram0_uas_to_sgdma_m_read_rsp_width_adapter_src_channel;                         // ssram0_uas_to_sgdma_m_read_rsp_width_adapter:out_channel -> rsp_mux_002:sink3_channel
	wire          ssram0_uas_to_sgdma_m_read_rsp_width_adapter_src_startofpacket;                   // ssram0_uas_to_sgdma_m_read_rsp_width_adapter:out_startofpacket -> rsp_mux_002:sink3_startofpacket
	wire          ssram0_uas_to_sgdma_m_read_rsp_width_adapter_src_endofpacket;                     // ssram0_uas_to_sgdma_m_read_rsp_width_adapter:out_endofpacket -> rsp_mux_002:sink3_endofpacket
	wire          rsp_demux_003_src2_valid;                                                         // rsp_demux_003:src2_valid -> ssram0_uas_to_sgdma_m_write_rsp_width_adapter:in_valid
	wire  [114:0] rsp_demux_003_src2_data;                                                          // rsp_demux_003:src2_data -> ssram0_uas_to_sgdma_m_write_rsp_width_adapter:in_data
	wire          rsp_demux_003_src2_ready;                                                         // ssram0_uas_to_sgdma_m_write_rsp_width_adapter:in_ready -> rsp_demux_003:src2_ready
	wire   [10:0] rsp_demux_003_src2_channel;                                                       // rsp_demux_003:src2_channel -> ssram0_uas_to_sgdma_m_write_rsp_width_adapter:in_channel
	wire          rsp_demux_003_src2_startofpacket;                                                 // rsp_demux_003:src2_startofpacket -> ssram0_uas_to_sgdma_m_write_rsp_width_adapter:in_startofpacket
	wire          rsp_demux_003_src2_endofpacket;                                                   // rsp_demux_003:src2_endofpacket -> ssram0_uas_to_sgdma_m_write_rsp_width_adapter:in_endofpacket
	wire          ssram0_uas_to_sgdma_m_write_rsp_width_adapter_src_valid;                          // ssram0_uas_to_sgdma_m_write_rsp_width_adapter:out_valid -> rsp_mux_003:sink3_valid
	wire  [150:0] ssram0_uas_to_sgdma_m_write_rsp_width_adapter_src_data;                           // ssram0_uas_to_sgdma_m_write_rsp_width_adapter:out_data -> rsp_mux_003:sink3_data
	wire          ssram0_uas_to_sgdma_m_write_rsp_width_adapter_src_ready;                          // rsp_mux_003:sink3_ready -> ssram0_uas_to_sgdma_m_write_rsp_width_adapter:out_ready
	wire   [10:0] ssram0_uas_to_sgdma_m_write_rsp_width_adapter_src_channel;                        // ssram0_uas_to_sgdma_m_write_rsp_width_adapter:out_channel -> rsp_mux_003:sink3_channel
	wire          ssram0_uas_to_sgdma_m_write_rsp_width_adapter_src_startofpacket;                  // ssram0_uas_to_sgdma_m_write_rsp_width_adapter:out_startofpacket -> rsp_mux_003:sink3_startofpacket
	wire          ssram0_uas_to_sgdma_m_write_rsp_width_adapter_src_endofpacket;                    // ssram0_uas_to_sgdma_m_write_rsp_width_adapter:out_endofpacket -> rsp_mux_003:sink3_endofpacket
	wire          rsp_demux_004_src0_valid;                                                         // rsp_demux_004:src0_valid -> ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter:in_valid
	wire  [114:0] rsp_demux_004_src0_data;                                                          // rsp_demux_004:src0_data -> ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter:in_data
	wire          rsp_demux_004_src0_ready;                                                         // ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter:in_ready -> rsp_demux_004:src0_ready
	wire   [10:0] rsp_demux_004_src0_channel;                                                       // rsp_demux_004:src0_channel -> ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter:in_channel
	wire          rsp_demux_004_src0_startofpacket;                                                 // rsp_demux_004:src0_startofpacket -> ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter:in_startofpacket
	wire          rsp_demux_004_src0_endofpacket;                                                   // rsp_demux_004:src0_endofpacket -> ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter:in_endofpacket
	wire          ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter_src_valid;                         // ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter:out_valid -> rsp_mux_001:sink3_valid
	wire  [150:0] ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter_src_data;                          // ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter:out_data -> rsp_mux_001:sink3_data
	wire          ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter_src_ready;                         // rsp_mux_001:sink3_ready -> ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter:out_ready
	wire   [10:0] ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter_src_channel;                       // ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter:out_channel -> rsp_mux_001:sink3_channel
	wire          ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter_src_startofpacket;                 // ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter:out_startofpacket -> rsp_mux_001:sink3_startofpacket
	wire          ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter_src_endofpacket;                   // ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter:out_endofpacket -> rsp_mux_001:sink3_endofpacket
	wire          rsp_demux_004_src1_valid;                                                         // rsp_demux_004:src1_valid -> ssram1_uas_to_sgdma_m_read_rsp_width_adapter:in_valid
	wire  [114:0] rsp_demux_004_src1_data;                                                          // rsp_demux_004:src1_data -> ssram1_uas_to_sgdma_m_read_rsp_width_adapter:in_data
	wire          rsp_demux_004_src1_ready;                                                         // ssram1_uas_to_sgdma_m_read_rsp_width_adapter:in_ready -> rsp_demux_004:src1_ready
	wire   [10:0] rsp_demux_004_src1_channel;                                                       // rsp_demux_004:src1_channel -> ssram1_uas_to_sgdma_m_read_rsp_width_adapter:in_channel
	wire          rsp_demux_004_src1_startofpacket;                                                 // rsp_demux_004:src1_startofpacket -> ssram1_uas_to_sgdma_m_read_rsp_width_adapter:in_startofpacket
	wire          rsp_demux_004_src1_endofpacket;                                                   // rsp_demux_004:src1_endofpacket -> ssram1_uas_to_sgdma_m_read_rsp_width_adapter:in_endofpacket
	wire          ssram1_uas_to_sgdma_m_read_rsp_width_adapter_src_valid;                           // ssram1_uas_to_sgdma_m_read_rsp_width_adapter:out_valid -> rsp_mux_002:sink4_valid
	wire  [150:0] ssram1_uas_to_sgdma_m_read_rsp_width_adapter_src_data;                            // ssram1_uas_to_sgdma_m_read_rsp_width_adapter:out_data -> rsp_mux_002:sink4_data
	wire          ssram1_uas_to_sgdma_m_read_rsp_width_adapter_src_ready;                           // rsp_mux_002:sink4_ready -> ssram1_uas_to_sgdma_m_read_rsp_width_adapter:out_ready
	wire   [10:0] ssram1_uas_to_sgdma_m_read_rsp_width_adapter_src_channel;                         // ssram1_uas_to_sgdma_m_read_rsp_width_adapter:out_channel -> rsp_mux_002:sink4_channel
	wire          ssram1_uas_to_sgdma_m_read_rsp_width_adapter_src_startofpacket;                   // ssram1_uas_to_sgdma_m_read_rsp_width_adapter:out_startofpacket -> rsp_mux_002:sink4_startofpacket
	wire          ssram1_uas_to_sgdma_m_read_rsp_width_adapter_src_endofpacket;                     // ssram1_uas_to_sgdma_m_read_rsp_width_adapter:out_endofpacket -> rsp_mux_002:sink4_endofpacket
	wire          rsp_demux_004_src2_valid;                                                         // rsp_demux_004:src2_valid -> ssram1_uas_to_sgdma_m_write_rsp_width_adapter:in_valid
	wire  [114:0] rsp_demux_004_src2_data;                                                          // rsp_demux_004:src2_data -> ssram1_uas_to_sgdma_m_write_rsp_width_adapter:in_data
	wire          rsp_demux_004_src2_ready;                                                         // ssram1_uas_to_sgdma_m_write_rsp_width_adapter:in_ready -> rsp_demux_004:src2_ready
	wire   [10:0] rsp_demux_004_src2_channel;                                                       // rsp_demux_004:src2_channel -> ssram1_uas_to_sgdma_m_write_rsp_width_adapter:in_channel
	wire          rsp_demux_004_src2_startofpacket;                                                 // rsp_demux_004:src2_startofpacket -> ssram1_uas_to_sgdma_m_write_rsp_width_adapter:in_startofpacket
	wire          rsp_demux_004_src2_endofpacket;                                                   // rsp_demux_004:src2_endofpacket -> ssram1_uas_to_sgdma_m_write_rsp_width_adapter:in_endofpacket
	wire          ssram1_uas_to_sgdma_m_write_rsp_width_adapter_src_valid;                          // ssram1_uas_to_sgdma_m_write_rsp_width_adapter:out_valid -> rsp_mux_003:sink4_valid
	wire  [150:0] ssram1_uas_to_sgdma_m_write_rsp_width_adapter_src_data;                           // ssram1_uas_to_sgdma_m_write_rsp_width_adapter:out_data -> rsp_mux_003:sink4_data
	wire          ssram1_uas_to_sgdma_m_write_rsp_width_adapter_src_ready;                          // rsp_mux_003:sink4_ready -> ssram1_uas_to_sgdma_m_write_rsp_width_adapter:out_ready
	wire   [10:0] ssram1_uas_to_sgdma_m_write_rsp_width_adapter_src_channel;                        // ssram1_uas_to_sgdma_m_write_rsp_width_adapter:out_channel -> rsp_mux_003:sink4_channel
	wire          ssram1_uas_to_sgdma_m_write_rsp_width_adapter_src_startofpacket;                  // ssram1_uas_to_sgdma_m_write_rsp_width_adapter:out_startofpacket -> rsp_mux_003:sink4_startofpacket
	wire          ssram1_uas_to_sgdma_m_write_rsp_width_adapter_src_endofpacket;                    // ssram1_uas_to_sgdma_m_write_rsp_width_adapter:out_endofpacket -> rsp_mux_003:sink4_endofpacket
	wire          rsp_demux_005_src0_valid;                                                         // rsp_demux_005:src0_valid -> led_s1_to_pcie_ip_bar1_0_rsp_width_adapter:in_valid
	wire  [114:0] rsp_demux_005_src0_data;                                                          // rsp_demux_005:src0_data -> led_s1_to_pcie_ip_bar1_0_rsp_width_adapter:in_data
	wire          rsp_demux_005_src0_ready;                                                         // led_s1_to_pcie_ip_bar1_0_rsp_width_adapter:in_ready -> rsp_demux_005:src0_ready
	wire   [10:0] rsp_demux_005_src0_channel;                                                       // rsp_demux_005:src0_channel -> led_s1_to_pcie_ip_bar1_0_rsp_width_adapter:in_channel
	wire          rsp_demux_005_src0_startofpacket;                                                 // rsp_demux_005:src0_startofpacket -> led_s1_to_pcie_ip_bar1_0_rsp_width_adapter:in_startofpacket
	wire          rsp_demux_005_src0_endofpacket;                                                   // rsp_demux_005:src0_endofpacket -> led_s1_to_pcie_ip_bar1_0_rsp_width_adapter:in_endofpacket
	wire          led_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_valid;                             // led_s1_to_pcie_ip_bar1_0_rsp_width_adapter:out_valid -> rsp_mux_001:sink4_valid
	wire  [150:0] led_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_data;                              // led_s1_to_pcie_ip_bar1_0_rsp_width_adapter:out_data -> rsp_mux_001:sink4_data
	wire          led_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_ready;                             // rsp_mux_001:sink4_ready -> led_s1_to_pcie_ip_bar1_0_rsp_width_adapter:out_ready
	wire   [10:0] led_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_channel;                           // led_s1_to_pcie_ip_bar1_0_rsp_width_adapter:out_channel -> rsp_mux_001:sink4_channel
	wire          led_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_startofpacket;                     // led_s1_to_pcie_ip_bar1_0_rsp_width_adapter:out_startofpacket -> rsp_mux_001:sink4_startofpacket
	wire          led_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_endofpacket;                       // led_s1_to_pcie_ip_bar1_0_rsp_width_adapter:out_endofpacket -> rsp_mux_001:sink4_endofpacket
	wire          rsp_demux_006_src0_valid;                                                         // rsp_demux_006:src0_valid -> button_s1_to_pcie_ip_bar1_0_rsp_width_adapter:in_valid
	wire  [114:0] rsp_demux_006_src0_data;                                                          // rsp_demux_006:src0_data -> button_s1_to_pcie_ip_bar1_0_rsp_width_adapter:in_data
	wire          rsp_demux_006_src0_ready;                                                         // button_s1_to_pcie_ip_bar1_0_rsp_width_adapter:in_ready -> rsp_demux_006:src0_ready
	wire   [10:0] rsp_demux_006_src0_channel;                                                       // rsp_demux_006:src0_channel -> button_s1_to_pcie_ip_bar1_0_rsp_width_adapter:in_channel
	wire          rsp_demux_006_src0_startofpacket;                                                 // rsp_demux_006:src0_startofpacket -> button_s1_to_pcie_ip_bar1_0_rsp_width_adapter:in_startofpacket
	wire          rsp_demux_006_src0_endofpacket;                                                   // rsp_demux_006:src0_endofpacket -> button_s1_to_pcie_ip_bar1_0_rsp_width_adapter:in_endofpacket
	wire          button_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_valid;                          // button_s1_to_pcie_ip_bar1_0_rsp_width_adapter:out_valid -> rsp_mux_001:sink5_valid
	wire  [150:0] button_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_data;                           // button_s1_to_pcie_ip_bar1_0_rsp_width_adapter:out_data -> rsp_mux_001:sink5_data
	wire          button_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_ready;                          // rsp_mux_001:sink5_ready -> button_s1_to_pcie_ip_bar1_0_rsp_width_adapter:out_ready
	wire   [10:0] button_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_channel;                        // button_s1_to_pcie_ip_bar1_0_rsp_width_adapter:out_channel -> rsp_mux_001:sink5_channel
	wire          button_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_startofpacket;                  // button_s1_to_pcie_ip_bar1_0_rsp_width_adapter:out_startofpacket -> rsp_mux_001:sink5_startofpacket
	wire          button_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_endofpacket;                    // button_s1_to_pcie_ip_bar1_0_rsp_width_adapter:out_endofpacket -> rsp_mux_001:sink5_endofpacket
	wire          rsp_demux_007_src0_valid;                                                         // rsp_demux_007:src0_valid -> pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter:in_valid
	wire  [114:0] rsp_demux_007_src0_data;                                                          // rsp_demux_007:src0_data -> pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter:in_data
	wire          rsp_demux_007_src0_ready;                                                         // pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter:in_ready -> rsp_demux_007:src0_ready
	wire   [10:0] rsp_demux_007_src0_channel;                                                       // rsp_demux_007:src0_channel -> pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter:in_channel
	wire          rsp_demux_007_src0_startofpacket;                                                 // rsp_demux_007:src0_startofpacket -> pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter:in_startofpacket
	wire          rsp_demux_007_src0_endofpacket;                                                   // rsp_demux_007:src0_endofpacket -> pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter:in_endofpacket
	wire          pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_valid;                        // pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter:out_valid -> rsp_mux_001:sink6_valid
	wire  [150:0] pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_data;                         // pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter:out_data -> rsp_mux_001:sink6_data
	wire          pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_ready;                        // rsp_mux_001:sink6_ready -> pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter:out_ready
	wire   [10:0] pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_channel;                      // pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter:out_channel -> rsp_mux_001:sink6_channel
	wire          pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_startofpacket;                // pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter:out_startofpacket -> rsp_mux_001:sink6_startofpacket
	wire          pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_endofpacket;                  // pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter:out_endofpacket -> rsp_mux_001:sink6_endofpacket
	wire          rsp_demux_008_src0_valid;                                                         // rsp_demux_008:src0_valid -> chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter:in_valid
	wire  [114:0] rsp_demux_008_src0_data;                                                          // rsp_demux_008:src0_data -> chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter:in_data
	wire          rsp_demux_008_src0_ready;                                                         // chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter:in_ready -> rsp_demux_008:src0_ready
	wire   [10:0] rsp_demux_008_src0_channel;                                                       // rsp_demux_008:src0_channel -> chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter:in_channel
	wire          rsp_demux_008_src0_startofpacket;                                                 // rsp_demux_008:src0_startofpacket -> chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter:in_startofpacket
	wire          rsp_demux_008_src0_endofpacket;                                                   // rsp_demux_008:src0_endofpacket -> chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter:in_endofpacket
	wire          chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_valid;                        // chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter:out_valid -> rsp_mux_001:sink7_valid
	wire  [150:0] chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_data;                         // chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter:out_data -> rsp_mux_001:sink7_data
	wire          chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_ready;                        // rsp_mux_001:sink7_ready -> chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter:out_ready
	wire   [10:0] chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_channel;                      // chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter:out_channel -> rsp_mux_001:sink7_channel
	wire          chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_startofpacket;                // chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter:out_startofpacket -> rsp_mux_001:sink7_startofpacket
	wire          chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_endofpacket;                  // chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter:out_endofpacket -> rsp_mux_001:sink7_endofpacket
	wire          rsp_demux_009_src0_valid;                                                         // rsp_demux_009:src0_valid -> width_s1_to_pcie_ip_bar1_0_rsp_width_adapter:in_valid
	wire  [114:0] rsp_demux_009_src0_data;                                                          // rsp_demux_009:src0_data -> width_s1_to_pcie_ip_bar1_0_rsp_width_adapter:in_data
	wire          rsp_demux_009_src0_ready;                                                         // width_s1_to_pcie_ip_bar1_0_rsp_width_adapter:in_ready -> rsp_demux_009:src0_ready
	wire   [10:0] rsp_demux_009_src0_channel;                                                       // rsp_demux_009:src0_channel -> width_s1_to_pcie_ip_bar1_0_rsp_width_adapter:in_channel
	wire          rsp_demux_009_src0_startofpacket;                                                 // rsp_demux_009:src0_startofpacket -> width_s1_to_pcie_ip_bar1_0_rsp_width_adapter:in_startofpacket
	wire          rsp_demux_009_src0_endofpacket;                                                   // rsp_demux_009:src0_endofpacket -> width_s1_to_pcie_ip_bar1_0_rsp_width_adapter:in_endofpacket
	wire          width_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_valid;                           // width_s1_to_pcie_ip_bar1_0_rsp_width_adapter:out_valid -> rsp_mux_001:sink8_valid
	wire  [150:0] width_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_data;                            // width_s1_to_pcie_ip_bar1_0_rsp_width_adapter:out_data -> rsp_mux_001:sink8_data
	wire          width_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_ready;                           // rsp_mux_001:sink8_ready -> width_s1_to_pcie_ip_bar1_0_rsp_width_adapter:out_ready
	wire   [10:0] width_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_channel;                         // width_s1_to_pcie_ip_bar1_0_rsp_width_adapter:out_channel -> rsp_mux_001:sink8_channel
	wire          width_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_startofpacket;                   // width_s1_to_pcie_ip_bar1_0_rsp_width_adapter:out_startofpacket -> rsp_mux_001:sink8_startofpacket
	wire          width_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_endofpacket;                     // width_s1_to_pcie_ip_bar1_0_rsp_width_adapter:out_endofpacket -> rsp_mux_001:sink8_endofpacket
	wire          rsp_demux_010_src0_valid;                                                         // rsp_demux_010:src0_valid -> height_s1_to_pcie_ip_bar1_0_rsp_width_adapter:in_valid
	wire  [114:0] rsp_demux_010_src0_data;                                                          // rsp_demux_010:src0_data -> height_s1_to_pcie_ip_bar1_0_rsp_width_adapter:in_data
	wire          rsp_demux_010_src0_ready;                                                         // height_s1_to_pcie_ip_bar1_0_rsp_width_adapter:in_ready -> rsp_demux_010:src0_ready
	wire   [10:0] rsp_demux_010_src0_channel;                                                       // rsp_demux_010:src0_channel -> height_s1_to_pcie_ip_bar1_0_rsp_width_adapter:in_channel
	wire          rsp_demux_010_src0_startofpacket;                                                 // rsp_demux_010:src0_startofpacket -> height_s1_to_pcie_ip_bar1_0_rsp_width_adapter:in_startofpacket
	wire          rsp_demux_010_src0_endofpacket;                                                   // rsp_demux_010:src0_endofpacket -> height_s1_to_pcie_ip_bar1_0_rsp_width_adapter:in_endofpacket
	wire          height_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_valid;                          // height_s1_to_pcie_ip_bar1_0_rsp_width_adapter:out_valid -> rsp_mux_001:sink9_valid
	wire  [150:0] height_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_data;                           // height_s1_to_pcie_ip_bar1_0_rsp_width_adapter:out_data -> rsp_mux_001:sink9_data
	wire          height_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_ready;                          // rsp_mux_001:sink9_ready -> height_s1_to_pcie_ip_bar1_0_rsp_width_adapter:out_ready
	wire   [10:0] height_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_channel;                        // height_s1_to_pcie_ip_bar1_0_rsp_width_adapter:out_channel -> rsp_mux_001:sink9_channel
	wire          height_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_startofpacket;                  // height_s1_to_pcie_ip_bar1_0_rsp_width_adapter:out_startofpacket -> rsp_mux_001:sink9_startofpacket
	wire          height_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_endofpacket;                    // height_s1_to_pcie_ip_bar1_0_rsp_width_adapter:out_endofpacket -> rsp_mux_001:sink9_endofpacket
	wire          cmd_demux_src1_valid;                                                             // cmd_demux:src1_valid -> crosser:in_valid
	wire  [114:0] cmd_demux_src1_data;                                                              // cmd_demux:src1_data -> crosser:in_data
	wire          cmd_demux_src1_ready;                                                             // crosser:in_ready -> cmd_demux:src1_ready
	wire   [10:0] cmd_demux_src1_channel;                                                           // cmd_demux:src1_channel -> crosser:in_channel
	wire          cmd_demux_src1_startofpacket;                                                     // cmd_demux:src1_startofpacket -> crosser:in_startofpacket
	wire          cmd_demux_src1_endofpacket;                                                       // cmd_demux:src1_endofpacket -> crosser:in_endofpacket
	wire          crosser_out_valid;                                                                // crosser:out_valid -> cmd_mux_001:sink0_valid
	wire  [114:0] crosser_out_data;                                                                 // crosser:out_data -> cmd_mux_001:sink0_data
	wire          crosser_out_ready;                                                                // cmd_mux_001:sink0_ready -> crosser:out_ready
	wire   [10:0] crosser_out_channel;                                                              // crosser:out_channel -> cmd_mux_001:sink0_channel
	wire          crosser_out_startofpacket;                                                        // crosser:out_startofpacket -> cmd_mux_001:sink0_startofpacket
	wire          crosser_out_endofpacket;                                                          // crosser:out_endofpacket -> cmd_mux_001:sink0_endofpacket
	wire          rsp_demux_001_src0_valid;                                                         // rsp_demux_001:src0_valid -> crosser_001:in_valid
	wire  [114:0] rsp_demux_001_src0_data;                                                          // rsp_demux_001:src0_data -> crosser_001:in_data
	wire          rsp_demux_001_src0_ready;                                                         // crosser_001:in_ready -> rsp_demux_001:src0_ready
	wire   [10:0] rsp_demux_001_src0_channel;                                                       // rsp_demux_001:src0_channel -> crosser_001:in_channel
	wire          rsp_demux_001_src0_startofpacket;                                                 // rsp_demux_001:src0_startofpacket -> crosser_001:in_startofpacket
	wire          rsp_demux_001_src0_endofpacket;                                                   // rsp_demux_001:src0_endofpacket -> crosser_001:in_endofpacket
	wire          crosser_001_out_valid;                                                            // crosser_001:out_valid -> rsp_mux:sink1_valid
	wire  [114:0] crosser_001_out_data;                                                             // crosser_001:out_data -> rsp_mux:sink1_data
	wire          crosser_001_out_ready;                                                            // rsp_mux:sink1_ready -> crosser_001:out_ready
	wire   [10:0] crosser_001_out_channel;                                                          // crosser_001:out_channel -> rsp_mux:sink1_channel
	wire          crosser_001_out_startofpacket;                                                    // crosser_001:out_startofpacket -> rsp_mux:sink1_startofpacket
	wire          crosser_001_out_endofpacket;                                                      // crosser_001:out_endofpacket -> rsp_mux:sink1_endofpacket
	wire          pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter_src_valid;                           // pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter:out_valid -> crosser_002:in_valid
	wire  [114:0] pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter_src_data;                            // pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter:out_data -> crosser_002:in_data
	wire          pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter_src_ready;                           // crosser_002:in_ready -> pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter:out_ready
	wire   [10:0] pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter_src_channel;                         // pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter:out_channel -> crosser_002:in_channel
	wire          pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter_src_startofpacket;                   // pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter:out_startofpacket -> crosser_002:in_startofpacket
	wire          pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter_src_endofpacket;                     // pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter:out_endofpacket -> crosser_002:in_endofpacket
	wire          crosser_002_out_valid;                                                            // crosser_002:out_valid -> cmd_mux_001:sink1_valid
	wire  [114:0] crosser_002_out_data;                                                             // crosser_002:out_data -> cmd_mux_001:sink1_data
	wire          crosser_002_out_ready;                                                            // cmd_mux_001:sink1_ready -> crosser_002:out_ready
	wire   [10:0] crosser_002_out_channel;                                                          // crosser_002:out_channel -> cmd_mux_001:sink1_channel
	wire          crosser_002_out_startofpacket;                                                    // crosser_002:out_startofpacket -> cmd_mux_001:sink1_startofpacket
	wire          crosser_002_out_endofpacket;                                                      // crosser_002:out_endofpacket -> cmd_mux_001:sink1_endofpacket
	wire          sgdma_m_read_to_sram0_s1_cmd_width_adapter_src_valid;                             // sgdma_m_read_to_sram0_s1_cmd_width_adapter:out_valid -> crosser_003:in_valid
	wire  [114:0] sgdma_m_read_to_sram0_s1_cmd_width_adapter_src_data;                              // sgdma_m_read_to_sram0_s1_cmd_width_adapter:out_data -> crosser_003:in_data
	wire          sgdma_m_read_to_sram0_s1_cmd_width_adapter_src_ready;                             // crosser_003:in_ready -> sgdma_m_read_to_sram0_s1_cmd_width_adapter:out_ready
	wire   [10:0] sgdma_m_read_to_sram0_s1_cmd_width_adapter_src_channel;                           // sgdma_m_read_to_sram0_s1_cmd_width_adapter:out_channel -> crosser_003:in_channel
	wire          sgdma_m_read_to_sram0_s1_cmd_width_adapter_src_startofpacket;                     // sgdma_m_read_to_sram0_s1_cmd_width_adapter:out_startofpacket -> crosser_003:in_startofpacket
	wire          sgdma_m_read_to_sram0_s1_cmd_width_adapter_src_endofpacket;                       // sgdma_m_read_to_sram0_s1_cmd_width_adapter:out_endofpacket -> crosser_003:in_endofpacket
	wire          crosser_003_out_valid;                                                            // crosser_003:out_valid -> cmd_mux_001:sink2_valid
	wire  [114:0] crosser_003_out_data;                                                             // crosser_003:out_data -> cmd_mux_001:sink2_data
	wire          crosser_003_out_ready;                                                            // cmd_mux_001:sink2_ready -> crosser_003:out_ready
	wire   [10:0] crosser_003_out_channel;                                                          // crosser_003:out_channel -> cmd_mux_001:sink2_channel
	wire          crosser_003_out_startofpacket;                                                    // crosser_003:out_startofpacket -> cmd_mux_001:sink2_startofpacket
	wire          crosser_003_out_endofpacket;                                                      // crosser_003:out_endofpacket -> cmd_mux_001:sink2_endofpacket
	wire          sgdma_m_write_to_sram0_s1_cmd_width_adapter_src_valid;                            // sgdma_m_write_to_sram0_s1_cmd_width_adapter:out_valid -> crosser_004:in_valid
	wire  [114:0] sgdma_m_write_to_sram0_s1_cmd_width_adapter_src_data;                             // sgdma_m_write_to_sram0_s1_cmd_width_adapter:out_data -> crosser_004:in_data
	wire          sgdma_m_write_to_sram0_s1_cmd_width_adapter_src_ready;                            // crosser_004:in_ready -> sgdma_m_write_to_sram0_s1_cmd_width_adapter:out_ready
	wire   [10:0] sgdma_m_write_to_sram0_s1_cmd_width_adapter_src_channel;                          // sgdma_m_write_to_sram0_s1_cmd_width_adapter:out_channel -> crosser_004:in_channel
	wire          sgdma_m_write_to_sram0_s1_cmd_width_adapter_src_startofpacket;                    // sgdma_m_write_to_sram0_s1_cmd_width_adapter:out_startofpacket -> crosser_004:in_startofpacket
	wire          sgdma_m_write_to_sram0_s1_cmd_width_adapter_src_endofpacket;                      // sgdma_m_write_to_sram0_s1_cmd_width_adapter:out_endofpacket -> crosser_004:in_endofpacket
	wire          crosser_004_out_valid;                                                            // crosser_004:out_valid -> cmd_mux_001:sink3_valid
	wire  [114:0] crosser_004_out_data;                                                             // crosser_004:out_data -> cmd_mux_001:sink3_data
	wire          crosser_004_out_ready;                                                            // cmd_mux_001:sink3_ready -> crosser_004:out_ready
	wire   [10:0] crosser_004_out_channel;                                                          // crosser_004:out_channel -> cmd_mux_001:sink3_channel
	wire          crosser_004_out_startofpacket;                                                    // crosser_004:out_startofpacket -> cmd_mux_001:sink3_startofpacket
	wire          crosser_004_out_endofpacket;                                                      // crosser_004:out_endofpacket -> cmd_mux_001:sink3_endofpacket
	wire          sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_valid;                           // sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter:out_valid -> crosser_005:in_valid
	wire  [150:0] sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_data;                            // sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter:out_data -> crosser_005:in_data
	wire          sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_ready;                           // crosser_005:in_ready -> sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter:out_ready
	wire   [10:0] sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_channel;                         // sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter:out_channel -> crosser_005:in_channel
	wire          sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_startofpacket;                   // sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter:out_startofpacket -> crosser_005:in_startofpacket
	wire          sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_endofpacket;                     // sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter:out_endofpacket -> crosser_005:in_endofpacket
	wire          crosser_005_out_valid;                                                            // crosser_005:out_valid -> rsp_mux_001:sink1_valid
	wire  [150:0] crosser_005_out_data;                                                             // crosser_005:out_data -> rsp_mux_001:sink1_data
	wire          crosser_005_out_ready;                                                            // rsp_mux_001:sink1_ready -> crosser_005:out_ready
	wire   [10:0] crosser_005_out_channel;                                                          // crosser_005:out_channel -> rsp_mux_001:sink1_channel
	wire          crosser_005_out_startofpacket;                                                    // crosser_005:out_startofpacket -> rsp_mux_001:sink1_startofpacket
	wire          crosser_005_out_endofpacket;                                                      // crosser_005:out_endofpacket -> rsp_mux_001:sink1_endofpacket
	wire          sram0_s1_to_sgdma_m_read_rsp_width_adapter_src_valid;                             // sram0_s1_to_sgdma_m_read_rsp_width_adapter:out_valid -> crosser_006:in_valid
	wire  [150:0] sram0_s1_to_sgdma_m_read_rsp_width_adapter_src_data;                              // sram0_s1_to_sgdma_m_read_rsp_width_adapter:out_data -> crosser_006:in_data
	wire          sram0_s1_to_sgdma_m_read_rsp_width_adapter_src_ready;                             // crosser_006:in_ready -> sram0_s1_to_sgdma_m_read_rsp_width_adapter:out_ready
	wire   [10:0] sram0_s1_to_sgdma_m_read_rsp_width_adapter_src_channel;                           // sram0_s1_to_sgdma_m_read_rsp_width_adapter:out_channel -> crosser_006:in_channel
	wire          sram0_s1_to_sgdma_m_read_rsp_width_adapter_src_startofpacket;                     // sram0_s1_to_sgdma_m_read_rsp_width_adapter:out_startofpacket -> crosser_006:in_startofpacket
	wire          sram0_s1_to_sgdma_m_read_rsp_width_adapter_src_endofpacket;                       // sram0_s1_to_sgdma_m_read_rsp_width_adapter:out_endofpacket -> crosser_006:in_endofpacket
	wire          crosser_006_out_valid;                                                            // crosser_006:out_valid -> rsp_mux_002:sink1_valid
	wire  [150:0] crosser_006_out_data;                                                             // crosser_006:out_data -> rsp_mux_002:sink1_data
	wire          crosser_006_out_ready;                                                            // rsp_mux_002:sink1_ready -> crosser_006:out_ready
	wire   [10:0] crosser_006_out_channel;                                                          // crosser_006:out_channel -> rsp_mux_002:sink1_channel
	wire          crosser_006_out_startofpacket;                                                    // crosser_006:out_startofpacket -> rsp_mux_002:sink1_startofpacket
	wire          crosser_006_out_endofpacket;                                                      // crosser_006:out_endofpacket -> rsp_mux_002:sink1_endofpacket
	wire          sram0_s1_to_sgdma_m_write_rsp_width_adapter_src_valid;                            // sram0_s1_to_sgdma_m_write_rsp_width_adapter:out_valid -> crosser_007:in_valid
	wire  [150:0] sram0_s1_to_sgdma_m_write_rsp_width_adapter_src_data;                             // sram0_s1_to_sgdma_m_write_rsp_width_adapter:out_data -> crosser_007:in_data
	wire          sram0_s1_to_sgdma_m_write_rsp_width_adapter_src_ready;                            // crosser_007:in_ready -> sram0_s1_to_sgdma_m_write_rsp_width_adapter:out_ready
	wire   [10:0] sram0_s1_to_sgdma_m_write_rsp_width_adapter_src_channel;                          // sram0_s1_to_sgdma_m_write_rsp_width_adapter:out_channel -> crosser_007:in_channel
	wire          sram0_s1_to_sgdma_m_write_rsp_width_adapter_src_startofpacket;                    // sram0_s1_to_sgdma_m_write_rsp_width_adapter:out_startofpacket -> crosser_007:in_startofpacket
	wire          sram0_s1_to_sgdma_m_write_rsp_width_adapter_src_endofpacket;                      // sram0_s1_to_sgdma_m_write_rsp_width_adapter:out_endofpacket -> crosser_007:in_endofpacket
	wire          crosser_007_out_valid;                                                            // crosser_007:out_valid -> rsp_mux_003:sink1_valid
	wire  [150:0] crosser_007_out_data;                                                             // crosser_007:out_data -> rsp_mux_003:sink1_data
	wire          crosser_007_out_ready;                                                            // rsp_mux_003:sink1_ready -> crosser_007:out_ready
	wire   [10:0] crosser_007_out_channel;                                                          // crosser_007:out_channel -> rsp_mux_003:sink1_channel
	wire          crosser_007_out_startofpacket;                                                    // crosser_007:out_startofpacket -> rsp_mux_003:sink1_startofpacket
	wire          crosser_007_out_endofpacket;                                                      // crosser_007:out_endofpacket -> rsp_mux_003:sink1_endofpacket
	wire   [10:0] mem_master_avalon_master_limiter_cmd_valid_data;                                  // mem_master_avalon_master_limiter:cmd_src_valid -> cmd_demux:sink_valid
	wire   [10:0] pcie_ip_bar1_0_limiter_cmd_valid_data;                                            // pcie_ip_bar1_0_limiter:cmd_src_valid -> cmd_demux_001:sink_valid
	wire   [10:0] sgdma_m_read_limiter_cmd_valid_data;                                              // sgdma_m_read_limiter:cmd_src_valid -> cmd_demux_002:sink_valid
	wire          onchip_memory_s1_agent_rdata_fifo_out_valid;                                      // onchip_memory_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter:in_0_valid
	wire   [65:0] onchip_memory_s1_agent_rdata_fifo_out_data;                                       // onchip_memory_s1_agent_rdata_fifo:out_data -> avalon_st_adapter:in_0_data
	wire          onchip_memory_s1_agent_rdata_fifo_out_ready;                                      // avalon_st_adapter:in_0_ready -> onchip_memory_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_out_0_valid;                                                    // avalon_st_adapter:out_0_valid -> onchip_memory_s1_agent:rdata_fifo_sink_valid
	wire   [65:0] avalon_st_adapter_out_0_data;                                                     // avalon_st_adapter:out_0_data -> onchip_memory_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_out_0_ready;                                                    // onchip_memory_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter:out_0_ready
	wire    [0:0] avalon_st_adapter_out_0_error;                                                    // avalon_st_adapter:out_0_error -> onchip_memory_s1_agent:rdata_fifo_sink_error
	wire          sram0_s1_agent_rdata_fifo_out_valid;                                              // sram0_s1_agent_rdata_fifo:out_valid -> avalon_st_adapter_001:in_0_valid
	wire   [33:0] sram0_s1_agent_rdata_fifo_out_data;                                               // sram0_s1_agent_rdata_fifo:out_data -> avalon_st_adapter_001:in_0_data
	wire          sram0_s1_agent_rdata_fifo_out_ready;                                              // avalon_st_adapter_001:in_0_ready -> sram0_s1_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_001_out_0_valid;                                                // avalon_st_adapter_001:out_0_valid -> sram0_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_001_out_0_data;                                                 // avalon_st_adapter_001:out_0_data -> sram0_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_001_out_0_ready;                                                // sram0_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_001:out_0_ready
	wire    [0:0] avalon_st_adapter_001_out_0_error;                                                // avalon_st_adapter_001:out_0_error -> sram0_s1_agent:rdata_fifo_sink_error
	wire          pcie_ip_txs_agent_rdata_fifo_out_valid;                                           // pcie_ip_txs_agent_rdata_fifo:out_valid -> avalon_st_adapter_002:in_0_valid
	wire   [65:0] pcie_ip_txs_agent_rdata_fifo_out_data;                                            // pcie_ip_txs_agent_rdata_fifo:out_data -> avalon_st_adapter_002:in_0_data
	wire          pcie_ip_txs_agent_rdata_fifo_out_ready;                                           // avalon_st_adapter_002:in_0_ready -> pcie_ip_txs_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_002_out_0_valid;                                                // avalon_st_adapter_002:out_0_valid -> pcie_ip_txs_agent:rdata_fifo_sink_valid
	wire   [65:0] avalon_st_adapter_002_out_0_data;                                                 // avalon_st_adapter_002:out_0_data -> pcie_ip_txs_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_002_out_0_ready;                                                // pcie_ip_txs_agent:rdata_fifo_sink_ready -> avalon_st_adapter_002:out_0_ready
	wire    [0:0] avalon_st_adapter_002_out_0_error;                                                // avalon_st_adapter_002:out_0_error -> pcie_ip_txs_agent:rdata_fifo_sink_error
	wire          ssram0_uas_agent_rdata_fifo_out_valid;                                            // ssram0_uas_agent_rdata_fifo:out_valid -> avalon_st_adapter_003:in_0_valid
	wire   [33:0] ssram0_uas_agent_rdata_fifo_out_data;                                             // ssram0_uas_agent_rdata_fifo:out_data -> avalon_st_adapter_003:in_0_data
	wire          ssram0_uas_agent_rdata_fifo_out_ready;                                            // avalon_st_adapter_003:in_0_ready -> ssram0_uas_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_003_out_0_valid;                                                // avalon_st_adapter_003:out_0_valid -> ssram0_uas_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_003_out_0_data;                                                 // avalon_st_adapter_003:out_0_data -> ssram0_uas_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_003_out_0_ready;                                                // ssram0_uas_agent:rdata_fifo_sink_ready -> avalon_st_adapter_003:out_0_ready
	wire    [0:0] avalon_st_adapter_003_out_0_error;                                                // avalon_st_adapter_003:out_0_error -> ssram0_uas_agent:rdata_fifo_sink_error
	wire          ssram1_uas_agent_rdata_fifo_out_valid;                                            // ssram1_uas_agent_rdata_fifo:out_valid -> avalon_st_adapter_004:in_0_valid
	wire   [33:0] ssram1_uas_agent_rdata_fifo_out_data;                                             // ssram1_uas_agent_rdata_fifo:out_data -> avalon_st_adapter_004:in_0_data
	wire          ssram1_uas_agent_rdata_fifo_out_ready;                                            // avalon_st_adapter_004:in_0_ready -> ssram1_uas_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_004_out_0_valid;                                                // avalon_st_adapter_004:out_0_valid -> ssram1_uas_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_004_out_0_data;                                                 // avalon_st_adapter_004:out_0_data -> ssram1_uas_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_004_out_0_ready;                                                // ssram1_uas_agent:rdata_fifo_sink_ready -> avalon_st_adapter_004:out_0_ready
	wire    [0:0] avalon_st_adapter_004_out_0_error;                                                // avalon_st_adapter_004:out_0_error -> ssram1_uas_agent:rdata_fifo_sink_error
	wire          led_s1_agent_rdata_fifo_src_valid;                                                // led_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_005:in_0_valid
	wire   [33:0] led_s1_agent_rdata_fifo_src_data;                                                 // led_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_005:in_0_data
	wire          led_s1_agent_rdata_fifo_src_ready;                                                // avalon_st_adapter_005:in_0_ready -> led_s1_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_005_out_0_valid;                                                // avalon_st_adapter_005:out_0_valid -> led_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_005_out_0_data;                                                 // avalon_st_adapter_005:out_0_data -> led_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_005_out_0_ready;                                                // led_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_005:out_0_ready
	wire    [0:0] avalon_st_adapter_005_out_0_error;                                                // avalon_st_adapter_005:out_0_error -> led_s1_agent:rdata_fifo_sink_error
	wire          button_s1_agent_rdata_fifo_src_valid;                                             // button_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_006:in_0_valid
	wire   [33:0] button_s1_agent_rdata_fifo_src_data;                                              // button_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_006:in_0_data
	wire          button_s1_agent_rdata_fifo_src_ready;                                             // avalon_st_adapter_006:in_0_ready -> button_s1_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_006_out_0_valid;                                                // avalon_st_adapter_006:out_0_valid -> button_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_006_out_0_data;                                                 // avalon_st_adapter_006:out_0_data -> button_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_006_out_0_ready;                                                // button_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_006:out_0_ready
	wire    [0:0] avalon_st_adapter_006_out_0_error;                                                // avalon_st_adapter_006:out_0_error -> button_s1_agent:rdata_fifo_sink_error
	wire          pio_size_s1_agent_rdata_fifo_src_valid;                                           // pio_size_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_007:in_0_valid
	wire   [33:0] pio_size_s1_agent_rdata_fifo_src_data;                                            // pio_size_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_007:in_0_data
	wire          pio_size_s1_agent_rdata_fifo_src_ready;                                           // avalon_st_adapter_007:in_0_ready -> pio_size_s1_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_007_out_0_valid;                                                // avalon_st_adapter_007:out_0_valid -> pio_size_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_007_out_0_data;                                                 // avalon_st_adapter_007:out_0_data -> pio_size_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_007_out_0_ready;                                                // pio_size_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_007:out_0_ready
	wire    [0:0] avalon_st_adapter_007_out_0_error;                                                // avalon_st_adapter_007:out_0_error -> pio_size_s1_agent:rdata_fifo_sink_error
	wire          chip_sel_s1_agent_rdata_fifo_src_valid;                                           // chip_sel_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_008:in_0_valid
	wire   [33:0] chip_sel_s1_agent_rdata_fifo_src_data;                                            // chip_sel_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_008:in_0_data
	wire          chip_sel_s1_agent_rdata_fifo_src_ready;                                           // avalon_st_adapter_008:in_0_ready -> chip_sel_s1_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_008_out_0_valid;                                                // avalon_st_adapter_008:out_0_valid -> chip_sel_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_008_out_0_data;                                                 // avalon_st_adapter_008:out_0_data -> chip_sel_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_008_out_0_ready;                                                // chip_sel_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_008:out_0_ready
	wire    [0:0] avalon_st_adapter_008_out_0_error;                                                // avalon_st_adapter_008:out_0_error -> chip_sel_s1_agent:rdata_fifo_sink_error
	wire          width_s1_agent_rdata_fifo_src_valid;                                              // width_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_009:in_0_valid
	wire   [33:0] width_s1_agent_rdata_fifo_src_data;                                               // width_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_009:in_0_data
	wire          width_s1_agent_rdata_fifo_src_ready;                                              // avalon_st_adapter_009:in_0_ready -> width_s1_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_009_out_0_valid;                                                // avalon_st_adapter_009:out_0_valid -> width_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_009_out_0_data;                                                 // avalon_st_adapter_009:out_0_data -> width_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_009_out_0_ready;                                                // width_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_009:out_0_ready
	wire    [0:0] avalon_st_adapter_009_out_0_error;                                                // avalon_st_adapter_009:out_0_error -> width_s1_agent:rdata_fifo_sink_error
	wire          height_s1_agent_rdata_fifo_src_valid;                                             // height_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_010:in_0_valid
	wire   [33:0] height_s1_agent_rdata_fifo_src_data;                                              // height_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_010:in_0_data
	wire          height_s1_agent_rdata_fifo_src_ready;                                             // avalon_st_adapter_010:in_0_ready -> height_s1_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_010_out_0_valid;                                                // avalon_st_adapter_010:out_0_valid -> height_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_010_out_0_data;                                                 // avalon_st_adapter_010:out_0_data -> height_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_010_out_0_ready;                                                // height_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_010:out_0_ready
	wire    [0:0] avalon_st_adapter_010_out_0_error;                                                // avalon_st_adapter_010:out_0_error -> height_s1_agent:rdata_fifo_sink_error

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (32),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (8),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (32),
		.UAV_BURSTCOUNT_W            (10),
		.USE_READ                    (1),
		.USE_WRITE                   (0),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (1),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (1),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) mem_master_avalon_master_translator (
		.clk                    (pcie_ip_pcie_core_clk_clk),                                                   //                       clk.clk
		.reset                  (mem_master_clock_reset_reset_reset_bridge_in_reset_reset),                    //                     reset.reset
		.uav_address            (mem_master_avalon_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (mem_master_avalon_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (mem_master_avalon_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (mem_master_avalon_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (mem_master_avalon_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (mem_master_avalon_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (mem_master_avalon_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (mem_master_avalon_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (mem_master_avalon_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (mem_master_avalon_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (mem_master_avalon_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (mem_master_avalon_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (mem_master_avalon_master_waitrequest),                                        //                          .waitrequest
		.av_burstcount          (mem_master_avalon_master_burstcount),                                         //                          .burstcount
		.av_byteenable          (mem_master_avalon_master_byteenable),                                         //                          .byteenable
		.av_read                (mem_master_avalon_master_read),                                               //                          .read
		.av_readdata            (mem_master_avalon_master_readdata),                                           //                          .readdata
		.av_readdatavalid       (mem_master_avalon_master_readdatavalid),                                      //                          .readdatavalid
		.av_beginbursttransfer  (1'b0),                                                                        //               (terminated)
		.av_begintransfer       (1'b0),                                                                        //               (terminated)
		.av_chipselect          (1'b0),                                                                        //               (terminated)
		.av_write               (1'b0),                                                                        //               (terminated)
		.av_writedata           (32'b00000000000000000000000000000000),                                        //               (terminated)
		.av_lock                (1'b0),                                                                        //               (terminated)
		.av_debugaccess         (1'b0),                                                                        //               (terminated)
		.uav_clken              (),                                                                            //               (terminated)
		.av_clken               (1'b1),                                                                        //               (terminated)
		.uav_response           (2'b00),                                                                       //               (terminated)
		.av_response            (),                                                                            //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                        //               (terminated)
		.av_writeresponsevalid  ()                                                                             //               (terminated)
	);

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (32),
		.AV_DATA_W                   (64),
		.AV_BURSTCOUNT_W             (7),
		.AV_BYTEENABLE_W             (8),
		.UAV_ADDRESS_W               (32),
		.UAV_BURSTCOUNT_W            (10),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (1),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (8),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (1),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) pcie_ip_bar1_0_translator (
		.clk                    (pcie_ip_pcie_core_clk_clk),                                         //                       clk.clk
		.reset                  (pcie_ip_bar1_0_translator_reset_reset_bridge_in_reset_reset),       //                     reset.reset
		.uav_address            (pcie_ip_bar1_0_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (pcie_ip_bar1_0_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (pcie_ip_bar1_0_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (pcie_ip_bar1_0_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (pcie_ip_bar1_0_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (pcie_ip_bar1_0_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (pcie_ip_bar1_0_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (pcie_ip_bar1_0_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (pcie_ip_bar1_0_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (pcie_ip_bar1_0_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (pcie_ip_bar1_0_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (pcie_ip_bar1_0_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (pcie_ip_bar1_0_waitrequest),                                        //                          .waitrequest
		.av_burstcount          (pcie_ip_bar1_0_burstcount),                                         //                          .burstcount
		.av_byteenable          (pcie_ip_bar1_0_byteenable),                                         //                          .byteenable
		.av_read                (pcie_ip_bar1_0_read),                                               //                          .read
		.av_readdata            (pcie_ip_bar1_0_readdata),                                           //                          .readdata
		.av_readdatavalid       (pcie_ip_bar1_0_readdatavalid),                                      //                          .readdatavalid
		.av_write               (pcie_ip_bar1_0_write),                                              //                          .write
		.av_writedata           (pcie_ip_bar1_0_writedata),                                          //                          .writedata
		.av_beginbursttransfer  (1'b0),                                                              //               (terminated)
		.av_begintransfer       (1'b0),                                                              //               (terminated)
		.av_chipselect          (1'b0),                                                              //               (terminated)
		.av_lock                (1'b0),                                                              //               (terminated)
		.av_debugaccess         (1'b0),                                                              //               (terminated)
		.uav_clken              (),                                                                  //               (terminated)
		.av_clken               (1'b1),                                                              //               (terminated)
		.uav_response           (2'b00),                                                             //               (terminated)
		.av_response            (),                                                                  //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                              //               (terminated)
		.av_writeresponsevalid  ()                                                                   //               (terminated)
	);

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (32),
		.AV_DATA_W                   (64),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (8),
		.UAV_ADDRESS_W               (32),
		.UAV_BURSTCOUNT_W            (4),
		.USE_READ                    (1),
		.USE_WRITE                   (0),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (8),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) sgdma_m_read_translator (
		.clk                    (pcie_ip_pcie_core_clk_clk),                                            //                       clk.clk
		.reset                  (mem_master_clock_reset_reset_reset_bridge_in_reset_reset),             //                     reset.reset
		.uav_address            (sgdma_m_read_translator_avalon_universal_master_0_address),            // avalon_universal_master_0.address
		.uav_burstcount         (sgdma_m_read_translator_avalon_universal_master_0_burstcount),         //                          .burstcount
		.uav_read               (sgdma_m_read_translator_avalon_universal_master_0_read),               //                          .read
		.uav_write              (sgdma_m_read_translator_avalon_universal_master_0_write),              //                          .write
		.uav_waitrequest        (sgdma_m_read_translator_avalon_universal_master_0_waitrequest),        //                          .waitrequest
		.uav_readdatavalid      (sgdma_m_read_translator_avalon_universal_master_0_readdatavalid),      //                          .readdatavalid
		.uav_byteenable         (sgdma_m_read_translator_avalon_universal_master_0_byteenable),         //                          .byteenable
		.uav_readdata           (sgdma_m_read_translator_avalon_universal_master_0_readdata),           //                          .readdata
		.uav_writedata          (sgdma_m_read_translator_avalon_universal_master_0_writedata),          //                          .writedata
		.uav_lock               (sgdma_m_read_translator_avalon_universal_master_0_lock),               //                          .lock
		.uav_debugaccess        (sgdma_m_read_translator_avalon_universal_master_0_debugaccess),        //                          .debugaccess
		.av_address             (sgdma_m_read_address),                                                 //      avalon_anti_master_0.address
		.av_waitrequest         (sgdma_m_read_waitrequest),                                             //                          .waitrequest
		.av_read                (sgdma_m_read_read),                                                    //                          .read
		.av_readdata            (sgdma_m_read_readdata),                                                //                          .readdata
		.av_readdatavalid       (sgdma_m_read_readdatavalid),                                           //                          .readdatavalid
		.av_burstcount          (1'b1),                                                                 //               (terminated)
		.av_byteenable          (8'b11111111),                                                          //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                 //               (terminated)
		.av_begintransfer       (1'b0),                                                                 //               (terminated)
		.av_chipselect          (1'b0),                                                                 //               (terminated)
		.av_write               (1'b0),                                                                 //               (terminated)
		.av_writedata           (64'b0000000000000000000000000000000000000000000000000000000000000000), //               (terminated)
		.av_lock                (1'b0),                                                                 //               (terminated)
		.av_debugaccess         (1'b0),                                                                 //               (terminated)
		.uav_clken              (),                                                                     //               (terminated)
		.av_clken               (1'b1),                                                                 //               (terminated)
		.uav_response           (2'b00),                                                                //               (terminated)
		.av_response            (),                                                                     //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                 //               (terminated)
		.av_writeresponsevalid  ()                                                                      //               (terminated)
	);

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (32),
		.AV_DATA_W                   (64),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (8),
		.UAV_ADDRESS_W               (32),
		.UAV_BURSTCOUNT_W            (4),
		.USE_READ                    (0),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (0),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (8),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) sgdma_m_write_translator (
		.clk                    (pcie_ip_pcie_core_clk_clk),                                        //                       clk.clk
		.reset                  (mem_master_clock_reset_reset_reset_bridge_in_reset_reset),         //                     reset.reset
		.uav_address            (sgdma_m_write_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (sgdma_m_write_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (sgdma_m_write_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (sgdma_m_write_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (sgdma_m_write_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (sgdma_m_write_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (sgdma_m_write_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (sgdma_m_write_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (sgdma_m_write_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (sgdma_m_write_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (sgdma_m_write_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (sgdma_m_write_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (sgdma_m_write_waitrequest),                                        //                          .waitrequest
		.av_byteenable          (sgdma_m_write_byteenable),                                         //                          .byteenable
		.av_write               (sgdma_m_write_write),                                              //                          .write
		.av_writedata           (sgdma_m_write_writedata),                                          //                          .writedata
		.av_burstcount          (1'b1),                                                             //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                             //               (terminated)
		.av_begintransfer       (1'b0),                                                             //               (terminated)
		.av_chipselect          (1'b0),                                                             //               (terminated)
		.av_read                (1'b0),                                                             //               (terminated)
		.av_readdata            (),                                                                 //               (terminated)
		.av_readdatavalid       (),                                                                 //               (terminated)
		.av_lock                (1'b0),                                                             //               (terminated)
		.av_debugaccess         (1'b0),                                                             //               (terminated)
		.uav_clken              (),                                                                 //               (terminated)
		.av_clken               (1'b1),                                                             //               (terminated)
		.uav_response           (2'b00),                                                            //               (terminated)
		.av_response            (),                                                                 //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                             //               (terminated)
		.av_writeresponsevalid  ()                                                                  //               (terminated)
	);

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (32),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (32),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (0),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) sgdma_descriptor_read_translator (
		.clk                    (pcie_ip_pcie_core_clk_clk),                                                //                       clk.clk
		.reset                  (mem_master_clock_reset_reset_reset_bridge_in_reset_reset),                 //                     reset.reset
		.uav_address            (sgdma_descriptor_read_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (sgdma_descriptor_read_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (sgdma_descriptor_read_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (sgdma_descriptor_read_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (sgdma_descriptor_read_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (sgdma_descriptor_read_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (sgdma_descriptor_read_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (sgdma_descriptor_read_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (sgdma_descriptor_read_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (sgdma_descriptor_read_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (sgdma_descriptor_read_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (sgdma_descriptor_read_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (sgdma_descriptor_read_waitrequest),                                        //                          .waitrequest
		.av_read                (sgdma_descriptor_read_read),                                               //                          .read
		.av_readdata            (sgdma_descriptor_read_readdata),                                           //                          .readdata
		.av_readdatavalid       (sgdma_descriptor_read_readdatavalid),                                      //                          .readdatavalid
		.av_burstcount          (1'b1),                                                                     //               (terminated)
		.av_byteenable          (4'b1111),                                                                  //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                     //               (terminated)
		.av_begintransfer       (1'b0),                                                                     //               (terminated)
		.av_chipselect          (1'b0),                                                                     //               (terminated)
		.av_write               (1'b0),                                                                     //               (terminated)
		.av_writedata           (32'b00000000000000000000000000000000),                                     //               (terminated)
		.av_lock                (1'b0),                                                                     //               (terminated)
		.av_debugaccess         (1'b0),                                                                     //               (terminated)
		.uav_clken              (),                                                                         //               (terminated)
		.av_clken               (1'b1),                                                                     //               (terminated)
		.uav_response           (2'b00),                                                                    //               (terminated)
		.av_response            (),                                                                         //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                     //               (terminated)
		.av_writeresponsevalid  ()                                                                          //               (terminated)
	);

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (32),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (32),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (0),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (0),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) sgdma_descriptor_write_translator (
		.clk                    (pcie_ip_pcie_core_clk_clk),                                                 //                       clk.clk
		.reset                  (mem_master_clock_reset_reset_reset_bridge_in_reset_reset),                  //                     reset.reset
		.uav_address            (sgdma_descriptor_write_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (sgdma_descriptor_write_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (sgdma_descriptor_write_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (sgdma_descriptor_write_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (sgdma_descriptor_write_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (sgdma_descriptor_write_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (sgdma_descriptor_write_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (sgdma_descriptor_write_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (sgdma_descriptor_write_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (sgdma_descriptor_write_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (sgdma_descriptor_write_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (sgdma_descriptor_write_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (sgdma_descriptor_write_waitrequest),                                        //                          .waitrequest
		.av_write               (sgdma_descriptor_write_write),                                              //                          .write
		.av_writedata           (sgdma_descriptor_write_writedata),                                          //                          .writedata
		.av_burstcount          (1'b1),                                                                      //               (terminated)
		.av_byteenable          (4'b1111),                                                                   //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                      //               (terminated)
		.av_begintransfer       (1'b0),                                                                      //               (terminated)
		.av_chipselect          (1'b0),                                                                      //               (terminated)
		.av_read                (1'b0),                                                                      //               (terminated)
		.av_readdata            (),                                                                          //               (terminated)
		.av_readdatavalid       (),                                                                          //               (terminated)
		.av_lock                (1'b0),                                                                      //               (terminated)
		.av_debugaccess         (1'b0),                                                                      //               (terminated)
		.uav_clken              (),                                                                          //               (terminated)
		.av_clken               (1'b1),                                                                      //               (terminated)
		.uav_response           (2'b00),                                                                     //               (terminated)
		.av_response            (),                                                                          //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                      //               (terminated)
		.av_writeresponsevalid  ()                                                                           //               (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (14),
		.AV_DATA_W                      (64),
		.UAV_DATA_W                     (64),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (8),
		.UAV_BYTEENABLE_W               (8),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (4),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (8),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) onchip_memory_s1_translator (
		.clk                    (pcie_ip_pcie_core_clk_clk),                                //                      clk.clk
		.reset                  (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (onchip_memory_s1_agent_m0_address),                        // avalon_universal_slave_0.address
		.uav_burstcount         (onchip_memory_s1_agent_m0_burstcount),                     //                         .burstcount
		.uav_read               (onchip_memory_s1_agent_m0_read),                           //                         .read
		.uav_write              (onchip_memory_s1_agent_m0_write),                          //                         .write
		.uav_waitrequest        (onchip_memory_s1_agent_m0_waitrequest),                    //                         .waitrequest
		.uav_readdatavalid      (onchip_memory_s1_agent_m0_readdatavalid),                  //                         .readdatavalid
		.uav_byteenable         (onchip_memory_s1_agent_m0_byteenable),                     //                         .byteenable
		.uav_readdata           (onchip_memory_s1_agent_m0_readdata),                       //                         .readdata
		.uav_writedata          (onchip_memory_s1_agent_m0_writedata),                      //                         .writedata
		.uav_lock               (onchip_memory_s1_agent_m0_lock),                           //                         .lock
		.uav_debugaccess        (onchip_memory_s1_agent_m0_debugaccess),                    //                         .debugaccess
		.av_address             (onchip_memory_s1_address),                                 //      avalon_anti_slave_0.address
		.av_write               (onchip_memory_s1_write),                                   //                         .write
		.av_readdata            (onchip_memory_s1_readdata),                                //                         .readdata
		.av_writedata           (onchip_memory_s1_writedata),                               //                         .writedata
		.av_byteenable          (onchip_memory_s1_byteenable),                              //                         .byteenable
		.av_chipselect          (onchip_memory_s1_chipselect),                              //                         .chipselect
		.av_clken               (onchip_memory_s1_clken),                                   //                         .clken
		.av_read                (),                                                         //              (terminated)
		.av_begintransfer       (),                                                         //              (terminated)
		.av_beginbursttransfer  (),                                                         //              (terminated)
		.av_burstcount          (),                                                         //              (terminated)
		.av_readdatavalid       (1'b0),                                                     //              (terminated)
		.av_waitrequest         (1'b0),                                                     //              (terminated)
		.av_writebyteenable     (),                                                         //              (terminated)
		.av_lock                (),                                                         //              (terminated)
		.uav_clken              (1'b0),                                                     //              (terminated)
		.av_debugaccess         (),                                                         //              (terminated)
		.av_outputenable        (),                                                         //              (terminated)
		.uav_response           (),                                                         //              (terminated)
		.av_response            (2'b00),                                                    //              (terminated)
		.uav_writeresponsevalid (),                                                         //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                      //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (25),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (1),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) sram0_s1_translator (
		.clk                    (altpll_0_c1_clk),                         //                      clk.clk
		.reset                  (sram0_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (sram0_s1_agent_m0_address),               // avalon_universal_slave_0.address
		.uav_burstcount         (sram0_s1_agent_m0_burstcount),            //                         .burstcount
		.uav_read               (sram0_s1_agent_m0_read),                  //                         .read
		.uav_write              (sram0_s1_agent_m0_write),                 //                         .write
		.uav_waitrequest        (sram0_s1_agent_m0_waitrequest),           //                         .waitrequest
		.uav_readdatavalid      (sram0_s1_agent_m0_readdatavalid),         //                         .readdatavalid
		.uav_byteenable         (sram0_s1_agent_m0_byteenable),            //                         .byteenable
		.uav_readdata           (sram0_s1_agent_m0_readdata),              //                         .readdata
		.uav_writedata          (sram0_s1_agent_m0_writedata),             //                         .writedata
		.uav_lock               (sram0_s1_agent_m0_lock),                  //                         .lock
		.uav_debugaccess        (sram0_s1_agent_m0_debugaccess),           //                         .debugaccess
		.av_address             (sram0_s1_address),                        //      avalon_anti_slave_0.address
		.av_write               (sram0_s1_write),                          //                         .write
		.av_read                (sram0_s1_read),                           //                         .read
		.av_readdata            (sram0_s1_readdata),                       //                         .readdata
		.av_writedata           (sram0_s1_writedata),                      //                         .writedata
		.av_byteenable          (sram0_s1_byteenable),                     //                         .byteenable
		.av_readdatavalid       (sram0_s1_readdatavalid),                  //                         .readdatavalid
		.av_waitrequest         (sram0_s1_waitrequest),                    //                         .waitrequest
		.av_chipselect          (sram0_s1_chipselect),                     //                         .chipselect
		.av_begintransfer       (),                                        //              (terminated)
		.av_beginbursttransfer  (),                                        //              (terminated)
		.av_burstcount          (),                                        //              (terminated)
		.av_writebyteenable     (),                                        //              (terminated)
		.av_lock                (),                                        //              (terminated)
		.av_clken               (),                                        //              (terminated)
		.uav_clken              (1'b0),                                    //              (terminated)
		.av_debugaccess         (),                                        //              (terminated)
		.av_outputenable        (),                                        //              (terminated)
		.uav_response           (),                                        //              (terminated)
		.av_response            (2'b00),                                   //              (terminated)
		.uav_writeresponsevalid (),                                        //              (terminated)
		.av_writeresponsevalid  (1'b0)                                     //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (31),
		.AV_DATA_W                      (64),
		.UAV_DATA_W                     (64),
		.AV_BURSTCOUNT_W                (7),
		.AV_BYTEENABLE_W                (8),
		.UAV_BYTEENABLE_W               (8),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (10),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (1),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (8),
		.AV_ADDRESS_SYMBOLS             (1),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (1),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) pcie_ip_txs_translator (
		.clk                    (pcie_ip_pcie_core_clk_clk),                                   //                      clk.clk
		.reset                  (pcie_ip_bar1_0_translator_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (pcie_ip_txs_agent_m0_address),                                // avalon_universal_slave_0.address
		.uav_burstcount         (pcie_ip_txs_agent_m0_burstcount),                             //                         .burstcount
		.uav_read               (pcie_ip_txs_agent_m0_read),                                   //                         .read
		.uav_write              (pcie_ip_txs_agent_m0_write),                                  //                         .write
		.uav_waitrequest        (pcie_ip_txs_agent_m0_waitrequest),                            //                         .waitrequest
		.uav_readdatavalid      (pcie_ip_txs_agent_m0_readdatavalid),                          //                         .readdatavalid
		.uav_byteenable         (pcie_ip_txs_agent_m0_byteenable),                             //                         .byteenable
		.uav_readdata           (pcie_ip_txs_agent_m0_readdata),                               //                         .readdata
		.uav_writedata          (pcie_ip_txs_agent_m0_writedata),                              //                         .writedata
		.uav_lock               (pcie_ip_txs_agent_m0_lock),                                   //                         .lock
		.uav_debugaccess        (pcie_ip_txs_agent_m0_debugaccess),                            //                         .debugaccess
		.av_address             (pcie_ip_txs_address),                                         //      avalon_anti_slave_0.address
		.av_write               (pcie_ip_txs_write),                                           //                         .write
		.av_read                (pcie_ip_txs_read),                                            //                         .read
		.av_readdata            (pcie_ip_txs_readdata),                                        //                         .readdata
		.av_writedata           (pcie_ip_txs_writedata),                                       //                         .writedata
		.av_burstcount          (pcie_ip_txs_burstcount),                                      //                         .burstcount
		.av_byteenable          (pcie_ip_txs_byteenable),                                      //                         .byteenable
		.av_readdatavalid       (pcie_ip_txs_readdatavalid),                                   //                         .readdatavalid
		.av_waitrequest         (pcie_ip_txs_waitrequest),                                     //                         .waitrequest
		.av_chipselect          (pcie_ip_txs_chipselect),                                      //                         .chipselect
		.av_begintransfer       (),                                                            //              (terminated)
		.av_beginbursttransfer  (),                                                            //              (terminated)
		.av_writebyteenable     (),                                                            //              (terminated)
		.av_lock                (),                                                            //              (terminated)
		.av_clken               (),                                                            //              (terminated)
		.uav_clken              (1'b0),                                                        //              (terminated)
		.av_debugaccess         (),                                                            //              (terminated)
		.av_outputenable        (),                                                            //              (terminated)
		.uav_response           (),                                                            //              (terminated)
		.av_response            (2'b00),                                                       //              (terminated)
		.uav_writeresponsevalid (),                                                            //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                         //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (22),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (3),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (1),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (1),
		.AV_BURSTCOUNT_SYMBOLS          (1),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) ssram0_uas_translator (
		.clk                    (pcie_ip_pcie_core_clk_clk),                                //                      clk.clk
		.reset                  (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (ssram0_uas_agent_m0_address),                              // avalon_universal_slave_0.address
		.uav_burstcount         (ssram0_uas_agent_m0_burstcount),                           //                         .burstcount
		.uav_read               (ssram0_uas_agent_m0_read),                                 //                         .read
		.uav_write              (ssram0_uas_agent_m0_write),                                //                         .write
		.uav_waitrequest        (ssram0_uas_agent_m0_waitrequest),                          //                         .waitrequest
		.uav_readdatavalid      (ssram0_uas_agent_m0_readdatavalid),                        //                         .readdatavalid
		.uav_byteenable         (ssram0_uas_agent_m0_byteenable),                           //                         .byteenable
		.uav_readdata           (ssram0_uas_agent_m0_readdata),                             //                         .readdata
		.uav_writedata          (ssram0_uas_agent_m0_writedata),                            //                         .writedata
		.uav_lock               (ssram0_uas_agent_m0_lock),                                 //                         .lock
		.uav_debugaccess        (ssram0_uas_agent_m0_debugaccess),                          //                         .debugaccess
		.av_address             (ssram0_uas_address),                                       //      avalon_anti_slave_0.address
		.av_write               (ssram0_uas_write),                                         //                         .write
		.av_read                (ssram0_uas_read),                                          //                         .read
		.av_readdata            (ssram0_uas_readdata),                                      //                         .readdata
		.av_writedata           (ssram0_uas_writedata),                                     //                         .writedata
		.av_burstcount          (ssram0_uas_burstcount),                                    //                         .burstcount
		.av_byteenable          (ssram0_uas_byteenable),                                    //                         .byteenable
		.av_readdatavalid       (ssram0_uas_readdatavalid),                                 //                         .readdatavalid
		.av_waitrequest         (ssram0_uas_waitrequest),                                   //                         .waitrequest
		.av_lock                (ssram0_uas_lock),                                          //                         .lock
		.av_debugaccess         (ssram0_uas_debugaccess),                                   //                         .debugaccess
		.av_begintransfer       (),                                                         //              (terminated)
		.av_beginbursttransfer  (),                                                         //              (terminated)
		.av_writebyteenable     (),                                                         //              (terminated)
		.av_chipselect          (),                                                         //              (terminated)
		.av_clken               (),                                                         //              (terminated)
		.uav_clken              (1'b0),                                                     //              (terminated)
		.av_outputenable        (),                                                         //              (terminated)
		.uav_response           (),                                                         //              (terminated)
		.av_response            (2'b00),                                                    //              (terminated)
		.uav_writeresponsevalid (),                                                         //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                      //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (22),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (3),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (1),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (1),
		.AV_BURSTCOUNT_SYMBOLS          (1),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) ssram1_uas_translator (
		.clk                    (pcie_ip_pcie_core_clk_clk),                                //                      clk.clk
		.reset                  (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (ssram1_uas_agent_m0_address),                              // avalon_universal_slave_0.address
		.uav_burstcount         (ssram1_uas_agent_m0_burstcount),                           //                         .burstcount
		.uav_read               (ssram1_uas_agent_m0_read),                                 //                         .read
		.uav_write              (ssram1_uas_agent_m0_write),                                //                         .write
		.uav_waitrequest        (ssram1_uas_agent_m0_waitrequest),                          //                         .waitrequest
		.uav_readdatavalid      (ssram1_uas_agent_m0_readdatavalid),                        //                         .readdatavalid
		.uav_byteenable         (ssram1_uas_agent_m0_byteenable),                           //                         .byteenable
		.uav_readdata           (ssram1_uas_agent_m0_readdata),                             //                         .readdata
		.uav_writedata          (ssram1_uas_agent_m0_writedata),                            //                         .writedata
		.uav_lock               (ssram1_uas_agent_m0_lock),                                 //                         .lock
		.uav_debugaccess        (ssram1_uas_agent_m0_debugaccess),                          //                         .debugaccess
		.av_address             (ssram1_uas_address),                                       //      avalon_anti_slave_0.address
		.av_write               (ssram1_uas_write),                                         //                         .write
		.av_read                (ssram1_uas_read),                                          //                         .read
		.av_readdata            (ssram1_uas_readdata),                                      //                         .readdata
		.av_writedata           (ssram1_uas_writedata),                                     //                         .writedata
		.av_burstcount          (ssram1_uas_burstcount),                                    //                         .burstcount
		.av_byteenable          (ssram1_uas_byteenable),                                    //                         .byteenable
		.av_readdatavalid       (ssram1_uas_readdatavalid),                                 //                         .readdatavalid
		.av_waitrequest         (ssram1_uas_waitrequest),                                   //                         .waitrequest
		.av_lock                (ssram1_uas_lock),                                          //                         .lock
		.av_debugaccess         (ssram1_uas_debugaccess),                                   //                         .debugaccess
		.av_begintransfer       (),                                                         //              (terminated)
		.av_beginbursttransfer  (),                                                         //              (terminated)
		.av_writebyteenable     (),                                                         //              (terminated)
		.av_chipselect          (),                                                         //              (terminated)
		.av_clken               (),                                                         //              (terminated)
		.uav_clken              (1'b0),                                                     //              (terminated)
		.av_outputenable        (),                                                         //              (terminated)
		.uav_response           (),                                                         //              (terminated)
		.av_response            (2'b00),                                                    //              (terminated)
		.uav_writeresponsevalid (),                                                         //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                      //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) led_s1_translator (
		.clk                    (pcie_ip_pcie_core_clk_clk),                                //                      clk.clk
		.reset                  (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (led_s1_agent_m0_address),                                  // avalon_universal_slave_0.address
		.uav_burstcount         (led_s1_agent_m0_burstcount),                               //                         .burstcount
		.uav_read               (led_s1_agent_m0_read),                                     //                         .read
		.uav_write              (led_s1_agent_m0_write),                                    //                         .write
		.uav_waitrequest        (led_s1_agent_m0_waitrequest),                              //                         .waitrequest
		.uav_readdatavalid      (led_s1_agent_m0_readdatavalid),                            //                         .readdatavalid
		.uav_byteenable         (led_s1_agent_m0_byteenable),                               //                         .byteenable
		.uav_readdata           (led_s1_agent_m0_readdata),                                 //                         .readdata
		.uav_writedata          (led_s1_agent_m0_writedata),                                //                         .writedata
		.uav_lock               (led_s1_agent_m0_lock),                                     //                         .lock
		.uav_debugaccess        (led_s1_agent_m0_debugaccess),                              //                         .debugaccess
		.av_address             (led_s1_address),                                           //      avalon_anti_slave_0.address
		.av_write               (led_s1_write),                                             //                         .write
		.av_readdata            (led_s1_readdata),                                          //                         .readdata
		.av_writedata           (led_s1_writedata),                                         //                         .writedata
		.av_chipselect          (led_s1_chipselect),                                        //                         .chipselect
		.av_read                (),                                                         //              (terminated)
		.av_begintransfer       (),                                                         //              (terminated)
		.av_beginbursttransfer  (),                                                         //              (terminated)
		.av_burstcount          (),                                                         //              (terminated)
		.av_byteenable          (),                                                         //              (terminated)
		.av_readdatavalid       (1'b0),                                                     //              (terminated)
		.av_waitrequest         (1'b0),                                                     //              (terminated)
		.av_writebyteenable     (),                                                         //              (terminated)
		.av_lock                (),                                                         //              (terminated)
		.av_clken               (),                                                         //              (terminated)
		.uav_clken              (1'b0),                                                     //              (terminated)
		.av_debugaccess         (),                                                         //              (terminated)
		.av_outputenable        (),                                                         //              (terminated)
		.uav_response           (),                                                         //              (terminated)
		.av_response            (2'b00),                                                    //              (terminated)
		.uav_writeresponsevalid (),                                                         //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                      //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) button_s1_translator (
		.clk                    (pcie_ip_pcie_core_clk_clk),                                //                      clk.clk
		.reset                  (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (button_s1_agent_m0_address),                               // avalon_universal_slave_0.address
		.uav_burstcount         (button_s1_agent_m0_burstcount),                            //                         .burstcount
		.uav_read               (button_s1_agent_m0_read),                                  //                         .read
		.uav_write              (button_s1_agent_m0_write),                                 //                         .write
		.uav_waitrequest        (button_s1_agent_m0_waitrequest),                           //                         .waitrequest
		.uav_readdatavalid      (button_s1_agent_m0_readdatavalid),                         //                         .readdatavalid
		.uav_byteenable         (button_s1_agent_m0_byteenable),                            //                         .byteenable
		.uav_readdata           (button_s1_agent_m0_readdata),                              //                         .readdata
		.uav_writedata          (button_s1_agent_m0_writedata),                             //                         .writedata
		.uav_lock               (button_s1_agent_m0_lock),                                  //                         .lock
		.uav_debugaccess        (button_s1_agent_m0_debugaccess),                           //                         .debugaccess
		.av_address             (button_s1_address),                                        //      avalon_anti_slave_0.address
		.av_write               (button_s1_write),                                          //                         .write
		.av_readdata            (button_s1_readdata),                                       //                         .readdata
		.av_writedata           (button_s1_writedata),                                      //                         .writedata
		.av_chipselect          (button_s1_chipselect),                                     //                         .chipselect
		.av_read                (),                                                         //              (terminated)
		.av_begintransfer       (),                                                         //              (terminated)
		.av_beginbursttransfer  (),                                                         //              (terminated)
		.av_burstcount          (),                                                         //              (terminated)
		.av_byteenable          (),                                                         //              (terminated)
		.av_readdatavalid       (1'b0),                                                     //              (terminated)
		.av_waitrequest         (1'b0),                                                     //              (terminated)
		.av_writebyteenable     (),                                                         //              (terminated)
		.av_lock                (),                                                         //              (terminated)
		.av_clken               (),                                                         //              (terminated)
		.uav_clken              (1'b0),                                                     //              (terminated)
		.av_debugaccess         (),                                                         //              (terminated)
		.av_outputenable        (),                                                         //              (terminated)
		.uav_response           (),                                                         //              (terminated)
		.av_response            (2'b00),                                                    //              (terminated)
		.uav_writeresponsevalid (),                                                         //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                      //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) pio_size_s1_translator (
		.clk                    (pcie_ip_pcie_core_clk_clk),                                //                      clk.clk
		.reset                  (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (pio_size_s1_agent_m0_address),                             // avalon_universal_slave_0.address
		.uav_burstcount         (pio_size_s1_agent_m0_burstcount),                          //                         .burstcount
		.uav_read               (pio_size_s1_agent_m0_read),                                //                         .read
		.uav_write              (pio_size_s1_agent_m0_write),                               //                         .write
		.uav_waitrequest        (pio_size_s1_agent_m0_waitrequest),                         //                         .waitrequest
		.uav_readdatavalid      (pio_size_s1_agent_m0_readdatavalid),                       //                         .readdatavalid
		.uav_byteenable         (pio_size_s1_agent_m0_byteenable),                          //                         .byteenable
		.uav_readdata           (pio_size_s1_agent_m0_readdata),                            //                         .readdata
		.uav_writedata          (pio_size_s1_agent_m0_writedata),                           //                         .writedata
		.uav_lock               (pio_size_s1_agent_m0_lock),                                //                         .lock
		.uav_debugaccess        (pio_size_s1_agent_m0_debugaccess),                         //                         .debugaccess
		.av_address             (pio_size_s1_address),                                      //      avalon_anti_slave_0.address
		.av_write               (pio_size_s1_write),                                        //                         .write
		.av_readdata            (pio_size_s1_readdata),                                     //                         .readdata
		.av_writedata           (pio_size_s1_writedata),                                    //                         .writedata
		.av_chipselect          (pio_size_s1_chipselect),                                   //                         .chipselect
		.av_read                (),                                                         //              (terminated)
		.av_begintransfer       (),                                                         //              (terminated)
		.av_beginbursttransfer  (),                                                         //              (terminated)
		.av_burstcount          (),                                                         //              (terminated)
		.av_byteenable          (),                                                         //              (terminated)
		.av_readdatavalid       (1'b0),                                                     //              (terminated)
		.av_waitrequest         (1'b0),                                                     //              (terminated)
		.av_writebyteenable     (),                                                         //              (terminated)
		.av_lock                (),                                                         //              (terminated)
		.av_clken               (),                                                         //              (terminated)
		.uav_clken              (1'b0),                                                     //              (terminated)
		.av_debugaccess         (),                                                         //              (terminated)
		.av_outputenable        (),                                                         //              (terminated)
		.uav_response           (),                                                         //              (terminated)
		.av_response            (2'b00),                                                    //              (terminated)
		.uav_writeresponsevalid (),                                                         //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                      //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) chip_sel_s1_translator (
		.clk                    (pcie_ip_pcie_core_clk_clk),                                //                      clk.clk
		.reset                  (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (chip_sel_s1_agent_m0_address),                             // avalon_universal_slave_0.address
		.uav_burstcount         (chip_sel_s1_agent_m0_burstcount),                          //                         .burstcount
		.uav_read               (chip_sel_s1_agent_m0_read),                                //                         .read
		.uav_write              (chip_sel_s1_agent_m0_write),                               //                         .write
		.uav_waitrequest        (chip_sel_s1_agent_m0_waitrequest),                         //                         .waitrequest
		.uav_readdatavalid      (chip_sel_s1_agent_m0_readdatavalid),                       //                         .readdatavalid
		.uav_byteenable         (chip_sel_s1_agent_m0_byteenable),                          //                         .byteenable
		.uav_readdata           (chip_sel_s1_agent_m0_readdata),                            //                         .readdata
		.uav_writedata          (chip_sel_s1_agent_m0_writedata),                           //                         .writedata
		.uav_lock               (chip_sel_s1_agent_m0_lock),                                //                         .lock
		.uav_debugaccess        (chip_sel_s1_agent_m0_debugaccess),                         //                         .debugaccess
		.av_address             (chip_sel_s1_address),                                      //      avalon_anti_slave_0.address
		.av_write               (chip_sel_s1_write),                                        //                         .write
		.av_readdata            (chip_sel_s1_readdata),                                     //                         .readdata
		.av_writedata           (chip_sel_s1_writedata),                                    //                         .writedata
		.av_chipselect          (chip_sel_s1_chipselect),                                   //                         .chipselect
		.av_read                (),                                                         //              (terminated)
		.av_begintransfer       (),                                                         //              (terminated)
		.av_beginbursttransfer  (),                                                         //              (terminated)
		.av_burstcount          (),                                                         //              (terminated)
		.av_byteenable          (),                                                         //              (terminated)
		.av_readdatavalid       (1'b0),                                                     //              (terminated)
		.av_waitrequest         (1'b0),                                                     //              (terminated)
		.av_writebyteenable     (),                                                         //              (terminated)
		.av_lock                (),                                                         //              (terminated)
		.av_clken               (),                                                         //              (terminated)
		.uav_clken              (1'b0),                                                     //              (terminated)
		.av_debugaccess         (),                                                         //              (terminated)
		.av_outputenable        (),                                                         //              (terminated)
		.uav_response           (),                                                         //              (terminated)
		.av_response            (2'b00),                                                    //              (terminated)
		.uav_writeresponsevalid (),                                                         //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                      //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) width_s1_translator (
		.clk                    (pcie_ip_pcie_core_clk_clk),                                //                      clk.clk
		.reset                  (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (width_s1_agent_m0_address),                                // avalon_universal_slave_0.address
		.uav_burstcount         (width_s1_agent_m0_burstcount),                             //                         .burstcount
		.uav_read               (width_s1_agent_m0_read),                                   //                         .read
		.uav_write              (width_s1_agent_m0_write),                                  //                         .write
		.uav_waitrequest        (width_s1_agent_m0_waitrequest),                            //                         .waitrequest
		.uav_readdatavalid      (width_s1_agent_m0_readdatavalid),                          //                         .readdatavalid
		.uav_byteenable         (width_s1_agent_m0_byteenable),                             //                         .byteenable
		.uav_readdata           (width_s1_agent_m0_readdata),                               //                         .readdata
		.uav_writedata          (width_s1_agent_m0_writedata),                              //                         .writedata
		.uav_lock               (width_s1_agent_m0_lock),                                   //                         .lock
		.uav_debugaccess        (width_s1_agent_m0_debugaccess),                            //                         .debugaccess
		.av_address             (width_s1_address),                                         //      avalon_anti_slave_0.address
		.av_readdata            (width_s1_readdata),                                        //                         .readdata
		.av_write               (),                                                         //              (terminated)
		.av_read                (),                                                         //              (terminated)
		.av_writedata           (),                                                         //              (terminated)
		.av_begintransfer       (),                                                         //              (terminated)
		.av_beginbursttransfer  (),                                                         //              (terminated)
		.av_burstcount          (),                                                         //              (terminated)
		.av_byteenable          (),                                                         //              (terminated)
		.av_readdatavalid       (1'b0),                                                     //              (terminated)
		.av_waitrequest         (1'b0),                                                     //              (terminated)
		.av_writebyteenable     (),                                                         //              (terminated)
		.av_lock                (),                                                         //              (terminated)
		.av_chipselect          (),                                                         //              (terminated)
		.av_clken               (),                                                         //              (terminated)
		.uav_clken              (1'b0),                                                     //              (terminated)
		.av_debugaccess         (),                                                         //              (terminated)
		.av_outputenable        (),                                                         //              (terminated)
		.uav_response           (),                                                         //              (terminated)
		.av_response            (2'b00),                                                    //              (terminated)
		.uav_writeresponsevalid (),                                                         //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                      //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) height_s1_translator (
		.clk                    (pcie_ip_pcie_core_clk_clk),                                //                      clk.clk
		.reset                  (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (height_s1_agent_m0_address),                               // avalon_universal_slave_0.address
		.uav_burstcount         (height_s1_agent_m0_burstcount),                            //                         .burstcount
		.uav_read               (height_s1_agent_m0_read),                                  //                         .read
		.uav_write              (height_s1_agent_m0_write),                                 //                         .write
		.uav_waitrequest        (height_s1_agent_m0_waitrequest),                           //                         .waitrequest
		.uav_readdatavalid      (height_s1_agent_m0_readdatavalid),                         //                         .readdatavalid
		.uav_byteenable         (height_s1_agent_m0_byteenable),                            //                         .byteenable
		.uav_readdata           (height_s1_agent_m0_readdata),                              //                         .readdata
		.uav_writedata          (height_s1_agent_m0_writedata),                             //                         .writedata
		.uav_lock               (height_s1_agent_m0_lock),                                  //                         .lock
		.uav_debugaccess        (height_s1_agent_m0_debugaccess),                           //                         .debugaccess
		.av_address             (height_s1_address),                                        //      avalon_anti_slave_0.address
		.av_readdata            (height_s1_readdata),                                       //                         .readdata
		.av_write               (),                                                         //              (terminated)
		.av_read                (),                                                         //              (terminated)
		.av_writedata           (),                                                         //              (terminated)
		.av_begintransfer       (),                                                         //              (terminated)
		.av_beginbursttransfer  (),                                                         //              (terminated)
		.av_burstcount          (),                                                         //              (terminated)
		.av_byteenable          (),                                                         //              (terminated)
		.av_readdatavalid       (1'b0),                                                     //              (terminated)
		.av_waitrequest         (1'b0),                                                     //              (terminated)
		.av_writebyteenable     (),                                                         //              (terminated)
		.av_lock                (),                                                         //              (terminated)
		.av_chipselect          (),                                                         //              (terminated)
		.av_clken               (),                                                         //              (terminated)
		.uav_clken              (1'b0),                                                     //              (terminated)
		.av_debugaccess         (),                                                         //              (terminated)
		.av_outputenable        (),                                                         //              (terminated)
		.uav_response           (),                                                         //              (terminated)
		.av_response            (2'b00),                                                    //              (terminated)
		.uav_writeresponsevalid (),                                                         //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                      //              (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (114),
		.PKT_ORI_BURST_SIZE_L      (112),
		.PKT_RESPONSE_STATUS_H     (111),
		.PKT_RESPONSE_STATUS_L     (110),
		.PKT_QOS_H                 (93),
		.PKT_QOS_L                 (93),
		.PKT_DATA_SIDEBAND_H       (91),
		.PKT_DATA_SIDEBAND_L       (91),
		.PKT_ADDR_SIDEBAND_H       (90),
		.PKT_ADDR_SIDEBAND_L       (90),
		.PKT_BURST_TYPE_H          (89),
		.PKT_BURST_TYPE_L          (88),
		.PKT_CACHE_H               (109),
		.PKT_CACHE_L               (106),
		.PKT_THREAD_ID_H           (102),
		.PKT_THREAD_ID_L           (102),
		.PKT_BURST_SIZE_H          (87),
		.PKT_BURST_SIZE_L          (85),
		.PKT_TRANS_EXCLUSIVE       (73),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (92),
		.PKT_PROTECTION_H          (105),
		.PKT_PROTECTION_L          (103),
		.PKT_BURSTWRAP_H           (84),
		.PKT_BURSTWRAP_L           (84),
		.PKT_BYTE_CNT_H            (83),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (97),
		.PKT_SRC_ID_L              (94),
		.PKT_DEST_ID_H             (101),
		.PKT_DEST_ID_L             (98),
		.ST_DATA_W                 (115),
		.ST_CHANNEL_W              (11),
		.AV_BURSTCOUNT_W           (10),
		.SUPPRESS_0_BYTEEN_RSP     (1),
		.ID                        (0),
		.BURSTWRAP_VALUE           (1),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) mem_master_avalon_master_agent (
		.clk                   (pcie_ip_pcie_core_clk_clk),                                                   //       clk.clk
		.reset                 (mem_master_clock_reset_reset_reset_bridge_in_reset_reset),                    // clk_reset.reset
		.av_address            (mem_master_avalon_master_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (mem_master_avalon_master_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (mem_master_avalon_master_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (mem_master_avalon_master_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (mem_master_avalon_master_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (mem_master_avalon_master_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (mem_master_avalon_master_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (mem_master_avalon_master_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (mem_master_avalon_master_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (mem_master_avalon_master_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (mem_master_avalon_master_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (mem_master_avalon_master_agent_cp_valid),                                     //        cp.valid
		.cp_data               (mem_master_avalon_master_agent_cp_data),                                      //          .data
		.cp_startofpacket      (mem_master_avalon_master_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (mem_master_avalon_master_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (mem_master_avalon_master_agent_cp_ready),                                     //          .ready
		.rp_valid              (mem_master_avalon_master_limiter_rsp_src_valid),                              //        rp.valid
		.rp_data               (mem_master_avalon_master_limiter_rsp_src_data),                               //          .data
		.rp_channel            (mem_master_avalon_master_limiter_rsp_src_channel),                            //          .channel
		.rp_startofpacket      (mem_master_avalon_master_limiter_rsp_src_startofpacket),                      //          .startofpacket
		.rp_endofpacket        (mem_master_avalon_master_limiter_rsp_src_endofpacket),                        //          .endofpacket
		.rp_ready              (mem_master_avalon_master_limiter_rsp_src_ready),                              //          .ready
		.av_response           (),                                                                            // (terminated)
		.av_writeresponsevalid ()                                                                             // (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (150),
		.PKT_ORI_BURST_SIZE_L      (148),
		.PKT_RESPONSE_STATUS_H     (147),
		.PKT_RESPONSE_STATUS_L     (146),
		.PKT_QOS_H                 (129),
		.PKT_QOS_L                 (129),
		.PKT_DATA_SIDEBAND_H       (127),
		.PKT_DATA_SIDEBAND_L       (127),
		.PKT_ADDR_SIDEBAND_H       (126),
		.PKT_ADDR_SIDEBAND_L       (126),
		.PKT_BURST_TYPE_H          (125),
		.PKT_BURST_TYPE_L          (124),
		.PKT_CACHE_H               (145),
		.PKT_CACHE_L               (142),
		.PKT_THREAD_ID_H           (138),
		.PKT_THREAD_ID_L           (138),
		.PKT_BURST_SIZE_H          (123),
		.PKT_BURST_SIZE_L          (121),
		.PKT_TRANS_EXCLUSIVE       (109),
		.PKT_TRANS_LOCK            (108),
		.PKT_BEGIN_BURST           (128),
		.PKT_PROTECTION_H          (141),
		.PKT_PROTECTION_L          (139),
		.PKT_BURSTWRAP_H           (120),
		.PKT_BURSTWRAP_L           (120),
		.PKT_BYTE_CNT_H            (119),
		.PKT_BYTE_CNT_L            (110),
		.PKT_ADDR_H                (103),
		.PKT_ADDR_L                (72),
		.PKT_TRANS_COMPRESSED_READ (104),
		.PKT_TRANS_POSTED          (105),
		.PKT_TRANS_WRITE           (106),
		.PKT_TRANS_READ            (107),
		.PKT_DATA_H                (63),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (71),
		.PKT_BYTEEN_L              (64),
		.PKT_SRC_ID_H              (133),
		.PKT_SRC_ID_L              (130),
		.PKT_DEST_ID_H             (137),
		.PKT_DEST_ID_L             (134),
		.ST_DATA_W                 (151),
		.ST_CHANNEL_W              (11),
		.AV_BURSTCOUNT_W           (10),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (1),
		.BURSTWRAP_VALUE           (1),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) pcie_ip_bar1_0_agent (
		.clk                   (pcie_ip_pcie_core_clk_clk),                                         //       clk.clk
		.reset                 (pcie_ip_bar1_0_translator_reset_reset_bridge_in_reset_reset),       // clk_reset.reset
		.av_address            (pcie_ip_bar1_0_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (pcie_ip_bar1_0_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (pcie_ip_bar1_0_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (pcie_ip_bar1_0_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (pcie_ip_bar1_0_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (pcie_ip_bar1_0_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (pcie_ip_bar1_0_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (pcie_ip_bar1_0_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (pcie_ip_bar1_0_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (pcie_ip_bar1_0_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (pcie_ip_bar1_0_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (pcie_ip_bar1_0_agent_cp_valid),                                     //        cp.valid
		.cp_data               (pcie_ip_bar1_0_agent_cp_data),                                      //          .data
		.cp_startofpacket      (pcie_ip_bar1_0_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (pcie_ip_bar1_0_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (pcie_ip_bar1_0_agent_cp_ready),                                     //          .ready
		.rp_valid              (pcie_ip_bar1_0_limiter_rsp_src_valid),                              //        rp.valid
		.rp_data               (pcie_ip_bar1_0_limiter_rsp_src_data),                               //          .data
		.rp_channel            (pcie_ip_bar1_0_limiter_rsp_src_channel),                            //          .channel
		.rp_startofpacket      (pcie_ip_bar1_0_limiter_rsp_src_startofpacket),                      //          .startofpacket
		.rp_endofpacket        (pcie_ip_bar1_0_limiter_rsp_src_endofpacket),                        //          .endofpacket
		.rp_ready              (pcie_ip_bar1_0_limiter_rsp_src_ready),                              //          .ready
		.av_response           (),                                                                  // (terminated)
		.av_writeresponsevalid ()                                                                   // (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (150),
		.PKT_ORI_BURST_SIZE_L      (148),
		.PKT_RESPONSE_STATUS_H     (147),
		.PKT_RESPONSE_STATUS_L     (146),
		.PKT_QOS_H                 (129),
		.PKT_QOS_L                 (129),
		.PKT_DATA_SIDEBAND_H       (127),
		.PKT_DATA_SIDEBAND_L       (127),
		.PKT_ADDR_SIDEBAND_H       (126),
		.PKT_ADDR_SIDEBAND_L       (126),
		.PKT_BURST_TYPE_H          (125),
		.PKT_BURST_TYPE_L          (124),
		.PKT_CACHE_H               (145),
		.PKT_CACHE_L               (142),
		.PKT_THREAD_ID_H           (138),
		.PKT_THREAD_ID_L           (138),
		.PKT_BURST_SIZE_H          (123),
		.PKT_BURST_SIZE_L          (121),
		.PKT_TRANS_EXCLUSIVE       (109),
		.PKT_TRANS_LOCK            (108),
		.PKT_BEGIN_BURST           (128),
		.PKT_PROTECTION_H          (141),
		.PKT_PROTECTION_L          (139),
		.PKT_BURSTWRAP_H           (120),
		.PKT_BURSTWRAP_L           (120),
		.PKT_BYTE_CNT_H            (119),
		.PKT_BYTE_CNT_L            (110),
		.PKT_ADDR_H                (103),
		.PKT_ADDR_L                (72),
		.PKT_TRANS_COMPRESSED_READ (104),
		.PKT_TRANS_POSTED          (105),
		.PKT_TRANS_WRITE           (106),
		.PKT_TRANS_READ            (107),
		.PKT_DATA_H                (63),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (71),
		.PKT_BYTEEN_L              (64),
		.PKT_SRC_ID_H              (133),
		.PKT_SRC_ID_L              (130),
		.PKT_DEST_ID_H             (137),
		.PKT_DEST_ID_L             (134),
		.ST_DATA_W                 (151),
		.ST_CHANNEL_W              (11),
		.AV_BURSTCOUNT_W           (4),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (4),
		.BURSTWRAP_VALUE           (1),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) sgdma_m_read_agent (
		.clk                   (pcie_ip_pcie_core_clk_clk),                                       //       clk.clk
		.reset                 (mem_master_clock_reset_reset_reset_bridge_in_reset_reset),        // clk_reset.reset
		.av_address            (sgdma_m_read_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (sgdma_m_read_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (sgdma_m_read_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (sgdma_m_read_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (sgdma_m_read_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (sgdma_m_read_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (sgdma_m_read_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (sgdma_m_read_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (sgdma_m_read_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (sgdma_m_read_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (sgdma_m_read_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (sgdma_m_read_agent_cp_valid),                                     //        cp.valid
		.cp_data               (sgdma_m_read_agent_cp_data),                                      //          .data
		.cp_startofpacket      (sgdma_m_read_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (sgdma_m_read_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (sgdma_m_read_agent_cp_ready),                                     //          .ready
		.rp_valid              (sgdma_m_read_limiter_rsp_src_valid),                              //        rp.valid
		.rp_data               (sgdma_m_read_limiter_rsp_src_data),                               //          .data
		.rp_channel            (sgdma_m_read_limiter_rsp_src_channel),                            //          .channel
		.rp_startofpacket      (sgdma_m_read_limiter_rsp_src_startofpacket),                      //          .startofpacket
		.rp_endofpacket        (sgdma_m_read_limiter_rsp_src_endofpacket),                        //          .endofpacket
		.rp_ready              (sgdma_m_read_limiter_rsp_src_ready),                              //          .ready
		.av_response           (),                                                                // (terminated)
		.av_writeresponsevalid ()                                                                 // (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (150),
		.PKT_ORI_BURST_SIZE_L      (148),
		.PKT_RESPONSE_STATUS_H     (147),
		.PKT_RESPONSE_STATUS_L     (146),
		.PKT_QOS_H                 (129),
		.PKT_QOS_L                 (129),
		.PKT_DATA_SIDEBAND_H       (127),
		.PKT_DATA_SIDEBAND_L       (127),
		.PKT_ADDR_SIDEBAND_H       (126),
		.PKT_ADDR_SIDEBAND_L       (126),
		.PKT_BURST_TYPE_H          (125),
		.PKT_BURST_TYPE_L          (124),
		.PKT_CACHE_H               (145),
		.PKT_CACHE_L               (142),
		.PKT_THREAD_ID_H           (138),
		.PKT_THREAD_ID_L           (138),
		.PKT_BURST_SIZE_H          (123),
		.PKT_BURST_SIZE_L          (121),
		.PKT_TRANS_EXCLUSIVE       (109),
		.PKT_TRANS_LOCK            (108),
		.PKT_BEGIN_BURST           (128),
		.PKT_PROTECTION_H          (141),
		.PKT_PROTECTION_L          (139),
		.PKT_BURSTWRAP_H           (120),
		.PKT_BURSTWRAP_L           (120),
		.PKT_BYTE_CNT_H            (119),
		.PKT_BYTE_CNT_L            (110),
		.PKT_ADDR_H                (103),
		.PKT_ADDR_L                (72),
		.PKT_TRANS_COMPRESSED_READ (104),
		.PKT_TRANS_POSTED          (105),
		.PKT_TRANS_WRITE           (106),
		.PKT_TRANS_READ            (107),
		.PKT_DATA_H                (63),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (71),
		.PKT_BYTEEN_L              (64),
		.PKT_SRC_ID_H              (133),
		.PKT_SRC_ID_L              (130),
		.PKT_DEST_ID_H             (137),
		.PKT_DEST_ID_L             (134),
		.ST_DATA_W                 (151),
		.ST_CHANNEL_W              (11),
		.AV_BURSTCOUNT_W           (4),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (5),
		.BURSTWRAP_VALUE           (1),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) sgdma_m_write_agent (
		.clk                   (pcie_ip_pcie_core_clk_clk),                                        //       clk.clk
		.reset                 (mem_master_clock_reset_reset_reset_bridge_in_reset_reset),         // clk_reset.reset
		.av_address            (sgdma_m_write_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (sgdma_m_write_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (sgdma_m_write_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (sgdma_m_write_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (sgdma_m_write_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (sgdma_m_write_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (sgdma_m_write_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (sgdma_m_write_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (sgdma_m_write_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (sgdma_m_write_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (sgdma_m_write_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (sgdma_m_write_agent_cp_valid),                                     //        cp.valid
		.cp_data               (sgdma_m_write_agent_cp_data),                                      //          .data
		.cp_startofpacket      (sgdma_m_write_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (sgdma_m_write_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (sgdma_m_write_agent_cp_ready),                                     //          .ready
		.rp_valid              (rsp_mux_003_src_valid),                                            //        rp.valid
		.rp_data               (rsp_mux_003_src_data),                                             //          .data
		.rp_channel            (rsp_mux_003_src_channel),                                          //          .channel
		.rp_startofpacket      (rsp_mux_003_src_startofpacket),                                    //          .startofpacket
		.rp_endofpacket        (rsp_mux_003_src_endofpacket),                                      //          .endofpacket
		.rp_ready              (rsp_mux_003_src_ready),                                            //          .ready
		.av_response           (),                                                                 // (terminated)
		.av_writeresponsevalid ()                                                                  // (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (114),
		.PKT_ORI_BURST_SIZE_L      (112),
		.PKT_RESPONSE_STATUS_H     (111),
		.PKT_RESPONSE_STATUS_L     (110),
		.PKT_QOS_H                 (93),
		.PKT_QOS_L                 (93),
		.PKT_DATA_SIDEBAND_H       (91),
		.PKT_DATA_SIDEBAND_L       (91),
		.PKT_ADDR_SIDEBAND_H       (90),
		.PKT_ADDR_SIDEBAND_L       (90),
		.PKT_BURST_TYPE_H          (89),
		.PKT_BURST_TYPE_L          (88),
		.PKT_CACHE_H               (109),
		.PKT_CACHE_L               (106),
		.PKT_THREAD_ID_H           (102),
		.PKT_THREAD_ID_L           (102),
		.PKT_BURST_SIZE_H          (87),
		.PKT_BURST_SIZE_L          (85),
		.PKT_TRANS_EXCLUSIVE       (73),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (92),
		.PKT_PROTECTION_H          (105),
		.PKT_PROTECTION_L          (103),
		.PKT_BURSTWRAP_H           (84),
		.PKT_BURSTWRAP_L           (84),
		.PKT_BYTE_CNT_H            (83),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (97),
		.PKT_SRC_ID_L              (94),
		.PKT_DEST_ID_H             (101),
		.PKT_DEST_ID_L             (98),
		.ST_DATA_W                 (115),
		.ST_CHANNEL_W              (11),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (1),
		.ID                        (2),
		.BURSTWRAP_VALUE           (1),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) sgdma_descriptor_read_agent (
		.clk                   (pcie_ip_pcie_core_clk_clk),                                                //       clk.clk
		.reset                 (mem_master_clock_reset_reset_reset_bridge_in_reset_reset),                 // clk_reset.reset
		.av_address            (sgdma_descriptor_read_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (sgdma_descriptor_read_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (sgdma_descriptor_read_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (sgdma_descriptor_read_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (sgdma_descriptor_read_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (sgdma_descriptor_read_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (sgdma_descriptor_read_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (sgdma_descriptor_read_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (sgdma_descriptor_read_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (sgdma_descriptor_read_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (sgdma_descriptor_read_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (sgdma_descriptor_read_agent_cp_valid),                                     //        cp.valid
		.cp_data               (sgdma_descriptor_read_agent_cp_data),                                      //          .data
		.cp_startofpacket      (sgdma_descriptor_read_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (sgdma_descriptor_read_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (sgdma_descriptor_read_agent_cp_ready),                                     //          .ready
		.rp_valid              (rsp_mux_004_src_valid),                                                    //        rp.valid
		.rp_data               (rsp_mux_004_src_data),                                                     //          .data
		.rp_channel            (rsp_mux_004_src_channel),                                                  //          .channel
		.rp_startofpacket      (rsp_mux_004_src_startofpacket),                                            //          .startofpacket
		.rp_endofpacket        (rsp_mux_004_src_endofpacket),                                              //          .endofpacket
		.rp_ready              (rsp_mux_004_src_ready),                                                    //          .ready
		.av_response           (),                                                                         // (terminated)
		.av_writeresponsevalid ()                                                                          // (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (114),
		.PKT_ORI_BURST_SIZE_L      (112),
		.PKT_RESPONSE_STATUS_H     (111),
		.PKT_RESPONSE_STATUS_L     (110),
		.PKT_QOS_H                 (93),
		.PKT_QOS_L                 (93),
		.PKT_DATA_SIDEBAND_H       (91),
		.PKT_DATA_SIDEBAND_L       (91),
		.PKT_ADDR_SIDEBAND_H       (90),
		.PKT_ADDR_SIDEBAND_L       (90),
		.PKT_BURST_TYPE_H          (89),
		.PKT_BURST_TYPE_L          (88),
		.PKT_CACHE_H               (109),
		.PKT_CACHE_L               (106),
		.PKT_THREAD_ID_H           (102),
		.PKT_THREAD_ID_L           (102),
		.PKT_BURST_SIZE_H          (87),
		.PKT_BURST_SIZE_L          (85),
		.PKT_TRANS_EXCLUSIVE       (73),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (92),
		.PKT_PROTECTION_H          (105),
		.PKT_PROTECTION_L          (103),
		.PKT_BURSTWRAP_H           (84),
		.PKT_BURSTWRAP_L           (84),
		.PKT_BYTE_CNT_H            (83),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (97),
		.PKT_SRC_ID_L              (94),
		.PKT_DEST_ID_H             (101),
		.PKT_DEST_ID_L             (98),
		.ST_DATA_W                 (115),
		.ST_CHANNEL_W              (11),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (1),
		.ID                        (3),
		.BURSTWRAP_VALUE           (1),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) sgdma_descriptor_write_agent (
		.clk                   (pcie_ip_pcie_core_clk_clk),                                                 //       clk.clk
		.reset                 (mem_master_clock_reset_reset_reset_bridge_in_reset_reset),                  // clk_reset.reset
		.av_address            (sgdma_descriptor_write_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (sgdma_descriptor_write_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (sgdma_descriptor_write_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (sgdma_descriptor_write_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (sgdma_descriptor_write_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (sgdma_descriptor_write_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (sgdma_descriptor_write_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (sgdma_descriptor_write_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (sgdma_descriptor_write_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (sgdma_descriptor_write_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (sgdma_descriptor_write_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (sgdma_descriptor_write_agent_cp_valid),                                     //        cp.valid
		.cp_data               (sgdma_descriptor_write_agent_cp_data),                                      //          .data
		.cp_startofpacket      (sgdma_descriptor_write_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (sgdma_descriptor_write_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (sgdma_descriptor_write_agent_cp_ready),                                     //          .ready
		.rp_valid              (rsp_mux_005_src_valid),                                                     //        rp.valid
		.rp_data               (rsp_mux_005_src_data),                                                      //          .data
		.rp_channel            (rsp_mux_005_src_channel),                                                   //          .channel
		.rp_startofpacket      (rsp_mux_005_src_startofpacket),                                             //          .startofpacket
		.rp_endofpacket        (rsp_mux_005_src_endofpacket),                                               //          .endofpacket
		.rp_ready              (rsp_mux_005_src_ready),                                                     //          .ready
		.av_response           (),                                                                          // (terminated)
		.av_writeresponsevalid ()                                                                           // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (150),
		.PKT_ORI_BURST_SIZE_L      (148),
		.PKT_RESPONSE_STATUS_H     (147),
		.PKT_RESPONSE_STATUS_L     (146),
		.PKT_BURST_SIZE_H          (123),
		.PKT_BURST_SIZE_L          (121),
		.PKT_TRANS_LOCK            (108),
		.PKT_BEGIN_BURST           (128),
		.PKT_PROTECTION_H          (141),
		.PKT_PROTECTION_L          (139),
		.PKT_BURSTWRAP_H           (120),
		.PKT_BURSTWRAP_L           (120),
		.PKT_BYTE_CNT_H            (119),
		.PKT_BYTE_CNT_L            (110),
		.PKT_ADDR_H                (103),
		.PKT_ADDR_L                (72),
		.PKT_TRANS_COMPRESSED_READ (104),
		.PKT_TRANS_POSTED          (105),
		.PKT_TRANS_WRITE           (106),
		.PKT_TRANS_READ            (107),
		.PKT_DATA_H                (63),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (71),
		.PKT_BYTEEN_L              (64),
		.PKT_SRC_ID_H              (133),
		.PKT_SRC_ID_L              (130),
		.PKT_DEST_ID_H             (137),
		.PKT_DEST_ID_L             (134),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (11),
		.ST_DATA_W                 (151),
		.AVS_BURSTCOUNT_W          (4),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) onchip_memory_s1_agent (
		.clk                     (pcie_ip_pcie_core_clk_clk),                                //             clk.clk
		.reset                   (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (onchip_memory_s1_agent_m0_address),                        //              m0.address
		.m0_burstcount           (onchip_memory_s1_agent_m0_burstcount),                     //                .burstcount
		.m0_byteenable           (onchip_memory_s1_agent_m0_byteenable),                     //                .byteenable
		.m0_debugaccess          (onchip_memory_s1_agent_m0_debugaccess),                    //                .debugaccess
		.m0_lock                 (onchip_memory_s1_agent_m0_lock),                           //                .lock
		.m0_readdata             (onchip_memory_s1_agent_m0_readdata),                       //                .readdata
		.m0_readdatavalid        (onchip_memory_s1_agent_m0_readdatavalid),                  //                .readdatavalid
		.m0_read                 (onchip_memory_s1_agent_m0_read),                           //                .read
		.m0_waitrequest          (onchip_memory_s1_agent_m0_waitrequest),                    //                .waitrequest
		.m0_writedata            (onchip_memory_s1_agent_m0_writedata),                      //                .writedata
		.m0_write                (onchip_memory_s1_agent_m0_write),                          //                .write
		.rp_endofpacket          (onchip_memory_s1_agent_rp_endofpacket),                    //              rp.endofpacket
		.rp_ready                (onchip_memory_s1_agent_rp_ready),                          //                .ready
		.rp_valid                (onchip_memory_s1_agent_rp_valid),                          //                .valid
		.rp_data                 (onchip_memory_s1_agent_rp_data),                           //                .data
		.rp_startofpacket        (onchip_memory_s1_agent_rp_startofpacket),                  //                .startofpacket
		.cp_ready                (onchip_memory_s1_burst_adapter_source0_ready),             //              cp.ready
		.cp_valid                (onchip_memory_s1_burst_adapter_source0_valid),             //                .valid
		.cp_data                 (onchip_memory_s1_burst_adapter_source0_data),              //                .data
		.cp_startofpacket        (onchip_memory_s1_burst_adapter_source0_startofpacket),     //                .startofpacket
		.cp_endofpacket          (onchip_memory_s1_burst_adapter_source0_endofpacket),       //                .endofpacket
		.cp_channel              (onchip_memory_s1_burst_adapter_source0_channel),           //                .channel
		.rf_sink_ready           (onchip_memory_s1_agent_rsp_fifo_out_ready),                //         rf_sink.ready
		.rf_sink_valid           (onchip_memory_s1_agent_rsp_fifo_out_valid),                //                .valid
		.rf_sink_startofpacket   (onchip_memory_s1_agent_rsp_fifo_out_startofpacket),        //                .startofpacket
		.rf_sink_endofpacket     (onchip_memory_s1_agent_rsp_fifo_out_endofpacket),          //                .endofpacket
		.rf_sink_data            (onchip_memory_s1_agent_rsp_fifo_out_data),                 //                .data
		.rf_source_ready         (onchip_memory_s1_agent_rf_source_ready),                   //       rf_source.ready
		.rf_source_valid         (onchip_memory_s1_agent_rf_source_valid),                   //                .valid
		.rf_source_startofpacket (onchip_memory_s1_agent_rf_source_startofpacket),           //                .startofpacket
		.rf_source_endofpacket   (onchip_memory_s1_agent_rf_source_endofpacket),             //                .endofpacket
		.rf_source_data          (onchip_memory_s1_agent_rf_source_data),                    //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_out_0_ready),                            // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_out_0_valid),                            //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_out_0_data),                             //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_out_0_error),                            //                .error
		.rdata_fifo_src_ready    (onchip_memory_s1_agent_rdata_fifo_src_ready),              //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (onchip_memory_s1_agent_rdata_fifo_src_valid),              //                .valid
		.rdata_fifo_src_data     (onchip_memory_s1_agent_rdata_fifo_src_data),               //                .data
		.m0_response             (2'b00),                                                    //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                      //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (152),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) onchip_memory_s1_agent_rsp_fifo (
		.clk               (pcie_ip_pcie_core_clk_clk),                                //       clk.clk
		.reset             (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (onchip_memory_s1_agent_rf_source_data),                    //        in.data
		.in_valid          (onchip_memory_s1_agent_rf_source_valid),                   //          .valid
		.in_ready          (onchip_memory_s1_agent_rf_source_ready),                   //          .ready
		.in_startofpacket  (onchip_memory_s1_agent_rf_source_startofpacket),           //          .startofpacket
		.in_endofpacket    (onchip_memory_s1_agent_rf_source_endofpacket),             //          .endofpacket
		.out_data          (onchip_memory_s1_agent_rsp_fifo_out_data),                 //       out.data
		.out_valid         (onchip_memory_s1_agent_rsp_fifo_out_valid),                //          .valid
		.out_ready         (onchip_memory_s1_agent_rsp_fifo_out_ready),                //          .ready
		.out_startofpacket (onchip_memory_s1_agent_rsp_fifo_out_startofpacket),        //          .startofpacket
		.out_endofpacket   (onchip_memory_s1_agent_rsp_fifo_out_endofpacket),          //          .endofpacket
		.csr_address       (2'b00),                                                    // (terminated)
		.csr_read          (1'b0),                                                     // (terminated)
		.csr_write         (1'b0),                                                     // (terminated)
		.csr_readdata      (),                                                         // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                     // (terminated)
		.almost_full_data  (),                                                         // (terminated)
		.almost_empty_data (),                                                         // (terminated)
		.in_empty          (1'b0),                                                     // (terminated)
		.out_empty         (),                                                         // (terminated)
		.in_error          (1'b0),                                                     // (terminated)
		.out_error         (),                                                         // (terminated)
		.in_channel        (1'b0),                                                     // (terminated)
		.out_channel       ()                                                          // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (66),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) onchip_memory_s1_agent_rdata_fifo (
		.clk               (pcie_ip_pcie_core_clk_clk),                                //       clk.clk
		.reset             (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (onchip_memory_s1_agent_rdata_fifo_src_data),               //        in.data
		.in_valid          (onchip_memory_s1_agent_rdata_fifo_src_valid),              //          .valid
		.in_ready          (onchip_memory_s1_agent_rdata_fifo_src_ready),              //          .ready
		.out_data          (onchip_memory_s1_agent_rdata_fifo_out_data),               //       out.data
		.out_valid         (onchip_memory_s1_agent_rdata_fifo_out_valid),              //          .valid
		.out_ready         (onchip_memory_s1_agent_rdata_fifo_out_ready),              //          .ready
		.csr_address       (2'b00),                                                    // (terminated)
		.csr_read          (1'b0),                                                     // (terminated)
		.csr_write         (1'b0),                                                     // (terminated)
		.csr_readdata      (),                                                         // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                     // (terminated)
		.almost_full_data  (),                                                         // (terminated)
		.almost_empty_data (),                                                         // (terminated)
		.in_startofpacket  (1'b0),                                                     // (terminated)
		.in_endofpacket    (1'b0),                                                     // (terminated)
		.out_startofpacket (),                                                         // (terminated)
		.out_endofpacket   (),                                                         // (terminated)
		.in_empty          (1'b0),                                                     // (terminated)
		.out_empty         (),                                                         // (terminated)
		.in_error          (1'b0),                                                     // (terminated)
		.out_error         (),                                                         // (terminated)
		.in_channel        (1'b0),                                                     // (terminated)
		.out_channel       ()                                                          // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (114),
		.PKT_ORI_BURST_SIZE_L      (112),
		.PKT_RESPONSE_STATUS_H     (111),
		.PKT_RESPONSE_STATUS_L     (110),
		.PKT_BURST_SIZE_H          (87),
		.PKT_BURST_SIZE_L          (85),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (92),
		.PKT_PROTECTION_H          (105),
		.PKT_PROTECTION_L          (103),
		.PKT_BURSTWRAP_H           (84),
		.PKT_BURSTWRAP_L           (84),
		.PKT_BYTE_CNT_H            (83),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (97),
		.PKT_SRC_ID_L              (94),
		.PKT_DEST_ID_H             (101),
		.PKT_DEST_ID_L             (98),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (11),
		.ST_DATA_W                 (115),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) sram0_s1_agent (
		.clk                     (altpll_0_c1_clk),                              //             clk.clk
		.reset                   (sram0_reset_reset_bridge_in_reset_reset),      //       clk_reset.reset
		.m0_address              (sram0_s1_agent_m0_address),                    //              m0.address
		.m0_burstcount           (sram0_s1_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (sram0_s1_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (sram0_s1_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (sram0_s1_agent_m0_lock),                       //                .lock
		.m0_readdata             (sram0_s1_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (sram0_s1_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (sram0_s1_agent_m0_read),                       //                .read
		.m0_waitrequest          (sram0_s1_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (sram0_s1_agent_m0_writedata),                  //                .writedata
		.m0_write                (sram0_s1_agent_m0_write),                      //                .write
		.rp_endofpacket          (sram0_s1_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (sram0_s1_agent_rp_ready),                      //                .ready
		.rp_valid                (sram0_s1_agent_rp_valid),                      //                .valid
		.rp_data                 (sram0_s1_agent_rp_data),                       //                .data
		.rp_startofpacket        (sram0_s1_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (sram0_s1_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (sram0_s1_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (sram0_s1_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (sram0_s1_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (sram0_s1_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (sram0_s1_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (sram0_s1_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (sram0_s1_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (sram0_s1_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (sram0_s1_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (sram0_s1_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (sram0_s1_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (sram0_s1_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (sram0_s1_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (sram0_s1_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (sram0_s1_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_001_out_0_ready),            // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_001_out_0_valid),            //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_001_out_0_data),             //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_001_out_0_error),            //                .error
		.rdata_fifo_src_ready    (sram0_s1_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (sram0_s1_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (sram0_s1_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                        //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                          //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (116),
		.FIFO_DEPTH          (8),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) sram0_s1_agent_rsp_fifo (
		.clk               (altpll_0_c1_clk),                           //       clk.clk
		.reset             (sram0_reset_reset_bridge_in_reset_reset),   // clk_reset.reset
		.in_data           (sram0_s1_agent_rf_source_data),             //        in.data
		.in_valid          (sram0_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (sram0_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (sram0_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (sram0_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (sram0_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (sram0_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (sram0_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (sram0_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (sram0_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                     // (terminated)
		.csr_read          (1'b0),                                      // (terminated)
		.csr_write         (1'b0),                                      // (terminated)
		.csr_readdata      (),                                          // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),      // (terminated)
		.almost_full_data  (),                                          // (terminated)
		.almost_empty_data (),                                          // (terminated)
		.in_empty          (1'b0),                                      // (terminated)
		.out_empty         (),                                          // (terminated)
		.in_error          (1'b0),                                      // (terminated)
		.out_error         (),                                          // (terminated)
		.in_channel        (1'b0),                                      // (terminated)
		.out_channel       ()                                           // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (8),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (3),
		.USE_MEMORY_BLOCKS   (1),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) sram0_s1_agent_rdata_fifo (
		.clk               (altpll_0_c1_clk),                         //       clk.clk
		.reset             (sram0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (sram0_s1_agent_rdata_fifo_src_data),      //        in.data
		.in_valid          (sram0_s1_agent_rdata_fifo_src_valid),     //          .valid
		.in_ready          (sram0_s1_agent_rdata_fifo_src_ready),     //          .ready
		.out_data          (sram0_s1_agent_rdata_fifo_out_data),      //       out.data
		.out_valid         (sram0_s1_agent_rdata_fifo_out_valid),     //          .valid
		.out_ready         (sram0_s1_agent_rdata_fifo_out_ready),     //          .ready
		.csr_address       (2'b00),                                   // (terminated)
		.csr_read          (1'b0),                                    // (terminated)
		.csr_write         (1'b0),                                    // (terminated)
		.csr_readdata      (),                                        // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),    // (terminated)
		.almost_full_data  (),                                        // (terminated)
		.almost_empty_data (),                                        // (terminated)
		.in_startofpacket  (1'b0),                                    // (terminated)
		.in_endofpacket    (1'b0),                                    // (terminated)
		.out_startofpacket (),                                        // (terminated)
		.out_endofpacket   (),                                        // (terminated)
		.in_empty          (1'b0),                                    // (terminated)
		.out_empty         (),                                        // (terminated)
		.in_error          (1'b0),                                    // (terminated)
		.out_error         (),                                        // (terminated)
		.in_channel        (1'b0),                                    // (terminated)
		.out_channel       ()                                         // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (150),
		.PKT_ORI_BURST_SIZE_L      (148),
		.PKT_RESPONSE_STATUS_H     (147),
		.PKT_RESPONSE_STATUS_L     (146),
		.PKT_BURST_SIZE_H          (123),
		.PKT_BURST_SIZE_L          (121),
		.PKT_TRANS_LOCK            (108),
		.PKT_BEGIN_BURST           (128),
		.PKT_PROTECTION_H          (141),
		.PKT_PROTECTION_L          (139),
		.PKT_BURSTWRAP_H           (120),
		.PKT_BURSTWRAP_L           (120),
		.PKT_BYTE_CNT_H            (119),
		.PKT_BYTE_CNT_L            (110),
		.PKT_ADDR_H                (103),
		.PKT_ADDR_L                (72),
		.PKT_TRANS_COMPRESSED_READ (104),
		.PKT_TRANS_POSTED          (105),
		.PKT_TRANS_WRITE           (106),
		.PKT_TRANS_READ            (107),
		.PKT_DATA_H                (63),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (71),
		.PKT_BYTEEN_L              (64),
		.PKT_SRC_ID_H              (133),
		.PKT_SRC_ID_L              (130),
		.PKT_DEST_ID_H             (137),
		.PKT_DEST_ID_L             (134),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (11),
		.ST_DATA_W                 (151),
		.AVS_BURSTCOUNT_W          (10),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) pcie_ip_txs_agent (
		.clk                     (pcie_ip_pcie_core_clk_clk),                                   //             clk.clk
		.reset                   (pcie_ip_bar1_0_translator_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (pcie_ip_txs_agent_m0_address),                                //              m0.address
		.m0_burstcount           (pcie_ip_txs_agent_m0_burstcount),                             //                .burstcount
		.m0_byteenable           (pcie_ip_txs_agent_m0_byteenable),                             //                .byteenable
		.m0_debugaccess          (pcie_ip_txs_agent_m0_debugaccess),                            //                .debugaccess
		.m0_lock                 (pcie_ip_txs_agent_m0_lock),                                   //                .lock
		.m0_readdata             (pcie_ip_txs_agent_m0_readdata),                               //                .readdata
		.m0_readdatavalid        (pcie_ip_txs_agent_m0_readdatavalid),                          //                .readdatavalid
		.m0_read                 (pcie_ip_txs_agent_m0_read),                                   //                .read
		.m0_waitrequest          (pcie_ip_txs_agent_m0_waitrequest),                            //                .waitrequest
		.m0_writedata            (pcie_ip_txs_agent_m0_writedata),                              //                .writedata
		.m0_write                (pcie_ip_txs_agent_m0_write),                                  //                .write
		.rp_endofpacket          (pcie_ip_txs_agent_rp_endofpacket),                            //              rp.endofpacket
		.rp_ready                (pcie_ip_txs_agent_rp_ready),                                  //                .ready
		.rp_valid                (pcie_ip_txs_agent_rp_valid),                                  //                .valid
		.rp_data                 (pcie_ip_txs_agent_rp_data),                                   //                .data
		.rp_startofpacket        (pcie_ip_txs_agent_rp_startofpacket),                          //                .startofpacket
		.cp_ready                (cmd_mux_002_src_ready),                                       //              cp.ready
		.cp_valid                (cmd_mux_002_src_valid),                                       //                .valid
		.cp_data                 (cmd_mux_002_src_data),                                        //                .data
		.cp_startofpacket        (cmd_mux_002_src_startofpacket),                               //                .startofpacket
		.cp_endofpacket          (cmd_mux_002_src_endofpacket),                                 //                .endofpacket
		.cp_channel              (cmd_mux_002_src_channel),                                     //                .channel
		.rf_sink_ready           (pcie_ip_txs_agent_rsp_fifo_out_ready),                        //         rf_sink.ready
		.rf_sink_valid           (pcie_ip_txs_agent_rsp_fifo_out_valid),                        //                .valid
		.rf_sink_startofpacket   (pcie_ip_txs_agent_rsp_fifo_out_startofpacket),                //                .startofpacket
		.rf_sink_endofpacket     (pcie_ip_txs_agent_rsp_fifo_out_endofpacket),                  //                .endofpacket
		.rf_sink_data            (pcie_ip_txs_agent_rsp_fifo_out_data),                         //                .data
		.rf_source_ready         (pcie_ip_txs_agent_rf_source_ready),                           //       rf_source.ready
		.rf_source_valid         (pcie_ip_txs_agent_rf_source_valid),                           //                .valid
		.rf_source_startofpacket (pcie_ip_txs_agent_rf_source_startofpacket),                   //                .startofpacket
		.rf_source_endofpacket   (pcie_ip_txs_agent_rf_source_endofpacket),                     //                .endofpacket
		.rf_source_data          (pcie_ip_txs_agent_rf_source_data),                            //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_002_out_0_ready),                           // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_002_out_0_valid),                           //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_002_out_0_data),                            //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_002_out_0_error),                           //                .error
		.rdata_fifo_src_ready    (pcie_ip_txs_agent_rdata_fifo_src_ready),                      //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (pcie_ip_txs_agent_rdata_fifo_src_valid),                      //                .valid
		.rdata_fifo_src_data     (pcie_ip_txs_agent_rdata_fifo_src_data),                       //                .data
		.m0_response             (2'b00),                                                       //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                         //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (152),
		.FIFO_DEPTH          (9),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) pcie_ip_txs_agent_rsp_fifo (
		.clk               (pcie_ip_pcie_core_clk_clk),                                   //       clk.clk
		.reset             (pcie_ip_bar1_0_translator_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (pcie_ip_txs_agent_rf_source_data),                            //        in.data
		.in_valid          (pcie_ip_txs_agent_rf_source_valid),                           //          .valid
		.in_ready          (pcie_ip_txs_agent_rf_source_ready),                           //          .ready
		.in_startofpacket  (pcie_ip_txs_agent_rf_source_startofpacket),                   //          .startofpacket
		.in_endofpacket    (pcie_ip_txs_agent_rf_source_endofpacket),                     //          .endofpacket
		.out_data          (pcie_ip_txs_agent_rsp_fifo_out_data),                         //       out.data
		.out_valid         (pcie_ip_txs_agent_rsp_fifo_out_valid),                        //          .valid
		.out_ready         (pcie_ip_txs_agent_rsp_fifo_out_ready),                        //          .ready
		.out_startofpacket (pcie_ip_txs_agent_rsp_fifo_out_startofpacket),                //          .startofpacket
		.out_endofpacket   (pcie_ip_txs_agent_rsp_fifo_out_endofpacket),                  //          .endofpacket
		.csr_address       (2'b00),                                                       // (terminated)
		.csr_read          (1'b0),                                                        // (terminated)
		.csr_write         (1'b0),                                                        // (terminated)
		.csr_readdata      (),                                                            // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                        // (terminated)
		.almost_full_data  (),                                                            // (terminated)
		.almost_empty_data (),                                                            // (terminated)
		.in_empty          (1'b0),                                                        // (terminated)
		.out_empty         (),                                                            // (terminated)
		.in_error          (1'b0),                                                        // (terminated)
		.out_error         (),                                                            // (terminated)
		.in_channel        (1'b0),                                                        // (terminated)
		.out_channel       ()                                                             // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (66),
		.FIFO_DEPTH          (1024),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (3),
		.USE_MEMORY_BLOCKS   (1),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) pcie_ip_txs_agent_rdata_fifo (
		.clk               (pcie_ip_pcie_core_clk_clk),                                   //       clk.clk
		.reset             (pcie_ip_bar1_0_translator_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (pcie_ip_txs_agent_rdata_fifo_src_data),                       //        in.data
		.in_valid          (pcie_ip_txs_agent_rdata_fifo_src_valid),                      //          .valid
		.in_ready          (pcie_ip_txs_agent_rdata_fifo_src_ready),                      //          .ready
		.out_data          (pcie_ip_txs_agent_rdata_fifo_out_data),                       //       out.data
		.out_valid         (pcie_ip_txs_agent_rdata_fifo_out_valid),                      //          .valid
		.out_ready         (pcie_ip_txs_agent_rdata_fifo_out_ready),                      //          .ready
		.csr_address       (2'b00),                                                       // (terminated)
		.csr_read          (1'b0),                                                        // (terminated)
		.csr_write         (1'b0),                                                        // (terminated)
		.csr_readdata      (),                                                            // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                        // (terminated)
		.almost_full_data  (),                                                            // (terminated)
		.almost_empty_data (),                                                            // (terminated)
		.in_startofpacket  (1'b0),                                                        // (terminated)
		.in_endofpacket    (1'b0),                                                        // (terminated)
		.out_startofpacket (),                                                            // (terminated)
		.out_endofpacket   (),                                                            // (terminated)
		.in_empty          (1'b0),                                                        // (terminated)
		.out_empty         (),                                                            // (terminated)
		.in_error          (1'b0),                                                        // (terminated)
		.out_error         (),                                                            // (terminated)
		.in_channel        (1'b0),                                                        // (terminated)
		.out_channel       ()                                                             // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (114),
		.PKT_ORI_BURST_SIZE_L      (112),
		.PKT_RESPONSE_STATUS_H     (111),
		.PKT_RESPONSE_STATUS_L     (110),
		.PKT_BURST_SIZE_H          (87),
		.PKT_BURST_SIZE_L          (85),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (92),
		.PKT_PROTECTION_H          (105),
		.PKT_PROTECTION_L          (103),
		.PKT_BURSTWRAP_H           (84),
		.PKT_BURSTWRAP_L           (84),
		.PKT_BYTE_CNT_H            (83),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (97),
		.PKT_SRC_ID_L              (94),
		.PKT_DEST_ID_H             (101),
		.PKT_DEST_ID_L             (98),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (11),
		.ST_DATA_W                 (115),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) ssram0_uas_agent (
		.clk                     (pcie_ip_pcie_core_clk_clk),                                //             clk.clk
		.reset                   (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (ssram0_uas_agent_m0_address),                              //              m0.address
		.m0_burstcount           (ssram0_uas_agent_m0_burstcount),                           //                .burstcount
		.m0_byteenable           (ssram0_uas_agent_m0_byteenable),                           //                .byteenable
		.m0_debugaccess          (ssram0_uas_agent_m0_debugaccess),                          //                .debugaccess
		.m0_lock                 (ssram0_uas_agent_m0_lock),                                 //                .lock
		.m0_readdata             (ssram0_uas_agent_m0_readdata),                             //                .readdata
		.m0_readdatavalid        (ssram0_uas_agent_m0_readdatavalid),                        //                .readdatavalid
		.m0_read                 (ssram0_uas_agent_m0_read),                                 //                .read
		.m0_waitrequest          (ssram0_uas_agent_m0_waitrequest),                          //                .waitrequest
		.m0_writedata            (ssram0_uas_agent_m0_writedata),                            //                .writedata
		.m0_write                (ssram0_uas_agent_m0_write),                                //                .write
		.rp_endofpacket          (ssram0_uas_agent_rp_endofpacket),                          //              rp.endofpacket
		.rp_ready                (ssram0_uas_agent_rp_ready),                                //                .ready
		.rp_valid                (ssram0_uas_agent_rp_valid),                                //                .valid
		.rp_data                 (ssram0_uas_agent_rp_data),                                 //                .data
		.rp_startofpacket        (ssram0_uas_agent_rp_startofpacket),                        //                .startofpacket
		.cp_ready                (ssram0_uas_burst_adapter_source0_ready),                   //              cp.ready
		.cp_valid                (ssram0_uas_burst_adapter_source0_valid),                   //                .valid
		.cp_data                 (ssram0_uas_burst_adapter_source0_data),                    //                .data
		.cp_startofpacket        (ssram0_uas_burst_adapter_source0_startofpacket),           //                .startofpacket
		.cp_endofpacket          (ssram0_uas_burst_adapter_source0_endofpacket),             //                .endofpacket
		.cp_channel              (ssram0_uas_burst_adapter_source0_channel),                 //                .channel
		.rf_sink_ready           (ssram0_uas_agent_rsp_fifo_out_ready),                      //         rf_sink.ready
		.rf_sink_valid           (ssram0_uas_agent_rsp_fifo_out_valid),                      //                .valid
		.rf_sink_startofpacket   (ssram0_uas_agent_rsp_fifo_out_startofpacket),              //                .startofpacket
		.rf_sink_endofpacket     (ssram0_uas_agent_rsp_fifo_out_endofpacket),                //                .endofpacket
		.rf_sink_data            (ssram0_uas_agent_rsp_fifo_out_data),                       //                .data
		.rf_source_ready         (ssram0_uas_agent_rf_source_ready),                         //       rf_source.ready
		.rf_source_valid         (ssram0_uas_agent_rf_source_valid),                         //                .valid
		.rf_source_startofpacket (ssram0_uas_agent_rf_source_startofpacket),                 //                .startofpacket
		.rf_source_endofpacket   (ssram0_uas_agent_rf_source_endofpacket),                   //                .endofpacket
		.rf_source_data          (ssram0_uas_agent_rf_source_data),                          //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_003_out_0_ready),                        // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_003_out_0_valid),                        //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_003_out_0_data),                         //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_003_out_0_error),                        //                .error
		.rdata_fifo_src_ready    (ssram0_uas_agent_rdata_fifo_src_ready),                    //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (ssram0_uas_agent_rdata_fifo_src_valid),                    //                .valid
		.rdata_fifo_src_data     (ssram0_uas_agent_rdata_fifo_src_data),                     //                .data
		.m0_response             (2'b00),                                                    //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                      //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (116),
		.FIFO_DEPTH          (6),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) ssram0_uas_agent_rsp_fifo (
		.clk               (pcie_ip_pcie_core_clk_clk),                                //       clk.clk
		.reset             (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (ssram0_uas_agent_rf_source_data),                          //        in.data
		.in_valid          (ssram0_uas_agent_rf_source_valid),                         //          .valid
		.in_ready          (ssram0_uas_agent_rf_source_ready),                         //          .ready
		.in_startofpacket  (ssram0_uas_agent_rf_source_startofpacket),                 //          .startofpacket
		.in_endofpacket    (ssram0_uas_agent_rf_source_endofpacket),                   //          .endofpacket
		.out_data          (ssram0_uas_agent_rsp_fifo_out_data),                       //       out.data
		.out_valid         (ssram0_uas_agent_rsp_fifo_out_valid),                      //          .valid
		.out_ready         (ssram0_uas_agent_rsp_fifo_out_ready),                      //          .ready
		.out_startofpacket (ssram0_uas_agent_rsp_fifo_out_startofpacket),              //          .startofpacket
		.out_endofpacket   (ssram0_uas_agent_rsp_fifo_out_endofpacket),                //          .endofpacket
		.csr_address       (2'b00),                                                    // (terminated)
		.csr_read          (1'b0),                                                     // (terminated)
		.csr_write         (1'b0),                                                     // (terminated)
		.csr_readdata      (),                                                         // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                     // (terminated)
		.almost_full_data  (),                                                         // (terminated)
		.almost_empty_data (),                                                         // (terminated)
		.in_empty          (1'b0),                                                     // (terminated)
		.out_empty         (),                                                         // (terminated)
		.in_error          (1'b0),                                                     // (terminated)
		.out_error         (),                                                         // (terminated)
		.in_channel        (1'b0),                                                     // (terminated)
		.out_channel       ()                                                          // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (8),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (3),
		.USE_MEMORY_BLOCKS   (1),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) ssram0_uas_agent_rdata_fifo (
		.clk               (pcie_ip_pcie_core_clk_clk),                                //       clk.clk
		.reset             (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (ssram0_uas_agent_rdata_fifo_src_data),                     //        in.data
		.in_valid          (ssram0_uas_agent_rdata_fifo_src_valid),                    //          .valid
		.in_ready          (ssram0_uas_agent_rdata_fifo_src_ready),                    //          .ready
		.out_data          (ssram0_uas_agent_rdata_fifo_out_data),                     //       out.data
		.out_valid         (ssram0_uas_agent_rdata_fifo_out_valid),                    //          .valid
		.out_ready         (ssram0_uas_agent_rdata_fifo_out_ready),                    //          .ready
		.csr_address       (2'b00),                                                    // (terminated)
		.csr_read          (1'b0),                                                     // (terminated)
		.csr_write         (1'b0),                                                     // (terminated)
		.csr_readdata      (),                                                         // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                     // (terminated)
		.almost_full_data  (),                                                         // (terminated)
		.almost_empty_data (),                                                         // (terminated)
		.in_startofpacket  (1'b0),                                                     // (terminated)
		.in_endofpacket    (1'b0),                                                     // (terminated)
		.out_startofpacket (),                                                         // (terminated)
		.out_endofpacket   (),                                                         // (terminated)
		.in_empty          (1'b0),                                                     // (terminated)
		.out_empty         (),                                                         // (terminated)
		.in_error          (1'b0),                                                     // (terminated)
		.out_error         (),                                                         // (terminated)
		.in_channel        (1'b0),                                                     // (terminated)
		.out_channel       ()                                                          // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (114),
		.PKT_ORI_BURST_SIZE_L      (112),
		.PKT_RESPONSE_STATUS_H     (111),
		.PKT_RESPONSE_STATUS_L     (110),
		.PKT_BURST_SIZE_H          (87),
		.PKT_BURST_SIZE_L          (85),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (92),
		.PKT_PROTECTION_H          (105),
		.PKT_PROTECTION_L          (103),
		.PKT_BURSTWRAP_H           (84),
		.PKT_BURSTWRAP_L           (84),
		.PKT_BYTE_CNT_H            (83),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (97),
		.PKT_SRC_ID_L              (94),
		.PKT_DEST_ID_H             (101),
		.PKT_DEST_ID_L             (98),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (11),
		.ST_DATA_W                 (115),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) ssram1_uas_agent (
		.clk                     (pcie_ip_pcie_core_clk_clk),                                //             clk.clk
		.reset                   (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (ssram1_uas_agent_m0_address),                              //              m0.address
		.m0_burstcount           (ssram1_uas_agent_m0_burstcount),                           //                .burstcount
		.m0_byteenable           (ssram1_uas_agent_m0_byteenable),                           //                .byteenable
		.m0_debugaccess          (ssram1_uas_agent_m0_debugaccess),                          //                .debugaccess
		.m0_lock                 (ssram1_uas_agent_m0_lock),                                 //                .lock
		.m0_readdata             (ssram1_uas_agent_m0_readdata),                             //                .readdata
		.m0_readdatavalid        (ssram1_uas_agent_m0_readdatavalid),                        //                .readdatavalid
		.m0_read                 (ssram1_uas_agent_m0_read),                                 //                .read
		.m0_waitrequest          (ssram1_uas_agent_m0_waitrequest),                          //                .waitrequest
		.m0_writedata            (ssram1_uas_agent_m0_writedata),                            //                .writedata
		.m0_write                (ssram1_uas_agent_m0_write),                                //                .write
		.rp_endofpacket          (ssram1_uas_agent_rp_endofpacket),                          //              rp.endofpacket
		.rp_ready                (ssram1_uas_agent_rp_ready),                                //                .ready
		.rp_valid                (ssram1_uas_agent_rp_valid),                                //                .valid
		.rp_data                 (ssram1_uas_agent_rp_data),                                 //                .data
		.rp_startofpacket        (ssram1_uas_agent_rp_startofpacket),                        //                .startofpacket
		.cp_ready                (ssram1_uas_burst_adapter_source0_ready),                   //              cp.ready
		.cp_valid                (ssram1_uas_burst_adapter_source0_valid),                   //                .valid
		.cp_data                 (ssram1_uas_burst_adapter_source0_data),                    //                .data
		.cp_startofpacket        (ssram1_uas_burst_adapter_source0_startofpacket),           //                .startofpacket
		.cp_endofpacket          (ssram1_uas_burst_adapter_source0_endofpacket),             //                .endofpacket
		.cp_channel              (ssram1_uas_burst_adapter_source0_channel),                 //                .channel
		.rf_sink_ready           (ssram1_uas_agent_rsp_fifo_out_ready),                      //         rf_sink.ready
		.rf_sink_valid           (ssram1_uas_agent_rsp_fifo_out_valid),                      //                .valid
		.rf_sink_startofpacket   (ssram1_uas_agent_rsp_fifo_out_startofpacket),              //                .startofpacket
		.rf_sink_endofpacket     (ssram1_uas_agent_rsp_fifo_out_endofpacket),                //                .endofpacket
		.rf_sink_data            (ssram1_uas_agent_rsp_fifo_out_data),                       //                .data
		.rf_source_ready         (ssram1_uas_agent_rf_source_ready),                         //       rf_source.ready
		.rf_source_valid         (ssram1_uas_agent_rf_source_valid),                         //                .valid
		.rf_source_startofpacket (ssram1_uas_agent_rf_source_startofpacket),                 //                .startofpacket
		.rf_source_endofpacket   (ssram1_uas_agent_rf_source_endofpacket),                   //                .endofpacket
		.rf_source_data          (ssram1_uas_agent_rf_source_data),                          //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_004_out_0_ready),                        // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_004_out_0_valid),                        //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_004_out_0_data),                         //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_004_out_0_error),                        //                .error
		.rdata_fifo_src_ready    (ssram1_uas_agent_rdata_fifo_src_ready),                    //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (ssram1_uas_agent_rdata_fifo_src_valid),                    //                .valid
		.rdata_fifo_src_data     (ssram1_uas_agent_rdata_fifo_src_data),                     //                .data
		.m0_response             (2'b00),                                                    //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                      //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (116),
		.FIFO_DEPTH          (6),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) ssram1_uas_agent_rsp_fifo (
		.clk               (pcie_ip_pcie_core_clk_clk),                                //       clk.clk
		.reset             (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (ssram1_uas_agent_rf_source_data),                          //        in.data
		.in_valid          (ssram1_uas_agent_rf_source_valid),                         //          .valid
		.in_ready          (ssram1_uas_agent_rf_source_ready),                         //          .ready
		.in_startofpacket  (ssram1_uas_agent_rf_source_startofpacket),                 //          .startofpacket
		.in_endofpacket    (ssram1_uas_agent_rf_source_endofpacket),                   //          .endofpacket
		.out_data          (ssram1_uas_agent_rsp_fifo_out_data),                       //       out.data
		.out_valid         (ssram1_uas_agent_rsp_fifo_out_valid),                      //          .valid
		.out_ready         (ssram1_uas_agent_rsp_fifo_out_ready),                      //          .ready
		.out_startofpacket (ssram1_uas_agent_rsp_fifo_out_startofpacket),              //          .startofpacket
		.out_endofpacket   (ssram1_uas_agent_rsp_fifo_out_endofpacket),                //          .endofpacket
		.csr_address       (2'b00),                                                    // (terminated)
		.csr_read          (1'b0),                                                     // (terminated)
		.csr_write         (1'b0),                                                     // (terminated)
		.csr_readdata      (),                                                         // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                     // (terminated)
		.almost_full_data  (),                                                         // (terminated)
		.almost_empty_data (),                                                         // (terminated)
		.in_empty          (1'b0),                                                     // (terminated)
		.out_empty         (),                                                         // (terminated)
		.in_error          (1'b0),                                                     // (terminated)
		.out_error         (),                                                         // (terminated)
		.in_channel        (1'b0),                                                     // (terminated)
		.out_channel       ()                                                          // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (8),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (3),
		.USE_MEMORY_BLOCKS   (1),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) ssram1_uas_agent_rdata_fifo (
		.clk               (pcie_ip_pcie_core_clk_clk),                                //       clk.clk
		.reset             (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (ssram1_uas_agent_rdata_fifo_src_data),                     //        in.data
		.in_valid          (ssram1_uas_agent_rdata_fifo_src_valid),                    //          .valid
		.in_ready          (ssram1_uas_agent_rdata_fifo_src_ready),                    //          .ready
		.out_data          (ssram1_uas_agent_rdata_fifo_out_data),                     //       out.data
		.out_valid         (ssram1_uas_agent_rdata_fifo_out_valid),                    //          .valid
		.out_ready         (ssram1_uas_agent_rdata_fifo_out_ready),                    //          .ready
		.csr_address       (2'b00),                                                    // (terminated)
		.csr_read          (1'b0),                                                     // (terminated)
		.csr_write         (1'b0),                                                     // (terminated)
		.csr_readdata      (),                                                         // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                     // (terminated)
		.almost_full_data  (),                                                         // (terminated)
		.almost_empty_data (),                                                         // (terminated)
		.in_startofpacket  (1'b0),                                                     // (terminated)
		.in_endofpacket    (1'b0),                                                     // (terminated)
		.out_startofpacket (),                                                         // (terminated)
		.out_endofpacket   (),                                                         // (terminated)
		.in_empty          (1'b0),                                                     // (terminated)
		.out_empty         (),                                                         // (terminated)
		.in_error          (1'b0),                                                     // (terminated)
		.out_error         (),                                                         // (terminated)
		.in_channel        (1'b0),                                                     // (terminated)
		.out_channel       ()                                                          // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (114),
		.PKT_ORI_BURST_SIZE_L      (112),
		.PKT_RESPONSE_STATUS_H     (111),
		.PKT_RESPONSE_STATUS_L     (110),
		.PKT_BURST_SIZE_H          (87),
		.PKT_BURST_SIZE_L          (85),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (92),
		.PKT_PROTECTION_H          (105),
		.PKT_PROTECTION_L          (103),
		.PKT_BURSTWRAP_H           (84),
		.PKT_BURSTWRAP_L           (84),
		.PKT_BYTE_CNT_H            (83),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (97),
		.PKT_SRC_ID_L              (94),
		.PKT_DEST_ID_H             (101),
		.PKT_DEST_ID_L             (98),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (11),
		.ST_DATA_W                 (115),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) led_s1_agent (
		.clk                     (pcie_ip_pcie_core_clk_clk),                                //             clk.clk
		.reset                   (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (led_s1_agent_m0_address),                                  //              m0.address
		.m0_burstcount           (led_s1_agent_m0_burstcount),                               //                .burstcount
		.m0_byteenable           (led_s1_agent_m0_byteenable),                               //                .byteenable
		.m0_debugaccess          (led_s1_agent_m0_debugaccess),                              //                .debugaccess
		.m0_lock                 (led_s1_agent_m0_lock),                                     //                .lock
		.m0_readdata             (led_s1_agent_m0_readdata),                                 //                .readdata
		.m0_readdatavalid        (led_s1_agent_m0_readdatavalid),                            //                .readdatavalid
		.m0_read                 (led_s1_agent_m0_read),                                     //                .read
		.m0_waitrequest          (led_s1_agent_m0_waitrequest),                              //                .waitrequest
		.m0_writedata            (led_s1_agent_m0_writedata),                                //                .writedata
		.m0_write                (led_s1_agent_m0_write),                                    //                .write
		.rp_endofpacket          (led_s1_agent_rp_endofpacket),                              //              rp.endofpacket
		.rp_ready                (led_s1_agent_rp_ready),                                    //                .ready
		.rp_valid                (led_s1_agent_rp_valid),                                    //                .valid
		.rp_data                 (led_s1_agent_rp_data),                                     //                .data
		.rp_startofpacket        (led_s1_agent_rp_startofpacket),                            //                .startofpacket
		.cp_ready                (led_s1_burst_adapter_source0_ready),                       //              cp.ready
		.cp_valid                (led_s1_burst_adapter_source0_valid),                       //                .valid
		.cp_data                 (led_s1_burst_adapter_source0_data),                        //                .data
		.cp_startofpacket        (led_s1_burst_adapter_source0_startofpacket),               //                .startofpacket
		.cp_endofpacket          (led_s1_burst_adapter_source0_endofpacket),                 //                .endofpacket
		.cp_channel              (led_s1_burst_adapter_source0_channel),                     //                .channel
		.rf_sink_ready           (led_s1_agent_rsp_fifo_out_ready),                          //         rf_sink.ready
		.rf_sink_valid           (led_s1_agent_rsp_fifo_out_valid),                          //                .valid
		.rf_sink_startofpacket   (led_s1_agent_rsp_fifo_out_startofpacket),                  //                .startofpacket
		.rf_sink_endofpacket     (led_s1_agent_rsp_fifo_out_endofpacket),                    //                .endofpacket
		.rf_sink_data            (led_s1_agent_rsp_fifo_out_data),                           //                .data
		.rf_source_ready         (led_s1_agent_rf_source_ready),                             //       rf_source.ready
		.rf_source_valid         (led_s1_agent_rf_source_valid),                             //                .valid
		.rf_source_startofpacket (led_s1_agent_rf_source_startofpacket),                     //                .startofpacket
		.rf_source_endofpacket   (led_s1_agent_rf_source_endofpacket),                       //                .endofpacket
		.rf_source_data          (led_s1_agent_rf_source_data),                              //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_005_out_0_ready),                        // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_005_out_0_valid),                        //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_005_out_0_data),                         //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_005_out_0_error),                        //                .error
		.rdata_fifo_src_ready    (led_s1_agent_rdata_fifo_src_ready),                        //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (led_s1_agent_rdata_fifo_src_valid),                        //                .valid
		.rdata_fifo_src_data     (led_s1_agent_rdata_fifo_src_data),                         //                .data
		.m0_response             (2'b00),                                                    //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                      //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (116),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) led_s1_agent_rsp_fifo (
		.clk               (pcie_ip_pcie_core_clk_clk),                                //       clk.clk
		.reset             (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (led_s1_agent_rf_source_data),                              //        in.data
		.in_valid          (led_s1_agent_rf_source_valid),                             //          .valid
		.in_ready          (led_s1_agent_rf_source_ready),                             //          .ready
		.in_startofpacket  (led_s1_agent_rf_source_startofpacket),                     //          .startofpacket
		.in_endofpacket    (led_s1_agent_rf_source_endofpacket),                       //          .endofpacket
		.out_data          (led_s1_agent_rsp_fifo_out_data),                           //       out.data
		.out_valid         (led_s1_agent_rsp_fifo_out_valid),                          //          .valid
		.out_ready         (led_s1_agent_rsp_fifo_out_ready),                          //          .ready
		.out_startofpacket (led_s1_agent_rsp_fifo_out_startofpacket),                  //          .startofpacket
		.out_endofpacket   (led_s1_agent_rsp_fifo_out_endofpacket),                    //          .endofpacket
		.csr_address       (2'b00),                                                    // (terminated)
		.csr_read          (1'b0),                                                     // (terminated)
		.csr_write         (1'b0),                                                     // (terminated)
		.csr_readdata      (),                                                         // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                     // (terminated)
		.almost_full_data  (),                                                         // (terminated)
		.almost_empty_data (),                                                         // (terminated)
		.in_empty          (1'b0),                                                     // (terminated)
		.out_empty         (),                                                         // (terminated)
		.in_error          (1'b0),                                                     // (terminated)
		.out_error         (),                                                         // (terminated)
		.in_channel        (1'b0),                                                     // (terminated)
		.out_channel       ()                                                          // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (114),
		.PKT_ORI_BURST_SIZE_L      (112),
		.PKT_RESPONSE_STATUS_H     (111),
		.PKT_RESPONSE_STATUS_L     (110),
		.PKT_BURST_SIZE_H          (87),
		.PKT_BURST_SIZE_L          (85),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (92),
		.PKT_PROTECTION_H          (105),
		.PKT_PROTECTION_L          (103),
		.PKT_BURSTWRAP_H           (84),
		.PKT_BURSTWRAP_L           (84),
		.PKT_BYTE_CNT_H            (83),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (97),
		.PKT_SRC_ID_L              (94),
		.PKT_DEST_ID_H             (101),
		.PKT_DEST_ID_L             (98),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (11),
		.ST_DATA_W                 (115),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) button_s1_agent (
		.clk                     (pcie_ip_pcie_core_clk_clk),                                //             clk.clk
		.reset                   (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (button_s1_agent_m0_address),                               //              m0.address
		.m0_burstcount           (button_s1_agent_m0_burstcount),                            //                .burstcount
		.m0_byteenable           (button_s1_agent_m0_byteenable),                            //                .byteenable
		.m0_debugaccess          (button_s1_agent_m0_debugaccess),                           //                .debugaccess
		.m0_lock                 (button_s1_agent_m0_lock),                                  //                .lock
		.m0_readdata             (button_s1_agent_m0_readdata),                              //                .readdata
		.m0_readdatavalid        (button_s1_agent_m0_readdatavalid),                         //                .readdatavalid
		.m0_read                 (button_s1_agent_m0_read),                                  //                .read
		.m0_waitrequest          (button_s1_agent_m0_waitrequest),                           //                .waitrequest
		.m0_writedata            (button_s1_agent_m0_writedata),                             //                .writedata
		.m0_write                (button_s1_agent_m0_write),                                 //                .write
		.rp_endofpacket          (button_s1_agent_rp_endofpacket),                           //              rp.endofpacket
		.rp_ready                (button_s1_agent_rp_ready),                                 //                .ready
		.rp_valid                (button_s1_agent_rp_valid),                                 //                .valid
		.rp_data                 (button_s1_agent_rp_data),                                  //                .data
		.rp_startofpacket        (button_s1_agent_rp_startofpacket),                         //                .startofpacket
		.cp_ready                (button_s1_burst_adapter_source0_ready),                    //              cp.ready
		.cp_valid                (button_s1_burst_adapter_source0_valid),                    //                .valid
		.cp_data                 (button_s1_burst_adapter_source0_data),                     //                .data
		.cp_startofpacket        (button_s1_burst_adapter_source0_startofpacket),            //                .startofpacket
		.cp_endofpacket          (button_s1_burst_adapter_source0_endofpacket),              //                .endofpacket
		.cp_channel              (button_s1_burst_adapter_source0_channel),                  //                .channel
		.rf_sink_ready           (button_s1_agent_rsp_fifo_out_ready),                       //         rf_sink.ready
		.rf_sink_valid           (button_s1_agent_rsp_fifo_out_valid),                       //                .valid
		.rf_sink_startofpacket   (button_s1_agent_rsp_fifo_out_startofpacket),               //                .startofpacket
		.rf_sink_endofpacket     (button_s1_agent_rsp_fifo_out_endofpacket),                 //                .endofpacket
		.rf_sink_data            (button_s1_agent_rsp_fifo_out_data),                        //                .data
		.rf_source_ready         (button_s1_agent_rf_source_ready),                          //       rf_source.ready
		.rf_source_valid         (button_s1_agent_rf_source_valid),                          //                .valid
		.rf_source_startofpacket (button_s1_agent_rf_source_startofpacket),                  //                .startofpacket
		.rf_source_endofpacket   (button_s1_agent_rf_source_endofpacket),                    //                .endofpacket
		.rf_source_data          (button_s1_agent_rf_source_data),                           //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_006_out_0_ready),                        // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_006_out_0_valid),                        //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_006_out_0_data),                         //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_006_out_0_error),                        //                .error
		.rdata_fifo_src_ready    (button_s1_agent_rdata_fifo_src_ready),                     //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (button_s1_agent_rdata_fifo_src_valid),                     //                .valid
		.rdata_fifo_src_data     (button_s1_agent_rdata_fifo_src_data),                      //                .data
		.m0_response             (2'b00),                                                    //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                      //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (116),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) button_s1_agent_rsp_fifo (
		.clk               (pcie_ip_pcie_core_clk_clk),                                //       clk.clk
		.reset             (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (button_s1_agent_rf_source_data),                           //        in.data
		.in_valid          (button_s1_agent_rf_source_valid),                          //          .valid
		.in_ready          (button_s1_agent_rf_source_ready),                          //          .ready
		.in_startofpacket  (button_s1_agent_rf_source_startofpacket),                  //          .startofpacket
		.in_endofpacket    (button_s1_agent_rf_source_endofpacket),                    //          .endofpacket
		.out_data          (button_s1_agent_rsp_fifo_out_data),                        //       out.data
		.out_valid         (button_s1_agent_rsp_fifo_out_valid),                       //          .valid
		.out_ready         (button_s1_agent_rsp_fifo_out_ready),                       //          .ready
		.out_startofpacket (button_s1_agent_rsp_fifo_out_startofpacket),               //          .startofpacket
		.out_endofpacket   (button_s1_agent_rsp_fifo_out_endofpacket),                 //          .endofpacket
		.csr_address       (2'b00),                                                    // (terminated)
		.csr_read          (1'b0),                                                     // (terminated)
		.csr_write         (1'b0),                                                     // (terminated)
		.csr_readdata      (),                                                         // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                     // (terminated)
		.almost_full_data  (),                                                         // (terminated)
		.almost_empty_data (),                                                         // (terminated)
		.in_empty          (1'b0),                                                     // (terminated)
		.out_empty         (),                                                         // (terminated)
		.in_error          (1'b0),                                                     // (terminated)
		.out_error         (),                                                         // (terminated)
		.in_channel        (1'b0),                                                     // (terminated)
		.out_channel       ()                                                          // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (114),
		.PKT_ORI_BURST_SIZE_L      (112),
		.PKT_RESPONSE_STATUS_H     (111),
		.PKT_RESPONSE_STATUS_L     (110),
		.PKT_BURST_SIZE_H          (87),
		.PKT_BURST_SIZE_L          (85),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (92),
		.PKT_PROTECTION_H          (105),
		.PKT_PROTECTION_L          (103),
		.PKT_BURSTWRAP_H           (84),
		.PKT_BURSTWRAP_L           (84),
		.PKT_BYTE_CNT_H            (83),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (97),
		.PKT_SRC_ID_L              (94),
		.PKT_DEST_ID_H             (101),
		.PKT_DEST_ID_L             (98),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (11),
		.ST_DATA_W                 (115),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) pio_size_s1_agent (
		.clk                     (pcie_ip_pcie_core_clk_clk),                                //             clk.clk
		.reset                   (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (pio_size_s1_agent_m0_address),                             //              m0.address
		.m0_burstcount           (pio_size_s1_agent_m0_burstcount),                          //                .burstcount
		.m0_byteenable           (pio_size_s1_agent_m0_byteenable),                          //                .byteenable
		.m0_debugaccess          (pio_size_s1_agent_m0_debugaccess),                         //                .debugaccess
		.m0_lock                 (pio_size_s1_agent_m0_lock),                                //                .lock
		.m0_readdata             (pio_size_s1_agent_m0_readdata),                            //                .readdata
		.m0_readdatavalid        (pio_size_s1_agent_m0_readdatavalid),                       //                .readdatavalid
		.m0_read                 (pio_size_s1_agent_m0_read),                                //                .read
		.m0_waitrequest          (pio_size_s1_agent_m0_waitrequest),                         //                .waitrequest
		.m0_writedata            (pio_size_s1_agent_m0_writedata),                           //                .writedata
		.m0_write                (pio_size_s1_agent_m0_write),                               //                .write
		.rp_endofpacket          (pio_size_s1_agent_rp_endofpacket),                         //              rp.endofpacket
		.rp_ready                (pio_size_s1_agent_rp_ready),                               //                .ready
		.rp_valid                (pio_size_s1_agent_rp_valid),                               //                .valid
		.rp_data                 (pio_size_s1_agent_rp_data),                                //                .data
		.rp_startofpacket        (pio_size_s1_agent_rp_startofpacket),                       //                .startofpacket
		.cp_ready                (pio_size_s1_burst_adapter_source0_ready),                  //              cp.ready
		.cp_valid                (pio_size_s1_burst_adapter_source0_valid),                  //                .valid
		.cp_data                 (pio_size_s1_burst_adapter_source0_data),                   //                .data
		.cp_startofpacket        (pio_size_s1_burst_adapter_source0_startofpacket),          //                .startofpacket
		.cp_endofpacket          (pio_size_s1_burst_adapter_source0_endofpacket),            //                .endofpacket
		.cp_channel              (pio_size_s1_burst_adapter_source0_channel),                //                .channel
		.rf_sink_ready           (pio_size_s1_agent_rsp_fifo_out_ready),                     //         rf_sink.ready
		.rf_sink_valid           (pio_size_s1_agent_rsp_fifo_out_valid),                     //                .valid
		.rf_sink_startofpacket   (pio_size_s1_agent_rsp_fifo_out_startofpacket),             //                .startofpacket
		.rf_sink_endofpacket     (pio_size_s1_agent_rsp_fifo_out_endofpacket),               //                .endofpacket
		.rf_sink_data            (pio_size_s1_agent_rsp_fifo_out_data),                      //                .data
		.rf_source_ready         (pio_size_s1_agent_rf_source_ready),                        //       rf_source.ready
		.rf_source_valid         (pio_size_s1_agent_rf_source_valid),                        //                .valid
		.rf_source_startofpacket (pio_size_s1_agent_rf_source_startofpacket),                //                .startofpacket
		.rf_source_endofpacket   (pio_size_s1_agent_rf_source_endofpacket),                  //                .endofpacket
		.rf_source_data          (pio_size_s1_agent_rf_source_data),                         //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_007_out_0_ready),                        // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_007_out_0_valid),                        //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_007_out_0_data),                         //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_007_out_0_error),                        //                .error
		.rdata_fifo_src_ready    (pio_size_s1_agent_rdata_fifo_src_ready),                   //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (pio_size_s1_agent_rdata_fifo_src_valid),                   //                .valid
		.rdata_fifo_src_data     (pio_size_s1_agent_rdata_fifo_src_data),                    //                .data
		.m0_response             (2'b00),                                                    //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                      //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (116),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) pio_size_s1_agent_rsp_fifo (
		.clk               (pcie_ip_pcie_core_clk_clk),                                //       clk.clk
		.reset             (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (pio_size_s1_agent_rf_source_data),                         //        in.data
		.in_valid          (pio_size_s1_agent_rf_source_valid),                        //          .valid
		.in_ready          (pio_size_s1_agent_rf_source_ready),                        //          .ready
		.in_startofpacket  (pio_size_s1_agent_rf_source_startofpacket),                //          .startofpacket
		.in_endofpacket    (pio_size_s1_agent_rf_source_endofpacket),                  //          .endofpacket
		.out_data          (pio_size_s1_agent_rsp_fifo_out_data),                      //       out.data
		.out_valid         (pio_size_s1_agent_rsp_fifo_out_valid),                     //          .valid
		.out_ready         (pio_size_s1_agent_rsp_fifo_out_ready),                     //          .ready
		.out_startofpacket (pio_size_s1_agent_rsp_fifo_out_startofpacket),             //          .startofpacket
		.out_endofpacket   (pio_size_s1_agent_rsp_fifo_out_endofpacket),               //          .endofpacket
		.csr_address       (2'b00),                                                    // (terminated)
		.csr_read          (1'b0),                                                     // (terminated)
		.csr_write         (1'b0),                                                     // (terminated)
		.csr_readdata      (),                                                         // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                     // (terminated)
		.almost_full_data  (),                                                         // (terminated)
		.almost_empty_data (),                                                         // (terminated)
		.in_empty          (1'b0),                                                     // (terminated)
		.out_empty         (),                                                         // (terminated)
		.in_error          (1'b0),                                                     // (terminated)
		.out_error         (),                                                         // (terminated)
		.in_channel        (1'b0),                                                     // (terminated)
		.out_channel       ()                                                          // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (114),
		.PKT_ORI_BURST_SIZE_L      (112),
		.PKT_RESPONSE_STATUS_H     (111),
		.PKT_RESPONSE_STATUS_L     (110),
		.PKT_BURST_SIZE_H          (87),
		.PKT_BURST_SIZE_L          (85),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (92),
		.PKT_PROTECTION_H          (105),
		.PKT_PROTECTION_L          (103),
		.PKT_BURSTWRAP_H           (84),
		.PKT_BURSTWRAP_L           (84),
		.PKT_BYTE_CNT_H            (83),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (97),
		.PKT_SRC_ID_L              (94),
		.PKT_DEST_ID_H             (101),
		.PKT_DEST_ID_L             (98),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (11),
		.ST_DATA_W                 (115),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) chip_sel_s1_agent (
		.clk                     (pcie_ip_pcie_core_clk_clk),                                //             clk.clk
		.reset                   (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (chip_sel_s1_agent_m0_address),                             //              m0.address
		.m0_burstcount           (chip_sel_s1_agent_m0_burstcount),                          //                .burstcount
		.m0_byteenable           (chip_sel_s1_agent_m0_byteenable),                          //                .byteenable
		.m0_debugaccess          (chip_sel_s1_agent_m0_debugaccess),                         //                .debugaccess
		.m0_lock                 (chip_sel_s1_agent_m0_lock),                                //                .lock
		.m0_readdata             (chip_sel_s1_agent_m0_readdata),                            //                .readdata
		.m0_readdatavalid        (chip_sel_s1_agent_m0_readdatavalid),                       //                .readdatavalid
		.m0_read                 (chip_sel_s1_agent_m0_read),                                //                .read
		.m0_waitrequest          (chip_sel_s1_agent_m0_waitrequest),                         //                .waitrequest
		.m0_writedata            (chip_sel_s1_agent_m0_writedata),                           //                .writedata
		.m0_write                (chip_sel_s1_agent_m0_write),                               //                .write
		.rp_endofpacket          (chip_sel_s1_agent_rp_endofpacket),                         //              rp.endofpacket
		.rp_ready                (chip_sel_s1_agent_rp_ready),                               //                .ready
		.rp_valid                (chip_sel_s1_agent_rp_valid),                               //                .valid
		.rp_data                 (chip_sel_s1_agent_rp_data),                                //                .data
		.rp_startofpacket        (chip_sel_s1_agent_rp_startofpacket),                       //                .startofpacket
		.cp_ready                (chip_sel_s1_burst_adapter_source0_ready),                  //              cp.ready
		.cp_valid                (chip_sel_s1_burst_adapter_source0_valid),                  //                .valid
		.cp_data                 (chip_sel_s1_burst_adapter_source0_data),                   //                .data
		.cp_startofpacket        (chip_sel_s1_burst_adapter_source0_startofpacket),          //                .startofpacket
		.cp_endofpacket          (chip_sel_s1_burst_adapter_source0_endofpacket),            //                .endofpacket
		.cp_channel              (chip_sel_s1_burst_adapter_source0_channel),                //                .channel
		.rf_sink_ready           (chip_sel_s1_agent_rsp_fifo_out_ready),                     //         rf_sink.ready
		.rf_sink_valid           (chip_sel_s1_agent_rsp_fifo_out_valid),                     //                .valid
		.rf_sink_startofpacket   (chip_sel_s1_agent_rsp_fifo_out_startofpacket),             //                .startofpacket
		.rf_sink_endofpacket     (chip_sel_s1_agent_rsp_fifo_out_endofpacket),               //                .endofpacket
		.rf_sink_data            (chip_sel_s1_agent_rsp_fifo_out_data),                      //                .data
		.rf_source_ready         (chip_sel_s1_agent_rf_source_ready),                        //       rf_source.ready
		.rf_source_valid         (chip_sel_s1_agent_rf_source_valid),                        //                .valid
		.rf_source_startofpacket (chip_sel_s1_agent_rf_source_startofpacket),                //                .startofpacket
		.rf_source_endofpacket   (chip_sel_s1_agent_rf_source_endofpacket),                  //                .endofpacket
		.rf_source_data          (chip_sel_s1_agent_rf_source_data),                         //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_008_out_0_ready),                        // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_008_out_0_valid),                        //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_008_out_0_data),                         //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_008_out_0_error),                        //                .error
		.rdata_fifo_src_ready    (chip_sel_s1_agent_rdata_fifo_src_ready),                   //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (chip_sel_s1_agent_rdata_fifo_src_valid),                   //                .valid
		.rdata_fifo_src_data     (chip_sel_s1_agent_rdata_fifo_src_data),                    //                .data
		.m0_response             (2'b00),                                                    //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                      //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (116),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) chip_sel_s1_agent_rsp_fifo (
		.clk               (pcie_ip_pcie_core_clk_clk),                                //       clk.clk
		.reset             (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (chip_sel_s1_agent_rf_source_data),                         //        in.data
		.in_valid          (chip_sel_s1_agent_rf_source_valid),                        //          .valid
		.in_ready          (chip_sel_s1_agent_rf_source_ready),                        //          .ready
		.in_startofpacket  (chip_sel_s1_agent_rf_source_startofpacket),                //          .startofpacket
		.in_endofpacket    (chip_sel_s1_agent_rf_source_endofpacket),                  //          .endofpacket
		.out_data          (chip_sel_s1_agent_rsp_fifo_out_data),                      //       out.data
		.out_valid         (chip_sel_s1_agent_rsp_fifo_out_valid),                     //          .valid
		.out_ready         (chip_sel_s1_agent_rsp_fifo_out_ready),                     //          .ready
		.out_startofpacket (chip_sel_s1_agent_rsp_fifo_out_startofpacket),             //          .startofpacket
		.out_endofpacket   (chip_sel_s1_agent_rsp_fifo_out_endofpacket),               //          .endofpacket
		.csr_address       (2'b00),                                                    // (terminated)
		.csr_read          (1'b0),                                                     // (terminated)
		.csr_write         (1'b0),                                                     // (terminated)
		.csr_readdata      (),                                                         // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                     // (terminated)
		.almost_full_data  (),                                                         // (terminated)
		.almost_empty_data (),                                                         // (terminated)
		.in_empty          (1'b0),                                                     // (terminated)
		.out_empty         (),                                                         // (terminated)
		.in_error          (1'b0),                                                     // (terminated)
		.out_error         (),                                                         // (terminated)
		.in_channel        (1'b0),                                                     // (terminated)
		.out_channel       ()                                                          // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (114),
		.PKT_ORI_BURST_SIZE_L      (112),
		.PKT_RESPONSE_STATUS_H     (111),
		.PKT_RESPONSE_STATUS_L     (110),
		.PKT_BURST_SIZE_H          (87),
		.PKT_BURST_SIZE_L          (85),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (92),
		.PKT_PROTECTION_H          (105),
		.PKT_PROTECTION_L          (103),
		.PKT_BURSTWRAP_H           (84),
		.PKT_BURSTWRAP_L           (84),
		.PKT_BYTE_CNT_H            (83),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (97),
		.PKT_SRC_ID_L              (94),
		.PKT_DEST_ID_H             (101),
		.PKT_DEST_ID_L             (98),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (11),
		.ST_DATA_W                 (115),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) width_s1_agent (
		.clk                     (pcie_ip_pcie_core_clk_clk),                                //             clk.clk
		.reset                   (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (width_s1_agent_m0_address),                                //              m0.address
		.m0_burstcount           (width_s1_agent_m0_burstcount),                             //                .burstcount
		.m0_byteenable           (width_s1_agent_m0_byteenable),                             //                .byteenable
		.m0_debugaccess          (width_s1_agent_m0_debugaccess),                            //                .debugaccess
		.m0_lock                 (width_s1_agent_m0_lock),                                   //                .lock
		.m0_readdata             (width_s1_agent_m0_readdata),                               //                .readdata
		.m0_readdatavalid        (width_s1_agent_m0_readdatavalid),                          //                .readdatavalid
		.m0_read                 (width_s1_agent_m0_read),                                   //                .read
		.m0_waitrequest          (width_s1_agent_m0_waitrequest),                            //                .waitrequest
		.m0_writedata            (width_s1_agent_m0_writedata),                              //                .writedata
		.m0_write                (width_s1_agent_m0_write),                                  //                .write
		.rp_endofpacket          (width_s1_agent_rp_endofpacket),                            //              rp.endofpacket
		.rp_ready                (width_s1_agent_rp_ready),                                  //                .ready
		.rp_valid                (width_s1_agent_rp_valid),                                  //                .valid
		.rp_data                 (width_s1_agent_rp_data),                                   //                .data
		.rp_startofpacket        (width_s1_agent_rp_startofpacket),                          //                .startofpacket
		.cp_ready                (width_s1_burst_adapter_source0_ready),                     //              cp.ready
		.cp_valid                (width_s1_burst_adapter_source0_valid),                     //                .valid
		.cp_data                 (width_s1_burst_adapter_source0_data),                      //                .data
		.cp_startofpacket        (width_s1_burst_adapter_source0_startofpacket),             //                .startofpacket
		.cp_endofpacket          (width_s1_burst_adapter_source0_endofpacket),               //                .endofpacket
		.cp_channel              (width_s1_burst_adapter_source0_channel),                   //                .channel
		.rf_sink_ready           (width_s1_agent_rsp_fifo_out_ready),                        //         rf_sink.ready
		.rf_sink_valid           (width_s1_agent_rsp_fifo_out_valid),                        //                .valid
		.rf_sink_startofpacket   (width_s1_agent_rsp_fifo_out_startofpacket),                //                .startofpacket
		.rf_sink_endofpacket     (width_s1_agent_rsp_fifo_out_endofpacket),                  //                .endofpacket
		.rf_sink_data            (width_s1_agent_rsp_fifo_out_data),                         //                .data
		.rf_source_ready         (width_s1_agent_rf_source_ready),                           //       rf_source.ready
		.rf_source_valid         (width_s1_agent_rf_source_valid),                           //                .valid
		.rf_source_startofpacket (width_s1_agent_rf_source_startofpacket),                   //                .startofpacket
		.rf_source_endofpacket   (width_s1_agent_rf_source_endofpacket),                     //                .endofpacket
		.rf_source_data          (width_s1_agent_rf_source_data),                            //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_009_out_0_ready),                        // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_009_out_0_valid),                        //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_009_out_0_data),                         //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_009_out_0_error),                        //                .error
		.rdata_fifo_src_ready    (width_s1_agent_rdata_fifo_src_ready),                      //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (width_s1_agent_rdata_fifo_src_valid),                      //                .valid
		.rdata_fifo_src_data     (width_s1_agent_rdata_fifo_src_data),                       //                .data
		.m0_response             (2'b00),                                                    //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                      //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (116),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) width_s1_agent_rsp_fifo (
		.clk               (pcie_ip_pcie_core_clk_clk),                                //       clk.clk
		.reset             (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (width_s1_agent_rf_source_data),                            //        in.data
		.in_valid          (width_s1_agent_rf_source_valid),                           //          .valid
		.in_ready          (width_s1_agent_rf_source_ready),                           //          .ready
		.in_startofpacket  (width_s1_agent_rf_source_startofpacket),                   //          .startofpacket
		.in_endofpacket    (width_s1_agent_rf_source_endofpacket),                     //          .endofpacket
		.out_data          (width_s1_agent_rsp_fifo_out_data),                         //       out.data
		.out_valid         (width_s1_agent_rsp_fifo_out_valid),                        //          .valid
		.out_ready         (width_s1_agent_rsp_fifo_out_ready),                        //          .ready
		.out_startofpacket (width_s1_agent_rsp_fifo_out_startofpacket),                //          .startofpacket
		.out_endofpacket   (width_s1_agent_rsp_fifo_out_endofpacket),                  //          .endofpacket
		.csr_address       (2'b00),                                                    // (terminated)
		.csr_read          (1'b0),                                                     // (terminated)
		.csr_write         (1'b0),                                                     // (terminated)
		.csr_readdata      (),                                                         // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                     // (terminated)
		.almost_full_data  (),                                                         // (terminated)
		.almost_empty_data (),                                                         // (terminated)
		.in_empty          (1'b0),                                                     // (terminated)
		.out_empty         (),                                                         // (terminated)
		.in_error          (1'b0),                                                     // (terminated)
		.out_error         (),                                                         // (terminated)
		.in_channel        (1'b0),                                                     // (terminated)
		.out_channel       ()                                                          // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (114),
		.PKT_ORI_BURST_SIZE_L      (112),
		.PKT_RESPONSE_STATUS_H     (111),
		.PKT_RESPONSE_STATUS_L     (110),
		.PKT_BURST_SIZE_H          (87),
		.PKT_BURST_SIZE_L          (85),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (92),
		.PKT_PROTECTION_H          (105),
		.PKT_PROTECTION_L          (103),
		.PKT_BURSTWRAP_H           (84),
		.PKT_BURSTWRAP_L           (84),
		.PKT_BYTE_CNT_H            (83),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (97),
		.PKT_SRC_ID_L              (94),
		.PKT_DEST_ID_H             (101),
		.PKT_DEST_ID_L             (98),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (11),
		.ST_DATA_W                 (115),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) height_s1_agent (
		.clk                     (pcie_ip_pcie_core_clk_clk),                                //             clk.clk
		.reset                   (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (height_s1_agent_m0_address),                               //              m0.address
		.m0_burstcount           (height_s1_agent_m0_burstcount),                            //                .burstcount
		.m0_byteenable           (height_s1_agent_m0_byteenable),                            //                .byteenable
		.m0_debugaccess          (height_s1_agent_m0_debugaccess),                           //                .debugaccess
		.m0_lock                 (height_s1_agent_m0_lock),                                  //                .lock
		.m0_readdata             (height_s1_agent_m0_readdata),                              //                .readdata
		.m0_readdatavalid        (height_s1_agent_m0_readdatavalid),                         //                .readdatavalid
		.m0_read                 (height_s1_agent_m0_read),                                  //                .read
		.m0_waitrequest          (height_s1_agent_m0_waitrequest),                           //                .waitrequest
		.m0_writedata            (height_s1_agent_m0_writedata),                             //                .writedata
		.m0_write                (height_s1_agent_m0_write),                                 //                .write
		.rp_endofpacket          (height_s1_agent_rp_endofpacket),                           //              rp.endofpacket
		.rp_ready                (height_s1_agent_rp_ready),                                 //                .ready
		.rp_valid                (height_s1_agent_rp_valid),                                 //                .valid
		.rp_data                 (height_s1_agent_rp_data),                                  //                .data
		.rp_startofpacket        (height_s1_agent_rp_startofpacket),                         //                .startofpacket
		.cp_ready                (height_s1_burst_adapter_source0_ready),                    //              cp.ready
		.cp_valid                (height_s1_burst_adapter_source0_valid),                    //                .valid
		.cp_data                 (height_s1_burst_adapter_source0_data),                     //                .data
		.cp_startofpacket        (height_s1_burst_adapter_source0_startofpacket),            //                .startofpacket
		.cp_endofpacket          (height_s1_burst_adapter_source0_endofpacket),              //                .endofpacket
		.cp_channel              (height_s1_burst_adapter_source0_channel),                  //                .channel
		.rf_sink_ready           (height_s1_agent_rsp_fifo_out_ready),                       //         rf_sink.ready
		.rf_sink_valid           (height_s1_agent_rsp_fifo_out_valid),                       //                .valid
		.rf_sink_startofpacket   (height_s1_agent_rsp_fifo_out_startofpacket),               //                .startofpacket
		.rf_sink_endofpacket     (height_s1_agent_rsp_fifo_out_endofpacket),                 //                .endofpacket
		.rf_sink_data            (height_s1_agent_rsp_fifo_out_data),                        //                .data
		.rf_source_ready         (height_s1_agent_rf_source_ready),                          //       rf_source.ready
		.rf_source_valid         (height_s1_agent_rf_source_valid),                          //                .valid
		.rf_source_startofpacket (height_s1_agent_rf_source_startofpacket),                  //                .startofpacket
		.rf_source_endofpacket   (height_s1_agent_rf_source_endofpacket),                    //                .endofpacket
		.rf_source_data          (height_s1_agent_rf_source_data),                           //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_010_out_0_ready),                        // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_010_out_0_valid),                        //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_010_out_0_data),                         //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_010_out_0_error),                        //                .error
		.rdata_fifo_src_ready    (height_s1_agent_rdata_fifo_src_ready),                     //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (height_s1_agent_rdata_fifo_src_valid),                     //                .valid
		.rdata_fifo_src_data     (height_s1_agent_rdata_fifo_src_data),                      //                .data
		.m0_response             (2'b00),                                                    //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                      //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (116),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) height_s1_agent_rsp_fifo (
		.clk               (pcie_ip_pcie_core_clk_clk),                                //       clk.clk
		.reset             (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (height_s1_agent_rf_source_data),                           //        in.data
		.in_valid          (height_s1_agent_rf_source_valid),                          //          .valid
		.in_ready          (height_s1_agent_rf_source_ready),                          //          .ready
		.in_startofpacket  (height_s1_agent_rf_source_startofpacket),                  //          .startofpacket
		.in_endofpacket    (height_s1_agent_rf_source_endofpacket),                    //          .endofpacket
		.out_data          (height_s1_agent_rsp_fifo_out_data),                        //       out.data
		.out_valid         (height_s1_agent_rsp_fifo_out_valid),                       //          .valid
		.out_ready         (height_s1_agent_rsp_fifo_out_ready),                       //          .ready
		.out_startofpacket (height_s1_agent_rsp_fifo_out_startofpacket),               //          .startofpacket
		.out_endofpacket   (height_s1_agent_rsp_fifo_out_endofpacket),                 //          .endofpacket
		.csr_address       (2'b00),                                                    // (terminated)
		.csr_read          (1'b0),                                                     // (terminated)
		.csr_write         (1'b0),                                                     // (terminated)
		.csr_readdata      (),                                                         // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                     // (terminated)
		.almost_full_data  (),                                                         // (terminated)
		.almost_empty_data (),                                                         // (terminated)
		.in_empty          (1'b0),                                                     // (terminated)
		.out_empty         (),                                                         // (terminated)
		.in_error          (1'b0),                                                     // (terminated)
		.out_error         (),                                                         // (terminated)
		.in_channel        (1'b0),                                                     // (terminated)
		.out_channel       ()                                                          // (terminated)
	);

	de2i_150_qsys_mm_interconnect_0_router router (
		.sink_ready         (mem_master_avalon_master_agent_cp_ready),                  //      sink.ready
		.sink_valid         (mem_master_avalon_master_agent_cp_valid),                  //          .valid
		.sink_data          (mem_master_avalon_master_agent_cp_data),                   //          .data
		.sink_startofpacket (mem_master_avalon_master_agent_cp_startofpacket),          //          .startofpacket
		.sink_endofpacket   (mem_master_avalon_master_agent_cp_endofpacket),            //          .endofpacket
		.clk                (pcie_ip_pcie_core_clk_clk),                                //       clk.clk
		.reset              (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_src_ready),                                         //       src.ready
		.src_valid          (router_src_valid),                                         //          .valid
		.src_data           (router_src_data),                                          //          .data
		.src_channel        (router_src_channel),                                       //          .channel
		.src_startofpacket  (router_src_startofpacket),                                 //          .startofpacket
		.src_endofpacket    (router_src_endofpacket)                                    //          .endofpacket
	);

	de2i_150_qsys_mm_interconnect_0_router_001 router_001 (
		.sink_ready         (pcie_ip_bar1_0_agent_cp_ready),                               //      sink.ready
		.sink_valid         (pcie_ip_bar1_0_agent_cp_valid),                               //          .valid
		.sink_data          (pcie_ip_bar1_0_agent_cp_data),                                //          .data
		.sink_startofpacket (pcie_ip_bar1_0_agent_cp_startofpacket),                       //          .startofpacket
		.sink_endofpacket   (pcie_ip_bar1_0_agent_cp_endofpacket),                         //          .endofpacket
		.clk                (pcie_ip_pcie_core_clk_clk),                                   //       clk.clk
		.reset              (pcie_ip_bar1_0_translator_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_001_src_ready),                                        //       src.ready
		.src_valid          (router_001_src_valid),                                        //          .valid
		.src_data           (router_001_src_data),                                         //          .data
		.src_channel        (router_001_src_channel),                                      //          .channel
		.src_startofpacket  (router_001_src_startofpacket),                                //          .startofpacket
		.src_endofpacket    (router_001_src_endofpacket)                                   //          .endofpacket
	);

	de2i_150_qsys_mm_interconnect_0_router_002 router_002 (
		.sink_ready         (sgdma_m_read_agent_cp_ready),                              //      sink.ready
		.sink_valid         (sgdma_m_read_agent_cp_valid),                              //          .valid
		.sink_data          (sgdma_m_read_agent_cp_data),                               //          .data
		.sink_startofpacket (sgdma_m_read_agent_cp_startofpacket),                      //          .startofpacket
		.sink_endofpacket   (sgdma_m_read_agent_cp_endofpacket),                        //          .endofpacket
		.clk                (pcie_ip_pcie_core_clk_clk),                                //       clk.clk
		.reset              (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_002_src_ready),                                     //       src.ready
		.src_valid          (router_002_src_valid),                                     //          .valid
		.src_data           (router_002_src_data),                                      //          .data
		.src_channel        (router_002_src_channel),                                   //          .channel
		.src_startofpacket  (router_002_src_startofpacket),                             //          .startofpacket
		.src_endofpacket    (router_002_src_endofpacket)                                //          .endofpacket
	);

	de2i_150_qsys_mm_interconnect_0_router_002 router_003 (
		.sink_ready         (sgdma_m_write_agent_cp_ready),                             //      sink.ready
		.sink_valid         (sgdma_m_write_agent_cp_valid),                             //          .valid
		.sink_data          (sgdma_m_write_agent_cp_data),                              //          .data
		.sink_startofpacket (sgdma_m_write_agent_cp_startofpacket),                     //          .startofpacket
		.sink_endofpacket   (sgdma_m_write_agent_cp_endofpacket),                       //          .endofpacket
		.clk                (pcie_ip_pcie_core_clk_clk),                                //       clk.clk
		.reset              (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_003_src_ready),                                     //       src.ready
		.src_valid          (router_003_src_valid),                                     //          .valid
		.src_data           (router_003_src_data),                                      //          .data
		.src_channel        (router_003_src_channel),                                   //          .channel
		.src_startofpacket  (router_003_src_startofpacket),                             //          .startofpacket
		.src_endofpacket    (router_003_src_endofpacket)                                //          .endofpacket
	);

	de2i_150_qsys_mm_interconnect_0_router_004 router_004 (
		.sink_ready         (sgdma_descriptor_read_agent_cp_ready),                     //      sink.ready
		.sink_valid         (sgdma_descriptor_read_agent_cp_valid),                     //          .valid
		.sink_data          (sgdma_descriptor_read_agent_cp_data),                      //          .data
		.sink_startofpacket (sgdma_descriptor_read_agent_cp_startofpacket),             //          .startofpacket
		.sink_endofpacket   (sgdma_descriptor_read_agent_cp_endofpacket),               //          .endofpacket
		.clk                (pcie_ip_pcie_core_clk_clk),                                //       clk.clk
		.reset              (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_004_src_ready),                                     //       src.ready
		.src_valid          (router_004_src_valid),                                     //          .valid
		.src_data           (router_004_src_data),                                      //          .data
		.src_channel        (router_004_src_channel),                                   //          .channel
		.src_startofpacket  (router_004_src_startofpacket),                             //          .startofpacket
		.src_endofpacket    (router_004_src_endofpacket)                                //          .endofpacket
	);

	de2i_150_qsys_mm_interconnect_0_router_004 router_005 (
		.sink_ready         (sgdma_descriptor_write_agent_cp_ready),                    //      sink.ready
		.sink_valid         (sgdma_descriptor_write_agent_cp_valid),                    //          .valid
		.sink_data          (sgdma_descriptor_write_agent_cp_data),                     //          .data
		.sink_startofpacket (sgdma_descriptor_write_agent_cp_startofpacket),            //          .startofpacket
		.sink_endofpacket   (sgdma_descriptor_write_agent_cp_endofpacket),              //          .endofpacket
		.clk                (pcie_ip_pcie_core_clk_clk),                                //       clk.clk
		.reset              (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_005_src_ready),                                     //       src.ready
		.src_valid          (router_005_src_valid),                                     //          .valid
		.src_data           (router_005_src_data),                                      //          .data
		.src_channel        (router_005_src_channel),                                   //          .channel
		.src_startofpacket  (router_005_src_startofpacket),                             //          .startofpacket
		.src_endofpacket    (router_005_src_endofpacket)                                //          .endofpacket
	);

	de2i_150_qsys_mm_interconnect_0_router_006 router_006 (
		.sink_ready         (onchip_memory_s1_agent_rp_ready),                          //      sink.ready
		.sink_valid         (onchip_memory_s1_agent_rp_valid),                          //          .valid
		.sink_data          (onchip_memory_s1_agent_rp_data),                           //          .data
		.sink_startofpacket (onchip_memory_s1_agent_rp_startofpacket),                  //          .startofpacket
		.sink_endofpacket   (onchip_memory_s1_agent_rp_endofpacket),                    //          .endofpacket
		.clk                (pcie_ip_pcie_core_clk_clk),                                //       clk.clk
		.reset              (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_006_src_ready),                                     //       src.ready
		.src_valid          (router_006_src_valid),                                     //          .valid
		.src_data           (router_006_src_data),                                      //          .data
		.src_channel        (router_006_src_channel),                                   //          .channel
		.src_startofpacket  (router_006_src_startofpacket),                             //          .startofpacket
		.src_endofpacket    (router_006_src_endofpacket)                                //          .endofpacket
	);

	de2i_150_qsys_mm_interconnect_0_router_007 router_007 (
		.sink_ready         (sram0_s1_agent_rp_ready),                 //      sink.ready
		.sink_valid         (sram0_s1_agent_rp_valid),                 //          .valid
		.sink_data          (sram0_s1_agent_rp_data),                  //          .data
		.sink_startofpacket (sram0_s1_agent_rp_startofpacket),         //          .startofpacket
		.sink_endofpacket   (sram0_s1_agent_rp_endofpacket),           //          .endofpacket
		.clk                (altpll_0_c1_clk),                         //       clk.clk
		.reset              (sram0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_007_src_ready),                    //       src.ready
		.src_valid          (router_007_src_valid),                    //          .valid
		.src_data           (router_007_src_data),                     //          .data
		.src_channel        (router_007_src_channel),                  //          .channel
		.src_startofpacket  (router_007_src_startofpacket),            //          .startofpacket
		.src_endofpacket    (router_007_src_endofpacket)               //          .endofpacket
	);

	de2i_150_qsys_mm_interconnect_0_router_008 router_008 (
		.sink_ready         (pcie_ip_txs_agent_rp_ready),                                  //      sink.ready
		.sink_valid         (pcie_ip_txs_agent_rp_valid),                                  //          .valid
		.sink_data          (pcie_ip_txs_agent_rp_data),                                   //          .data
		.sink_startofpacket (pcie_ip_txs_agent_rp_startofpacket),                          //          .startofpacket
		.sink_endofpacket   (pcie_ip_txs_agent_rp_endofpacket),                            //          .endofpacket
		.clk                (pcie_ip_pcie_core_clk_clk),                                   //       clk.clk
		.reset              (pcie_ip_bar1_0_translator_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_008_src_ready),                                        //       src.ready
		.src_valid          (router_008_src_valid),                                        //          .valid
		.src_data           (router_008_src_data),                                         //          .data
		.src_channel        (router_008_src_channel),                                      //          .channel
		.src_startofpacket  (router_008_src_startofpacket),                                //          .startofpacket
		.src_endofpacket    (router_008_src_endofpacket)                                   //          .endofpacket
	);

	de2i_150_qsys_mm_interconnect_0_router_009 router_009 (
		.sink_ready         (ssram0_uas_agent_rp_ready),                                //      sink.ready
		.sink_valid         (ssram0_uas_agent_rp_valid),                                //          .valid
		.sink_data          (ssram0_uas_agent_rp_data),                                 //          .data
		.sink_startofpacket (ssram0_uas_agent_rp_startofpacket),                        //          .startofpacket
		.sink_endofpacket   (ssram0_uas_agent_rp_endofpacket),                          //          .endofpacket
		.clk                (pcie_ip_pcie_core_clk_clk),                                //       clk.clk
		.reset              (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_009_src_ready),                                     //       src.ready
		.src_valid          (router_009_src_valid),                                     //          .valid
		.src_data           (router_009_src_data),                                      //          .data
		.src_channel        (router_009_src_channel),                                   //          .channel
		.src_startofpacket  (router_009_src_startofpacket),                             //          .startofpacket
		.src_endofpacket    (router_009_src_endofpacket)                                //          .endofpacket
	);

	de2i_150_qsys_mm_interconnect_0_router_009 router_010 (
		.sink_ready         (ssram1_uas_agent_rp_ready),                                //      sink.ready
		.sink_valid         (ssram1_uas_agent_rp_valid),                                //          .valid
		.sink_data          (ssram1_uas_agent_rp_data),                                 //          .data
		.sink_startofpacket (ssram1_uas_agent_rp_startofpacket),                        //          .startofpacket
		.sink_endofpacket   (ssram1_uas_agent_rp_endofpacket),                          //          .endofpacket
		.clk                (pcie_ip_pcie_core_clk_clk),                                //       clk.clk
		.reset              (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_010_src_ready),                                     //       src.ready
		.src_valid          (router_010_src_valid),                                     //          .valid
		.src_data           (router_010_src_data),                                      //          .data
		.src_channel        (router_010_src_channel),                                   //          .channel
		.src_startofpacket  (router_010_src_startofpacket),                             //          .startofpacket
		.src_endofpacket    (router_010_src_endofpacket)                                //          .endofpacket
	);

	de2i_150_qsys_mm_interconnect_0_router_011 router_011 (
		.sink_ready         (led_s1_agent_rp_ready),                                    //      sink.ready
		.sink_valid         (led_s1_agent_rp_valid),                                    //          .valid
		.sink_data          (led_s1_agent_rp_data),                                     //          .data
		.sink_startofpacket (led_s1_agent_rp_startofpacket),                            //          .startofpacket
		.sink_endofpacket   (led_s1_agent_rp_endofpacket),                              //          .endofpacket
		.clk                (pcie_ip_pcie_core_clk_clk),                                //       clk.clk
		.reset              (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_011_src_ready),                                     //       src.ready
		.src_valid          (router_011_src_valid),                                     //          .valid
		.src_data           (router_011_src_data),                                      //          .data
		.src_channel        (router_011_src_channel),                                   //          .channel
		.src_startofpacket  (router_011_src_startofpacket),                             //          .startofpacket
		.src_endofpacket    (router_011_src_endofpacket)                                //          .endofpacket
	);

	de2i_150_qsys_mm_interconnect_0_router_011 router_012 (
		.sink_ready         (button_s1_agent_rp_ready),                                 //      sink.ready
		.sink_valid         (button_s1_agent_rp_valid),                                 //          .valid
		.sink_data          (button_s1_agent_rp_data),                                  //          .data
		.sink_startofpacket (button_s1_agent_rp_startofpacket),                         //          .startofpacket
		.sink_endofpacket   (button_s1_agent_rp_endofpacket),                           //          .endofpacket
		.clk                (pcie_ip_pcie_core_clk_clk),                                //       clk.clk
		.reset              (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_012_src_ready),                                     //       src.ready
		.src_valid          (router_012_src_valid),                                     //          .valid
		.src_data           (router_012_src_data),                                      //          .data
		.src_channel        (router_012_src_channel),                                   //          .channel
		.src_startofpacket  (router_012_src_startofpacket),                             //          .startofpacket
		.src_endofpacket    (router_012_src_endofpacket)                                //          .endofpacket
	);

	de2i_150_qsys_mm_interconnect_0_router_011 router_013 (
		.sink_ready         (pio_size_s1_agent_rp_ready),                               //      sink.ready
		.sink_valid         (pio_size_s1_agent_rp_valid),                               //          .valid
		.sink_data          (pio_size_s1_agent_rp_data),                                //          .data
		.sink_startofpacket (pio_size_s1_agent_rp_startofpacket),                       //          .startofpacket
		.sink_endofpacket   (pio_size_s1_agent_rp_endofpacket),                         //          .endofpacket
		.clk                (pcie_ip_pcie_core_clk_clk),                                //       clk.clk
		.reset              (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_013_src_ready),                                     //       src.ready
		.src_valid          (router_013_src_valid),                                     //          .valid
		.src_data           (router_013_src_data),                                      //          .data
		.src_channel        (router_013_src_channel),                                   //          .channel
		.src_startofpacket  (router_013_src_startofpacket),                             //          .startofpacket
		.src_endofpacket    (router_013_src_endofpacket)                                //          .endofpacket
	);

	de2i_150_qsys_mm_interconnect_0_router_011 router_014 (
		.sink_ready         (chip_sel_s1_agent_rp_ready),                               //      sink.ready
		.sink_valid         (chip_sel_s1_agent_rp_valid),                               //          .valid
		.sink_data          (chip_sel_s1_agent_rp_data),                                //          .data
		.sink_startofpacket (chip_sel_s1_agent_rp_startofpacket),                       //          .startofpacket
		.sink_endofpacket   (chip_sel_s1_agent_rp_endofpacket),                         //          .endofpacket
		.clk                (pcie_ip_pcie_core_clk_clk),                                //       clk.clk
		.reset              (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_014_src_ready),                                     //       src.ready
		.src_valid          (router_014_src_valid),                                     //          .valid
		.src_data           (router_014_src_data),                                      //          .data
		.src_channel        (router_014_src_channel),                                   //          .channel
		.src_startofpacket  (router_014_src_startofpacket),                             //          .startofpacket
		.src_endofpacket    (router_014_src_endofpacket)                                //          .endofpacket
	);

	de2i_150_qsys_mm_interconnect_0_router_011 router_015 (
		.sink_ready         (width_s1_agent_rp_ready),                                  //      sink.ready
		.sink_valid         (width_s1_agent_rp_valid),                                  //          .valid
		.sink_data          (width_s1_agent_rp_data),                                   //          .data
		.sink_startofpacket (width_s1_agent_rp_startofpacket),                          //          .startofpacket
		.sink_endofpacket   (width_s1_agent_rp_endofpacket),                            //          .endofpacket
		.clk                (pcie_ip_pcie_core_clk_clk),                                //       clk.clk
		.reset              (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_015_src_ready),                                     //       src.ready
		.src_valid          (router_015_src_valid),                                     //          .valid
		.src_data           (router_015_src_data),                                      //          .data
		.src_channel        (router_015_src_channel),                                   //          .channel
		.src_startofpacket  (router_015_src_startofpacket),                             //          .startofpacket
		.src_endofpacket    (router_015_src_endofpacket)                                //          .endofpacket
	);

	de2i_150_qsys_mm_interconnect_0_router_011 router_016 (
		.sink_ready         (height_s1_agent_rp_ready),                                 //      sink.ready
		.sink_valid         (height_s1_agent_rp_valid),                                 //          .valid
		.sink_data          (height_s1_agent_rp_data),                                  //          .data
		.sink_startofpacket (height_s1_agent_rp_startofpacket),                         //          .startofpacket
		.sink_endofpacket   (height_s1_agent_rp_endofpacket),                           //          .endofpacket
		.clk                (pcie_ip_pcie_core_clk_clk),                                //       clk.clk
		.reset              (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_016_src_ready),                                     //       src.ready
		.src_valid          (router_016_src_valid),                                     //          .valid
		.src_data           (router_016_src_data),                                      //          .data
		.src_channel        (router_016_src_channel),                                   //          .channel
		.src_startofpacket  (router_016_src_startofpacket),                             //          .startofpacket
		.src_endofpacket    (router_016_src_endofpacket)                                //          .endofpacket
	);

	altera_merlin_traffic_limiter #(
		.PKT_DEST_ID_H             (101),
		.PKT_DEST_ID_L             (98),
		.PKT_SRC_ID_H              (97),
		.PKT_SRC_ID_L              (94),
		.PKT_BYTE_CNT_H            (83),
		.PKT_BYTE_CNT_L            (74),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.MAX_OUTSTANDING_RESPONSES (13),
		.PIPELINED                 (0),
		.ST_DATA_W                 (115),
		.ST_CHANNEL_W              (11),
		.VALID_WIDTH               (11),
		.ENFORCE_ORDER             (1),
		.PREVENT_HAZARDS           (0),
		.SUPPORTS_POSTED_WRITES    (1),
		.SUPPORTS_NONPOSTED_WRITES (0),
		.REORDER                   (0)
	) mem_master_avalon_master_limiter (
		.clk                    (pcie_ip_pcie_core_clk_clk),                                //       clk.clk
		.reset                  (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.cmd_sink_ready         (router_src_ready),                                         //  cmd_sink.ready
		.cmd_sink_valid         (router_src_valid),                                         //          .valid
		.cmd_sink_data          (router_src_data),                                          //          .data
		.cmd_sink_channel       (router_src_channel),                                       //          .channel
		.cmd_sink_startofpacket (router_src_startofpacket),                                 //          .startofpacket
		.cmd_sink_endofpacket   (router_src_endofpacket),                                   //          .endofpacket
		.cmd_src_ready          (mem_master_avalon_master_limiter_cmd_src_ready),           //   cmd_src.ready
		.cmd_src_data           (mem_master_avalon_master_limiter_cmd_src_data),            //          .data
		.cmd_src_channel        (mem_master_avalon_master_limiter_cmd_src_channel),         //          .channel
		.cmd_src_startofpacket  (mem_master_avalon_master_limiter_cmd_src_startofpacket),   //          .startofpacket
		.cmd_src_endofpacket    (mem_master_avalon_master_limiter_cmd_src_endofpacket),     //          .endofpacket
		.rsp_sink_ready         (rsp_mux_src_ready),                                        //  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_src_valid),                                        //          .valid
		.rsp_sink_channel       (rsp_mux_src_channel),                                      //          .channel
		.rsp_sink_data          (rsp_mux_src_data),                                         //          .data
		.rsp_sink_startofpacket (rsp_mux_src_startofpacket),                                //          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_src_endofpacket),                                  //          .endofpacket
		.rsp_src_ready          (mem_master_avalon_master_limiter_rsp_src_ready),           //   rsp_src.ready
		.rsp_src_valid          (mem_master_avalon_master_limiter_rsp_src_valid),           //          .valid
		.rsp_src_data           (mem_master_avalon_master_limiter_rsp_src_data),            //          .data
		.rsp_src_channel        (mem_master_avalon_master_limiter_rsp_src_channel),         //          .channel
		.rsp_src_startofpacket  (mem_master_avalon_master_limiter_rsp_src_startofpacket),   //          .startofpacket
		.rsp_src_endofpacket    (mem_master_avalon_master_limiter_rsp_src_endofpacket),     //          .endofpacket
		.cmd_src_valid          (mem_master_avalon_master_limiter_cmd_valid_data)           // cmd_valid.data
	);

	altera_merlin_traffic_limiter #(
		.PKT_DEST_ID_H             (137),
		.PKT_DEST_ID_L             (134),
		.PKT_SRC_ID_H              (133),
		.PKT_SRC_ID_L              (130),
		.PKT_BYTE_CNT_H            (119),
		.PKT_BYTE_CNT_L            (110),
		.PKT_BYTEEN_H              (71),
		.PKT_BYTEEN_L              (64),
		.PKT_TRANS_POSTED          (105),
		.PKT_TRANS_WRITE           (106),
		.MAX_OUTSTANDING_RESPONSES (13),
		.PIPELINED                 (0),
		.ST_DATA_W                 (151),
		.ST_CHANNEL_W              (11),
		.VALID_WIDTH               (11),
		.ENFORCE_ORDER             (1),
		.PREVENT_HAZARDS           (0),
		.SUPPORTS_POSTED_WRITES    (1),
		.SUPPORTS_NONPOSTED_WRITES (0),
		.REORDER                   (0)
	) pcie_ip_bar1_0_limiter (
		.clk                    (pcie_ip_pcie_core_clk_clk),                                   //       clk.clk
		.reset                  (pcie_ip_bar1_0_translator_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.cmd_sink_ready         (router_001_src_ready),                                        //  cmd_sink.ready
		.cmd_sink_valid         (router_001_src_valid),                                        //          .valid
		.cmd_sink_data          (router_001_src_data),                                         //          .data
		.cmd_sink_channel       (router_001_src_channel),                                      //          .channel
		.cmd_sink_startofpacket (router_001_src_startofpacket),                                //          .startofpacket
		.cmd_sink_endofpacket   (router_001_src_endofpacket),                                  //          .endofpacket
		.cmd_src_ready          (pcie_ip_bar1_0_limiter_cmd_src_ready),                        //   cmd_src.ready
		.cmd_src_data           (pcie_ip_bar1_0_limiter_cmd_src_data),                         //          .data
		.cmd_src_channel        (pcie_ip_bar1_0_limiter_cmd_src_channel),                      //          .channel
		.cmd_src_startofpacket  (pcie_ip_bar1_0_limiter_cmd_src_startofpacket),                //          .startofpacket
		.cmd_src_endofpacket    (pcie_ip_bar1_0_limiter_cmd_src_endofpacket),                  //          .endofpacket
		.rsp_sink_ready         (rsp_mux_001_src_ready),                                       //  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_001_src_valid),                                       //          .valid
		.rsp_sink_channel       (rsp_mux_001_src_channel),                                     //          .channel
		.rsp_sink_data          (rsp_mux_001_src_data),                                        //          .data
		.rsp_sink_startofpacket (rsp_mux_001_src_startofpacket),                               //          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_001_src_endofpacket),                                 //          .endofpacket
		.rsp_src_ready          (pcie_ip_bar1_0_limiter_rsp_src_ready),                        //   rsp_src.ready
		.rsp_src_valid          (pcie_ip_bar1_0_limiter_rsp_src_valid),                        //          .valid
		.rsp_src_data           (pcie_ip_bar1_0_limiter_rsp_src_data),                         //          .data
		.rsp_src_channel        (pcie_ip_bar1_0_limiter_rsp_src_channel),                      //          .channel
		.rsp_src_startofpacket  (pcie_ip_bar1_0_limiter_rsp_src_startofpacket),                //          .startofpacket
		.rsp_src_endofpacket    (pcie_ip_bar1_0_limiter_rsp_src_endofpacket),                  //          .endofpacket
		.cmd_src_valid          (pcie_ip_bar1_0_limiter_cmd_valid_data)                        // cmd_valid.data
	);

	altera_merlin_traffic_limiter #(
		.PKT_DEST_ID_H             (137),
		.PKT_DEST_ID_L             (134),
		.PKT_SRC_ID_H              (133),
		.PKT_SRC_ID_L              (130),
		.PKT_BYTE_CNT_H            (119),
		.PKT_BYTE_CNT_L            (110),
		.PKT_BYTEEN_H              (71),
		.PKT_BYTEEN_L              (64),
		.PKT_TRANS_POSTED          (105),
		.PKT_TRANS_WRITE           (106),
		.MAX_OUTSTANDING_RESPONSES (13),
		.PIPELINED                 (0),
		.ST_DATA_W                 (151),
		.ST_CHANNEL_W              (11),
		.VALID_WIDTH               (11),
		.ENFORCE_ORDER             (1),
		.PREVENT_HAZARDS           (0),
		.SUPPORTS_POSTED_WRITES    (1),
		.SUPPORTS_NONPOSTED_WRITES (0),
		.REORDER                   (0)
	) sgdma_m_read_limiter (
		.clk                    (pcie_ip_pcie_core_clk_clk),                                //       clk.clk
		.reset                  (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.cmd_sink_ready         (router_002_src_ready),                                     //  cmd_sink.ready
		.cmd_sink_valid         (router_002_src_valid),                                     //          .valid
		.cmd_sink_data          (router_002_src_data),                                      //          .data
		.cmd_sink_channel       (router_002_src_channel),                                   //          .channel
		.cmd_sink_startofpacket (router_002_src_startofpacket),                             //          .startofpacket
		.cmd_sink_endofpacket   (router_002_src_endofpacket),                               //          .endofpacket
		.cmd_src_ready          (sgdma_m_read_limiter_cmd_src_ready),                       //   cmd_src.ready
		.cmd_src_data           (sgdma_m_read_limiter_cmd_src_data),                        //          .data
		.cmd_src_channel        (sgdma_m_read_limiter_cmd_src_channel),                     //          .channel
		.cmd_src_startofpacket  (sgdma_m_read_limiter_cmd_src_startofpacket),               //          .startofpacket
		.cmd_src_endofpacket    (sgdma_m_read_limiter_cmd_src_endofpacket),                 //          .endofpacket
		.rsp_sink_ready         (rsp_mux_002_src_ready),                                    //  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_002_src_valid),                                    //          .valid
		.rsp_sink_channel       (rsp_mux_002_src_channel),                                  //          .channel
		.rsp_sink_data          (rsp_mux_002_src_data),                                     //          .data
		.rsp_sink_startofpacket (rsp_mux_002_src_startofpacket),                            //          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_002_src_endofpacket),                              //          .endofpacket
		.rsp_src_ready          (sgdma_m_read_limiter_rsp_src_ready),                       //   rsp_src.ready
		.rsp_src_valid          (sgdma_m_read_limiter_rsp_src_valid),                       //          .valid
		.rsp_src_data           (sgdma_m_read_limiter_rsp_src_data),                        //          .data
		.rsp_src_channel        (sgdma_m_read_limiter_rsp_src_channel),                     //          .channel
		.rsp_src_startofpacket  (sgdma_m_read_limiter_rsp_src_startofpacket),               //          .startofpacket
		.rsp_src_endofpacket    (sgdma_m_read_limiter_rsp_src_endofpacket),                 //          .endofpacket
		.cmd_src_valid          (sgdma_m_read_limiter_cmd_valid_data)                       // cmd_valid.data
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (103),
		.PKT_ADDR_L                (72),
		.PKT_BEGIN_BURST           (128),
		.PKT_BYTE_CNT_H            (119),
		.PKT_BYTE_CNT_L            (110),
		.PKT_BYTEEN_H              (71),
		.PKT_BYTEEN_L              (64),
		.PKT_BURST_SIZE_H          (123),
		.PKT_BURST_SIZE_L          (121),
		.PKT_BURST_TYPE_H          (125),
		.PKT_BURST_TYPE_L          (124),
		.PKT_BURSTWRAP_H           (120),
		.PKT_BURSTWRAP_L           (120),
		.PKT_TRANS_COMPRESSED_READ (104),
		.PKT_TRANS_WRITE           (106),
		.PKT_TRANS_READ            (107),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (0),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (151),
		.ST_CHANNEL_W              (11),
		.OUT_BYTE_CNT_H            (113),
		.OUT_BURSTWRAP_H           (120),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (1),
		.BURSTWRAP_CONST_VALUE     (1),
		.ADAPTER_VERSION           ("13.1")
	) onchip_memory_s1_burst_adapter (
		.clk                   (pcie_ip_pcie_core_clk_clk),                                //       cr0.clk
		.reset                 (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), // cr0_reset.reset
		.sink0_valid           (cmd_mux_src_valid),                                        //     sink0.valid
		.sink0_data            (cmd_mux_src_data),                                         //          .data
		.sink0_channel         (cmd_mux_src_channel),                                      //          .channel
		.sink0_startofpacket   (cmd_mux_src_startofpacket),                                //          .startofpacket
		.sink0_endofpacket     (cmd_mux_src_endofpacket),                                  //          .endofpacket
		.sink0_ready           (cmd_mux_src_ready),                                        //          .ready
		.source0_valid         (onchip_memory_s1_burst_adapter_source0_valid),             //   source0.valid
		.source0_data          (onchip_memory_s1_burst_adapter_source0_data),              //          .data
		.source0_channel       (onchip_memory_s1_burst_adapter_source0_channel),           //          .channel
		.source0_startofpacket (onchip_memory_s1_burst_adapter_source0_startofpacket),     //          .startofpacket
		.source0_endofpacket   (onchip_memory_s1_burst_adapter_source0_endofpacket),       //          .endofpacket
		.source0_ready         (onchip_memory_s1_burst_adapter_source0_ready)              //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (92),
		.PKT_BYTE_CNT_H            (83),
		.PKT_BYTE_CNT_L            (74),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (87),
		.PKT_BURST_SIZE_L          (85),
		.PKT_BURST_TYPE_H          (89),
		.PKT_BURST_TYPE_L          (88),
		.PKT_BURSTWRAP_H           (84),
		.PKT_BURSTWRAP_L           (84),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (0),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (115),
		.ST_CHANNEL_W              (11),
		.OUT_BYTE_CNT_H            (76),
		.OUT_BURSTWRAP_H           (84),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (1),
		.BURSTWRAP_CONST_VALUE     (1),
		.ADAPTER_VERSION           ("13.1")
	) sram0_s1_burst_adapter (
		.clk                   (altpll_0_c1_clk),                              //       cr0.clk
		.reset                 (sram0_reset_reset_bridge_in_reset_reset),      // cr0_reset.reset
		.sink0_valid           (cmd_mux_001_src_valid),                        //     sink0.valid
		.sink0_data            (cmd_mux_001_src_data),                         //          .data
		.sink0_channel         (cmd_mux_001_src_channel),                      //          .channel
		.sink0_startofpacket   (cmd_mux_001_src_startofpacket),                //          .startofpacket
		.sink0_endofpacket     (cmd_mux_001_src_endofpacket),                  //          .endofpacket
		.sink0_ready           (cmd_mux_001_src_ready),                        //          .ready
		.source0_valid         (sram0_s1_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (sram0_s1_burst_adapter_source0_data),          //          .data
		.source0_channel       (sram0_s1_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (sram0_s1_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (sram0_s1_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (sram0_s1_burst_adapter_source0_ready)          //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (92),
		.PKT_BYTE_CNT_H            (83),
		.PKT_BYTE_CNT_L            (74),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (87),
		.PKT_BURST_SIZE_L          (85),
		.PKT_BURST_TYPE_H          (89),
		.PKT_BURST_TYPE_L          (88),
		.PKT_BURSTWRAP_H           (84),
		.PKT_BURSTWRAP_L           (84),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (0),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (115),
		.ST_CHANNEL_W              (11),
		.OUT_BYTE_CNT_H            (76),
		.OUT_BURSTWRAP_H           (84),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (1),
		.BURSTWRAP_CONST_VALUE     (1),
		.ADAPTER_VERSION           ("13.1")
	) ssram0_uas_burst_adapter (
		.clk                   (pcie_ip_pcie_core_clk_clk),                                //       cr0.clk
		.reset                 (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), // cr0_reset.reset
		.sink0_valid           (cmd_mux_003_src_valid),                                    //     sink0.valid
		.sink0_data            (cmd_mux_003_src_data),                                     //          .data
		.sink0_channel         (cmd_mux_003_src_channel),                                  //          .channel
		.sink0_startofpacket   (cmd_mux_003_src_startofpacket),                            //          .startofpacket
		.sink0_endofpacket     (cmd_mux_003_src_endofpacket),                              //          .endofpacket
		.sink0_ready           (cmd_mux_003_src_ready),                                    //          .ready
		.source0_valid         (ssram0_uas_burst_adapter_source0_valid),                   //   source0.valid
		.source0_data          (ssram0_uas_burst_adapter_source0_data),                    //          .data
		.source0_channel       (ssram0_uas_burst_adapter_source0_channel),                 //          .channel
		.source0_startofpacket (ssram0_uas_burst_adapter_source0_startofpacket),           //          .startofpacket
		.source0_endofpacket   (ssram0_uas_burst_adapter_source0_endofpacket),             //          .endofpacket
		.source0_ready         (ssram0_uas_burst_adapter_source0_ready)                    //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (92),
		.PKT_BYTE_CNT_H            (83),
		.PKT_BYTE_CNT_L            (74),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (87),
		.PKT_BURST_SIZE_L          (85),
		.PKT_BURST_TYPE_H          (89),
		.PKT_BURST_TYPE_L          (88),
		.PKT_BURSTWRAP_H           (84),
		.PKT_BURSTWRAP_L           (84),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (0),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (115),
		.ST_CHANNEL_W              (11),
		.OUT_BYTE_CNT_H            (76),
		.OUT_BURSTWRAP_H           (84),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (1),
		.BURSTWRAP_CONST_VALUE     (1),
		.ADAPTER_VERSION           ("13.1")
	) ssram1_uas_burst_adapter (
		.clk                   (pcie_ip_pcie_core_clk_clk),                                //       cr0.clk
		.reset                 (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), // cr0_reset.reset
		.sink0_valid           (cmd_mux_004_src_valid),                                    //     sink0.valid
		.sink0_data            (cmd_mux_004_src_data),                                     //          .data
		.sink0_channel         (cmd_mux_004_src_channel),                                  //          .channel
		.sink0_startofpacket   (cmd_mux_004_src_startofpacket),                            //          .startofpacket
		.sink0_endofpacket     (cmd_mux_004_src_endofpacket),                              //          .endofpacket
		.sink0_ready           (cmd_mux_004_src_ready),                                    //          .ready
		.source0_valid         (ssram1_uas_burst_adapter_source0_valid),                   //   source0.valid
		.source0_data          (ssram1_uas_burst_adapter_source0_data),                    //          .data
		.source0_channel       (ssram1_uas_burst_adapter_source0_channel),                 //          .channel
		.source0_startofpacket (ssram1_uas_burst_adapter_source0_startofpacket),           //          .startofpacket
		.source0_endofpacket   (ssram1_uas_burst_adapter_source0_endofpacket),             //          .endofpacket
		.source0_ready         (ssram1_uas_burst_adapter_source0_ready)                    //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (92),
		.PKT_BYTE_CNT_H            (83),
		.PKT_BYTE_CNT_L            (74),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (87),
		.PKT_BURST_SIZE_L          (85),
		.PKT_BURST_TYPE_H          (89),
		.PKT_BURST_TYPE_L          (88),
		.PKT_BURSTWRAP_H           (84),
		.PKT_BURSTWRAP_L           (84),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (0),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (115),
		.ST_CHANNEL_W              (11),
		.OUT_BYTE_CNT_H            (76),
		.OUT_BURSTWRAP_H           (84),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (1),
		.BURSTWRAP_CONST_VALUE     (1),
		.ADAPTER_VERSION           ("13.1")
	) led_s1_burst_adapter (
		.clk                   (pcie_ip_pcie_core_clk_clk),                                //       cr0.clk
		.reset                 (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), // cr0_reset.reset
		.sink0_valid           (cmd_mux_005_src_valid),                                    //     sink0.valid
		.sink0_data            (cmd_mux_005_src_data),                                     //          .data
		.sink0_channel         (cmd_mux_005_src_channel),                                  //          .channel
		.sink0_startofpacket   (cmd_mux_005_src_startofpacket),                            //          .startofpacket
		.sink0_endofpacket     (cmd_mux_005_src_endofpacket),                              //          .endofpacket
		.sink0_ready           (cmd_mux_005_src_ready),                                    //          .ready
		.source0_valid         (led_s1_burst_adapter_source0_valid),                       //   source0.valid
		.source0_data          (led_s1_burst_adapter_source0_data),                        //          .data
		.source0_channel       (led_s1_burst_adapter_source0_channel),                     //          .channel
		.source0_startofpacket (led_s1_burst_adapter_source0_startofpacket),               //          .startofpacket
		.source0_endofpacket   (led_s1_burst_adapter_source0_endofpacket),                 //          .endofpacket
		.source0_ready         (led_s1_burst_adapter_source0_ready)                        //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (92),
		.PKT_BYTE_CNT_H            (83),
		.PKT_BYTE_CNT_L            (74),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (87),
		.PKT_BURST_SIZE_L          (85),
		.PKT_BURST_TYPE_H          (89),
		.PKT_BURST_TYPE_L          (88),
		.PKT_BURSTWRAP_H           (84),
		.PKT_BURSTWRAP_L           (84),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (0),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (115),
		.ST_CHANNEL_W              (11),
		.OUT_BYTE_CNT_H            (76),
		.OUT_BURSTWRAP_H           (84),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (1),
		.BURSTWRAP_CONST_VALUE     (1),
		.ADAPTER_VERSION           ("13.1")
	) button_s1_burst_adapter (
		.clk                   (pcie_ip_pcie_core_clk_clk),                                //       cr0.clk
		.reset                 (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), // cr0_reset.reset
		.sink0_valid           (cmd_mux_006_src_valid),                                    //     sink0.valid
		.sink0_data            (cmd_mux_006_src_data),                                     //          .data
		.sink0_channel         (cmd_mux_006_src_channel),                                  //          .channel
		.sink0_startofpacket   (cmd_mux_006_src_startofpacket),                            //          .startofpacket
		.sink0_endofpacket     (cmd_mux_006_src_endofpacket),                              //          .endofpacket
		.sink0_ready           (cmd_mux_006_src_ready),                                    //          .ready
		.source0_valid         (button_s1_burst_adapter_source0_valid),                    //   source0.valid
		.source0_data          (button_s1_burst_adapter_source0_data),                     //          .data
		.source0_channel       (button_s1_burst_adapter_source0_channel),                  //          .channel
		.source0_startofpacket (button_s1_burst_adapter_source0_startofpacket),            //          .startofpacket
		.source0_endofpacket   (button_s1_burst_adapter_source0_endofpacket),              //          .endofpacket
		.source0_ready         (button_s1_burst_adapter_source0_ready)                     //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (92),
		.PKT_BYTE_CNT_H            (83),
		.PKT_BYTE_CNT_L            (74),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (87),
		.PKT_BURST_SIZE_L          (85),
		.PKT_BURST_TYPE_H          (89),
		.PKT_BURST_TYPE_L          (88),
		.PKT_BURSTWRAP_H           (84),
		.PKT_BURSTWRAP_L           (84),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (0),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (115),
		.ST_CHANNEL_W              (11),
		.OUT_BYTE_CNT_H            (76),
		.OUT_BURSTWRAP_H           (84),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (1),
		.BURSTWRAP_CONST_VALUE     (1),
		.ADAPTER_VERSION           ("13.1")
	) pio_size_s1_burst_adapter (
		.clk                   (pcie_ip_pcie_core_clk_clk),                                //       cr0.clk
		.reset                 (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), // cr0_reset.reset
		.sink0_valid           (cmd_mux_007_src_valid),                                    //     sink0.valid
		.sink0_data            (cmd_mux_007_src_data),                                     //          .data
		.sink0_channel         (cmd_mux_007_src_channel),                                  //          .channel
		.sink0_startofpacket   (cmd_mux_007_src_startofpacket),                            //          .startofpacket
		.sink0_endofpacket     (cmd_mux_007_src_endofpacket),                              //          .endofpacket
		.sink0_ready           (cmd_mux_007_src_ready),                                    //          .ready
		.source0_valid         (pio_size_s1_burst_adapter_source0_valid),                  //   source0.valid
		.source0_data          (pio_size_s1_burst_adapter_source0_data),                   //          .data
		.source0_channel       (pio_size_s1_burst_adapter_source0_channel),                //          .channel
		.source0_startofpacket (pio_size_s1_burst_adapter_source0_startofpacket),          //          .startofpacket
		.source0_endofpacket   (pio_size_s1_burst_adapter_source0_endofpacket),            //          .endofpacket
		.source0_ready         (pio_size_s1_burst_adapter_source0_ready)                   //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (92),
		.PKT_BYTE_CNT_H            (83),
		.PKT_BYTE_CNT_L            (74),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (87),
		.PKT_BURST_SIZE_L          (85),
		.PKT_BURST_TYPE_H          (89),
		.PKT_BURST_TYPE_L          (88),
		.PKT_BURSTWRAP_H           (84),
		.PKT_BURSTWRAP_L           (84),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (0),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (115),
		.ST_CHANNEL_W              (11),
		.OUT_BYTE_CNT_H            (76),
		.OUT_BURSTWRAP_H           (84),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (1),
		.BURSTWRAP_CONST_VALUE     (1),
		.ADAPTER_VERSION           ("13.1")
	) chip_sel_s1_burst_adapter (
		.clk                   (pcie_ip_pcie_core_clk_clk),                                //       cr0.clk
		.reset                 (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), // cr0_reset.reset
		.sink0_valid           (cmd_mux_008_src_valid),                                    //     sink0.valid
		.sink0_data            (cmd_mux_008_src_data),                                     //          .data
		.sink0_channel         (cmd_mux_008_src_channel),                                  //          .channel
		.sink0_startofpacket   (cmd_mux_008_src_startofpacket),                            //          .startofpacket
		.sink0_endofpacket     (cmd_mux_008_src_endofpacket),                              //          .endofpacket
		.sink0_ready           (cmd_mux_008_src_ready),                                    //          .ready
		.source0_valid         (chip_sel_s1_burst_adapter_source0_valid),                  //   source0.valid
		.source0_data          (chip_sel_s1_burst_adapter_source0_data),                   //          .data
		.source0_channel       (chip_sel_s1_burst_adapter_source0_channel),                //          .channel
		.source0_startofpacket (chip_sel_s1_burst_adapter_source0_startofpacket),          //          .startofpacket
		.source0_endofpacket   (chip_sel_s1_burst_adapter_source0_endofpacket),            //          .endofpacket
		.source0_ready         (chip_sel_s1_burst_adapter_source0_ready)                   //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (92),
		.PKT_BYTE_CNT_H            (83),
		.PKT_BYTE_CNT_L            (74),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (87),
		.PKT_BURST_SIZE_L          (85),
		.PKT_BURST_TYPE_H          (89),
		.PKT_BURST_TYPE_L          (88),
		.PKT_BURSTWRAP_H           (84),
		.PKT_BURSTWRAP_L           (84),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (0),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (115),
		.ST_CHANNEL_W              (11),
		.OUT_BYTE_CNT_H            (76),
		.OUT_BURSTWRAP_H           (84),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (1),
		.BURSTWRAP_CONST_VALUE     (1),
		.ADAPTER_VERSION           ("13.1")
	) width_s1_burst_adapter (
		.clk                   (pcie_ip_pcie_core_clk_clk),                                //       cr0.clk
		.reset                 (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), // cr0_reset.reset
		.sink0_valid           (cmd_mux_009_src_valid),                                    //     sink0.valid
		.sink0_data            (cmd_mux_009_src_data),                                     //          .data
		.sink0_channel         (cmd_mux_009_src_channel),                                  //          .channel
		.sink0_startofpacket   (cmd_mux_009_src_startofpacket),                            //          .startofpacket
		.sink0_endofpacket     (cmd_mux_009_src_endofpacket),                              //          .endofpacket
		.sink0_ready           (cmd_mux_009_src_ready),                                    //          .ready
		.source0_valid         (width_s1_burst_adapter_source0_valid),                     //   source0.valid
		.source0_data          (width_s1_burst_adapter_source0_data),                      //          .data
		.source0_channel       (width_s1_burst_adapter_source0_channel),                   //          .channel
		.source0_startofpacket (width_s1_burst_adapter_source0_startofpacket),             //          .startofpacket
		.source0_endofpacket   (width_s1_burst_adapter_source0_endofpacket),               //          .endofpacket
		.source0_ready         (width_s1_burst_adapter_source0_ready)                      //          .ready
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_BEGIN_BURST           (92),
		.PKT_BYTE_CNT_H            (83),
		.PKT_BYTE_CNT_L            (74),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_BURST_SIZE_H          (87),
		.PKT_BURST_SIZE_L          (85),
		.PKT_BURST_TYPE_H          (89),
		.PKT_BURST_TYPE_L          (88),
		.PKT_BURSTWRAP_H           (84),
		.PKT_BURSTWRAP_L           (84),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (0),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (115),
		.ST_CHANNEL_W              (11),
		.OUT_BYTE_CNT_H            (76),
		.OUT_BURSTWRAP_H           (84),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (1),
		.BURSTWRAP_CONST_VALUE     (1),
		.ADAPTER_VERSION           ("13.1")
	) height_s1_burst_adapter (
		.clk                   (pcie_ip_pcie_core_clk_clk),                                //       cr0.clk
		.reset                 (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), // cr0_reset.reset
		.sink0_valid           (cmd_mux_010_src_valid),                                    //     sink0.valid
		.sink0_data            (cmd_mux_010_src_data),                                     //          .data
		.sink0_channel         (cmd_mux_010_src_channel),                                  //          .channel
		.sink0_startofpacket   (cmd_mux_010_src_startofpacket),                            //          .startofpacket
		.sink0_endofpacket     (cmd_mux_010_src_endofpacket),                              //          .endofpacket
		.sink0_ready           (cmd_mux_010_src_ready),                                    //          .ready
		.source0_valid         (height_s1_burst_adapter_source0_valid),                    //   source0.valid
		.source0_data          (height_s1_burst_adapter_source0_data),                     //          .data
		.source0_channel       (height_s1_burst_adapter_source0_channel),                  //          .channel
		.source0_startofpacket (height_s1_burst_adapter_source0_startofpacket),            //          .startofpacket
		.source0_endofpacket   (height_s1_burst_adapter_source0_endofpacket),              //          .endofpacket
		.source0_ready         (height_s1_burst_adapter_source0_ready)                     //          .ready
	);

	de2i_150_qsys_mm_interconnect_0_cmd_demux cmd_demux (
		.clk                (pcie_ip_pcie_core_clk_clk),                                //        clk.clk
		.reset              (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), //  clk_reset.reset
		.sink_ready         (mem_master_avalon_master_limiter_cmd_src_ready),           //       sink.ready
		.sink_channel       (mem_master_avalon_master_limiter_cmd_src_channel),         //           .channel
		.sink_data          (mem_master_avalon_master_limiter_cmd_src_data),            //           .data
		.sink_startofpacket (mem_master_avalon_master_limiter_cmd_src_startofpacket),   //           .startofpacket
		.sink_endofpacket   (mem_master_avalon_master_limiter_cmd_src_endofpacket),     //           .endofpacket
		.sink_valid         (mem_master_avalon_master_limiter_cmd_valid_data),          // sink_valid.data
		.src0_ready         (cmd_demux_src0_ready),                                     //       src0.ready
		.src0_valid         (cmd_demux_src0_valid),                                     //           .valid
		.src0_data          (cmd_demux_src0_data),                                      //           .data
		.src0_channel       (cmd_demux_src0_channel),                                   //           .channel
		.src0_startofpacket (cmd_demux_src0_startofpacket),                             //           .startofpacket
		.src0_endofpacket   (cmd_demux_src0_endofpacket),                               //           .endofpacket
		.src1_ready         (cmd_demux_src1_ready),                                     //       src1.ready
		.src1_valid         (cmd_demux_src1_valid),                                     //           .valid
		.src1_data          (cmd_demux_src1_data),                                      //           .data
		.src1_channel       (cmd_demux_src1_channel),                                   //           .channel
		.src1_startofpacket (cmd_demux_src1_startofpacket),                             //           .startofpacket
		.src1_endofpacket   (cmd_demux_src1_endofpacket)                                //           .endofpacket
	);

	de2i_150_qsys_mm_interconnect_0_cmd_demux_001 cmd_demux_001 (
		.clk                (pcie_ip_pcie_core_clk_clk),                                   //        clk.clk
		.reset              (pcie_ip_bar1_0_translator_reset_reset_bridge_in_reset_reset), //  clk_reset.reset
		.sink_ready         (pcie_ip_bar1_0_limiter_cmd_src_ready),                        //       sink.ready
		.sink_channel       (pcie_ip_bar1_0_limiter_cmd_src_channel),                      //           .channel
		.sink_data          (pcie_ip_bar1_0_limiter_cmd_src_data),                         //           .data
		.sink_startofpacket (pcie_ip_bar1_0_limiter_cmd_src_startofpacket),                //           .startofpacket
		.sink_endofpacket   (pcie_ip_bar1_0_limiter_cmd_src_endofpacket),                  //           .endofpacket
		.sink_valid         (pcie_ip_bar1_0_limiter_cmd_valid_data),                       // sink_valid.data
		.src0_ready         (cmd_demux_001_src0_ready),                                    //       src0.ready
		.src0_valid         (cmd_demux_001_src0_valid),                                    //           .valid
		.src0_data          (cmd_demux_001_src0_data),                                     //           .data
		.src0_channel       (cmd_demux_001_src0_channel),                                  //           .channel
		.src0_startofpacket (cmd_demux_001_src0_startofpacket),                            //           .startofpacket
		.src0_endofpacket   (cmd_demux_001_src0_endofpacket),                              //           .endofpacket
		.src1_ready         (cmd_demux_001_src1_ready),                                    //       src1.ready
		.src1_valid         (cmd_demux_001_src1_valid),                                    //           .valid
		.src1_data          (cmd_demux_001_src1_data),                                     //           .data
		.src1_channel       (cmd_demux_001_src1_channel),                                  //           .channel
		.src1_startofpacket (cmd_demux_001_src1_startofpacket),                            //           .startofpacket
		.src1_endofpacket   (cmd_demux_001_src1_endofpacket),                              //           .endofpacket
		.src2_ready         (cmd_demux_001_src2_ready),                                    //       src2.ready
		.src2_valid         (cmd_demux_001_src2_valid),                                    //           .valid
		.src2_data          (cmd_demux_001_src2_data),                                     //           .data
		.src2_channel       (cmd_demux_001_src2_channel),                                  //           .channel
		.src2_startofpacket (cmd_demux_001_src2_startofpacket),                            //           .startofpacket
		.src2_endofpacket   (cmd_demux_001_src2_endofpacket),                              //           .endofpacket
		.src3_ready         (cmd_demux_001_src3_ready),                                    //       src3.ready
		.src3_valid         (cmd_demux_001_src3_valid),                                    //           .valid
		.src3_data          (cmd_demux_001_src3_data),                                     //           .data
		.src3_channel       (cmd_demux_001_src3_channel),                                  //           .channel
		.src3_startofpacket (cmd_demux_001_src3_startofpacket),                            //           .startofpacket
		.src3_endofpacket   (cmd_demux_001_src3_endofpacket),                              //           .endofpacket
		.src4_ready         (cmd_demux_001_src4_ready),                                    //       src4.ready
		.src4_valid         (cmd_demux_001_src4_valid),                                    //           .valid
		.src4_data          (cmd_demux_001_src4_data),                                     //           .data
		.src4_channel       (cmd_demux_001_src4_channel),                                  //           .channel
		.src4_startofpacket (cmd_demux_001_src4_startofpacket),                            //           .startofpacket
		.src4_endofpacket   (cmd_demux_001_src4_endofpacket),                              //           .endofpacket
		.src5_ready         (cmd_demux_001_src5_ready),                                    //       src5.ready
		.src5_valid         (cmd_demux_001_src5_valid),                                    //           .valid
		.src5_data          (cmd_demux_001_src5_data),                                     //           .data
		.src5_channel       (cmd_demux_001_src5_channel),                                  //           .channel
		.src5_startofpacket (cmd_demux_001_src5_startofpacket),                            //           .startofpacket
		.src5_endofpacket   (cmd_demux_001_src5_endofpacket),                              //           .endofpacket
		.src6_ready         (cmd_demux_001_src6_ready),                                    //       src6.ready
		.src6_valid         (cmd_demux_001_src6_valid),                                    //           .valid
		.src6_data          (cmd_demux_001_src6_data),                                     //           .data
		.src6_channel       (cmd_demux_001_src6_channel),                                  //           .channel
		.src6_startofpacket (cmd_demux_001_src6_startofpacket),                            //           .startofpacket
		.src6_endofpacket   (cmd_demux_001_src6_endofpacket),                              //           .endofpacket
		.src7_ready         (cmd_demux_001_src7_ready),                                    //       src7.ready
		.src7_valid         (cmd_demux_001_src7_valid),                                    //           .valid
		.src7_data          (cmd_demux_001_src7_data),                                     //           .data
		.src7_channel       (cmd_demux_001_src7_channel),                                  //           .channel
		.src7_startofpacket (cmd_demux_001_src7_startofpacket),                            //           .startofpacket
		.src7_endofpacket   (cmd_demux_001_src7_endofpacket),                              //           .endofpacket
		.src8_ready         (cmd_demux_001_src8_ready),                                    //       src8.ready
		.src8_valid         (cmd_demux_001_src8_valid),                                    //           .valid
		.src8_data          (cmd_demux_001_src8_data),                                     //           .data
		.src8_channel       (cmd_demux_001_src8_channel),                                  //           .channel
		.src8_startofpacket (cmd_demux_001_src8_startofpacket),                            //           .startofpacket
		.src8_endofpacket   (cmd_demux_001_src8_endofpacket),                              //           .endofpacket
		.src9_ready         (cmd_demux_001_src9_ready),                                    //       src9.ready
		.src9_valid         (cmd_demux_001_src9_valid),                                    //           .valid
		.src9_data          (cmd_demux_001_src9_data),                                     //           .data
		.src9_channel       (cmd_demux_001_src9_channel),                                  //           .channel
		.src9_startofpacket (cmd_demux_001_src9_startofpacket),                            //           .startofpacket
		.src9_endofpacket   (cmd_demux_001_src9_endofpacket)                               //           .endofpacket
	);

	de2i_150_qsys_mm_interconnect_0_cmd_demux_002 cmd_demux_002 (
		.clk                (pcie_ip_pcie_core_clk_clk),                                //        clk.clk
		.reset              (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), //  clk_reset.reset
		.sink_ready         (sgdma_m_read_limiter_cmd_src_ready),                       //       sink.ready
		.sink_channel       (sgdma_m_read_limiter_cmd_src_channel),                     //           .channel
		.sink_data          (sgdma_m_read_limiter_cmd_src_data),                        //           .data
		.sink_startofpacket (sgdma_m_read_limiter_cmd_src_startofpacket),               //           .startofpacket
		.sink_endofpacket   (sgdma_m_read_limiter_cmd_src_endofpacket),                 //           .endofpacket
		.sink_valid         (sgdma_m_read_limiter_cmd_valid_data),                      // sink_valid.data
		.src0_ready         (cmd_demux_002_src0_ready),                                 //       src0.ready
		.src0_valid         (cmd_demux_002_src0_valid),                                 //           .valid
		.src0_data          (cmd_demux_002_src0_data),                                  //           .data
		.src0_channel       (cmd_demux_002_src0_channel),                               //           .channel
		.src0_startofpacket (cmd_demux_002_src0_startofpacket),                         //           .startofpacket
		.src0_endofpacket   (cmd_demux_002_src0_endofpacket),                           //           .endofpacket
		.src1_ready         (cmd_demux_002_src1_ready),                                 //       src1.ready
		.src1_valid         (cmd_demux_002_src1_valid),                                 //           .valid
		.src1_data          (cmd_demux_002_src1_data),                                  //           .data
		.src1_channel       (cmd_demux_002_src1_channel),                               //           .channel
		.src1_startofpacket (cmd_demux_002_src1_startofpacket),                         //           .startofpacket
		.src1_endofpacket   (cmd_demux_002_src1_endofpacket),                           //           .endofpacket
		.src2_ready         (cmd_demux_002_src2_ready),                                 //       src2.ready
		.src2_valid         (cmd_demux_002_src2_valid),                                 //           .valid
		.src2_data          (cmd_demux_002_src2_data),                                  //           .data
		.src2_channel       (cmd_demux_002_src2_channel),                               //           .channel
		.src2_startofpacket (cmd_demux_002_src2_startofpacket),                         //           .startofpacket
		.src2_endofpacket   (cmd_demux_002_src2_endofpacket),                           //           .endofpacket
		.src3_ready         (cmd_demux_002_src3_ready),                                 //       src3.ready
		.src3_valid         (cmd_demux_002_src3_valid),                                 //           .valid
		.src3_data          (cmd_demux_002_src3_data),                                  //           .data
		.src3_channel       (cmd_demux_002_src3_channel),                               //           .channel
		.src3_startofpacket (cmd_demux_002_src3_startofpacket),                         //           .startofpacket
		.src3_endofpacket   (cmd_demux_002_src3_endofpacket),                           //           .endofpacket
		.src4_ready         (cmd_demux_002_src4_ready),                                 //       src4.ready
		.src4_valid         (cmd_demux_002_src4_valid),                                 //           .valid
		.src4_data          (cmd_demux_002_src4_data),                                  //           .data
		.src4_channel       (cmd_demux_002_src4_channel),                               //           .channel
		.src4_startofpacket (cmd_demux_002_src4_startofpacket),                         //           .startofpacket
		.src4_endofpacket   (cmd_demux_002_src4_endofpacket)                            //           .endofpacket
	);

	de2i_150_qsys_mm_interconnect_0_cmd_demux_003 cmd_demux_003 (
		.clk                (pcie_ip_pcie_core_clk_clk),                                //       clk.clk
		.reset              (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_003_src_ready),                                     //      sink.ready
		.sink_channel       (router_003_src_channel),                                   //          .channel
		.sink_data          (router_003_src_data),                                      //          .data
		.sink_startofpacket (router_003_src_startofpacket),                             //          .startofpacket
		.sink_endofpacket   (router_003_src_endofpacket),                               //          .endofpacket
		.sink_valid         (router_003_src_valid),                                     //          .valid
		.src0_ready         (cmd_demux_003_src0_ready),                                 //      src0.ready
		.src0_valid         (cmd_demux_003_src0_valid),                                 //          .valid
		.src0_data          (cmd_demux_003_src0_data),                                  //          .data
		.src0_channel       (cmd_demux_003_src0_channel),                               //          .channel
		.src0_startofpacket (cmd_demux_003_src0_startofpacket),                         //          .startofpacket
		.src0_endofpacket   (cmd_demux_003_src0_endofpacket),                           //          .endofpacket
		.src1_ready         (cmd_demux_003_src1_ready),                                 //      src1.ready
		.src1_valid         (cmd_demux_003_src1_valid),                                 //          .valid
		.src1_data          (cmd_demux_003_src1_data),                                  //          .data
		.src1_channel       (cmd_demux_003_src1_channel),                               //          .channel
		.src1_startofpacket (cmd_demux_003_src1_startofpacket),                         //          .startofpacket
		.src1_endofpacket   (cmd_demux_003_src1_endofpacket),                           //          .endofpacket
		.src2_ready         (cmd_demux_003_src2_ready),                                 //      src2.ready
		.src2_valid         (cmd_demux_003_src2_valid),                                 //          .valid
		.src2_data          (cmd_demux_003_src2_data),                                  //          .data
		.src2_channel       (cmd_demux_003_src2_channel),                               //          .channel
		.src2_startofpacket (cmd_demux_003_src2_startofpacket),                         //          .startofpacket
		.src2_endofpacket   (cmd_demux_003_src2_endofpacket),                           //          .endofpacket
		.src3_ready         (cmd_demux_003_src3_ready),                                 //      src3.ready
		.src3_valid         (cmd_demux_003_src3_valid),                                 //          .valid
		.src3_data          (cmd_demux_003_src3_data),                                  //          .data
		.src3_channel       (cmd_demux_003_src3_channel),                               //          .channel
		.src3_startofpacket (cmd_demux_003_src3_startofpacket),                         //          .startofpacket
		.src3_endofpacket   (cmd_demux_003_src3_endofpacket),                           //          .endofpacket
		.src4_ready         (cmd_demux_003_src4_ready),                                 //      src4.ready
		.src4_valid         (cmd_demux_003_src4_valid),                                 //          .valid
		.src4_data          (cmd_demux_003_src4_data),                                  //          .data
		.src4_channel       (cmd_demux_003_src4_channel),                               //          .channel
		.src4_startofpacket (cmd_demux_003_src4_startofpacket),                         //          .startofpacket
		.src4_endofpacket   (cmd_demux_003_src4_endofpacket)                            //          .endofpacket
	);

	de2i_150_qsys_mm_interconnect_0_cmd_demux_004 cmd_demux_004 (
		.clk                (pcie_ip_pcie_core_clk_clk),                                //       clk.clk
		.reset              (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_004_src_ready),                                     //      sink.ready
		.sink_channel       (router_004_src_channel),                                   //          .channel
		.sink_data          (router_004_src_data),                                      //          .data
		.sink_startofpacket (router_004_src_startofpacket),                             //          .startofpacket
		.sink_endofpacket   (router_004_src_endofpacket),                               //          .endofpacket
		.sink_valid         (router_004_src_valid),                                     //          .valid
		.src0_ready         (cmd_demux_004_src0_ready),                                 //      src0.ready
		.src0_valid         (cmd_demux_004_src0_valid),                                 //          .valid
		.src0_data          (cmd_demux_004_src0_data),                                  //          .data
		.src0_channel       (cmd_demux_004_src0_channel),                               //          .channel
		.src0_startofpacket (cmd_demux_004_src0_startofpacket),                         //          .startofpacket
		.src0_endofpacket   (cmd_demux_004_src0_endofpacket)                            //          .endofpacket
	);

	de2i_150_qsys_mm_interconnect_0_cmd_demux_004 cmd_demux_005 (
		.clk                (pcie_ip_pcie_core_clk_clk),                                //       clk.clk
		.reset              (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_005_src_ready),                                     //      sink.ready
		.sink_channel       (router_005_src_channel),                                   //          .channel
		.sink_data          (router_005_src_data),                                      //          .data
		.sink_startofpacket (router_005_src_startofpacket),                             //          .startofpacket
		.sink_endofpacket   (router_005_src_endofpacket),                               //          .endofpacket
		.sink_valid         (router_005_src_valid),                                     //          .valid
		.src0_ready         (cmd_demux_005_src0_ready),                                 //      src0.ready
		.src0_valid         (cmd_demux_005_src0_valid),                                 //          .valid
		.src0_data          (cmd_demux_005_src0_data),                                  //          .data
		.src0_channel       (cmd_demux_005_src0_channel),                               //          .channel
		.src0_startofpacket (cmd_demux_005_src0_startofpacket),                         //          .startofpacket
		.src0_endofpacket   (cmd_demux_005_src0_endofpacket)                            //          .endofpacket
	);

	de2i_150_qsys_mm_interconnect_0_cmd_mux cmd_mux (
		.clk                 (pcie_ip_pcie_core_clk_clk),                                                        //       clk.clk
		.reset               (mem_master_clock_reset_reset_reset_bridge_in_reset_reset),                         // clk_reset.reset
		.src_ready           (cmd_mux_src_ready),                                                                //       src.ready
		.src_valid           (cmd_mux_src_valid),                                                                //          .valid
		.src_data            (cmd_mux_src_data),                                                                 //          .data
		.src_channel         (cmd_mux_src_channel),                                                              //          .channel
		.src_startofpacket   (cmd_mux_src_startofpacket),                                                        //          .startofpacket
		.src_endofpacket     (cmd_mux_src_endofpacket),                                                          //          .endofpacket
		.sink0_ready         (mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter_src_ready),         //     sink0.ready
		.sink0_valid         (mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter_src_valid),         //          .valid
		.sink0_channel       (mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter_src_channel),       //          .channel
		.sink0_data          (mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter_src_data),          //          .data
		.sink0_startofpacket (mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.sink0_endofpacket   (mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter_src_endofpacket),   //          .endofpacket
		.sink1_ready         (cmd_demux_001_src0_ready),                                                         //     sink1.ready
		.sink1_valid         (cmd_demux_001_src0_valid),                                                         //          .valid
		.sink1_channel       (cmd_demux_001_src0_channel),                                                       //          .channel
		.sink1_data          (cmd_demux_001_src0_data),                                                          //          .data
		.sink1_startofpacket (cmd_demux_001_src0_startofpacket),                                                 //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src0_endofpacket),                                                   //          .endofpacket
		.sink2_ready         (cmd_demux_002_src0_ready),                                                         //     sink2.ready
		.sink2_valid         (cmd_demux_002_src0_valid),                                                         //          .valid
		.sink2_channel       (cmd_demux_002_src0_channel),                                                       //          .channel
		.sink2_data          (cmd_demux_002_src0_data),                                                          //          .data
		.sink2_startofpacket (cmd_demux_002_src0_startofpacket),                                                 //          .startofpacket
		.sink2_endofpacket   (cmd_demux_002_src0_endofpacket),                                                   //          .endofpacket
		.sink3_ready         (cmd_demux_003_src0_ready),                                                         //     sink3.ready
		.sink3_valid         (cmd_demux_003_src0_valid),                                                         //          .valid
		.sink3_channel       (cmd_demux_003_src0_channel),                                                       //          .channel
		.sink3_data          (cmd_demux_003_src0_data),                                                          //          .data
		.sink3_startofpacket (cmd_demux_003_src0_startofpacket),                                                 //          .startofpacket
		.sink3_endofpacket   (cmd_demux_003_src0_endofpacket)                                                    //          .endofpacket
	);

	de2i_150_qsys_mm_interconnect_0_cmd_mux_001 cmd_mux_001 (
		.clk                 (altpll_0_c1_clk),                         //       clk.clk
		.reset               (sram0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_001_src_ready),                   //       src.ready
		.src_valid           (cmd_mux_001_src_valid),                   //          .valid
		.src_data            (cmd_mux_001_src_data),                    //          .data
		.src_channel         (cmd_mux_001_src_channel),                 //          .channel
		.src_startofpacket   (cmd_mux_001_src_startofpacket),           //          .startofpacket
		.src_endofpacket     (cmd_mux_001_src_endofpacket),             //          .endofpacket
		.sink0_ready         (crosser_out_ready),                       //     sink0.ready
		.sink0_valid         (crosser_out_valid),                       //          .valid
		.sink0_channel       (crosser_out_channel),                     //          .channel
		.sink0_data          (crosser_out_data),                        //          .data
		.sink0_startofpacket (crosser_out_startofpacket),               //          .startofpacket
		.sink0_endofpacket   (crosser_out_endofpacket),                 //          .endofpacket
		.sink1_ready         (crosser_002_out_ready),                   //     sink1.ready
		.sink1_valid         (crosser_002_out_valid),                   //          .valid
		.sink1_channel       (crosser_002_out_channel),                 //          .channel
		.sink1_data          (crosser_002_out_data),                    //          .data
		.sink1_startofpacket (crosser_002_out_startofpacket),           //          .startofpacket
		.sink1_endofpacket   (crosser_002_out_endofpacket),             //          .endofpacket
		.sink2_ready         (crosser_003_out_ready),                   //     sink2.ready
		.sink2_valid         (crosser_003_out_valid),                   //          .valid
		.sink2_channel       (crosser_003_out_channel),                 //          .channel
		.sink2_data          (crosser_003_out_data),                    //          .data
		.sink2_startofpacket (crosser_003_out_startofpacket),           //          .startofpacket
		.sink2_endofpacket   (crosser_003_out_endofpacket),             //          .endofpacket
		.sink3_ready         (crosser_004_out_ready),                   //     sink3.ready
		.sink3_valid         (crosser_004_out_valid),                   //          .valid
		.sink3_channel       (crosser_004_out_channel),                 //          .channel
		.sink3_data          (crosser_004_out_data),                    //          .data
		.sink3_startofpacket (crosser_004_out_startofpacket),           //          .startofpacket
		.sink3_endofpacket   (crosser_004_out_endofpacket)              //          .endofpacket
	);

	de2i_150_qsys_mm_interconnect_0_cmd_mux cmd_mux_002 (
		.clk                 (pcie_ip_pcie_core_clk_clk),                                                 //       clk.clk
		.reset               (pcie_ip_bar1_0_translator_reset_reset_bridge_in_reset_reset),               // clk_reset.reset
		.src_ready           (cmd_mux_002_src_ready),                                                     //       src.ready
		.src_valid           (cmd_mux_002_src_valid),                                                     //          .valid
		.src_data            (cmd_mux_002_src_data),                                                      //          .data
		.src_channel         (cmd_mux_002_src_channel),                                                   //          .channel
		.src_startofpacket   (cmd_mux_002_src_startofpacket),                                             //          .startofpacket
		.src_endofpacket     (cmd_mux_002_src_endofpacket),                                               //          .endofpacket
		.sink0_ready         (cmd_demux_002_src2_ready),                                                  //     sink0.ready
		.sink0_valid         (cmd_demux_002_src2_valid),                                                  //          .valid
		.sink0_channel       (cmd_demux_002_src2_channel),                                                //          .channel
		.sink0_data          (cmd_demux_002_src2_data),                                                   //          .data
		.sink0_startofpacket (cmd_demux_002_src2_startofpacket),                                          //          .startofpacket
		.sink0_endofpacket   (cmd_demux_002_src2_endofpacket),                                            //          .endofpacket
		.sink1_ready         (cmd_demux_003_src2_ready),                                                  //     sink1.ready
		.sink1_valid         (cmd_demux_003_src2_valid),                                                  //          .valid
		.sink1_channel       (cmd_demux_003_src2_channel),                                                //          .channel
		.sink1_data          (cmd_demux_003_src2_data),                                                   //          .data
		.sink1_startofpacket (cmd_demux_003_src2_startofpacket),                                          //          .startofpacket
		.sink1_endofpacket   (cmd_demux_003_src2_endofpacket),                                            //          .endofpacket
		.sink2_ready         (sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter_src_ready),          //     sink2.ready
		.sink2_valid         (sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter_src_valid),          //          .valid
		.sink2_channel       (sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter_src_channel),        //          .channel
		.sink2_data          (sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter_src_data),           //          .data
		.sink2_startofpacket (sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter_src_startofpacket),  //          .startofpacket
		.sink2_endofpacket   (sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter_src_endofpacket),    //          .endofpacket
		.sink3_ready         (sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter_src_ready),         //     sink3.ready
		.sink3_valid         (sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter_src_valid),         //          .valid
		.sink3_channel       (sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter_src_channel),       //          .channel
		.sink3_data          (sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter_src_data),          //          .data
		.sink3_startofpacket (sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.sink3_endofpacket   (sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter_src_endofpacket)    //          .endofpacket
	);

	de2i_150_qsys_mm_interconnect_0_cmd_mux_003 cmd_mux_003 (
		.clk                 (pcie_ip_pcie_core_clk_clk),                                        //       clk.clk
		.reset               (mem_master_clock_reset_reset_reset_bridge_in_reset_reset),         // clk_reset.reset
		.src_ready           (cmd_mux_003_src_ready),                                            //       src.ready
		.src_valid           (cmd_mux_003_src_valid),                                            //          .valid
		.src_data            (cmd_mux_003_src_data),                                             //          .data
		.src_channel         (cmd_mux_003_src_channel),                                          //          .channel
		.src_startofpacket   (cmd_mux_003_src_startofpacket),                                    //          .startofpacket
		.src_endofpacket     (cmd_mux_003_src_endofpacket),                                      //          .endofpacket
		.sink0_ready         (pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter_src_ready),         //     sink0.ready
		.sink0_valid         (pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter_src_valid),         //          .valid
		.sink0_channel       (pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter_src_channel),       //          .channel
		.sink0_data          (pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter_src_data),          //          .data
		.sink0_startofpacket (pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.sink0_endofpacket   (pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter_src_endofpacket),   //          .endofpacket
		.sink1_ready         (sgdma_m_read_to_ssram0_uas_cmd_width_adapter_src_ready),           //     sink1.ready
		.sink1_valid         (sgdma_m_read_to_ssram0_uas_cmd_width_adapter_src_valid),           //          .valid
		.sink1_channel       (sgdma_m_read_to_ssram0_uas_cmd_width_adapter_src_channel),         //          .channel
		.sink1_data          (sgdma_m_read_to_ssram0_uas_cmd_width_adapter_src_data),            //          .data
		.sink1_startofpacket (sgdma_m_read_to_ssram0_uas_cmd_width_adapter_src_startofpacket),   //          .startofpacket
		.sink1_endofpacket   (sgdma_m_read_to_ssram0_uas_cmd_width_adapter_src_endofpacket),     //          .endofpacket
		.sink2_ready         (sgdma_m_write_to_ssram0_uas_cmd_width_adapter_src_ready),          //     sink2.ready
		.sink2_valid         (sgdma_m_write_to_ssram0_uas_cmd_width_adapter_src_valid),          //          .valid
		.sink2_channel       (sgdma_m_write_to_ssram0_uas_cmd_width_adapter_src_channel),        //          .channel
		.sink2_data          (sgdma_m_write_to_ssram0_uas_cmd_width_adapter_src_data),           //          .data
		.sink2_startofpacket (sgdma_m_write_to_ssram0_uas_cmd_width_adapter_src_startofpacket),  //          .startofpacket
		.sink2_endofpacket   (sgdma_m_write_to_ssram0_uas_cmd_width_adapter_src_endofpacket)     //          .endofpacket
	);

	de2i_150_qsys_mm_interconnect_0_cmd_mux_003 cmd_mux_004 (
		.clk                 (pcie_ip_pcie_core_clk_clk),                                        //       clk.clk
		.reset               (mem_master_clock_reset_reset_reset_bridge_in_reset_reset),         // clk_reset.reset
		.src_ready           (cmd_mux_004_src_ready),                                            //       src.ready
		.src_valid           (cmd_mux_004_src_valid),                                            //          .valid
		.src_data            (cmd_mux_004_src_data),                                             //          .data
		.src_channel         (cmd_mux_004_src_channel),                                          //          .channel
		.src_startofpacket   (cmd_mux_004_src_startofpacket),                                    //          .startofpacket
		.src_endofpacket     (cmd_mux_004_src_endofpacket),                                      //          .endofpacket
		.sink0_ready         (pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter_src_ready),         //     sink0.ready
		.sink0_valid         (pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter_src_valid),         //          .valid
		.sink0_channel       (pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter_src_channel),       //          .channel
		.sink0_data          (pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter_src_data),          //          .data
		.sink0_startofpacket (pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.sink0_endofpacket   (pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter_src_endofpacket),   //          .endofpacket
		.sink1_ready         (sgdma_m_read_to_ssram1_uas_cmd_width_adapter_src_ready),           //     sink1.ready
		.sink1_valid         (sgdma_m_read_to_ssram1_uas_cmd_width_adapter_src_valid),           //          .valid
		.sink1_channel       (sgdma_m_read_to_ssram1_uas_cmd_width_adapter_src_channel),         //          .channel
		.sink1_data          (sgdma_m_read_to_ssram1_uas_cmd_width_adapter_src_data),            //          .data
		.sink1_startofpacket (sgdma_m_read_to_ssram1_uas_cmd_width_adapter_src_startofpacket),   //          .startofpacket
		.sink1_endofpacket   (sgdma_m_read_to_ssram1_uas_cmd_width_adapter_src_endofpacket),     //          .endofpacket
		.sink2_ready         (sgdma_m_write_to_ssram1_uas_cmd_width_adapter_src_ready),          //     sink2.ready
		.sink2_valid         (sgdma_m_write_to_ssram1_uas_cmd_width_adapter_src_valid),          //          .valid
		.sink2_channel       (sgdma_m_write_to_ssram1_uas_cmd_width_adapter_src_channel),        //          .channel
		.sink2_data          (sgdma_m_write_to_ssram1_uas_cmd_width_adapter_src_data),           //          .data
		.sink2_startofpacket (sgdma_m_write_to_ssram1_uas_cmd_width_adapter_src_startofpacket),  //          .startofpacket
		.sink2_endofpacket   (sgdma_m_write_to_ssram1_uas_cmd_width_adapter_src_endofpacket)     //          .endofpacket
	);

	de2i_150_qsys_mm_interconnect_0_cmd_mux_005 cmd_mux_005 (
		.clk                 (pcie_ip_pcie_core_clk_clk),                                    //       clk.clk
		.reset               (mem_master_clock_reset_reset_reset_bridge_in_reset_reset),     // clk_reset.reset
		.src_ready           (cmd_mux_005_src_ready),                                        //       src.ready
		.src_valid           (cmd_mux_005_src_valid),                                        //          .valid
		.src_data            (cmd_mux_005_src_data),                                         //          .data
		.src_channel         (cmd_mux_005_src_channel),                                      //          .channel
		.src_startofpacket   (cmd_mux_005_src_startofpacket),                                //          .startofpacket
		.src_endofpacket     (cmd_mux_005_src_endofpacket),                                  //          .endofpacket
		.sink0_ready         (pcie_ip_bar1_0_to_led_s1_cmd_width_adapter_src_ready),         //     sink0.ready
		.sink0_valid         (pcie_ip_bar1_0_to_led_s1_cmd_width_adapter_src_valid),         //          .valid
		.sink0_channel       (pcie_ip_bar1_0_to_led_s1_cmd_width_adapter_src_channel),       //          .channel
		.sink0_data          (pcie_ip_bar1_0_to_led_s1_cmd_width_adapter_src_data),          //          .data
		.sink0_startofpacket (pcie_ip_bar1_0_to_led_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.sink0_endofpacket   (pcie_ip_bar1_0_to_led_s1_cmd_width_adapter_src_endofpacket)    //          .endofpacket
	);

	de2i_150_qsys_mm_interconnect_0_cmd_mux_005 cmd_mux_006 (
		.clk                 (pcie_ip_pcie_core_clk_clk),                                       //       clk.clk
		.reset               (mem_master_clock_reset_reset_reset_bridge_in_reset_reset),        // clk_reset.reset
		.src_ready           (cmd_mux_006_src_ready),                                           //       src.ready
		.src_valid           (cmd_mux_006_src_valid),                                           //          .valid
		.src_data            (cmd_mux_006_src_data),                                            //          .data
		.src_channel         (cmd_mux_006_src_channel),                                         //          .channel
		.src_startofpacket   (cmd_mux_006_src_startofpacket),                                   //          .startofpacket
		.src_endofpacket     (cmd_mux_006_src_endofpacket),                                     //          .endofpacket
		.sink0_ready         (pcie_ip_bar1_0_to_button_s1_cmd_width_adapter_src_ready),         //     sink0.ready
		.sink0_valid         (pcie_ip_bar1_0_to_button_s1_cmd_width_adapter_src_valid),         //          .valid
		.sink0_channel       (pcie_ip_bar1_0_to_button_s1_cmd_width_adapter_src_channel),       //          .channel
		.sink0_data          (pcie_ip_bar1_0_to_button_s1_cmd_width_adapter_src_data),          //          .data
		.sink0_startofpacket (pcie_ip_bar1_0_to_button_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.sink0_endofpacket   (pcie_ip_bar1_0_to_button_s1_cmd_width_adapter_src_endofpacket)    //          .endofpacket
	);

	de2i_150_qsys_mm_interconnect_0_cmd_mux_005 cmd_mux_007 (
		.clk                 (pcie_ip_pcie_core_clk_clk),                                         //       clk.clk
		.reset               (mem_master_clock_reset_reset_reset_bridge_in_reset_reset),          // clk_reset.reset
		.src_ready           (cmd_mux_007_src_ready),                                             //       src.ready
		.src_valid           (cmd_mux_007_src_valid),                                             //          .valid
		.src_data            (cmd_mux_007_src_data),                                              //          .data
		.src_channel         (cmd_mux_007_src_channel),                                           //          .channel
		.src_startofpacket   (cmd_mux_007_src_startofpacket),                                     //          .startofpacket
		.src_endofpacket     (cmd_mux_007_src_endofpacket),                                       //          .endofpacket
		.sink0_ready         (pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter_src_ready),         //     sink0.ready
		.sink0_valid         (pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter_src_valid),         //          .valid
		.sink0_channel       (pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter_src_channel),       //          .channel
		.sink0_data          (pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter_src_data),          //          .data
		.sink0_startofpacket (pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.sink0_endofpacket   (pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter_src_endofpacket)    //          .endofpacket
	);

	de2i_150_qsys_mm_interconnect_0_cmd_mux_005 cmd_mux_008 (
		.clk                 (pcie_ip_pcie_core_clk_clk),                                         //       clk.clk
		.reset               (mem_master_clock_reset_reset_reset_bridge_in_reset_reset),          // clk_reset.reset
		.src_ready           (cmd_mux_008_src_ready),                                             //       src.ready
		.src_valid           (cmd_mux_008_src_valid),                                             //          .valid
		.src_data            (cmd_mux_008_src_data),                                              //          .data
		.src_channel         (cmd_mux_008_src_channel),                                           //          .channel
		.src_startofpacket   (cmd_mux_008_src_startofpacket),                                     //          .startofpacket
		.src_endofpacket     (cmd_mux_008_src_endofpacket),                                       //          .endofpacket
		.sink0_ready         (pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter_src_ready),         //     sink0.ready
		.sink0_valid         (pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter_src_valid),         //          .valid
		.sink0_channel       (pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter_src_channel),       //          .channel
		.sink0_data          (pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter_src_data),          //          .data
		.sink0_startofpacket (pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.sink0_endofpacket   (pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter_src_endofpacket)    //          .endofpacket
	);

	de2i_150_qsys_mm_interconnect_0_cmd_mux_005 cmd_mux_009 (
		.clk                 (pcie_ip_pcie_core_clk_clk),                                      //       clk.clk
		.reset               (mem_master_clock_reset_reset_reset_bridge_in_reset_reset),       // clk_reset.reset
		.src_ready           (cmd_mux_009_src_ready),                                          //       src.ready
		.src_valid           (cmd_mux_009_src_valid),                                          //          .valid
		.src_data            (cmd_mux_009_src_data),                                           //          .data
		.src_channel         (cmd_mux_009_src_channel),                                        //          .channel
		.src_startofpacket   (cmd_mux_009_src_startofpacket),                                  //          .startofpacket
		.src_endofpacket     (cmd_mux_009_src_endofpacket),                                    //          .endofpacket
		.sink0_ready         (pcie_ip_bar1_0_to_width_s1_cmd_width_adapter_src_ready),         //     sink0.ready
		.sink0_valid         (pcie_ip_bar1_0_to_width_s1_cmd_width_adapter_src_valid),         //          .valid
		.sink0_channel       (pcie_ip_bar1_0_to_width_s1_cmd_width_adapter_src_channel),       //          .channel
		.sink0_data          (pcie_ip_bar1_0_to_width_s1_cmd_width_adapter_src_data),          //          .data
		.sink0_startofpacket (pcie_ip_bar1_0_to_width_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.sink0_endofpacket   (pcie_ip_bar1_0_to_width_s1_cmd_width_adapter_src_endofpacket)    //          .endofpacket
	);

	de2i_150_qsys_mm_interconnect_0_cmd_mux_005 cmd_mux_010 (
		.clk                 (pcie_ip_pcie_core_clk_clk),                                       //       clk.clk
		.reset               (mem_master_clock_reset_reset_reset_bridge_in_reset_reset),        // clk_reset.reset
		.src_ready           (cmd_mux_010_src_ready),                                           //       src.ready
		.src_valid           (cmd_mux_010_src_valid),                                           //          .valid
		.src_data            (cmd_mux_010_src_data),                                            //          .data
		.src_channel         (cmd_mux_010_src_channel),                                         //          .channel
		.src_startofpacket   (cmd_mux_010_src_startofpacket),                                   //          .startofpacket
		.src_endofpacket     (cmd_mux_010_src_endofpacket),                                     //          .endofpacket
		.sink0_ready         (pcie_ip_bar1_0_to_height_s1_cmd_width_adapter_src_ready),         //     sink0.ready
		.sink0_valid         (pcie_ip_bar1_0_to_height_s1_cmd_width_adapter_src_valid),         //          .valid
		.sink0_channel       (pcie_ip_bar1_0_to_height_s1_cmd_width_adapter_src_channel),       //          .channel
		.sink0_data          (pcie_ip_bar1_0_to_height_s1_cmd_width_adapter_src_data),          //          .data
		.sink0_startofpacket (pcie_ip_bar1_0_to_height_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.sink0_endofpacket   (pcie_ip_bar1_0_to_height_s1_cmd_width_adapter_src_endofpacket)    //          .endofpacket
	);

	de2i_150_qsys_mm_interconnect_0_rsp_demux rsp_demux (
		.clk                (pcie_ip_pcie_core_clk_clk),                                //       clk.clk
		.reset              (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_006_src_ready),                                     //      sink.ready
		.sink_channel       (router_006_src_channel),                                   //          .channel
		.sink_data          (router_006_src_data),                                      //          .data
		.sink_startofpacket (router_006_src_startofpacket),                             //          .startofpacket
		.sink_endofpacket   (router_006_src_endofpacket),                               //          .endofpacket
		.sink_valid         (router_006_src_valid),                                     //          .valid
		.src0_ready         (rsp_demux_src0_ready),                                     //      src0.ready
		.src0_valid         (rsp_demux_src0_valid),                                     //          .valid
		.src0_data          (rsp_demux_src0_data),                                      //          .data
		.src0_channel       (rsp_demux_src0_channel),                                   //          .channel
		.src0_startofpacket (rsp_demux_src0_startofpacket),                             //          .startofpacket
		.src0_endofpacket   (rsp_demux_src0_endofpacket),                               //          .endofpacket
		.src1_ready         (rsp_demux_src1_ready),                                     //      src1.ready
		.src1_valid         (rsp_demux_src1_valid),                                     //          .valid
		.src1_data          (rsp_demux_src1_data),                                      //          .data
		.src1_channel       (rsp_demux_src1_channel),                                   //          .channel
		.src1_startofpacket (rsp_demux_src1_startofpacket),                             //          .startofpacket
		.src1_endofpacket   (rsp_demux_src1_endofpacket),                               //          .endofpacket
		.src2_ready         (rsp_demux_src2_ready),                                     //      src2.ready
		.src2_valid         (rsp_demux_src2_valid),                                     //          .valid
		.src2_data          (rsp_demux_src2_data),                                      //          .data
		.src2_channel       (rsp_demux_src2_channel),                                   //          .channel
		.src2_startofpacket (rsp_demux_src2_startofpacket),                             //          .startofpacket
		.src2_endofpacket   (rsp_demux_src2_endofpacket),                               //          .endofpacket
		.src3_ready         (rsp_demux_src3_ready),                                     //      src3.ready
		.src3_valid         (rsp_demux_src3_valid),                                     //          .valid
		.src3_data          (rsp_demux_src3_data),                                      //          .data
		.src3_channel       (rsp_demux_src3_channel),                                   //          .channel
		.src3_startofpacket (rsp_demux_src3_startofpacket),                             //          .startofpacket
		.src3_endofpacket   (rsp_demux_src3_endofpacket)                                //          .endofpacket
	);

	de2i_150_qsys_mm_interconnect_0_rsp_demux_001 rsp_demux_001 (
		.clk                (altpll_0_c1_clk),                         //       clk.clk
		.reset              (sram0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_007_src_ready),                    //      sink.ready
		.sink_channel       (router_007_src_channel),                  //          .channel
		.sink_data          (router_007_src_data),                     //          .data
		.sink_startofpacket (router_007_src_startofpacket),            //          .startofpacket
		.sink_endofpacket   (router_007_src_endofpacket),              //          .endofpacket
		.sink_valid         (router_007_src_valid),                    //          .valid
		.src0_ready         (rsp_demux_001_src0_ready),                //      src0.ready
		.src0_valid         (rsp_demux_001_src0_valid),                //          .valid
		.src0_data          (rsp_demux_001_src0_data),                 //          .data
		.src0_channel       (rsp_demux_001_src0_channel),              //          .channel
		.src0_startofpacket (rsp_demux_001_src0_startofpacket),        //          .startofpacket
		.src0_endofpacket   (rsp_demux_001_src0_endofpacket),          //          .endofpacket
		.src1_ready         (rsp_demux_001_src1_ready),                //      src1.ready
		.src1_valid         (rsp_demux_001_src1_valid),                //          .valid
		.src1_data          (rsp_demux_001_src1_data),                 //          .data
		.src1_channel       (rsp_demux_001_src1_channel),              //          .channel
		.src1_startofpacket (rsp_demux_001_src1_startofpacket),        //          .startofpacket
		.src1_endofpacket   (rsp_demux_001_src1_endofpacket),          //          .endofpacket
		.src2_ready         (rsp_demux_001_src2_ready),                //      src2.ready
		.src2_valid         (rsp_demux_001_src2_valid),                //          .valid
		.src2_data          (rsp_demux_001_src2_data),                 //          .data
		.src2_channel       (rsp_demux_001_src2_channel),              //          .channel
		.src2_startofpacket (rsp_demux_001_src2_startofpacket),        //          .startofpacket
		.src2_endofpacket   (rsp_demux_001_src2_endofpacket),          //          .endofpacket
		.src3_ready         (rsp_demux_001_src3_ready),                //      src3.ready
		.src3_valid         (rsp_demux_001_src3_valid),                //          .valid
		.src3_data          (rsp_demux_001_src3_data),                 //          .data
		.src3_channel       (rsp_demux_001_src3_channel),              //          .channel
		.src3_startofpacket (rsp_demux_001_src3_startofpacket),        //          .startofpacket
		.src3_endofpacket   (rsp_demux_001_src3_endofpacket)           //          .endofpacket
	);

	de2i_150_qsys_mm_interconnect_0_rsp_demux rsp_demux_002 (
		.clk                (pcie_ip_pcie_core_clk_clk),                                   //       clk.clk
		.reset              (pcie_ip_bar1_0_translator_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_008_src_ready),                                        //      sink.ready
		.sink_channel       (router_008_src_channel),                                      //          .channel
		.sink_data          (router_008_src_data),                                         //          .data
		.sink_startofpacket (router_008_src_startofpacket),                                //          .startofpacket
		.sink_endofpacket   (router_008_src_endofpacket),                                  //          .endofpacket
		.sink_valid         (router_008_src_valid),                                        //          .valid
		.src0_ready         (rsp_demux_002_src0_ready),                                    //      src0.ready
		.src0_valid         (rsp_demux_002_src0_valid),                                    //          .valid
		.src0_data          (rsp_demux_002_src0_data),                                     //          .data
		.src0_channel       (rsp_demux_002_src0_channel),                                  //          .channel
		.src0_startofpacket (rsp_demux_002_src0_startofpacket),                            //          .startofpacket
		.src0_endofpacket   (rsp_demux_002_src0_endofpacket),                              //          .endofpacket
		.src1_ready         (rsp_demux_002_src1_ready),                                    //      src1.ready
		.src1_valid         (rsp_demux_002_src1_valid),                                    //          .valid
		.src1_data          (rsp_demux_002_src1_data),                                     //          .data
		.src1_channel       (rsp_demux_002_src1_channel),                                  //          .channel
		.src1_startofpacket (rsp_demux_002_src1_startofpacket),                            //          .startofpacket
		.src1_endofpacket   (rsp_demux_002_src1_endofpacket),                              //          .endofpacket
		.src2_ready         (rsp_demux_002_src2_ready),                                    //      src2.ready
		.src2_valid         (rsp_demux_002_src2_valid),                                    //          .valid
		.src2_data          (rsp_demux_002_src2_data),                                     //          .data
		.src2_channel       (rsp_demux_002_src2_channel),                                  //          .channel
		.src2_startofpacket (rsp_demux_002_src2_startofpacket),                            //          .startofpacket
		.src2_endofpacket   (rsp_demux_002_src2_endofpacket),                              //          .endofpacket
		.src3_ready         (rsp_demux_002_src3_ready),                                    //      src3.ready
		.src3_valid         (rsp_demux_002_src3_valid),                                    //          .valid
		.src3_data          (rsp_demux_002_src3_data),                                     //          .data
		.src3_channel       (rsp_demux_002_src3_channel),                                  //          .channel
		.src3_startofpacket (rsp_demux_002_src3_startofpacket),                            //          .startofpacket
		.src3_endofpacket   (rsp_demux_002_src3_endofpacket)                               //          .endofpacket
	);

	de2i_150_qsys_mm_interconnect_0_rsp_demux_003 rsp_demux_003 (
		.clk                (pcie_ip_pcie_core_clk_clk),                                //       clk.clk
		.reset              (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_009_src_ready),                                     //      sink.ready
		.sink_channel       (router_009_src_channel),                                   //          .channel
		.sink_data          (router_009_src_data),                                      //          .data
		.sink_startofpacket (router_009_src_startofpacket),                             //          .startofpacket
		.sink_endofpacket   (router_009_src_endofpacket),                               //          .endofpacket
		.sink_valid         (router_009_src_valid),                                     //          .valid
		.src0_ready         (rsp_demux_003_src0_ready),                                 //      src0.ready
		.src0_valid         (rsp_demux_003_src0_valid),                                 //          .valid
		.src0_data          (rsp_demux_003_src0_data),                                  //          .data
		.src0_channel       (rsp_demux_003_src0_channel),                               //          .channel
		.src0_startofpacket (rsp_demux_003_src0_startofpacket),                         //          .startofpacket
		.src0_endofpacket   (rsp_demux_003_src0_endofpacket),                           //          .endofpacket
		.src1_ready         (rsp_demux_003_src1_ready),                                 //      src1.ready
		.src1_valid         (rsp_demux_003_src1_valid),                                 //          .valid
		.src1_data          (rsp_demux_003_src1_data),                                  //          .data
		.src1_channel       (rsp_demux_003_src1_channel),                               //          .channel
		.src1_startofpacket (rsp_demux_003_src1_startofpacket),                         //          .startofpacket
		.src1_endofpacket   (rsp_demux_003_src1_endofpacket),                           //          .endofpacket
		.src2_ready         (rsp_demux_003_src2_ready),                                 //      src2.ready
		.src2_valid         (rsp_demux_003_src2_valid),                                 //          .valid
		.src2_data          (rsp_demux_003_src2_data),                                  //          .data
		.src2_channel       (rsp_demux_003_src2_channel),                               //          .channel
		.src2_startofpacket (rsp_demux_003_src2_startofpacket),                         //          .startofpacket
		.src2_endofpacket   (rsp_demux_003_src2_endofpacket)                            //          .endofpacket
	);

	de2i_150_qsys_mm_interconnect_0_rsp_demux_003 rsp_demux_004 (
		.clk                (pcie_ip_pcie_core_clk_clk),                                //       clk.clk
		.reset              (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_010_src_ready),                                     //      sink.ready
		.sink_channel       (router_010_src_channel),                                   //          .channel
		.sink_data          (router_010_src_data),                                      //          .data
		.sink_startofpacket (router_010_src_startofpacket),                             //          .startofpacket
		.sink_endofpacket   (router_010_src_endofpacket),                               //          .endofpacket
		.sink_valid         (router_010_src_valid),                                     //          .valid
		.src0_ready         (rsp_demux_004_src0_ready),                                 //      src0.ready
		.src0_valid         (rsp_demux_004_src0_valid),                                 //          .valid
		.src0_data          (rsp_demux_004_src0_data),                                  //          .data
		.src0_channel       (rsp_demux_004_src0_channel),                               //          .channel
		.src0_startofpacket (rsp_demux_004_src0_startofpacket),                         //          .startofpacket
		.src0_endofpacket   (rsp_demux_004_src0_endofpacket),                           //          .endofpacket
		.src1_ready         (rsp_demux_004_src1_ready),                                 //      src1.ready
		.src1_valid         (rsp_demux_004_src1_valid),                                 //          .valid
		.src1_data          (rsp_demux_004_src1_data),                                  //          .data
		.src1_channel       (rsp_demux_004_src1_channel),                               //          .channel
		.src1_startofpacket (rsp_demux_004_src1_startofpacket),                         //          .startofpacket
		.src1_endofpacket   (rsp_demux_004_src1_endofpacket),                           //          .endofpacket
		.src2_ready         (rsp_demux_004_src2_ready),                                 //      src2.ready
		.src2_valid         (rsp_demux_004_src2_valid),                                 //          .valid
		.src2_data          (rsp_demux_004_src2_data),                                  //          .data
		.src2_channel       (rsp_demux_004_src2_channel),                               //          .channel
		.src2_startofpacket (rsp_demux_004_src2_startofpacket),                         //          .startofpacket
		.src2_endofpacket   (rsp_demux_004_src2_endofpacket)                            //          .endofpacket
	);

	de2i_150_qsys_mm_interconnect_0_cmd_demux_004 rsp_demux_005 (
		.clk                (pcie_ip_pcie_core_clk_clk),                                //       clk.clk
		.reset              (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_011_src_ready),                                     //      sink.ready
		.sink_channel       (router_011_src_channel),                                   //          .channel
		.sink_data          (router_011_src_data),                                      //          .data
		.sink_startofpacket (router_011_src_startofpacket),                             //          .startofpacket
		.sink_endofpacket   (router_011_src_endofpacket),                               //          .endofpacket
		.sink_valid         (router_011_src_valid),                                     //          .valid
		.src0_ready         (rsp_demux_005_src0_ready),                                 //      src0.ready
		.src0_valid         (rsp_demux_005_src0_valid),                                 //          .valid
		.src0_data          (rsp_demux_005_src0_data),                                  //          .data
		.src0_channel       (rsp_demux_005_src0_channel),                               //          .channel
		.src0_startofpacket (rsp_demux_005_src0_startofpacket),                         //          .startofpacket
		.src0_endofpacket   (rsp_demux_005_src0_endofpacket)                            //          .endofpacket
	);

	de2i_150_qsys_mm_interconnect_0_cmd_demux_004 rsp_demux_006 (
		.clk                (pcie_ip_pcie_core_clk_clk),                                //       clk.clk
		.reset              (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_012_src_ready),                                     //      sink.ready
		.sink_channel       (router_012_src_channel),                                   //          .channel
		.sink_data          (router_012_src_data),                                      //          .data
		.sink_startofpacket (router_012_src_startofpacket),                             //          .startofpacket
		.sink_endofpacket   (router_012_src_endofpacket),                               //          .endofpacket
		.sink_valid         (router_012_src_valid),                                     //          .valid
		.src0_ready         (rsp_demux_006_src0_ready),                                 //      src0.ready
		.src0_valid         (rsp_demux_006_src0_valid),                                 //          .valid
		.src0_data          (rsp_demux_006_src0_data),                                  //          .data
		.src0_channel       (rsp_demux_006_src0_channel),                               //          .channel
		.src0_startofpacket (rsp_demux_006_src0_startofpacket),                         //          .startofpacket
		.src0_endofpacket   (rsp_demux_006_src0_endofpacket)                            //          .endofpacket
	);

	de2i_150_qsys_mm_interconnect_0_cmd_demux_004 rsp_demux_007 (
		.clk                (pcie_ip_pcie_core_clk_clk),                                //       clk.clk
		.reset              (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_013_src_ready),                                     //      sink.ready
		.sink_channel       (router_013_src_channel),                                   //          .channel
		.sink_data          (router_013_src_data),                                      //          .data
		.sink_startofpacket (router_013_src_startofpacket),                             //          .startofpacket
		.sink_endofpacket   (router_013_src_endofpacket),                               //          .endofpacket
		.sink_valid         (router_013_src_valid),                                     //          .valid
		.src0_ready         (rsp_demux_007_src0_ready),                                 //      src0.ready
		.src0_valid         (rsp_demux_007_src0_valid),                                 //          .valid
		.src0_data          (rsp_demux_007_src0_data),                                  //          .data
		.src0_channel       (rsp_demux_007_src0_channel),                               //          .channel
		.src0_startofpacket (rsp_demux_007_src0_startofpacket),                         //          .startofpacket
		.src0_endofpacket   (rsp_demux_007_src0_endofpacket)                            //          .endofpacket
	);

	de2i_150_qsys_mm_interconnect_0_cmd_demux_004 rsp_demux_008 (
		.clk                (pcie_ip_pcie_core_clk_clk),                                //       clk.clk
		.reset              (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_014_src_ready),                                     //      sink.ready
		.sink_channel       (router_014_src_channel),                                   //          .channel
		.sink_data          (router_014_src_data),                                      //          .data
		.sink_startofpacket (router_014_src_startofpacket),                             //          .startofpacket
		.sink_endofpacket   (router_014_src_endofpacket),                               //          .endofpacket
		.sink_valid         (router_014_src_valid),                                     //          .valid
		.src0_ready         (rsp_demux_008_src0_ready),                                 //      src0.ready
		.src0_valid         (rsp_demux_008_src0_valid),                                 //          .valid
		.src0_data          (rsp_demux_008_src0_data),                                  //          .data
		.src0_channel       (rsp_demux_008_src0_channel),                               //          .channel
		.src0_startofpacket (rsp_demux_008_src0_startofpacket),                         //          .startofpacket
		.src0_endofpacket   (rsp_demux_008_src0_endofpacket)                            //          .endofpacket
	);

	de2i_150_qsys_mm_interconnect_0_cmd_demux_004 rsp_demux_009 (
		.clk                (pcie_ip_pcie_core_clk_clk),                                //       clk.clk
		.reset              (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_015_src_ready),                                     //      sink.ready
		.sink_channel       (router_015_src_channel),                                   //          .channel
		.sink_data          (router_015_src_data),                                      //          .data
		.sink_startofpacket (router_015_src_startofpacket),                             //          .startofpacket
		.sink_endofpacket   (router_015_src_endofpacket),                               //          .endofpacket
		.sink_valid         (router_015_src_valid),                                     //          .valid
		.src0_ready         (rsp_demux_009_src0_ready),                                 //      src0.ready
		.src0_valid         (rsp_demux_009_src0_valid),                                 //          .valid
		.src0_data          (rsp_demux_009_src0_data),                                  //          .data
		.src0_channel       (rsp_demux_009_src0_channel),                               //          .channel
		.src0_startofpacket (rsp_demux_009_src0_startofpacket),                         //          .startofpacket
		.src0_endofpacket   (rsp_demux_009_src0_endofpacket)                            //          .endofpacket
	);

	de2i_150_qsys_mm_interconnect_0_cmd_demux_004 rsp_demux_010 (
		.clk                (pcie_ip_pcie_core_clk_clk),                                //       clk.clk
		.reset              (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_016_src_ready),                                     //      sink.ready
		.sink_channel       (router_016_src_channel),                                   //          .channel
		.sink_data          (router_016_src_data),                                      //          .data
		.sink_startofpacket (router_016_src_startofpacket),                             //          .startofpacket
		.sink_endofpacket   (router_016_src_endofpacket),                               //          .endofpacket
		.sink_valid         (router_016_src_valid),                                     //          .valid
		.src0_ready         (rsp_demux_010_src0_ready),                                 //      src0.ready
		.src0_valid         (rsp_demux_010_src0_valid),                                 //          .valid
		.src0_data          (rsp_demux_010_src0_data),                                  //          .data
		.src0_channel       (rsp_demux_010_src0_channel),                               //          .channel
		.src0_startofpacket (rsp_demux_010_src0_startofpacket),                         //          .startofpacket
		.src0_endofpacket   (rsp_demux_010_src0_endofpacket)                            //          .endofpacket
	);

	de2i_150_qsys_mm_interconnect_0_rsp_mux rsp_mux (
		.clk                 (pcie_ip_pcie_core_clk_clk),                                                        //       clk.clk
		.reset               (mem_master_clock_reset_reset_reset_bridge_in_reset_reset),                         // clk_reset.reset
		.src_ready           (rsp_mux_src_ready),                                                                //       src.ready
		.src_valid           (rsp_mux_src_valid),                                                                //          .valid
		.src_data            (rsp_mux_src_data),                                                                 //          .data
		.src_channel         (rsp_mux_src_channel),                                                              //          .channel
		.src_startofpacket   (rsp_mux_src_startofpacket),                                                        //          .startofpacket
		.src_endofpacket     (rsp_mux_src_endofpacket),                                                          //          .endofpacket
		.sink0_ready         (onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter_src_ready),         //     sink0.ready
		.sink0_valid         (onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter_src_valid),         //          .valid
		.sink0_channel       (onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter_src_channel),       //          .channel
		.sink0_data          (onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter_src_data),          //          .data
		.sink0_startofpacket (onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.sink0_endofpacket   (onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter_src_endofpacket),   //          .endofpacket
		.sink1_ready         (crosser_001_out_ready),                                                            //     sink1.ready
		.sink1_valid         (crosser_001_out_valid),                                                            //          .valid
		.sink1_channel       (crosser_001_out_channel),                                                          //          .channel
		.sink1_data          (crosser_001_out_data),                                                             //          .data
		.sink1_startofpacket (crosser_001_out_startofpacket),                                                    //          .startofpacket
		.sink1_endofpacket   (crosser_001_out_endofpacket)                                                       //          .endofpacket
	);

	de2i_150_qsys_mm_interconnect_0_rsp_mux_001 rsp_mux_001 (
		.clk                 (pcie_ip_pcie_core_clk_clk),                                         //       clk.clk
		.reset               (pcie_ip_bar1_0_translator_reset_reset_bridge_in_reset_reset),       // clk_reset.reset
		.src_ready           (rsp_mux_001_src_ready),                                             //       src.ready
		.src_valid           (rsp_mux_001_src_valid),                                             //          .valid
		.src_data            (rsp_mux_001_src_data),                                              //          .data
		.src_channel         (rsp_mux_001_src_channel),                                           //          .channel
		.src_startofpacket   (rsp_mux_001_src_startofpacket),                                     //          .startofpacket
		.src_endofpacket     (rsp_mux_001_src_endofpacket),                                       //          .endofpacket
		.sink0_ready         (rsp_demux_src1_ready),                                              //     sink0.ready
		.sink0_valid         (rsp_demux_src1_valid),                                              //          .valid
		.sink0_channel       (rsp_demux_src1_channel),                                            //          .channel
		.sink0_data          (rsp_demux_src1_data),                                               //          .data
		.sink0_startofpacket (rsp_demux_src1_startofpacket),                                      //          .startofpacket
		.sink0_endofpacket   (rsp_demux_src1_endofpacket),                                        //          .endofpacket
		.sink1_ready         (crosser_005_out_ready),                                             //     sink1.ready
		.sink1_valid         (crosser_005_out_valid),                                             //          .valid
		.sink1_channel       (crosser_005_out_channel),                                           //          .channel
		.sink1_data          (crosser_005_out_data),                                              //          .data
		.sink1_startofpacket (crosser_005_out_startofpacket),                                     //          .startofpacket
		.sink1_endofpacket   (crosser_005_out_endofpacket),                                       //          .endofpacket
		.sink2_ready         (ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter_src_ready),          //     sink2.ready
		.sink2_valid         (ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter_src_valid),          //          .valid
		.sink2_channel       (ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter_src_channel),        //          .channel
		.sink2_data          (ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter_src_data),           //          .data
		.sink2_startofpacket (ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter_src_startofpacket),  //          .startofpacket
		.sink2_endofpacket   (ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter_src_endofpacket),    //          .endofpacket
		.sink3_ready         (ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter_src_ready),          //     sink3.ready
		.sink3_valid         (ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter_src_valid),          //          .valid
		.sink3_channel       (ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter_src_channel),        //          .channel
		.sink3_data          (ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter_src_data),           //          .data
		.sink3_startofpacket (ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter_src_startofpacket),  //          .startofpacket
		.sink3_endofpacket   (ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter_src_endofpacket),    //          .endofpacket
		.sink4_ready         (led_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_ready),              //     sink4.ready
		.sink4_valid         (led_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_valid),              //          .valid
		.sink4_channel       (led_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_channel),            //          .channel
		.sink4_data          (led_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_data),               //          .data
		.sink4_startofpacket (led_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_startofpacket),      //          .startofpacket
		.sink4_endofpacket   (led_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_endofpacket),        //          .endofpacket
		.sink5_ready         (button_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_ready),           //     sink5.ready
		.sink5_valid         (button_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_valid),           //          .valid
		.sink5_channel       (button_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_channel),         //          .channel
		.sink5_data          (button_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_data),            //          .data
		.sink5_startofpacket (button_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_startofpacket),   //          .startofpacket
		.sink5_endofpacket   (button_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_endofpacket),     //          .endofpacket
		.sink6_ready         (pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_ready),         //     sink6.ready
		.sink6_valid         (pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_valid),         //          .valid
		.sink6_channel       (pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_channel),       //          .channel
		.sink6_data          (pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_data),          //          .data
		.sink6_startofpacket (pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.sink6_endofpacket   (pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_endofpacket),   //          .endofpacket
		.sink7_ready         (chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_ready),         //     sink7.ready
		.sink7_valid         (chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_valid),         //          .valid
		.sink7_channel       (chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_channel),       //          .channel
		.sink7_data          (chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_data),          //          .data
		.sink7_startofpacket (chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.sink7_endofpacket   (chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_endofpacket),   //          .endofpacket
		.sink8_ready         (width_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_ready),            //     sink8.ready
		.sink8_valid         (width_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_valid),            //          .valid
		.sink8_channel       (width_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_channel),          //          .channel
		.sink8_data          (width_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_data),             //          .data
		.sink8_startofpacket (width_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_startofpacket),    //          .startofpacket
		.sink8_endofpacket   (width_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_endofpacket),      //          .endofpacket
		.sink9_ready         (height_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_ready),           //     sink9.ready
		.sink9_valid         (height_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_valid),           //          .valid
		.sink9_channel       (height_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_channel),         //          .channel
		.sink9_data          (height_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_data),            //          .data
		.sink9_startofpacket (height_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_startofpacket),   //          .startofpacket
		.sink9_endofpacket   (height_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_endofpacket)      //          .endofpacket
	);

	de2i_150_qsys_mm_interconnect_0_rsp_mux_002 rsp_mux_002 (
		.clk                 (pcie_ip_pcie_core_clk_clk),                                      //       clk.clk
		.reset               (mem_master_clock_reset_reset_reset_bridge_in_reset_reset),       // clk_reset.reset
		.src_ready           (rsp_mux_002_src_ready),                                          //       src.ready
		.src_valid           (rsp_mux_002_src_valid),                                          //          .valid
		.src_data            (rsp_mux_002_src_data),                                           //          .data
		.src_channel         (rsp_mux_002_src_channel),                                        //          .channel
		.src_startofpacket   (rsp_mux_002_src_startofpacket),                                  //          .startofpacket
		.src_endofpacket     (rsp_mux_002_src_endofpacket),                                    //          .endofpacket
		.sink0_ready         (rsp_demux_src2_ready),                                           //     sink0.ready
		.sink0_valid         (rsp_demux_src2_valid),                                           //          .valid
		.sink0_channel       (rsp_demux_src2_channel),                                         //          .channel
		.sink0_data          (rsp_demux_src2_data),                                            //          .data
		.sink0_startofpacket (rsp_demux_src2_startofpacket),                                   //          .startofpacket
		.sink0_endofpacket   (rsp_demux_src2_endofpacket),                                     //          .endofpacket
		.sink1_ready         (crosser_006_out_ready),                                          //     sink1.ready
		.sink1_valid         (crosser_006_out_valid),                                          //          .valid
		.sink1_channel       (crosser_006_out_channel),                                        //          .channel
		.sink1_data          (crosser_006_out_data),                                           //          .data
		.sink1_startofpacket (crosser_006_out_startofpacket),                                  //          .startofpacket
		.sink1_endofpacket   (crosser_006_out_endofpacket),                                    //          .endofpacket
		.sink2_ready         (rsp_demux_002_src0_ready),                                       //     sink2.ready
		.sink2_valid         (rsp_demux_002_src0_valid),                                       //          .valid
		.sink2_channel       (rsp_demux_002_src0_channel),                                     //          .channel
		.sink2_data          (rsp_demux_002_src0_data),                                        //          .data
		.sink2_startofpacket (rsp_demux_002_src0_startofpacket),                               //          .startofpacket
		.sink2_endofpacket   (rsp_demux_002_src0_endofpacket),                                 //          .endofpacket
		.sink3_ready         (ssram0_uas_to_sgdma_m_read_rsp_width_adapter_src_ready),         //     sink3.ready
		.sink3_valid         (ssram0_uas_to_sgdma_m_read_rsp_width_adapter_src_valid),         //          .valid
		.sink3_channel       (ssram0_uas_to_sgdma_m_read_rsp_width_adapter_src_channel),       //          .channel
		.sink3_data          (ssram0_uas_to_sgdma_m_read_rsp_width_adapter_src_data),          //          .data
		.sink3_startofpacket (ssram0_uas_to_sgdma_m_read_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.sink3_endofpacket   (ssram0_uas_to_sgdma_m_read_rsp_width_adapter_src_endofpacket),   //          .endofpacket
		.sink4_ready         (ssram1_uas_to_sgdma_m_read_rsp_width_adapter_src_ready),         //     sink4.ready
		.sink4_valid         (ssram1_uas_to_sgdma_m_read_rsp_width_adapter_src_valid),         //          .valid
		.sink4_channel       (ssram1_uas_to_sgdma_m_read_rsp_width_adapter_src_channel),       //          .channel
		.sink4_data          (ssram1_uas_to_sgdma_m_read_rsp_width_adapter_src_data),          //          .data
		.sink4_startofpacket (ssram1_uas_to_sgdma_m_read_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.sink4_endofpacket   (ssram1_uas_to_sgdma_m_read_rsp_width_adapter_src_endofpacket)    //          .endofpacket
	);

	de2i_150_qsys_mm_interconnect_0_rsp_mux_002 rsp_mux_003 (
		.clk                 (pcie_ip_pcie_core_clk_clk),                                       //       clk.clk
		.reset               (mem_master_clock_reset_reset_reset_bridge_in_reset_reset),        // clk_reset.reset
		.src_ready           (rsp_mux_003_src_ready),                                           //       src.ready
		.src_valid           (rsp_mux_003_src_valid),                                           //          .valid
		.src_data            (rsp_mux_003_src_data),                                            //          .data
		.src_channel         (rsp_mux_003_src_channel),                                         //          .channel
		.src_startofpacket   (rsp_mux_003_src_startofpacket),                                   //          .startofpacket
		.src_endofpacket     (rsp_mux_003_src_endofpacket),                                     //          .endofpacket
		.sink0_ready         (rsp_demux_src3_ready),                                            //     sink0.ready
		.sink0_valid         (rsp_demux_src3_valid),                                            //          .valid
		.sink0_channel       (rsp_demux_src3_channel),                                          //          .channel
		.sink0_data          (rsp_demux_src3_data),                                             //          .data
		.sink0_startofpacket (rsp_demux_src3_startofpacket),                                    //          .startofpacket
		.sink0_endofpacket   (rsp_demux_src3_endofpacket),                                      //          .endofpacket
		.sink1_ready         (crosser_007_out_ready),                                           //     sink1.ready
		.sink1_valid         (crosser_007_out_valid),                                           //          .valid
		.sink1_channel       (crosser_007_out_channel),                                         //          .channel
		.sink1_data          (crosser_007_out_data),                                            //          .data
		.sink1_startofpacket (crosser_007_out_startofpacket),                                   //          .startofpacket
		.sink1_endofpacket   (crosser_007_out_endofpacket),                                     //          .endofpacket
		.sink2_ready         (rsp_demux_002_src1_ready),                                        //     sink2.ready
		.sink2_valid         (rsp_demux_002_src1_valid),                                        //          .valid
		.sink2_channel       (rsp_demux_002_src1_channel),                                      //          .channel
		.sink2_data          (rsp_demux_002_src1_data),                                         //          .data
		.sink2_startofpacket (rsp_demux_002_src1_startofpacket),                                //          .startofpacket
		.sink2_endofpacket   (rsp_demux_002_src1_endofpacket),                                  //          .endofpacket
		.sink3_ready         (ssram0_uas_to_sgdma_m_write_rsp_width_adapter_src_ready),         //     sink3.ready
		.sink3_valid         (ssram0_uas_to_sgdma_m_write_rsp_width_adapter_src_valid),         //          .valid
		.sink3_channel       (ssram0_uas_to_sgdma_m_write_rsp_width_adapter_src_channel),       //          .channel
		.sink3_data          (ssram0_uas_to_sgdma_m_write_rsp_width_adapter_src_data),          //          .data
		.sink3_startofpacket (ssram0_uas_to_sgdma_m_write_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.sink3_endofpacket   (ssram0_uas_to_sgdma_m_write_rsp_width_adapter_src_endofpacket),   //          .endofpacket
		.sink4_ready         (ssram1_uas_to_sgdma_m_write_rsp_width_adapter_src_ready),         //     sink4.ready
		.sink4_valid         (ssram1_uas_to_sgdma_m_write_rsp_width_adapter_src_valid),         //          .valid
		.sink4_channel       (ssram1_uas_to_sgdma_m_write_rsp_width_adapter_src_channel),       //          .channel
		.sink4_data          (ssram1_uas_to_sgdma_m_write_rsp_width_adapter_src_data),          //          .data
		.sink4_startofpacket (ssram1_uas_to_sgdma_m_write_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.sink4_endofpacket   (ssram1_uas_to_sgdma_m_write_rsp_width_adapter_src_endofpacket)    //          .endofpacket
	);

	de2i_150_qsys_mm_interconnect_0_rsp_mux_004 rsp_mux_004 (
		.clk                 (pcie_ip_pcie_core_clk_clk),                                                //       clk.clk
		.reset               (mem_master_clock_reset_reset_reset_bridge_in_reset_reset),                 // clk_reset.reset
		.src_ready           (rsp_mux_004_src_ready),                                                    //       src.ready
		.src_valid           (rsp_mux_004_src_valid),                                                    //          .valid
		.src_data            (rsp_mux_004_src_data),                                                     //          .data
		.src_channel         (rsp_mux_004_src_channel),                                                  //          .channel
		.src_startofpacket   (rsp_mux_004_src_startofpacket),                                            //          .startofpacket
		.src_endofpacket     (rsp_mux_004_src_endofpacket),                                              //          .endofpacket
		.sink0_ready         (pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter_src_ready),         //     sink0.ready
		.sink0_valid         (pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter_src_valid),         //          .valid
		.sink0_channel       (pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter_src_channel),       //          .channel
		.sink0_data          (pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter_src_data),          //          .data
		.sink0_startofpacket (pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.sink0_endofpacket   (pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter_src_endofpacket)    //          .endofpacket
	);

	de2i_150_qsys_mm_interconnect_0_rsp_mux_004 rsp_mux_005 (
		.clk                 (pcie_ip_pcie_core_clk_clk),                                                 //       clk.clk
		.reset               (mem_master_clock_reset_reset_reset_bridge_in_reset_reset),                  // clk_reset.reset
		.src_ready           (rsp_mux_005_src_ready),                                                     //       src.ready
		.src_valid           (rsp_mux_005_src_valid),                                                     //          .valid
		.src_data            (rsp_mux_005_src_data),                                                      //          .data
		.src_channel         (rsp_mux_005_src_channel),                                                   //          .channel
		.src_startofpacket   (rsp_mux_005_src_startofpacket),                                             //          .startofpacket
		.src_endofpacket     (rsp_mux_005_src_endofpacket),                                               //          .endofpacket
		.sink0_ready         (pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter_src_ready),         //     sink0.ready
		.sink0_valid         (pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter_src_valid),         //          .valid
		.sink0_channel       (pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter_src_channel),       //          .channel
		.sink0_data          (pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter_src_data),          //          .data
		.sink0_startofpacket (pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.sink0_endofpacket   (pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter_src_endofpacket)    //          .endofpacket
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (67),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (83),
		.IN_PKT_BYTE_CNT_L             (74),
		.IN_PKT_TRANS_COMPRESSED_READ  (68),
		.IN_PKT_TRANS_WRITE            (70),
		.IN_PKT_BURSTWRAP_H            (84),
		.IN_PKT_BURSTWRAP_L            (84),
		.IN_PKT_BURST_SIZE_H           (87),
		.IN_PKT_BURST_SIZE_L           (85),
		.IN_PKT_RESPONSE_STATUS_H      (111),
		.IN_PKT_RESPONSE_STATUS_L      (110),
		.IN_PKT_TRANS_EXCLUSIVE        (73),
		.IN_PKT_BURST_TYPE_H           (89),
		.IN_PKT_BURST_TYPE_L           (88),
		.IN_PKT_ORI_BURST_SIZE_L       (112),
		.IN_PKT_ORI_BURST_SIZE_H       (114),
		.IN_ST_DATA_W                  (115),
		.OUT_PKT_ADDR_H                (103),
		.OUT_PKT_ADDR_L                (72),
		.OUT_PKT_DATA_H                (63),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (71),
		.OUT_PKT_BYTEEN_L              (64),
		.OUT_PKT_BYTE_CNT_H            (119),
		.OUT_PKT_BYTE_CNT_L            (110),
		.OUT_PKT_TRANS_COMPRESSED_READ (104),
		.OUT_PKT_BURST_SIZE_H          (123),
		.OUT_PKT_BURST_SIZE_L          (121),
		.OUT_PKT_RESPONSE_STATUS_H     (147),
		.OUT_PKT_RESPONSE_STATUS_L     (146),
		.OUT_PKT_TRANS_EXCLUSIVE       (109),
		.OUT_PKT_BURST_TYPE_H          (125),
		.OUT_PKT_BURST_TYPE_L          (124),
		.OUT_PKT_ORI_BURST_SIZE_L      (148),
		.OUT_PKT_ORI_BURST_SIZE_H      (150),
		.OUT_ST_DATA_W                 (151),
		.ST_CHANNEL_W                  (11),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter (
		.clk                  (pcie_ip_pcie_core_clk_clk),                                                        //       clk.clk
		.reset                (mem_master_clock_reset_reset_reset_bridge_in_reset_reset),                         // clk_reset.reset
		.in_valid             (cmd_demux_src0_valid),                                                             //      sink.valid
		.in_channel           (cmd_demux_src0_channel),                                                           //          .channel
		.in_startofpacket     (cmd_demux_src0_startofpacket),                                                     //          .startofpacket
		.in_endofpacket       (cmd_demux_src0_endofpacket),                                                       //          .endofpacket
		.in_ready             (cmd_demux_src0_ready),                                                             //          .ready
		.in_data              (cmd_demux_src0_data),                                                              //          .data
		.out_endofpacket      (mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter_src_data),          //          .data
		.out_channel          (mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (mem_master_avalon_master_to_onchip_memory_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                                            // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (103),
		.IN_PKT_ADDR_L                 (72),
		.IN_PKT_DATA_H                 (63),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (71),
		.IN_PKT_BYTEEN_L               (64),
		.IN_PKT_BYTE_CNT_H             (119),
		.IN_PKT_BYTE_CNT_L             (110),
		.IN_PKT_TRANS_COMPRESSED_READ  (104),
		.IN_PKT_TRANS_WRITE            (106),
		.IN_PKT_BURSTWRAP_H            (120),
		.IN_PKT_BURSTWRAP_L            (120),
		.IN_PKT_BURST_SIZE_H           (123),
		.IN_PKT_BURST_SIZE_L           (121),
		.IN_PKT_RESPONSE_STATUS_H      (147),
		.IN_PKT_RESPONSE_STATUS_L      (146),
		.IN_PKT_TRANS_EXCLUSIVE        (109),
		.IN_PKT_BURST_TYPE_H           (125),
		.IN_PKT_BURST_TYPE_L           (124),
		.IN_PKT_ORI_BURST_SIZE_L       (148),
		.IN_PKT_ORI_BURST_SIZE_H       (150),
		.IN_ST_DATA_W                  (151),
		.OUT_PKT_ADDR_H                (67),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (83),
		.OUT_PKT_BYTE_CNT_L            (74),
		.OUT_PKT_TRANS_COMPRESSED_READ (68),
		.OUT_PKT_BURST_SIZE_H          (87),
		.OUT_PKT_BURST_SIZE_L          (85),
		.OUT_PKT_RESPONSE_STATUS_H     (111),
		.OUT_PKT_RESPONSE_STATUS_L     (110),
		.OUT_PKT_TRANS_EXCLUSIVE       (73),
		.OUT_PKT_BURST_TYPE_H          (89),
		.OUT_PKT_BURST_TYPE_L          (88),
		.OUT_PKT_ORI_BURST_SIZE_L      (112),
		.OUT_PKT_ORI_BURST_SIZE_H      (114),
		.OUT_ST_DATA_W                 (115),
		.ST_CHANNEL_W                  (11),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter (
		.clk                  (pcie_ip_pcie_core_clk_clk),                                      //       clk.clk
		.reset                (pcie_ip_bar1_0_translator_reset_reset_bridge_in_reset_reset),    // clk_reset.reset
		.in_valid             (cmd_demux_001_src1_valid),                                       //      sink.valid
		.in_channel           (cmd_demux_001_src1_channel),                                     //          .channel
		.in_startofpacket     (cmd_demux_001_src1_startofpacket),                               //          .startofpacket
		.in_endofpacket       (cmd_demux_001_src1_endofpacket),                                 //          .endofpacket
		.in_ready             (cmd_demux_001_src1_ready),                                       //          .ready
		.in_data              (cmd_demux_001_src1_data),                                        //          .data
		.out_endofpacket      (pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter_src_data),          //          .data
		.out_channel          (pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                          // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (103),
		.IN_PKT_ADDR_L                 (72),
		.IN_PKT_DATA_H                 (63),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (71),
		.IN_PKT_BYTEEN_L               (64),
		.IN_PKT_BYTE_CNT_H             (119),
		.IN_PKT_BYTE_CNT_L             (110),
		.IN_PKT_TRANS_COMPRESSED_READ  (104),
		.IN_PKT_TRANS_WRITE            (106),
		.IN_PKT_BURSTWRAP_H            (120),
		.IN_PKT_BURSTWRAP_L            (120),
		.IN_PKT_BURST_SIZE_H           (123),
		.IN_PKT_BURST_SIZE_L           (121),
		.IN_PKT_RESPONSE_STATUS_H      (147),
		.IN_PKT_RESPONSE_STATUS_L      (146),
		.IN_PKT_TRANS_EXCLUSIVE        (109),
		.IN_PKT_BURST_TYPE_H           (125),
		.IN_PKT_BURST_TYPE_L           (124),
		.IN_PKT_ORI_BURST_SIZE_L       (148),
		.IN_PKT_ORI_BURST_SIZE_H       (150),
		.IN_ST_DATA_W                  (151),
		.OUT_PKT_ADDR_H                (67),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (83),
		.OUT_PKT_BYTE_CNT_L            (74),
		.OUT_PKT_TRANS_COMPRESSED_READ (68),
		.OUT_PKT_BURST_SIZE_H          (87),
		.OUT_PKT_BURST_SIZE_L          (85),
		.OUT_PKT_RESPONSE_STATUS_H     (111),
		.OUT_PKT_RESPONSE_STATUS_L     (110),
		.OUT_PKT_TRANS_EXCLUSIVE       (73),
		.OUT_PKT_BURST_TYPE_H          (89),
		.OUT_PKT_BURST_TYPE_L          (88),
		.OUT_PKT_ORI_BURST_SIZE_L      (112),
		.OUT_PKT_ORI_BURST_SIZE_H      (114),
		.OUT_ST_DATA_W                 (115),
		.ST_CHANNEL_W                  (11),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter (
		.clk                  (pcie_ip_pcie_core_clk_clk),                                        //       clk.clk
		.reset                (pcie_ip_bar1_0_translator_reset_reset_bridge_in_reset_reset),      // clk_reset.reset
		.in_valid             (cmd_demux_001_src2_valid),                                         //      sink.valid
		.in_channel           (cmd_demux_001_src2_channel),                                       //          .channel
		.in_startofpacket     (cmd_demux_001_src2_startofpacket),                                 //          .startofpacket
		.in_endofpacket       (cmd_demux_001_src2_endofpacket),                                   //          .endofpacket
		.in_ready             (cmd_demux_001_src2_ready),                                         //          .ready
		.in_data              (cmd_demux_001_src2_data),                                          //          .data
		.out_endofpacket      (pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter_src_data),          //          .data
		.out_channel          (pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (pcie_ip_bar1_0_to_ssram0_uas_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                            // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (103),
		.IN_PKT_ADDR_L                 (72),
		.IN_PKT_DATA_H                 (63),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (71),
		.IN_PKT_BYTEEN_L               (64),
		.IN_PKT_BYTE_CNT_H             (119),
		.IN_PKT_BYTE_CNT_L             (110),
		.IN_PKT_TRANS_COMPRESSED_READ  (104),
		.IN_PKT_TRANS_WRITE            (106),
		.IN_PKT_BURSTWRAP_H            (120),
		.IN_PKT_BURSTWRAP_L            (120),
		.IN_PKT_BURST_SIZE_H           (123),
		.IN_PKT_BURST_SIZE_L           (121),
		.IN_PKT_RESPONSE_STATUS_H      (147),
		.IN_PKT_RESPONSE_STATUS_L      (146),
		.IN_PKT_TRANS_EXCLUSIVE        (109),
		.IN_PKT_BURST_TYPE_H           (125),
		.IN_PKT_BURST_TYPE_L           (124),
		.IN_PKT_ORI_BURST_SIZE_L       (148),
		.IN_PKT_ORI_BURST_SIZE_H       (150),
		.IN_ST_DATA_W                  (151),
		.OUT_PKT_ADDR_H                (67),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (83),
		.OUT_PKT_BYTE_CNT_L            (74),
		.OUT_PKT_TRANS_COMPRESSED_READ (68),
		.OUT_PKT_BURST_SIZE_H          (87),
		.OUT_PKT_BURST_SIZE_L          (85),
		.OUT_PKT_RESPONSE_STATUS_H     (111),
		.OUT_PKT_RESPONSE_STATUS_L     (110),
		.OUT_PKT_TRANS_EXCLUSIVE       (73),
		.OUT_PKT_BURST_TYPE_H          (89),
		.OUT_PKT_BURST_TYPE_L          (88),
		.OUT_PKT_ORI_BURST_SIZE_L      (112),
		.OUT_PKT_ORI_BURST_SIZE_H      (114),
		.OUT_ST_DATA_W                 (115),
		.ST_CHANNEL_W                  (11),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter (
		.clk                  (pcie_ip_pcie_core_clk_clk),                                        //       clk.clk
		.reset                (pcie_ip_bar1_0_translator_reset_reset_bridge_in_reset_reset),      // clk_reset.reset
		.in_valid             (cmd_demux_001_src3_valid),                                         //      sink.valid
		.in_channel           (cmd_demux_001_src3_channel),                                       //          .channel
		.in_startofpacket     (cmd_demux_001_src3_startofpacket),                                 //          .startofpacket
		.in_endofpacket       (cmd_demux_001_src3_endofpacket),                                   //          .endofpacket
		.in_ready             (cmd_demux_001_src3_ready),                                         //          .ready
		.in_data              (cmd_demux_001_src3_data),                                          //          .data
		.out_endofpacket      (pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter_src_data),          //          .data
		.out_channel          (pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (pcie_ip_bar1_0_to_ssram1_uas_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                            // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (103),
		.IN_PKT_ADDR_L                 (72),
		.IN_PKT_DATA_H                 (63),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (71),
		.IN_PKT_BYTEEN_L               (64),
		.IN_PKT_BYTE_CNT_H             (119),
		.IN_PKT_BYTE_CNT_L             (110),
		.IN_PKT_TRANS_COMPRESSED_READ  (104),
		.IN_PKT_TRANS_WRITE            (106),
		.IN_PKT_BURSTWRAP_H            (120),
		.IN_PKT_BURSTWRAP_L            (120),
		.IN_PKT_BURST_SIZE_H           (123),
		.IN_PKT_BURST_SIZE_L           (121),
		.IN_PKT_RESPONSE_STATUS_H      (147),
		.IN_PKT_RESPONSE_STATUS_L      (146),
		.IN_PKT_TRANS_EXCLUSIVE        (109),
		.IN_PKT_BURST_TYPE_H           (125),
		.IN_PKT_BURST_TYPE_L           (124),
		.IN_PKT_ORI_BURST_SIZE_L       (148),
		.IN_PKT_ORI_BURST_SIZE_H       (150),
		.IN_ST_DATA_W                  (151),
		.OUT_PKT_ADDR_H                (67),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (83),
		.OUT_PKT_BYTE_CNT_L            (74),
		.OUT_PKT_TRANS_COMPRESSED_READ (68),
		.OUT_PKT_BURST_SIZE_H          (87),
		.OUT_PKT_BURST_SIZE_L          (85),
		.OUT_PKT_RESPONSE_STATUS_H     (111),
		.OUT_PKT_RESPONSE_STATUS_L     (110),
		.OUT_PKT_TRANS_EXCLUSIVE       (73),
		.OUT_PKT_BURST_TYPE_H          (89),
		.OUT_PKT_BURST_TYPE_L          (88),
		.OUT_PKT_ORI_BURST_SIZE_L      (112),
		.OUT_PKT_ORI_BURST_SIZE_H      (114),
		.OUT_ST_DATA_W                 (115),
		.ST_CHANNEL_W                  (11),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) pcie_ip_bar1_0_to_led_s1_cmd_width_adapter (
		.clk                  (pcie_ip_pcie_core_clk_clk),                                    //       clk.clk
		.reset                (pcie_ip_bar1_0_translator_reset_reset_bridge_in_reset_reset),  // clk_reset.reset
		.in_valid             (cmd_demux_001_src4_valid),                                     //      sink.valid
		.in_channel           (cmd_demux_001_src4_channel),                                   //          .channel
		.in_startofpacket     (cmd_demux_001_src4_startofpacket),                             //          .startofpacket
		.in_endofpacket       (cmd_demux_001_src4_endofpacket),                               //          .endofpacket
		.in_ready             (cmd_demux_001_src4_ready),                                     //          .ready
		.in_data              (cmd_demux_001_src4_data),                                      //          .data
		.out_endofpacket      (pcie_ip_bar1_0_to_led_s1_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (pcie_ip_bar1_0_to_led_s1_cmd_width_adapter_src_data),          //          .data
		.out_channel          (pcie_ip_bar1_0_to_led_s1_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (pcie_ip_bar1_0_to_led_s1_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (pcie_ip_bar1_0_to_led_s1_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (pcie_ip_bar1_0_to_led_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                        // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (103),
		.IN_PKT_ADDR_L                 (72),
		.IN_PKT_DATA_H                 (63),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (71),
		.IN_PKT_BYTEEN_L               (64),
		.IN_PKT_BYTE_CNT_H             (119),
		.IN_PKT_BYTE_CNT_L             (110),
		.IN_PKT_TRANS_COMPRESSED_READ  (104),
		.IN_PKT_TRANS_WRITE            (106),
		.IN_PKT_BURSTWRAP_H            (120),
		.IN_PKT_BURSTWRAP_L            (120),
		.IN_PKT_BURST_SIZE_H           (123),
		.IN_PKT_BURST_SIZE_L           (121),
		.IN_PKT_RESPONSE_STATUS_H      (147),
		.IN_PKT_RESPONSE_STATUS_L      (146),
		.IN_PKT_TRANS_EXCLUSIVE        (109),
		.IN_PKT_BURST_TYPE_H           (125),
		.IN_PKT_BURST_TYPE_L           (124),
		.IN_PKT_ORI_BURST_SIZE_L       (148),
		.IN_PKT_ORI_BURST_SIZE_H       (150),
		.IN_ST_DATA_W                  (151),
		.OUT_PKT_ADDR_H                (67),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (83),
		.OUT_PKT_BYTE_CNT_L            (74),
		.OUT_PKT_TRANS_COMPRESSED_READ (68),
		.OUT_PKT_BURST_SIZE_H          (87),
		.OUT_PKT_BURST_SIZE_L          (85),
		.OUT_PKT_RESPONSE_STATUS_H     (111),
		.OUT_PKT_RESPONSE_STATUS_L     (110),
		.OUT_PKT_TRANS_EXCLUSIVE       (73),
		.OUT_PKT_BURST_TYPE_H          (89),
		.OUT_PKT_BURST_TYPE_L          (88),
		.OUT_PKT_ORI_BURST_SIZE_L      (112),
		.OUT_PKT_ORI_BURST_SIZE_H      (114),
		.OUT_ST_DATA_W                 (115),
		.ST_CHANNEL_W                  (11),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) pcie_ip_bar1_0_to_button_s1_cmd_width_adapter (
		.clk                  (pcie_ip_pcie_core_clk_clk),                                       //       clk.clk
		.reset                (pcie_ip_bar1_0_translator_reset_reset_bridge_in_reset_reset),     // clk_reset.reset
		.in_valid             (cmd_demux_001_src5_valid),                                        //      sink.valid
		.in_channel           (cmd_demux_001_src5_channel),                                      //          .channel
		.in_startofpacket     (cmd_demux_001_src5_startofpacket),                                //          .startofpacket
		.in_endofpacket       (cmd_demux_001_src5_endofpacket),                                  //          .endofpacket
		.in_ready             (cmd_demux_001_src5_ready),                                        //          .ready
		.in_data              (cmd_demux_001_src5_data),                                         //          .data
		.out_endofpacket      (pcie_ip_bar1_0_to_button_s1_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (pcie_ip_bar1_0_to_button_s1_cmd_width_adapter_src_data),          //          .data
		.out_channel          (pcie_ip_bar1_0_to_button_s1_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (pcie_ip_bar1_0_to_button_s1_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (pcie_ip_bar1_0_to_button_s1_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (pcie_ip_bar1_0_to_button_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                           // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (103),
		.IN_PKT_ADDR_L                 (72),
		.IN_PKT_DATA_H                 (63),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (71),
		.IN_PKT_BYTEEN_L               (64),
		.IN_PKT_BYTE_CNT_H             (119),
		.IN_PKT_BYTE_CNT_L             (110),
		.IN_PKT_TRANS_COMPRESSED_READ  (104),
		.IN_PKT_TRANS_WRITE            (106),
		.IN_PKT_BURSTWRAP_H            (120),
		.IN_PKT_BURSTWRAP_L            (120),
		.IN_PKT_BURST_SIZE_H           (123),
		.IN_PKT_BURST_SIZE_L           (121),
		.IN_PKT_RESPONSE_STATUS_H      (147),
		.IN_PKT_RESPONSE_STATUS_L      (146),
		.IN_PKT_TRANS_EXCLUSIVE        (109),
		.IN_PKT_BURST_TYPE_H           (125),
		.IN_PKT_BURST_TYPE_L           (124),
		.IN_PKT_ORI_BURST_SIZE_L       (148),
		.IN_PKT_ORI_BURST_SIZE_H       (150),
		.IN_ST_DATA_W                  (151),
		.OUT_PKT_ADDR_H                (67),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (83),
		.OUT_PKT_BYTE_CNT_L            (74),
		.OUT_PKT_TRANS_COMPRESSED_READ (68),
		.OUT_PKT_BURST_SIZE_H          (87),
		.OUT_PKT_BURST_SIZE_L          (85),
		.OUT_PKT_RESPONSE_STATUS_H     (111),
		.OUT_PKT_RESPONSE_STATUS_L     (110),
		.OUT_PKT_TRANS_EXCLUSIVE       (73),
		.OUT_PKT_BURST_TYPE_H          (89),
		.OUT_PKT_BURST_TYPE_L          (88),
		.OUT_PKT_ORI_BURST_SIZE_L      (112),
		.OUT_PKT_ORI_BURST_SIZE_H      (114),
		.OUT_ST_DATA_W                 (115),
		.ST_CHANNEL_W                  (11),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter (
		.clk                  (pcie_ip_pcie_core_clk_clk),                                         //       clk.clk
		.reset                (pcie_ip_bar1_0_translator_reset_reset_bridge_in_reset_reset),       // clk_reset.reset
		.in_valid             (cmd_demux_001_src6_valid),                                          //      sink.valid
		.in_channel           (cmd_demux_001_src6_channel),                                        //          .channel
		.in_startofpacket     (cmd_demux_001_src6_startofpacket),                                  //          .startofpacket
		.in_endofpacket       (cmd_demux_001_src6_endofpacket),                                    //          .endofpacket
		.in_ready             (cmd_demux_001_src6_ready),                                          //          .ready
		.in_data              (cmd_demux_001_src6_data),                                           //          .data
		.out_endofpacket      (pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter_src_data),          //          .data
		.out_channel          (pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (pcie_ip_bar1_0_to_pio_size_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                             // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (103),
		.IN_PKT_ADDR_L                 (72),
		.IN_PKT_DATA_H                 (63),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (71),
		.IN_PKT_BYTEEN_L               (64),
		.IN_PKT_BYTE_CNT_H             (119),
		.IN_PKT_BYTE_CNT_L             (110),
		.IN_PKT_TRANS_COMPRESSED_READ  (104),
		.IN_PKT_TRANS_WRITE            (106),
		.IN_PKT_BURSTWRAP_H            (120),
		.IN_PKT_BURSTWRAP_L            (120),
		.IN_PKT_BURST_SIZE_H           (123),
		.IN_PKT_BURST_SIZE_L           (121),
		.IN_PKT_RESPONSE_STATUS_H      (147),
		.IN_PKT_RESPONSE_STATUS_L      (146),
		.IN_PKT_TRANS_EXCLUSIVE        (109),
		.IN_PKT_BURST_TYPE_H           (125),
		.IN_PKT_BURST_TYPE_L           (124),
		.IN_PKT_ORI_BURST_SIZE_L       (148),
		.IN_PKT_ORI_BURST_SIZE_H       (150),
		.IN_ST_DATA_W                  (151),
		.OUT_PKT_ADDR_H                (67),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (83),
		.OUT_PKT_BYTE_CNT_L            (74),
		.OUT_PKT_TRANS_COMPRESSED_READ (68),
		.OUT_PKT_BURST_SIZE_H          (87),
		.OUT_PKT_BURST_SIZE_L          (85),
		.OUT_PKT_RESPONSE_STATUS_H     (111),
		.OUT_PKT_RESPONSE_STATUS_L     (110),
		.OUT_PKT_TRANS_EXCLUSIVE       (73),
		.OUT_PKT_BURST_TYPE_H          (89),
		.OUT_PKT_BURST_TYPE_L          (88),
		.OUT_PKT_ORI_BURST_SIZE_L      (112),
		.OUT_PKT_ORI_BURST_SIZE_H      (114),
		.OUT_ST_DATA_W                 (115),
		.ST_CHANNEL_W                  (11),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter (
		.clk                  (pcie_ip_pcie_core_clk_clk),                                         //       clk.clk
		.reset                (pcie_ip_bar1_0_translator_reset_reset_bridge_in_reset_reset),       // clk_reset.reset
		.in_valid             (cmd_demux_001_src7_valid),                                          //      sink.valid
		.in_channel           (cmd_demux_001_src7_channel),                                        //          .channel
		.in_startofpacket     (cmd_demux_001_src7_startofpacket),                                  //          .startofpacket
		.in_endofpacket       (cmd_demux_001_src7_endofpacket),                                    //          .endofpacket
		.in_ready             (cmd_demux_001_src7_ready),                                          //          .ready
		.in_data              (cmd_demux_001_src7_data),                                           //          .data
		.out_endofpacket      (pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter_src_data),          //          .data
		.out_channel          (pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (pcie_ip_bar1_0_to_chip_sel_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                             // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (103),
		.IN_PKT_ADDR_L                 (72),
		.IN_PKT_DATA_H                 (63),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (71),
		.IN_PKT_BYTEEN_L               (64),
		.IN_PKT_BYTE_CNT_H             (119),
		.IN_PKT_BYTE_CNT_L             (110),
		.IN_PKT_TRANS_COMPRESSED_READ  (104),
		.IN_PKT_TRANS_WRITE            (106),
		.IN_PKT_BURSTWRAP_H            (120),
		.IN_PKT_BURSTWRAP_L            (120),
		.IN_PKT_BURST_SIZE_H           (123),
		.IN_PKT_BURST_SIZE_L           (121),
		.IN_PKT_RESPONSE_STATUS_H      (147),
		.IN_PKT_RESPONSE_STATUS_L      (146),
		.IN_PKT_TRANS_EXCLUSIVE        (109),
		.IN_PKT_BURST_TYPE_H           (125),
		.IN_PKT_BURST_TYPE_L           (124),
		.IN_PKT_ORI_BURST_SIZE_L       (148),
		.IN_PKT_ORI_BURST_SIZE_H       (150),
		.IN_ST_DATA_W                  (151),
		.OUT_PKT_ADDR_H                (67),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (83),
		.OUT_PKT_BYTE_CNT_L            (74),
		.OUT_PKT_TRANS_COMPRESSED_READ (68),
		.OUT_PKT_BURST_SIZE_H          (87),
		.OUT_PKT_BURST_SIZE_L          (85),
		.OUT_PKT_RESPONSE_STATUS_H     (111),
		.OUT_PKT_RESPONSE_STATUS_L     (110),
		.OUT_PKT_TRANS_EXCLUSIVE       (73),
		.OUT_PKT_BURST_TYPE_H          (89),
		.OUT_PKT_BURST_TYPE_L          (88),
		.OUT_PKT_ORI_BURST_SIZE_L      (112),
		.OUT_PKT_ORI_BURST_SIZE_H      (114),
		.OUT_ST_DATA_W                 (115),
		.ST_CHANNEL_W                  (11),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) pcie_ip_bar1_0_to_width_s1_cmd_width_adapter (
		.clk                  (pcie_ip_pcie_core_clk_clk),                                      //       clk.clk
		.reset                (pcie_ip_bar1_0_translator_reset_reset_bridge_in_reset_reset),    // clk_reset.reset
		.in_valid             (cmd_demux_001_src8_valid),                                       //      sink.valid
		.in_channel           (cmd_demux_001_src8_channel),                                     //          .channel
		.in_startofpacket     (cmd_demux_001_src8_startofpacket),                               //          .startofpacket
		.in_endofpacket       (cmd_demux_001_src8_endofpacket),                                 //          .endofpacket
		.in_ready             (cmd_demux_001_src8_ready),                                       //          .ready
		.in_data              (cmd_demux_001_src8_data),                                        //          .data
		.out_endofpacket      (pcie_ip_bar1_0_to_width_s1_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (pcie_ip_bar1_0_to_width_s1_cmd_width_adapter_src_data),          //          .data
		.out_channel          (pcie_ip_bar1_0_to_width_s1_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (pcie_ip_bar1_0_to_width_s1_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (pcie_ip_bar1_0_to_width_s1_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (pcie_ip_bar1_0_to_width_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                          // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (103),
		.IN_PKT_ADDR_L                 (72),
		.IN_PKT_DATA_H                 (63),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (71),
		.IN_PKT_BYTEEN_L               (64),
		.IN_PKT_BYTE_CNT_H             (119),
		.IN_PKT_BYTE_CNT_L             (110),
		.IN_PKT_TRANS_COMPRESSED_READ  (104),
		.IN_PKT_TRANS_WRITE            (106),
		.IN_PKT_BURSTWRAP_H            (120),
		.IN_PKT_BURSTWRAP_L            (120),
		.IN_PKT_BURST_SIZE_H           (123),
		.IN_PKT_BURST_SIZE_L           (121),
		.IN_PKT_RESPONSE_STATUS_H      (147),
		.IN_PKT_RESPONSE_STATUS_L      (146),
		.IN_PKT_TRANS_EXCLUSIVE        (109),
		.IN_PKT_BURST_TYPE_H           (125),
		.IN_PKT_BURST_TYPE_L           (124),
		.IN_PKT_ORI_BURST_SIZE_L       (148),
		.IN_PKT_ORI_BURST_SIZE_H       (150),
		.IN_ST_DATA_W                  (151),
		.OUT_PKT_ADDR_H                (67),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (83),
		.OUT_PKT_BYTE_CNT_L            (74),
		.OUT_PKT_TRANS_COMPRESSED_READ (68),
		.OUT_PKT_BURST_SIZE_H          (87),
		.OUT_PKT_BURST_SIZE_L          (85),
		.OUT_PKT_RESPONSE_STATUS_H     (111),
		.OUT_PKT_RESPONSE_STATUS_L     (110),
		.OUT_PKT_TRANS_EXCLUSIVE       (73),
		.OUT_PKT_BURST_TYPE_H          (89),
		.OUT_PKT_BURST_TYPE_L          (88),
		.OUT_PKT_ORI_BURST_SIZE_L      (112),
		.OUT_PKT_ORI_BURST_SIZE_H      (114),
		.OUT_ST_DATA_W                 (115),
		.ST_CHANNEL_W                  (11),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) pcie_ip_bar1_0_to_height_s1_cmd_width_adapter (
		.clk                  (pcie_ip_pcie_core_clk_clk),                                       //       clk.clk
		.reset                (pcie_ip_bar1_0_translator_reset_reset_bridge_in_reset_reset),     // clk_reset.reset
		.in_valid             (cmd_demux_001_src9_valid),                                        //      sink.valid
		.in_channel           (cmd_demux_001_src9_channel),                                      //          .channel
		.in_startofpacket     (cmd_demux_001_src9_startofpacket),                                //          .startofpacket
		.in_endofpacket       (cmd_demux_001_src9_endofpacket),                                  //          .endofpacket
		.in_ready             (cmd_demux_001_src9_ready),                                        //          .ready
		.in_data              (cmd_demux_001_src9_data),                                         //          .data
		.out_endofpacket      (pcie_ip_bar1_0_to_height_s1_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (pcie_ip_bar1_0_to_height_s1_cmd_width_adapter_src_data),          //          .data
		.out_channel          (pcie_ip_bar1_0_to_height_s1_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (pcie_ip_bar1_0_to_height_s1_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (pcie_ip_bar1_0_to_height_s1_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (pcie_ip_bar1_0_to_height_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                           // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (103),
		.IN_PKT_ADDR_L                 (72),
		.IN_PKT_DATA_H                 (63),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (71),
		.IN_PKT_BYTEEN_L               (64),
		.IN_PKT_BYTE_CNT_H             (119),
		.IN_PKT_BYTE_CNT_L             (110),
		.IN_PKT_TRANS_COMPRESSED_READ  (104),
		.IN_PKT_TRANS_WRITE            (106),
		.IN_PKT_BURSTWRAP_H            (120),
		.IN_PKT_BURSTWRAP_L            (120),
		.IN_PKT_BURST_SIZE_H           (123),
		.IN_PKT_BURST_SIZE_L           (121),
		.IN_PKT_RESPONSE_STATUS_H      (147),
		.IN_PKT_RESPONSE_STATUS_L      (146),
		.IN_PKT_TRANS_EXCLUSIVE        (109),
		.IN_PKT_BURST_TYPE_H           (125),
		.IN_PKT_BURST_TYPE_L           (124),
		.IN_PKT_ORI_BURST_SIZE_L       (148),
		.IN_PKT_ORI_BURST_SIZE_H       (150),
		.IN_ST_DATA_W                  (151),
		.OUT_PKT_ADDR_H                (67),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (83),
		.OUT_PKT_BYTE_CNT_L            (74),
		.OUT_PKT_TRANS_COMPRESSED_READ (68),
		.OUT_PKT_BURST_SIZE_H          (87),
		.OUT_PKT_BURST_SIZE_L          (85),
		.OUT_PKT_RESPONSE_STATUS_H     (111),
		.OUT_PKT_RESPONSE_STATUS_L     (110),
		.OUT_PKT_TRANS_EXCLUSIVE       (73),
		.OUT_PKT_BURST_TYPE_H          (89),
		.OUT_PKT_BURST_TYPE_L          (88),
		.OUT_PKT_ORI_BURST_SIZE_L      (112),
		.OUT_PKT_ORI_BURST_SIZE_H      (114),
		.OUT_ST_DATA_W                 (115),
		.ST_CHANNEL_W                  (11),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) sgdma_m_read_to_sram0_s1_cmd_width_adapter (
		.clk                  (pcie_ip_pcie_core_clk_clk),                                    //       clk.clk
		.reset                (mem_master_clock_reset_reset_reset_bridge_in_reset_reset),     // clk_reset.reset
		.in_valid             (cmd_demux_002_src1_valid),                                     //      sink.valid
		.in_channel           (cmd_demux_002_src1_channel),                                   //          .channel
		.in_startofpacket     (cmd_demux_002_src1_startofpacket),                             //          .startofpacket
		.in_endofpacket       (cmd_demux_002_src1_endofpacket),                               //          .endofpacket
		.in_ready             (cmd_demux_002_src1_ready),                                     //          .ready
		.in_data              (cmd_demux_002_src1_data),                                      //          .data
		.out_endofpacket      (sgdma_m_read_to_sram0_s1_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (sgdma_m_read_to_sram0_s1_cmd_width_adapter_src_data),          //          .data
		.out_channel          (sgdma_m_read_to_sram0_s1_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (sgdma_m_read_to_sram0_s1_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (sgdma_m_read_to_sram0_s1_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (sgdma_m_read_to_sram0_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                        // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (103),
		.IN_PKT_ADDR_L                 (72),
		.IN_PKT_DATA_H                 (63),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (71),
		.IN_PKT_BYTEEN_L               (64),
		.IN_PKT_BYTE_CNT_H             (119),
		.IN_PKT_BYTE_CNT_L             (110),
		.IN_PKT_TRANS_COMPRESSED_READ  (104),
		.IN_PKT_TRANS_WRITE            (106),
		.IN_PKT_BURSTWRAP_H            (120),
		.IN_PKT_BURSTWRAP_L            (120),
		.IN_PKT_BURST_SIZE_H           (123),
		.IN_PKT_BURST_SIZE_L           (121),
		.IN_PKT_RESPONSE_STATUS_H      (147),
		.IN_PKT_RESPONSE_STATUS_L      (146),
		.IN_PKT_TRANS_EXCLUSIVE        (109),
		.IN_PKT_BURST_TYPE_H           (125),
		.IN_PKT_BURST_TYPE_L           (124),
		.IN_PKT_ORI_BURST_SIZE_L       (148),
		.IN_PKT_ORI_BURST_SIZE_H       (150),
		.IN_ST_DATA_W                  (151),
		.OUT_PKT_ADDR_H                (67),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (83),
		.OUT_PKT_BYTE_CNT_L            (74),
		.OUT_PKT_TRANS_COMPRESSED_READ (68),
		.OUT_PKT_BURST_SIZE_H          (87),
		.OUT_PKT_BURST_SIZE_L          (85),
		.OUT_PKT_RESPONSE_STATUS_H     (111),
		.OUT_PKT_RESPONSE_STATUS_L     (110),
		.OUT_PKT_TRANS_EXCLUSIVE       (73),
		.OUT_PKT_BURST_TYPE_H          (89),
		.OUT_PKT_BURST_TYPE_L          (88),
		.OUT_PKT_ORI_BURST_SIZE_L      (112),
		.OUT_PKT_ORI_BURST_SIZE_H      (114),
		.OUT_ST_DATA_W                 (115),
		.ST_CHANNEL_W                  (11),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) sgdma_m_read_to_ssram0_uas_cmd_width_adapter (
		.clk                  (pcie_ip_pcie_core_clk_clk),                                      //       clk.clk
		.reset                (mem_master_clock_reset_reset_reset_bridge_in_reset_reset),       // clk_reset.reset
		.in_valid             (cmd_demux_002_src3_valid),                                       //      sink.valid
		.in_channel           (cmd_demux_002_src3_channel),                                     //          .channel
		.in_startofpacket     (cmd_demux_002_src3_startofpacket),                               //          .startofpacket
		.in_endofpacket       (cmd_demux_002_src3_endofpacket),                                 //          .endofpacket
		.in_ready             (cmd_demux_002_src3_ready),                                       //          .ready
		.in_data              (cmd_demux_002_src3_data),                                        //          .data
		.out_endofpacket      (sgdma_m_read_to_ssram0_uas_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (sgdma_m_read_to_ssram0_uas_cmd_width_adapter_src_data),          //          .data
		.out_channel          (sgdma_m_read_to_ssram0_uas_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (sgdma_m_read_to_ssram0_uas_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (sgdma_m_read_to_ssram0_uas_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (sgdma_m_read_to_ssram0_uas_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                          // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (103),
		.IN_PKT_ADDR_L                 (72),
		.IN_PKT_DATA_H                 (63),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (71),
		.IN_PKT_BYTEEN_L               (64),
		.IN_PKT_BYTE_CNT_H             (119),
		.IN_PKT_BYTE_CNT_L             (110),
		.IN_PKT_TRANS_COMPRESSED_READ  (104),
		.IN_PKT_TRANS_WRITE            (106),
		.IN_PKT_BURSTWRAP_H            (120),
		.IN_PKT_BURSTWRAP_L            (120),
		.IN_PKT_BURST_SIZE_H           (123),
		.IN_PKT_BURST_SIZE_L           (121),
		.IN_PKT_RESPONSE_STATUS_H      (147),
		.IN_PKT_RESPONSE_STATUS_L      (146),
		.IN_PKT_TRANS_EXCLUSIVE        (109),
		.IN_PKT_BURST_TYPE_H           (125),
		.IN_PKT_BURST_TYPE_L           (124),
		.IN_PKT_ORI_BURST_SIZE_L       (148),
		.IN_PKT_ORI_BURST_SIZE_H       (150),
		.IN_ST_DATA_W                  (151),
		.OUT_PKT_ADDR_H                (67),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (83),
		.OUT_PKT_BYTE_CNT_L            (74),
		.OUT_PKT_TRANS_COMPRESSED_READ (68),
		.OUT_PKT_BURST_SIZE_H          (87),
		.OUT_PKT_BURST_SIZE_L          (85),
		.OUT_PKT_RESPONSE_STATUS_H     (111),
		.OUT_PKT_RESPONSE_STATUS_L     (110),
		.OUT_PKT_TRANS_EXCLUSIVE       (73),
		.OUT_PKT_BURST_TYPE_H          (89),
		.OUT_PKT_BURST_TYPE_L          (88),
		.OUT_PKT_ORI_BURST_SIZE_L      (112),
		.OUT_PKT_ORI_BURST_SIZE_H      (114),
		.OUT_ST_DATA_W                 (115),
		.ST_CHANNEL_W                  (11),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) sgdma_m_read_to_ssram1_uas_cmd_width_adapter (
		.clk                  (pcie_ip_pcie_core_clk_clk),                                      //       clk.clk
		.reset                (mem_master_clock_reset_reset_reset_bridge_in_reset_reset),       // clk_reset.reset
		.in_valid             (cmd_demux_002_src4_valid),                                       //      sink.valid
		.in_channel           (cmd_demux_002_src4_channel),                                     //          .channel
		.in_startofpacket     (cmd_demux_002_src4_startofpacket),                               //          .startofpacket
		.in_endofpacket       (cmd_demux_002_src4_endofpacket),                                 //          .endofpacket
		.in_ready             (cmd_demux_002_src4_ready),                                       //          .ready
		.in_data              (cmd_demux_002_src4_data),                                        //          .data
		.out_endofpacket      (sgdma_m_read_to_ssram1_uas_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (sgdma_m_read_to_ssram1_uas_cmd_width_adapter_src_data),          //          .data
		.out_channel          (sgdma_m_read_to_ssram1_uas_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (sgdma_m_read_to_ssram1_uas_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (sgdma_m_read_to_ssram1_uas_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (sgdma_m_read_to_ssram1_uas_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                          // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (103),
		.IN_PKT_ADDR_L                 (72),
		.IN_PKT_DATA_H                 (63),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (71),
		.IN_PKT_BYTEEN_L               (64),
		.IN_PKT_BYTE_CNT_H             (119),
		.IN_PKT_BYTE_CNT_L             (110),
		.IN_PKT_TRANS_COMPRESSED_READ  (104),
		.IN_PKT_TRANS_WRITE            (106),
		.IN_PKT_BURSTWRAP_H            (120),
		.IN_PKT_BURSTWRAP_L            (120),
		.IN_PKT_BURST_SIZE_H           (123),
		.IN_PKT_BURST_SIZE_L           (121),
		.IN_PKT_RESPONSE_STATUS_H      (147),
		.IN_PKT_RESPONSE_STATUS_L      (146),
		.IN_PKT_TRANS_EXCLUSIVE        (109),
		.IN_PKT_BURST_TYPE_H           (125),
		.IN_PKT_BURST_TYPE_L           (124),
		.IN_PKT_ORI_BURST_SIZE_L       (148),
		.IN_PKT_ORI_BURST_SIZE_H       (150),
		.IN_ST_DATA_W                  (151),
		.OUT_PKT_ADDR_H                (67),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (83),
		.OUT_PKT_BYTE_CNT_L            (74),
		.OUT_PKT_TRANS_COMPRESSED_READ (68),
		.OUT_PKT_BURST_SIZE_H          (87),
		.OUT_PKT_BURST_SIZE_L          (85),
		.OUT_PKT_RESPONSE_STATUS_H     (111),
		.OUT_PKT_RESPONSE_STATUS_L     (110),
		.OUT_PKT_TRANS_EXCLUSIVE       (73),
		.OUT_PKT_BURST_TYPE_H          (89),
		.OUT_PKT_BURST_TYPE_L          (88),
		.OUT_PKT_ORI_BURST_SIZE_L      (112),
		.OUT_PKT_ORI_BURST_SIZE_H      (114),
		.OUT_ST_DATA_W                 (115),
		.ST_CHANNEL_W                  (11),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) sgdma_m_write_to_sram0_s1_cmd_width_adapter (
		.clk                  (pcie_ip_pcie_core_clk_clk),                                     //       clk.clk
		.reset                (mem_master_clock_reset_reset_reset_bridge_in_reset_reset),      // clk_reset.reset
		.in_valid             (cmd_demux_003_src1_valid),                                      //      sink.valid
		.in_channel           (cmd_demux_003_src1_channel),                                    //          .channel
		.in_startofpacket     (cmd_demux_003_src1_startofpacket),                              //          .startofpacket
		.in_endofpacket       (cmd_demux_003_src1_endofpacket),                                //          .endofpacket
		.in_ready             (cmd_demux_003_src1_ready),                                      //          .ready
		.in_data              (cmd_demux_003_src1_data),                                       //          .data
		.out_endofpacket      (sgdma_m_write_to_sram0_s1_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (sgdma_m_write_to_sram0_s1_cmd_width_adapter_src_data),          //          .data
		.out_channel          (sgdma_m_write_to_sram0_s1_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (sgdma_m_write_to_sram0_s1_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (sgdma_m_write_to_sram0_s1_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (sgdma_m_write_to_sram0_s1_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                         // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (103),
		.IN_PKT_ADDR_L                 (72),
		.IN_PKT_DATA_H                 (63),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (71),
		.IN_PKT_BYTEEN_L               (64),
		.IN_PKT_BYTE_CNT_H             (119),
		.IN_PKT_BYTE_CNT_L             (110),
		.IN_PKT_TRANS_COMPRESSED_READ  (104),
		.IN_PKT_TRANS_WRITE            (106),
		.IN_PKT_BURSTWRAP_H            (120),
		.IN_PKT_BURSTWRAP_L            (120),
		.IN_PKT_BURST_SIZE_H           (123),
		.IN_PKT_BURST_SIZE_L           (121),
		.IN_PKT_RESPONSE_STATUS_H      (147),
		.IN_PKT_RESPONSE_STATUS_L      (146),
		.IN_PKT_TRANS_EXCLUSIVE        (109),
		.IN_PKT_BURST_TYPE_H           (125),
		.IN_PKT_BURST_TYPE_L           (124),
		.IN_PKT_ORI_BURST_SIZE_L       (148),
		.IN_PKT_ORI_BURST_SIZE_H       (150),
		.IN_ST_DATA_W                  (151),
		.OUT_PKT_ADDR_H                (67),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (83),
		.OUT_PKT_BYTE_CNT_L            (74),
		.OUT_PKT_TRANS_COMPRESSED_READ (68),
		.OUT_PKT_BURST_SIZE_H          (87),
		.OUT_PKT_BURST_SIZE_L          (85),
		.OUT_PKT_RESPONSE_STATUS_H     (111),
		.OUT_PKT_RESPONSE_STATUS_L     (110),
		.OUT_PKT_TRANS_EXCLUSIVE       (73),
		.OUT_PKT_BURST_TYPE_H          (89),
		.OUT_PKT_BURST_TYPE_L          (88),
		.OUT_PKT_ORI_BURST_SIZE_L      (112),
		.OUT_PKT_ORI_BURST_SIZE_H      (114),
		.OUT_ST_DATA_W                 (115),
		.ST_CHANNEL_W                  (11),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) sgdma_m_write_to_ssram0_uas_cmd_width_adapter (
		.clk                  (pcie_ip_pcie_core_clk_clk),                                       //       clk.clk
		.reset                (mem_master_clock_reset_reset_reset_bridge_in_reset_reset),        // clk_reset.reset
		.in_valid             (cmd_demux_003_src3_valid),                                        //      sink.valid
		.in_channel           (cmd_demux_003_src3_channel),                                      //          .channel
		.in_startofpacket     (cmd_demux_003_src3_startofpacket),                                //          .startofpacket
		.in_endofpacket       (cmd_demux_003_src3_endofpacket),                                  //          .endofpacket
		.in_ready             (cmd_demux_003_src3_ready),                                        //          .ready
		.in_data              (cmd_demux_003_src3_data),                                         //          .data
		.out_endofpacket      (sgdma_m_write_to_ssram0_uas_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (sgdma_m_write_to_ssram0_uas_cmd_width_adapter_src_data),          //          .data
		.out_channel          (sgdma_m_write_to_ssram0_uas_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (sgdma_m_write_to_ssram0_uas_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (sgdma_m_write_to_ssram0_uas_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (sgdma_m_write_to_ssram0_uas_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                           // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (103),
		.IN_PKT_ADDR_L                 (72),
		.IN_PKT_DATA_H                 (63),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (71),
		.IN_PKT_BYTEEN_L               (64),
		.IN_PKT_BYTE_CNT_H             (119),
		.IN_PKT_BYTE_CNT_L             (110),
		.IN_PKT_TRANS_COMPRESSED_READ  (104),
		.IN_PKT_TRANS_WRITE            (106),
		.IN_PKT_BURSTWRAP_H            (120),
		.IN_PKT_BURSTWRAP_L            (120),
		.IN_PKT_BURST_SIZE_H           (123),
		.IN_PKT_BURST_SIZE_L           (121),
		.IN_PKT_RESPONSE_STATUS_H      (147),
		.IN_PKT_RESPONSE_STATUS_L      (146),
		.IN_PKT_TRANS_EXCLUSIVE        (109),
		.IN_PKT_BURST_TYPE_H           (125),
		.IN_PKT_BURST_TYPE_L           (124),
		.IN_PKT_ORI_BURST_SIZE_L       (148),
		.IN_PKT_ORI_BURST_SIZE_H       (150),
		.IN_ST_DATA_W                  (151),
		.OUT_PKT_ADDR_H                (67),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (83),
		.OUT_PKT_BYTE_CNT_L            (74),
		.OUT_PKT_TRANS_COMPRESSED_READ (68),
		.OUT_PKT_BURST_SIZE_H          (87),
		.OUT_PKT_BURST_SIZE_L          (85),
		.OUT_PKT_RESPONSE_STATUS_H     (111),
		.OUT_PKT_RESPONSE_STATUS_L     (110),
		.OUT_PKT_TRANS_EXCLUSIVE       (73),
		.OUT_PKT_BURST_TYPE_H          (89),
		.OUT_PKT_BURST_TYPE_L          (88),
		.OUT_PKT_ORI_BURST_SIZE_L      (112),
		.OUT_PKT_ORI_BURST_SIZE_H      (114),
		.OUT_ST_DATA_W                 (115),
		.ST_CHANNEL_W                  (11),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) sgdma_m_write_to_ssram1_uas_cmd_width_adapter (
		.clk                  (pcie_ip_pcie_core_clk_clk),                                       //       clk.clk
		.reset                (mem_master_clock_reset_reset_reset_bridge_in_reset_reset),        // clk_reset.reset
		.in_valid             (cmd_demux_003_src4_valid),                                        //      sink.valid
		.in_channel           (cmd_demux_003_src4_channel),                                      //          .channel
		.in_startofpacket     (cmd_demux_003_src4_startofpacket),                                //          .startofpacket
		.in_endofpacket       (cmd_demux_003_src4_endofpacket),                                  //          .endofpacket
		.in_ready             (cmd_demux_003_src4_ready),                                        //          .ready
		.in_data              (cmd_demux_003_src4_data),                                         //          .data
		.out_endofpacket      (sgdma_m_write_to_ssram1_uas_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (sgdma_m_write_to_ssram1_uas_cmd_width_adapter_src_data),          //          .data
		.out_channel          (sgdma_m_write_to_ssram1_uas_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (sgdma_m_write_to_ssram1_uas_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (sgdma_m_write_to_ssram1_uas_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (sgdma_m_write_to_ssram1_uas_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                           // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (67),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (83),
		.IN_PKT_BYTE_CNT_L             (74),
		.IN_PKT_TRANS_COMPRESSED_READ  (68),
		.IN_PKT_TRANS_WRITE            (70),
		.IN_PKT_BURSTWRAP_H            (84),
		.IN_PKT_BURSTWRAP_L            (84),
		.IN_PKT_BURST_SIZE_H           (87),
		.IN_PKT_BURST_SIZE_L           (85),
		.IN_PKT_RESPONSE_STATUS_H      (111),
		.IN_PKT_RESPONSE_STATUS_L      (110),
		.IN_PKT_TRANS_EXCLUSIVE        (73),
		.IN_PKT_BURST_TYPE_H           (89),
		.IN_PKT_BURST_TYPE_L           (88),
		.IN_PKT_ORI_BURST_SIZE_L       (112),
		.IN_PKT_ORI_BURST_SIZE_H       (114),
		.IN_ST_DATA_W                  (115),
		.OUT_PKT_ADDR_H                (103),
		.OUT_PKT_ADDR_L                (72),
		.OUT_PKT_DATA_H                (63),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (71),
		.OUT_PKT_BYTEEN_L              (64),
		.OUT_PKT_BYTE_CNT_H            (119),
		.OUT_PKT_BYTE_CNT_L            (110),
		.OUT_PKT_TRANS_COMPRESSED_READ (104),
		.OUT_PKT_BURST_SIZE_H          (123),
		.OUT_PKT_BURST_SIZE_L          (121),
		.OUT_PKT_RESPONSE_STATUS_H     (147),
		.OUT_PKT_RESPONSE_STATUS_L     (146),
		.OUT_PKT_TRANS_EXCLUSIVE       (109),
		.OUT_PKT_BURST_TYPE_H          (125),
		.OUT_PKT_BURST_TYPE_L          (124),
		.OUT_PKT_ORI_BURST_SIZE_L      (148),
		.OUT_PKT_ORI_BURST_SIZE_H      (150),
		.OUT_ST_DATA_W                 (151),
		.ST_CHANNEL_W                  (11),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter (
		.clk                  (pcie_ip_pcie_core_clk_clk),                                                //       clk.clk
		.reset                (mem_master_clock_reset_reset_reset_bridge_in_reset_reset),                 // clk_reset.reset
		.in_valid             (cmd_demux_004_src0_valid),                                                 //      sink.valid
		.in_channel           (cmd_demux_004_src0_channel),                                               //          .channel
		.in_startofpacket     (cmd_demux_004_src0_startofpacket),                                         //          .startofpacket
		.in_endofpacket       (cmd_demux_004_src0_endofpacket),                                           //          .endofpacket
		.in_ready             (cmd_demux_004_src0_ready),                                                 //          .ready
		.in_data              (cmd_demux_004_src0_data),                                                  //          .data
		.out_endofpacket      (sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter_src_data),          //          .data
		.out_channel          (sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                                    // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (67),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (83),
		.IN_PKT_BYTE_CNT_L             (74),
		.IN_PKT_TRANS_COMPRESSED_READ  (68),
		.IN_PKT_TRANS_WRITE            (70),
		.IN_PKT_BURSTWRAP_H            (84),
		.IN_PKT_BURSTWRAP_L            (84),
		.IN_PKT_BURST_SIZE_H           (87),
		.IN_PKT_BURST_SIZE_L           (85),
		.IN_PKT_RESPONSE_STATUS_H      (111),
		.IN_PKT_RESPONSE_STATUS_L      (110),
		.IN_PKT_TRANS_EXCLUSIVE        (73),
		.IN_PKT_BURST_TYPE_H           (89),
		.IN_PKT_BURST_TYPE_L           (88),
		.IN_PKT_ORI_BURST_SIZE_L       (112),
		.IN_PKT_ORI_BURST_SIZE_H       (114),
		.IN_ST_DATA_W                  (115),
		.OUT_PKT_ADDR_H                (103),
		.OUT_PKT_ADDR_L                (72),
		.OUT_PKT_DATA_H                (63),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (71),
		.OUT_PKT_BYTEEN_L              (64),
		.OUT_PKT_BYTE_CNT_H            (119),
		.OUT_PKT_BYTE_CNT_L            (110),
		.OUT_PKT_TRANS_COMPRESSED_READ (104),
		.OUT_PKT_BURST_SIZE_H          (123),
		.OUT_PKT_BURST_SIZE_L          (121),
		.OUT_PKT_RESPONSE_STATUS_H     (147),
		.OUT_PKT_RESPONSE_STATUS_L     (146),
		.OUT_PKT_TRANS_EXCLUSIVE       (109),
		.OUT_PKT_BURST_TYPE_H          (125),
		.OUT_PKT_BURST_TYPE_L          (124),
		.OUT_PKT_ORI_BURST_SIZE_L      (148),
		.OUT_PKT_ORI_BURST_SIZE_H      (150),
		.OUT_ST_DATA_W                 (151),
		.ST_CHANNEL_W                  (11),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter (
		.clk                  (pcie_ip_pcie_core_clk_clk),                                                 //       clk.clk
		.reset                (mem_master_clock_reset_reset_reset_bridge_in_reset_reset),                  // clk_reset.reset
		.in_valid             (cmd_demux_005_src0_valid),                                                  //      sink.valid
		.in_channel           (cmd_demux_005_src0_channel),                                                //          .channel
		.in_startofpacket     (cmd_demux_005_src0_startofpacket),                                          //          .startofpacket
		.in_endofpacket       (cmd_demux_005_src0_endofpacket),                                            //          .endofpacket
		.in_ready             (cmd_demux_005_src0_ready),                                                  //          .ready
		.in_data              (cmd_demux_005_src0_data),                                                   //          .data
		.out_endofpacket      (sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter_src_data),          //          .data
		.out_channel          (sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (sgdma_descriptor_write_to_pcie_ip_txs_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                                     // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (103),
		.IN_PKT_ADDR_L                 (72),
		.IN_PKT_DATA_H                 (63),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (71),
		.IN_PKT_BYTEEN_L               (64),
		.IN_PKT_BYTE_CNT_H             (119),
		.IN_PKT_BYTE_CNT_L             (110),
		.IN_PKT_TRANS_COMPRESSED_READ  (104),
		.IN_PKT_TRANS_WRITE            (106),
		.IN_PKT_BURSTWRAP_H            (120),
		.IN_PKT_BURSTWRAP_L            (120),
		.IN_PKT_BURST_SIZE_H           (123),
		.IN_PKT_BURST_SIZE_L           (121),
		.IN_PKT_RESPONSE_STATUS_H      (147),
		.IN_PKT_RESPONSE_STATUS_L      (146),
		.IN_PKT_TRANS_EXCLUSIVE        (109),
		.IN_PKT_BURST_TYPE_H           (125),
		.IN_PKT_BURST_TYPE_L           (124),
		.IN_PKT_ORI_BURST_SIZE_L       (148),
		.IN_PKT_ORI_BURST_SIZE_H       (150),
		.IN_ST_DATA_W                  (151),
		.OUT_PKT_ADDR_H                (67),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (83),
		.OUT_PKT_BYTE_CNT_L            (74),
		.OUT_PKT_TRANS_COMPRESSED_READ (68),
		.OUT_PKT_BURST_SIZE_H          (87),
		.OUT_PKT_BURST_SIZE_L          (85),
		.OUT_PKT_RESPONSE_STATUS_H     (111),
		.OUT_PKT_RESPONSE_STATUS_L     (110),
		.OUT_PKT_TRANS_EXCLUSIVE       (73),
		.OUT_PKT_BURST_TYPE_H          (89),
		.OUT_PKT_BURST_TYPE_L          (88),
		.OUT_PKT_ORI_BURST_SIZE_L      (112),
		.OUT_PKT_ORI_BURST_SIZE_H      (114),
		.OUT_ST_DATA_W                 (115),
		.ST_CHANNEL_W                  (11),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter (
		.clk                  (pcie_ip_pcie_core_clk_clk),                                                        //       clk.clk
		.reset                (mem_master_clock_reset_reset_reset_bridge_in_reset_reset),                         // clk_reset.reset
		.in_valid             (rsp_demux_src0_valid),                                                             //      sink.valid
		.in_channel           (rsp_demux_src0_channel),                                                           //          .channel
		.in_startofpacket     (rsp_demux_src0_startofpacket),                                                     //          .startofpacket
		.in_endofpacket       (rsp_demux_src0_endofpacket),                                                       //          .endofpacket
		.in_ready             (rsp_demux_src0_ready),                                                             //          .ready
		.in_data              (rsp_demux_src0_data),                                                              //          .data
		.out_endofpacket      (onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter_src_data),          //          .data
		.out_channel          (onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (onchip_memory_s1_to_mem_master_avalon_master_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                                            // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (67),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (83),
		.IN_PKT_BYTE_CNT_L             (74),
		.IN_PKT_TRANS_COMPRESSED_READ  (68),
		.IN_PKT_TRANS_WRITE            (70),
		.IN_PKT_BURSTWRAP_H            (84),
		.IN_PKT_BURSTWRAP_L            (84),
		.IN_PKT_BURST_SIZE_H           (87),
		.IN_PKT_BURST_SIZE_L           (85),
		.IN_PKT_RESPONSE_STATUS_H      (111),
		.IN_PKT_RESPONSE_STATUS_L      (110),
		.IN_PKT_TRANS_EXCLUSIVE        (73),
		.IN_PKT_BURST_TYPE_H           (89),
		.IN_PKT_BURST_TYPE_L           (88),
		.IN_PKT_ORI_BURST_SIZE_L       (112),
		.IN_PKT_ORI_BURST_SIZE_H       (114),
		.IN_ST_DATA_W                  (115),
		.OUT_PKT_ADDR_H                (103),
		.OUT_PKT_ADDR_L                (72),
		.OUT_PKT_DATA_H                (63),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (71),
		.OUT_PKT_BYTEEN_L              (64),
		.OUT_PKT_BYTE_CNT_H            (119),
		.OUT_PKT_BYTE_CNT_L            (110),
		.OUT_PKT_TRANS_COMPRESSED_READ (104),
		.OUT_PKT_BURST_SIZE_H          (123),
		.OUT_PKT_BURST_SIZE_L          (121),
		.OUT_PKT_RESPONSE_STATUS_H     (147),
		.OUT_PKT_RESPONSE_STATUS_L     (146),
		.OUT_PKT_TRANS_EXCLUSIVE       (109),
		.OUT_PKT_BURST_TYPE_H          (125),
		.OUT_PKT_BURST_TYPE_L          (124),
		.OUT_PKT_ORI_BURST_SIZE_L      (148),
		.OUT_PKT_ORI_BURST_SIZE_H      (150),
		.OUT_ST_DATA_W                 (151),
		.ST_CHANNEL_W                  (11),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter (
		.clk                  (altpll_0_c1_clk),                                                //       clk.clk
		.reset                (sram0_reset_reset_bridge_in_reset_reset),                        // clk_reset.reset
		.in_valid             (rsp_demux_001_src1_valid),                                       //      sink.valid
		.in_channel           (rsp_demux_001_src1_channel),                                     //          .channel
		.in_startofpacket     (rsp_demux_001_src1_startofpacket),                               //          .startofpacket
		.in_endofpacket       (rsp_demux_001_src1_endofpacket),                                 //          .endofpacket
		.in_ready             (rsp_demux_001_src1_ready),                                       //          .ready
		.in_data              (rsp_demux_001_src1_data),                                        //          .data
		.out_endofpacket      (sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_data),          //          .data
		.out_channel          (sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                          // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (67),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (83),
		.IN_PKT_BYTE_CNT_L             (74),
		.IN_PKT_TRANS_COMPRESSED_READ  (68),
		.IN_PKT_TRANS_WRITE            (70),
		.IN_PKT_BURSTWRAP_H            (84),
		.IN_PKT_BURSTWRAP_L            (84),
		.IN_PKT_BURST_SIZE_H           (87),
		.IN_PKT_BURST_SIZE_L           (85),
		.IN_PKT_RESPONSE_STATUS_H      (111),
		.IN_PKT_RESPONSE_STATUS_L      (110),
		.IN_PKT_TRANS_EXCLUSIVE        (73),
		.IN_PKT_BURST_TYPE_H           (89),
		.IN_PKT_BURST_TYPE_L           (88),
		.IN_PKT_ORI_BURST_SIZE_L       (112),
		.IN_PKT_ORI_BURST_SIZE_H       (114),
		.IN_ST_DATA_W                  (115),
		.OUT_PKT_ADDR_H                (103),
		.OUT_PKT_ADDR_L                (72),
		.OUT_PKT_DATA_H                (63),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (71),
		.OUT_PKT_BYTEEN_L              (64),
		.OUT_PKT_BYTE_CNT_H            (119),
		.OUT_PKT_BYTE_CNT_L            (110),
		.OUT_PKT_TRANS_COMPRESSED_READ (104),
		.OUT_PKT_BURST_SIZE_H          (123),
		.OUT_PKT_BURST_SIZE_L          (121),
		.OUT_PKT_RESPONSE_STATUS_H     (147),
		.OUT_PKT_RESPONSE_STATUS_L     (146),
		.OUT_PKT_TRANS_EXCLUSIVE       (109),
		.OUT_PKT_BURST_TYPE_H          (125),
		.OUT_PKT_BURST_TYPE_L          (124),
		.OUT_PKT_ORI_BURST_SIZE_L      (148),
		.OUT_PKT_ORI_BURST_SIZE_H      (150),
		.OUT_ST_DATA_W                 (151),
		.ST_CHANNEL_W                  (11),
		.OPTIMIZE_FOR_RSP              (1),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) sram0_s1_to_sgdma_m_read_rsp_width_adapter (
		.clk                  (altpll_0_c1_clk),                                              //       clk.clk
		.reset                (sram0_reset_reset_bridge_in_reset_reset),                      // clk_reset.reset
		.in_valid             (rsp_demux_001_src2_valid),                                     //      sink.valid
		.in_channel           (rsp_demux_001_src2_channel),                                   //          .channel
		.in_startofpacket     (rsp_demux_001_src2_startofpacket),                             //          .startofpacket
		.in_endofpacket       (rsp_demux_001_src2_endofpacket),                               //          .endofpacket
		.in_ready             (rsp_demux_001_src2_ready),                                     //          .ready
		.in_data              (rsp_demux_001_src2_data),                                      //          .data
		.out_endofpacket      (sram0_s1_to_sgdma_m_read_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (sram0_s1_to_sgdma_m_read_rsp_width_adapter_src_data),          //          .data
		.out_channel          (sram0_s1_to_sgdma_m_read_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (sram0_s1_to_sgdma_m_read_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (sram0_s1_to_sgdma_m_read_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (sram0_s1_to_sgdma_m_read_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                        // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (67),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (83),
		.IN_PKT_BYTE_CNT_L             (74),
		.IN_PKT_TRANS_COMPRESSED_READ  (68),
		.IN_PKT_TRANS_WRITE            (70),
		.IN_PKT_BURSTWRAP_H            (84),
		.IN_PKT_BURSTWRAP_L            (84),
		.IN_PKT_BURST_SIZE_H           (87),
		.IN_PKT_BURST_SIZE_L           (85),
		.IN_PKT_RESPONSE_STATUS_H      (111),
		.IN_PKT_RESPONSE_STATUS_L      (110),
		.IN_PKT_TRANS_EXCLUSIVE        (73),
		.IN_PKT_BURST_TYPE_H           (89),
		.IN_PKT_BURST_TYPE_L           (88),
		.IN_PKT_ORI_BURST_SIZE_L       (112),
		.IN_PKT_ORI_BURST_SIZE_H       (114),
		.IN_ST_DATA_W                  (115),
		.OUT_PKT_ADDR_H                (103),
		.OUT_PKT_ADDR_L                (72),
		.OUT_PKT_DATA_H                (63),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (71),
		.OUT_PKT_BYTEEN_L              (64),
		.OUT_PKT_BYTE_CNT_H            (119),
		.OUT_PKT_BYTE_CNT_L            (110),
		.OUT_PKT_TRANS_COMPRESSED_READ (104),
		.OUT_PKT_BURST_SIZE_H          (123),
		.OUT_PKT_BURST_SIZE_L          (121),
		.OUT_PKT_RESPONSE_STATUS_H     (147),
		.OUT_PKT_RESPONSE_STATUS_L     (146),
		.OUT_PKT_TRANS_EXCLUSIVE       (109),
		.OUT_PKT_BURST_TYPE_H          (125),
		.OUT_PKT_BURST_TYPE_L          (124),
		.OUT_PKT_ORI_BURST_SIZE_L      (148),
		.OUT_PKT_ORI_BURST_SIZE_H      (150),
		.OUT_ST_DATA_W                 (151),
		.ST_CHANNEL_W                  (11),
		.OPTIMIZE_FOR_RSP              (1),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) sram0_s1_to_sgdma_m_write_rsp_width_adapter (
		.clk                  (altpll_0_c1_clk),                                               //       clk.clk
		.reset                (sram0_reset_reset_bridge_in_reset_reset),                       // clk_reset.reset
		.in_valid             (rsp_demux_001_src3_valid),                                      //      sink.valid
		.in_channel           (rsp_demux_001_src3_channel),                                    //          .channel
		.in_startofpacket     (rsp_demux_001_src3_startofpacket),                              //          .startofpacket
		.in_endofpacket       (rsp_demux_001_src3_endofpacket),                                //          .endofpacket
		.in_ready             (rsp_demux_001_src3_ready),                                      //          .ready
		.in_data              (rsp_demux_001_src3_data),                                       //          .data
		.out_endofpacket      (sram0_s1_to_sgdma_m_write_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (sram0_s1_to_sgdma_m_write_rsp_width_adapter_src_data),          //          .data
		.out_channel          (sram0_s1_to_sgdma_m_write_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (sram0_s1_to_sgdma_m_write_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (sram0_s1_to_sgdma_m_write_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (sram0_s1_to_sgdma_m_write_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                         // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (103),
		.IN_PKT_ADDR_L                 (72),
		.IN_PKT_DATA_H                 (63),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (71),
		.IN_PKT_BYTEEN_L               (64),
		.IN_PKT_BYTE_CNT_H             (119),
		.IN_PKT_BYTE_CNT_L             (110),
		.IN_PKT_TRANS_COMPRESSED_READ  (104),
		.IN_PKT_TRANS_WRITE            (106),
		.IN_PKT_BURSTWRAP_H            (120),
		.IN_PKT_BURSTWRAP_L            (120),
		.IN_PKT_BURST_SIZE_H           (123),
		.IN_PKT_BURST_SIZE_L           (121),
		.IN_PKT_RESPONSE_STATUS_H      (147),
		.IN_PKT_RESPONSE_STATUS_L      (146),
		.IN_PKT_TRANS_EXCLUSIVE        (109),
		.IN_PKT_BURST_TYPE_H           (125),
		.IN_PKT_BURST_TYPE_L           (124),
		.IN_PKT_ORI_BURST_SIZE_L       (148),
		.IN_PKT_ORI_BURST_SIZE_H       (150),
		.IN_ST_DATA_W                  (151),
		.OUT_PKT_ADDR_H                (67),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (83),
		.OUT_PKT_BYTE_CNT_L            (74),
		.OUT_PKT_TRANS_COMPRESSED_READ (68),
		.OUT_PKT_BURST_SIZE_H          (87),
		.OUT_PKT_BURST_SIZE_L          (85),
		.OUT_PKT_RESPONSE_STATUS_H     (111),
		.OUT_PKT_RESPONSE_STATUS_L     (110),
		.OUT_PKT_TRANS_EXCLUSIVE       (73),
		.OUT_PKT_BURST_TYPE_H          (89),
		.OUT_PKT_BURST_TYPE_L          (88),
		.OUT_PKT_ORI_BURST_SIZE_L      (112),
		.OUT_PKT_ORI_BURST_SIZE_H      (114),
		.OUT_ST_DATA_W                 (115),
		.ST_CHANNEL_W                  (11),
		.OPTIMIZE_FOR_RSP              (1),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter (
		.clk                  (pcie_ip_pcie_core_clk_clk),                                                //       clk.clk
		.reset                (pcie_ip_bar1_0_translator_reset_reset_bridge_in_reset_reset),              // clk_reset.reset
		.in_valid             (rsp_demux_002_src2_valid),                                                 //      sink.valid
		.in_channel           (rsp_demux_002_src2_channel),                                               //          .channel
		.in_startofpacket     (rsp_demux_002_src2_startofpacket),                                         //          .startofpacket
		.in_endofpacket       (rsp_demux_002_src2_endofpacket),                                           //          .endofpacket
		.in_ready             (rsp_demux_002_src2_ready),                                                 //          .ready
		.in_data              (rsp_demux_002_src2_data),                                                  //          .data
		.out_endofpacket      (pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter_src_data),          //          .data
		.out_channel          (pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                                    // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (103),
		.IN_PKT_ADDR_L                 (72),
		.IN_PKT_DATA_H                 (63),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (71),
		.IN_PKT_BYTEEN_L               (64),
		.IN_PKT_BYTE_CNT_H             (119),
		.IN_PKT_BYTE_CNT_L             (110),
		.IN_PKT_TRANS_COMPRESSED_READ  (104),
		.IN_PKT_TRANS_WRITE            (106),
		.IN_PKT_BURSTWRAP_H            (120),
		.IN_PKT_BURSTWRAP_L            (120),
		.IN_PKT_BURST_SIZE_H           (123),
		.IN_PKT_BURST_SIZE_L           (121),
		.IN_PKT_RESPONSE_STATUS_H      (147),
		.IN_PKT_RESPONSE_STATUS_L      (146),
		.IN_PKT_TRANS_EXCLUSIVE        (109),
		.IN_PKT_BURST_TYPE_H           (125),
		.IN_PKT_BURST_TYPE_L           (124),
		.IN_PKT_ORI_BURST_SIZE_L       (148),
		.IN_PKT_ORI_BURST_SIZE_H       (150),
		.IN_ST_DATA_W                  (151),
		.OUT_PKT_ADDR_H                (67),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (83),
		.OUT_PKT_BYTE_CNT_L            (74),
		.OUT_PKT_TRANS_COMPRESSED_READ (68),
		.OUT_PKT_BURST_SIZE_H          (87),
		.OUT_PKT_BURST_SIZE_L          (85),
		.OUT_PKT_RESPONSE_STATUS_H     (111),
		.OUT_PKT_RESPONSE_STATUS_L     (110),
		.OUT_PKT_TRANS_EXCLUSIVE       (73),
		.OUT_PKT_BURST_TYPE_H          (89),
		.OUT_PKT_BURST_TYPE_L          (88),
		.OUT_PKT_ORI_BURST_SIZE_L      (112),
		.OUT_PKT_ORI_BURST_SIZE_H      (114),
		.OUT_ST_DATA_W                 (115),
		.ST_CHANNEL_W                  (11),
		.OPTIMIZE_FOR_RSP              (1),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter (
		.clk                  (pcie_ip_pcie_core_clk_clk),                                                 //       clk.clk
		.reset                (pcie_ip_bar1_0_translator_reset_reset_bridge_in_reset_reset),               // clk_reset.reset
		.in_valid             (rsp_demux_002_src3_valid),                                                  //      sink.valid
		.in_channel           (rsp_demux_002_src3_channel),                                                //          .channel
		.in_startofpacket     (rsp_demux_002_src3_startofpacket),                                          //          .startofpacket
		.in_endofpacket       (rsp_demux_002_src3_endofpacket),                                            //          .endofpacket
		.in_ready             (rsp_demux_002_src3_ready),                                                  //          .ready
		.in_data              (rsp_demux_002_src3_data),                                                   //          .data
		.out_endofpacket      (pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter_src_data),          //          .data
		.out_channel          (pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (pcie_ip_txs_to_sgdma_descriptor_write_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                                     // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (67),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (83),
		.IN_PKT_BYTE_CNT_L             (74),
		.IN_PKT_TRANS_COMPRESSED_READ  (68),
		.IN_PKT_TRANS_WRITE            (70),
		.IN_PKT_BURSTWRAP_H            (84),
		.IN_PKT_BURSTWRAP_L            (84),
		.IN_PKT_BURST_SIZE_H           (87),
		.IN_PKT_BURST_SIZE_L           (85),
		.IN_PKT_RESPONSE_STATUS_H      (111),
		.IN_PKT_RESPONSE_STATUS_L      (110),
		.IN_PKT_TRANS_EXCLUSIVE        (73),
		.IN_PKT_BURST_TYPE_H           (89),
		.IN_PKT_BURST_TYPE_L           (88),
		.IN_PKT_ORI_BURST_SIZE_L       (112),
		.IN_PKT_ORI_BURST_SIZE_H       (114),
		.IN_ST_DATA_W                  (115),
		.OUT_PKT_ADDR_H                (103),
		.OUT_PKT_ADDR_L                (72),
		.OUT_PKT_DATA_H                (63),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (71),
		.OUT_PKT_BYTEEN_L              (64),
		.OUT_PKT_BYTE_CNT_H            (119),
		.OUT_PKT_BYTE_CNT_L            (110),
		.OUT_PKT_TRANS_COMPRESSED_READ (104),
		.OUT_PKT_BURST_SIZE_H          (123),
		.OUT_PKT_BURST_SIZE_L          (121),
		.OUT_PKT_RESPONSE_STATUS_H     (147),
		.OUT_PKT_RESPONSE_STATUS_L     (146),
		.OUT_PKT_TRANS_EXCLUSIVE       (109),
		.OUT_PKT_BURST_TYPE_H          (125),
		.OUT_PKT_BURST_TYPE_L          (124),
		.OUT_PKT_ORI_BURST_SIZE_L      (148),
		.OUT_PKT_ORI_BURST_SIZE_H      (150),
		.OUT_ST_DATA_W                 (151),
		.ST_CHANNEL_W                  (11),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter (
		.clk                  (pcie_ip_pcie_core_clk_clk),                                        //       clk.clk
		.reset                (mem_master_clock_reset_reset_reset_bridge_in_reset_reset),         // clk_reset.reset
		.in_valid             (rsp_demux_003_src0_valid),                                         //      sink.valid
		.in_channel           (rsp_demux_003_src0_channel),                                       //          .channel
		.in_startofpacket     (rsp_demux_003_src0_startofpacket),                                 //          .startofpacket
		.in_endofpacket       (rsp_demux_003_src0_endofpacket),                                   //          .endofpacket
		.in_ready             (rsp_demux_003_src0_ready),                                         //          .ready
		.in_data              (rsp_demux_003_src0_data),                                          //          .data
		.out_endofpacket      (ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter_src_data),          //          .data
		.out_channel          (ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (ssram0_uas_to_pcie_ip_bar1_0_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                            // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (67),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (83),
		.IN_PKT_BYTE_CNT_L             (74),
		.IN_PKT_TRANS_COMPRESSED_READ  (68),
		.IN_PKT_TRANS_WRITE            (70),
		.IN_PKT_BURSTWRAP_H            (84),
		.IN_PKT_BURSTWRAP_L            (84),
		.IN_PKT_BURST_SIZE_H           (87),
		.IN_PKT_BURST_SIZE_L           (85),
		.IN_PKT_RESPONSE_STATUS_H      (111),
		.IN_PKT_RESPONSE_STATUS_L      (110),
		.IN_PKT_TRANS_EXCLUSIVE        (73),
		.IN_PKT_BURST_TYPE_H           (89),
		.IN_PKT_BURST_TYPE_L           (88),
		.IN_PKT_ORI_BURST_SIZE_L       (112),
		.IN_PKT_ORI_BURST_SIZE_H       (114),
		.IN_ST_DATA_W                  (115),
		.OUT_PKT_ADDR_H                (103),
		.OUT_PKT_ADDR_L                (72),
		.OUT_PKT_DATA_H                (63),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (71),
		.OUT_PKT_BYTEEN_L              (64),
		.OUT_PKT_BYTE_CNT_H            (119),
		.OUT_PKT_BYTE_CNT_L            (110),
		.OUT_PKT_TRANS_COMPRESSED_READ (104),
		.OUT_PKT_BURST_SIZE_H          (123),
		.OUT_PKT_BURST_SIZE_L          (121),
		.OUT_PKT_RESPONSE_STATUS_H     (147),
		.OUT_PKT_RESPONSE_STATUS_L     (146),
		.OUT_PKT_TRANS_EXCLUSIVE       (109),
		.OUT_PKT_BURST_TYPE_H          (125),
		.OUT_PKT_BURST_TYPE_L          (124),
		.OUT_PKT_ORI_BURST_SIZE_L      (148),
		.OUT_PKT_ORI_BURST_SIZE_H      (150),
		.OUT_ST_DATA_W                 (151),
		.ST_CHANNEL_W                  (11),
		.OPTIMIZE_FOR_RSP              (1),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) ssram0_uas_to_sgdma_m_read_rsp_width_adapter (
		.clk                  (pcie_ip_pcie_core_clk_clk),                                      //       clk.clk
		.reset                (mem_master_clock_reset_reset_reset_bridge_in_reset_reset),       // clk_reset.reset
		.in_valid             (rsp_demux_003_src1_valid),                                       //      sink.valid
		.in_channel           (rsp_demux_003_src1_channel),                                     //          .channel
		.in_startofpacket     (rsp_demux_003_src1_startofpacket),                               //          .startofpacket
		.in_endofpacket       (rsp_demux_003_src1_endofpacket),                                 //          .endofpacket
		.in_ready             (rsp_demux_003_src1_ready),                                       //          .ready
		.in_data              (rsp_demux_003_src1_data),                                        //          .data
		.out_endofpacket      (ssram0_uas_to_sgdma_m_read_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (ssram0_uas_to_sgdma_m_read_rsp_width_adapter_src_data),          //          .data
		.out_channel          (ssram0_uas_to_sgdma_m_read_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (ssram0_uas_to_sgdma_m_read_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (ssram0_uas_to_sgdma_m_read_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (ssram0_uas_to_sgdma_m_read_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                          // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (67),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (83),
		.IN_PKT_BYTE_CNT_L             (74),
		.IN_PKT_TRANS_COMPRESSED_READ  (68),
		.IN_PKT_TRANS_WRITE            (70),
		.IN_PKT_BURSTWRAP_H            (84),
		.IN_PKT_BURSTWRAP_L            (84),
		.IN_PKT_BURST_SIZE_H           (87),
		.IN_PKT_BURST_SIZE_L           (85),
		.IN_PKT_RESPONSE_STATUS_H      (111),
		.IN_PKT_RESPONSE_STATUS_L      (110),
		.IN_PKT_TRANS_EXCLUSIVE        (73),
		.IN_PKT_BURST_TYPE_H           (89),
		.IN_PKT_BURST_TYPE_L           (88),
		.IN_PKT_ORI_BURST_SIZE_L       (112),
		.IN_PKT_ORI_BURST_SIZE_H       (114),
		.IN_ST_DATA_W                  (115),
		.OUT_PKT_ADDR_H                (103),
		.OUT_PKT_ADDR_L                (72),
		.OUT_PKT_DATA_H                (63),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (71),
		.OUT_PKT_BYTEEN_L              (64),
		.OUT_PKT_BYTE_CNT_H            (119),
		.OUT_PKT_BYTE_CNT_L            (110),
		.OUT_PKT_TRANS_COMPRESSED_READ (104),
		.OUT_PKT_BURST_SIZE_H          (123),
		.OUT_PKT_BURST_SIZE_L          (121),
		.OUT_PKT_RESPONSE_STATUS_H     (147),
		.OUT_PKT_RESPONSE_STATUS_L     (146),
		.OUT_PKT_TRANS_EXCLUSIVE       (109),
		.OUT_PKT_BURST_TYPE_H          (125),
		.OUT_PKT_BURST_TYPE_L          (124),
		.OUT_PKT_ORI_BURST_SIZE_L      (148),
		.OUT_PKT_ORI_BURST_SIZE_H      (150),
		.OUT_ST_DATA_W                 (151),
		.ST_CHANNEL_W                  (11),
		.OPTIMIZE_FOR_RSP              (1),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) ssram0_uas_to_sgdma_m_write_rsp_width_adapter (
		.clk                  (pcie_ip_pcie_core_clk_clk),                                       //       clk.clk
		.reset                (mem_master_clock_reset_reset_reset_bridge_in_reset_reset),        // clk_reset.reset
		.in_valid             (rsp_demux_003_src2_valid),                                        //      sink.valid
		.in_channel           (rsp_demux_003_src2_channel),                                      //          .channel
		.in_startofpacket     (rsp_demux_003_src2_startofpacket),                                //          .startofpacket
		.in_endofpacket       (rsp_demux_003_src2_endofpacket),                                  //          .endofpacket
		.in_ready             (rsp_demux_003_src2_ready),                                        //          .ready
		.in_data              (rsp_demux_003_src2_data),                                         //          .data
		.out_endofpacket      (ssram0_uas_to_sgdma_m_write_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (ssram0_uas_to_sgdma_m_write_rsp_width_adapter_src_data),          //          .data
		.out_channel          (ssram0_uas_to_sgdma_m_write_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (ssram0_uas_to_sgdma_m_write_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (ssram0_uas_to_sgdma_m_write_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (ssram0_uas_to_sgdma_m_write_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                           // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (67),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (83),
		.IN_PKT_BYTE_CNT_L             (74),
		.IN_PKT_TRANS_COMPRESSED_READ  (68),
		.IN_PKT_TRANS_WRITE            (70),
		.IN_PKT_BURSTWRAP_H            (84),
		.IN_PKT_BURSTWRAP_L            (84),
		.IN_PKT_BURST_SIZE_H           (87),
		.IN_PKT_BURST_SIZE_L           (85),
		.IN_PKT_RESPONSE_STATUS_H      (111),
		.IN_PKT_RESPONSE_STATUS_L      (110),
		.IN_PKT_TRANS_EXCLUSIVE        (73),
		.IN_PKT_BURST_TYPE_H           (89),
		.IN_PKT_BURST_TYPE_L           (88),
		.IN_PKT_ORI_BURST_SIZE_L       (112),
		.IN_PKT_ORI_BURST_SIZE_H       (114),
		.IN_ST_DATA_W                  (115),
		.OUT_PKT_ADDR_H                (103),
		.OUT_PKT_ADDR_L                (72),
		.OUT_PKT_DATA_H                (63),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (71),
		.OUT_PKT_BYTEEN_L              (64),
		.OUT_PKT_BYTE_CNT_H            (119),
		.OUT_PKT_BYTE_CNT_L            (110),
		.OUT_PKT_TRANS_COMPRESSED_READ (104),
		.OUT_PKT_BURST_SIZE_H          (123),
		.OUT_PKT_BURST_SIZE_L          (121),
		.OUT_PKT_RESPONSE_STATUS_H     (147),
		.OUT_PKT_RESPONSE_STATUS_L     (146),
		.OUT_PKT_TRANS_EXCLUSIVE       (109),
		.OUT_PKT_BURST_TYPE_H          (125),
		.OUT_PKT_BURST_TYPE_L          (124),
		.OUT_PKT_ORI_BURST_SIZE_L      (148),
		.OUT_PKT_ORI_BURST_SIZE_H      (150),
		.OUT_ST_DATA_W                 (151),
		.ST_CHANNEL_W                  (11),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter (
		.clk                  (pcie_ip_pcie_core_clk_clk),                                        //       clk.clk
		.reset                (mem_master_clock_reset_reset_reset_bridge_in_reset_reset),         // clk_reset.reset
		.in_valid             (rsp_demux_004_src0_valid),                                         //      sink.valid
		.in_channel           (rsp_demux_004_src0_channel),                                       //          .channel
		.in_startofpacket     (rsp_demux_004_src0_startofpacket),                                 //          .startofpacket
		.in_endofpacket       (rsp_demux_004_src0_endofpacket),                                   //          .endofpacket
		.in_ready             (rsp_demux_004_src0_ready),                                         //          .ready
		.in_data              (rsp_demux_004_src0_data),                                          //          .data
		.out_endofpacket      (ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter_src_data),          //          .data
		.out_channel          (ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (ssram1_uas_to_pcie_ip_bar1_0_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                            // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (67),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (83),
		.IN_PKT_BYTE_CNT_L             (74),
		.IN_PKT_TRANS_COMPRESSED_READ  (68),
		.IN_PKT_TRANS_WRITE            (70),
		.IN_PKT_BURSTWRAP_H            (84),
		.IN_PKT_BURSTWRAP_L            (84),
		.IN_PKT_BURST_SIZE_H           (87),
		.IN_PKT_BURST_SIZE_L           (85),
		.IN_PKT_RESPONSE_STATUS_H      (111),
		.IN_PKT_RESPONSE_STATUS_L      (110),
		.IN_PKT_TRANS_EXCLUSIVE        (73),
		.IN_PKT_BURST_TYPE_H           (89),
		.IN_PKT_BURST_TYPE_L           (88),
		.IN_PKT_ORI_BURST_SIZE_L       (112),
		.IN_PKT_ORI_BURST_SIZE_H       (114),
		.IN_ST_DATA_W                  (115),
		.OUT_PKT_ADDR_H                (103),
		.OUT_PKT_ADDR_L                (72),
		.OUT_PKT_DATA_H                (63),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (71),
		.OUT_PKT_BYTEEN_L              (64),
		.OUT_PKT_BYTE_CNT_H            (119),
		.OUT_PKT_BYTE_CNT_L            (110),
		.OUT_PKT_TRANS_COMPRESSED_READ (104),
		.OUT_PKT_BURST_SIZE_H          (123),
		.OUT_PKT_BURST_SIZE_L          (121),
		.OUT_PKT_RESPONSE_STATUS_H     (147),
		.OUT_PKT_RESPONSE_STATUS_L     (146),
		.OUT_PKT_TRANS_EXCLUSIVE       (109),
		.OUT_PKT_BURST_TYPE_H          (125),
		.OUT_PKT_BURST_TYPE_L          (124),
		.OUT_PKT_ORI_BURST_SIZE_L      (148),
		.OUT_PKT_ORI_BURST_SIZE_H      (150),
		.OUT_ST_DATA_W                 (151),
		.ST_CHANNEL_W                  (11),
		.OPTIMIZE_FOR_RSP              (1),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) ssram1_uas_to_sgdma_m_read_rsp_width_adapter (
		.clk                  (pcie_ip_pcie_core_clk_clk),                                      //       clk.clk
		.reset                (mem_master_clock_reset_reset_reset_bridge_in_reset_reset),       // clk_reset.reset
		.in_valid             (rsp_demux_004_src1_valid),                                       //      sink.valid
		.in_channel           (rsp_demux_004_src1_channel),                                     //          .channel
		.in_startofpacket     (rsp_demux_004_src1_startofpacket),                               //          .startofpacket
		.in_endofpacket       (rsp_demux_004_src1_endofpacket),                                 //          .endofpacket
		.in_ready             (rsp_demux_004_src1_ready),                                       //          .ready
		.in_data              (rsp_demux_004_src1_data),                                        //          .data
		.out_endofpacket      (ssram1_uas_to_sgdma_m_read_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (ssram1_uas_to_sgdma_m_read_rsp_width_adapter_src_data),          //          .data
		.out_channel          (ssram1_uas_to_sgdma_m_read_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (ssram1_uas_to_sgdma_m_read_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (ssram1_uas_to_sgdma_m_read_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (ssram1_uas_to_sgdma_m_read_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                          // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (67),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (83),
		.IN_PKT_BYTE_CNT_L             (74),
		.IN_PKT_TRANS_COMPRESSED_READ  (68),
		.IN_PKT_TRANS_WRITE            (70),
		.IN_PKT_BURSTWRAP_H            (84),
		.IN_PKT_BURSTWRAP_L            (84),
		.IN_PKT_BURST_SIZE_H           (87),
		.IN_PKT_BURST_SIZE_L           (85),
		.IN_PKT_RESPONSE_STATUS_H      (111),
		.IN_PKT_RESPONSE_STATUS_L      (110),
		.IN_PKT_TRANS_EXCLUSIVE        (73),
		.IN_PKT_BURST_TYPE_H           (89),
		.IN_PKT_BURST_TYPE_L           (88),
		.IN_PKT_ORI_BURST_SIZE_L       (112),
		.IN_PKT_ORI_BURST_SIZE_H       (114),
		.IN_ST_DATA_W                  (115),
		.OUT_PKT_ADDR_H                (103),
		.OUT_PKT_ADDR_L                (72),
		.OUT_PKT_DATA_H                (63),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (71),
		.OUT_PKT_BYTEEN_L              (64),
		.OUT_PKT_BYTE_CNT_H            (119),
		.OUT_PKT_BYTE_CNT_L            (110),
		.OUT_PKT_TRANS_COMPRESSED_READ (104),
		.OUT_PKT_BURST_SIZE_H          (123),
		.OUT_PKT_BURST_SIZE_L          (121),
		.OUT_PKT_RESPONSE_STATUS_H     (147),
		.OUT_PKT_RESPONSE_STATUS_L     (146),
		.OUT_PKT_TRANS_EXCLUSIVE       (109),
		.OUT_PKT_BURST_TYPE_H          (125),
		.OUT_PKT_BURST_TYPE_L          (124),
		.OUT_PKT_ORI_BURST_SIZE_L      (148),
		.OUT_PKT_ORI_BURST_SIZE_H      (150),
		.OUT_ST_DATA_W                 (151),
		.ST_CHANNEL_W                  (11),
		.OPTIMIZE_FOR_RSP              (1),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) ssram1_uas_to_sgdma_m_write_rsp_width_adapter (
		.clk                  (pcie_ip_pcie_core_clk_clk),                                       //       clk.clk
		.reset                (mem_master_clock_reset_reset_reset_bridge_in_reset_reset),        // clk_reset.reset
		.in_valid             (rsp_demux_004_src2_valid),                                        //      sink.valid
		.in_channel           (rsp_demux_004_src2_channel),                                      //          .channel
		.in_startofpacket     (rsp_demux_004_src2_startofpacket),                                //          .startofpacket
		.in_endofpacket       (rsp_demux_004_src2_endofpacket),                                  //          .endofpacket
		.in_ready             (rsp_demux_004_src2_ready),                                        //          .ready
		.in_data              (rsp_demux_004_src2_data),                                         //          .data
		.out_endofpacket      (ssram1_uas_to_sgdma_m_write_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (ssram1_uas_to_sgdma_m_write_rsp_width_adapter_src_data),          //          .data
		.out_channel          (ssram1_uas_to_sgdma_m_write_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (ssram1_uas_to_sgdma_m_write_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (ssram1_uas_to_sgdma_m_write_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (ssram1_uas_to_sgdma_m_write_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                           // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (67),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (83),
		.IN_PKT_BYTE_CNT_L             (74),
		.IN_PKT_TRANS_COMPRESSED_READ  (68),
		.IN_PKT_TRANS_WRITE            (70),
		.IN_PKT_BURSTWRAP_H            (84),
		.IN_PKT_BURSTWRAP_L            (84),
		.IN_PKT_BURST_SIZE_H           (87),
		.IN_PKT_BURST_SIZE_L           (85),
		.IN_PKT_RESPONSE_STATUS_H      (111),
		.IN_PKT_RESPONSE_STATUS_L      (110),
		.IN_PKT_TRANS_EXCLUSIVE        (73),
		.IN_PKT_BURST_TYPE_H           (89),
		.IN_PKT_BURST_TYPE_L           (88),
		.IN_PKT_ORI_BURST_SIZE_L       (112),
		.IN_PKT_ORI_BURST_SIZE_H       (114),
		.IN_ST_DATA_W                  (115),
		.OUT_PKT_ADDR_H                (103),
		.OUT_PKT_ADDR_L                (72),
		.OUT_PKT_DATA_H                (63),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (71),
		.OUT_PKT_BYTEEN_L              (64),
		.OUT_PKT_BYTE_CNT_H            (119),
		.OUT_PKT_BYTE_CNT_L            (110),
		.OUT_PKT_TRANS_COMPRESSED_READ (104),
		.OUT_PKT_BURST_SIZE_H          (123),
		.OUT_PKT_BURST_SIZE_L          (121),
		.OUT_PKT_RESPONSE_STATUS_H     (147),
		.OUT_PKT_RESPONSE_STATUS_L     (146),
		.OUT_PKT_TRANS_EXCLUSIVE       (109),
		.OUT_PKT_BURST_TYPE_H          (125),
		.OUT_PKT_BURST_TYPE_L          (124),
		.OUT_PKT_ORI_BURST_SIZE_L      (148),
		.OUT_PKT_ORI_BURST_SIZE_H      (150),
		.OUT_ST_DATA_W                 (151),
		.ST_CHANNEL_W                  (11),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) led_s1_to_pcie_ip_bar1_0_rsp_width_adapter (
		.clk                  (pcie_ip_pcie_core_clk_clk),                                    //       clk.clk
		.reset                (mem_master_clock_reset_reset_reset_bridge_in_reset_reset),     // clk_reset.reset
		.in_valid             (rsp_demux_005_src0_valid),                                     //      sink.valid
		.in_channel           (rsp_demux_005_src0_channel),                                   //          .channel
		.in_startofpacket     (rsp_demux_005_src0_startofpacket),                             //          .startofpacket
		.in_endofpacket       (rsp_demux_005_src0_endofpacket),                               //          .endofpacket
		.in_ready             (rsp_demux_005_src0_ready),                                     //          .ready
		.in_data              (rsp_demux_005_src0_data),                                      //          .data
		.out_endofpacket      (led_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (led_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_data),          //          .data
		.out_channel          (led_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (led_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (led_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (led_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                        // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (67),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (83),
		.IN_PKT_BYTE_CNT_L             (74),
		.IN_PKT_TRANS_COMPRESSED_READ  (68),
		.IN_PKT_TRANS_WRITE            (70),
		.IN_PKT_BURSTWRAP_H            (84),
		.IN_PKT_BURSTWRAP_L            (84),
		.IN_PKT_BURST_SIZE_H           (87),
		.IN_PKT_BURST_SIZE_L           (85),
		.IN_PKT_RESPONSE_STATUS_H      (111),
		.IN_PKT_RESPONSE_STATUS_L      (110),
		.IN_PKT_TRANS_EXCLUSIVE        (73),
		.IN_PKT_BURST_TYPE_H           (89),
		.IN_PKT_BURST_TYPE_L           (88),
		.IN_PKT_ORI_BURST_SIZE_L       (112),
		.IN_PKT_ORI_BURST_SIZE_H       (114),
		.IN_ST_DATA_W                  (115),
		.OUT_PKT_ADDR_H                (103),
		.OUT_PKT_ADDR_L                (72),
		.OUT_PKT_DATA_H                (63),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (71),
		.OUT_PKT_BYTEEN_L              (64),
		.OUT_PKT_BYTE_CNT_H            (119),
		.OUT_PKT_BYTE_CNT_L            (110),
		.OUT_PKT_TRANS_COMPRESSED_READ (104),
		.OUT_PKT_BURST_SIZE_H          (123),
		.OUT_PKT_BURST_SIZE_L          (121),
		.OUT_PKT_RESPONSE_STATUS_H     (147),
		.OUT_PKT_RESPONSE_STATUS_L     (146),
		.OUT_PKT_TRANS_EXCLUSIVE       (109),
		.OUT_PKT_BURST_TYPE_H          (125),
		.OUT_PKT_BURST_TYPE_L          (124),
		.OUT_PKT_ORI_BURST_SIZE_L      (148),
		.OUT_PKT_ORI_BURST_SIZE_H      (150),
		.OUT_ST_DATA_W                 (151),
		.ST_CHANNEL_W                  (11),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) button_s1_to_pcie_ip_bar1_0_rsp_width_adapter (
		.clk                  (pcie_ip_pcie_core_clk_clk),                                       //       clk.clk
		.reset                (mem_master_clock_reset_reset_reset_bridge_in_reset_reset),        // clk_reset.reset
		.in_valid             (rsp_demux_006_src0_valid),                                        //      sink.valid
		.in_channel           (rsp_demux_006_src0_channel),                                      //          .channel
		.in_startofpacket     (rsp_demux_006_src0_startofpacket),                                //          .startofpacket
		.in_endofpacket       (rsp_demux_006_src0_endofpacket),                                  //          .endofpacket
		.in_ready             (rsp_demux_006_src0_ready),                                        //          .ready
		.in_data              (rsp_demux_006_src0_data),                                         //          .data
		.out_endofpacket      (button_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (button_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_data),          //          .data
		.out_channel          (button_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (button_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (button_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (button_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                           // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (67),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (83),
		.IN_PKT_BYTE_CNT_L             (74),
		.IN_PKT_TRANS_COMPRESSED_READ  (68),
		.IN_PKT_TRANS_WRITE            (70),
		.IN_PKT_BURSTWRAP_H            (84),
		.IN_PKT_BURSTWRAP_L            (84),
		.IN_PKT_BURST_SIZE_H           (87),
		.IN_PKT_BURST_SIZE_L           (85),
		.IN_PKT_RESPONSE_STATUS_H      (111),
		.IN_PKT_RESPONSE_STATUS_L      (110),
		.IN_PKT_TRANS_EXCLUSIVE        (73),
		.IN_PKT_BURST_TYPE_H           (89),
		.IN_PKT_BURST_TYPE_L           (88),
		.IN_PKT_ORI_BURST_SIZE_L       (112),
		.IN_PKT_ORI_BURST_SIZE_H       (114),
		.IN_ST_DATA_W                  (115),
		.OUT_PKT_ADDR_H                (103),
		.OUT_PKT_ADDR_L                (72),
		.OUT_PKT_DATA_H                (63),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (71),
		.OUT_PKT_BYTEEN_L              (64),
		.OUT_PKT_BYTE_CNT_H            (119),
		.OUT_PKT_BYTE_CNT_L            (110),
		.OUT_PKT_TRANS_COMPRESSED_READ (104),
		.OUT_PKT_BURST_SIZE_H          (123),
		.OUT_PKT_BURST_SIZE_L          (121),
		.OUT_PKT_RESPONSE_STATUS_H     (147),
		.OUT_PKT_RESPONSE_STATUS_L     (146),
		.OUT_PKT_TRANS_EXCLUSIVE       (109),
		.OUT_PKT_BURST_TYPE_H          (125),
		.OUT_PKT_BURST_TYPE_L          (124),
		.OUT_PKT_ORI_BURST_SIZE_L      (148),
		.OUT_PKT_ORI_BURST_SIZE_H      (150),
		.OUT_ST_DATA_W                 (151),
		.ST_CHANNEL_W                  (11),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter (
		.clk                  (pcie_ip_pcie_core_clk_clk),                                         //       clk.clk
		.reset                (mem_master_clock_reset_reset_reset_bridge_in_reset_reset),          // clk_reset.reset
		.in_valid             (rsp_demux_007_src0_valid),                                          //      sink.valid
		.in_channel           (rsp_demux_007_src0_channel),                                        //          .channel
		.in_startofpacket     (rsp_demux_007_src0_startofpacket),                                  //          .startofpacket
		.in_endofpacket       (rsp_demux_007_src0_endofpacket),                                    //          .endofpacket
		.in_ready             (rsp_demux_007_src0_ready),                                          //          .ready
		.in_data              (rsp_demux_007_src0_data),                                           //          .data
		.out_endofpacket      (pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_data),          //          .data
		.out_channel          (pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (pio_size_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                             // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (67),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (83),
		.IN_PKT_BYTE_CNT_L             (74),
		.IN_PKT_TRANS_COMPRESSED_READ  (68),
		.IN_PKT_TRANS_WRITE            (70),
		.IN_PKT_BURSTWRAP_H            (84),
		.IN_PKT_BURSTWRAP_L            (84),
		.IN_PKT_BURST_SIZE_H           (87),
		.IN_PKT_BURST_SIZE_L           (85),
		.IN_PKT_RESPONSE_STATUS_H      (111),
		.IN_PKT_RESPONSE_STATUS_L      (110),
		.IN_PKT_TRANS_EXCLUSIVE        (73),
		.IN_PKT_BURST_TYPE_H           (89),
		.IN_PKT_BURST_TYPE_L           (88),
		.IN_PKT_ORI_BURST_SIZE_L       (112),
		.IN_PKT_ORI_BURST_SIZE_H       (114),
		.IN_ST_DATA_W                  (115),
		.OUT_PKT_ADDR_H                (103),
		.OUT_PKT_ADDR_L                (72),
		.OUT_PKT_DATA_H                (63),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (71),
		.OUT_PKT_BYTEEN_L              (64),
		.OUT_PKT_BYTE_CNT_H            (119),
		.OUT_PKT_BYTE_CNT_L            (110),
		.OUT_PKT_TRANS_COMPRESSED_READ (104),
		.OUT_PKT_BURST_SIZE_H          (123),
		.OUT_PKT_BURST_SIZE_L          (121),
		.OUT_PKT_RESPONSE_STATUS_H     (147),
		.OUT_PKT_RESPONSE_STATUS_L     (146),
		.OUT_PKT_TRANS_EXCLUSIVE       (109),
		.OUT_PKT_BURST_TYPE_H          (125),
		.OUT_PKT_BURST_TYPE_L          (124),
		.OUT_PKT_ORI_BURST_SIZE_L      (148),
		.OUT_PKT_ORI_BURST_SIZE_H      (150),
		.OUT_ST_DATA_W                 (151),
		.ST_CHANNEL_W                  (11),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter (
		.clk                  (pcie_ip_pcie_core_clk_clk),                                         //       clk.clk
		.reset                (mem_master_clock_reset_reset_reset_bridge_in_reset_reset),          // clk_reset.reset
		.in_valid             (rsp_demux_008_src0_valid),                                          //      sink.valid
		.in_channel           (rsp_demux_008_src0_channel),                                        //          .channel
		.in_startofpacket     (rsp_demux_008_src0_startofpacket),                                  //          .startofpacket
		.in_endofpacket       (rsp_demux_008_src0_endofpacket),                                    //          .endofpacket
		.in_ready             (rsp_demux_008_src0_ready),                                          //          .ready
		.in_data              (rsp_demux_008_src0_data),                                           //          .data
		.out_endofpacket      (chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_data),          //          .data
		.out_channel          (chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (chip_sel_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                             // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (67),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (83),
		.IN_PKT_BYTE_CNT_L             (74),
		.IN_PKT_TRANS_COMPRESSED_READ  (68),
		.IN_PKT_TRANS_WRITE            (70),
		.IN_PKT_BURSTWRAP_H            (84),
		.IN_PKT_BURSTWRAP_L            (84),
		.IN_PKT_BURST_SIZE_H           (87),
		.IN_PKT_BURST_SIZE_L           (85),
		.IN_PKT_RESPONSE_STATUS_H      (111),
		.IN_PKT_RESPONSE_STATUS_L      (110),
		.IN_PKT_TRANS_EXCLUSIVE        (73),
		.IN_PKT_BURST_TYPE_H           (89),
		.IN_PKT_BURST_TYPE_L           (88),
		.IN_PKT_ORI_BURST_SIZE_L       (112),
		.IN_PKT_ORI_BURST_SIZE_H       (114),
		.IN_ST_DATA_W                  (115),
		.OUT_PKT_ADDR_H                (103),
		.OUT_PKT_ADDR_L                (72),
		.OUT_PKT_DATA_H                (63),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (71),
		.OUT_PKT_BYTEEN_L              (64),
		.OUT_PKT_BYTE_CNT_H            (119),
		.OUT_PKT_BYTE_CNT_L            (110),
		.OUT_PKT_TRANS_COMPRESSED_READ (104),
		.OUT_PKT_BURST_SIZE_H          (123),
		.OUT_PKT_BURST_SIZE_L          (121),
		.OUT_PKT_RESPONSE_STATUS_H     (147),
		.OUT_PKT_RESPONSE_STATUS_L     (146),
		.OUT_PKT_TRANS_EXCLUSIVE       (109),
		.OUT_PKT_BURST_TYPE_H          (125),
		.OUT_PKT_BURST_TYPE_L          (124),
		.OUT_PKT_ORI_BURST_SIZE_L      (148),
		.OUT_PKT_ORI_BURST_SIZE_H      (150),
		.OUT_ST_DATA_W                 (151),
		.ST_CHANNEL_W                  (11),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) width_s1_to_pcie_ip_bar1_0_rsp_width_adapter (
		.clk                  (pcie_ip_pcie_core_clk_clk),                                      //       clk.clk
		.reset                (mem_master_clock_reset_reset_reset_bridge_in_reset_reset),       // clk_reset.reset
		.in_valid             (rsp_demux_009_src0_valid),                                       //      sink.valid
		.in_channel           (rsp_demux_009_src0_channel),                                     //          .channel
		.in_startofpacket     (rsp_demux_009_src0_startofpacket),                               //          .startofpacket
		.in_endofpacket       (rsp_demux_009_src0_endofpacket),                                 //          .endofpacket
		.in_ready             (rsp_demux_009_src0_ready),                                       //          .ready
		.in_data              (rsp_demux_009_src0_data),                                        //          .data
		.out_endofpacket      (width_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (width_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_data),          //          .data
		.out_channel          (width_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (width_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (width_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (width_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                          // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (67),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (83),
		.IN_PKT_BYTE_CNT_L             (74),
		.IN_PKT_TRANS_COMPRESSED_READ  (68),
		.IN_PKT_TRANS_WRITE            (70),
		.IN_PKT_BURSTWRAP_H            (84),
		.IN_PKT_BURSTWRAP_L            (84),
		.IN_PKT_BURST_SIZE_H           (87),
		.IN_PKT_BURST_SIZE_L           (85),
		.IN_PKT_RESPONSE_STATUS_H      (111),
		.IN_PKT_RESPONSE_STATUS_L      (110),
		.IN_PKT_TRANS_EXCLUSIVE        (73),
		.IN_PKT_BURST_TYPE_H           (89),
		.IN_PKT_BURST_TYPE_L           (88),
		.IN_PKT_ORI_BURST_SIZE_L       (112),
		.IN_PKT_ORI_BURST_SIZE_H       (114),
		.IN_ST_DATA_W                  (115),
		.OUT_PKT_ADDR_H                (103),
		.OUT_PKT_ADDR_L                (72),
		.OUT_PKT_DATA_H                (63),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (71),
		.OUT_PKT_BYTEEN_L              (64),
		.OUT_PKT_BYTE_CNT_H            (119),
		.OUT_PKT_BYTE_CNT_L            (110),
		.OUT_PKT_TRANS_COMPRESSED_READ (104),
		.OUT_PKT_BURST_SIZE_H          (123),
		.OUT_PKT_BURST_SIZE_L          (121),
		.OUT_PKT_RESPONSE_STATUS_H     (147),
		.OUT_PKT_RESPONSE_STATUS_L     (146),
		.OUT_PKT_TRANS_EXCLUSIVE       (109),
		.OUT_PKT_BURST_TYPE_H          (125),
		.OUT_PKT_BURST_TYPE_L          (124),
		.OUT_PKT_ORI_BURST_SIZE_L      (148),
		.OUT_PKT_ORI_BURST_SIZE_H      (150),
		.OUT_ST_DATA_W                 (151),
		.ST_CHANNEL_W                  (11),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) height_s1_to_pcie_ip_bar1_0_rsp_width_adapter (
		.clk                  (pcie_ip_pcie_core_clk_clk),                                       //       clk.clk
		.reset                (mem_master_clock_reset_reset_reset_bridge_in_reset_reset),        // clk_reset.reset
		.in_valid             (rsp_demux_010_src0_valid),                                        //      sink.valid
		.in_channel           (rsp_demux_010_src0_channel),                                      //          .channel
		.in_startofpacket     (rsp_demux_010_src0_startofpacket),                                //          .startofpacket
		.in_endofpacket       (rsp_demux_010_src0_endofpacket),                                  //          .endofpacket
		.in_ready             (rsp_demux_010_src0_ready),                                        //          .ready
		.in_data              (rsp_demux_010_src0_data),                                         //          .data
		.out_endofpacket      (height_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (height_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_data),          //          .data
		.out_channel          (height_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (height_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (height_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (height_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                           // (terminated)
	);

	altera_avalon_st_handshake_clock_crosser #(
		.DATA_WIDTH          (115),
		.BITS_PER_SYMBOL     (115),
		.USE_PACKETS         (1),
		.USE_CHANNEL         (1),
		.CHANNEL_WIDTH       (11),
		.USE_ERROR           (0),
		.ERROR_WIDTH         (1),
		.VALID_SYNC_DEPTH    (2),
		.READY_SYNC_DEPTH    (2),
		.USE_OUTPUT_PIPELINE (0)
	) crosser (
		.in_clk            (pcie_ip_pcie_core_clk_clk),                                //        in_clk.clk
		.in_reset          (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), //  in_clk_reset.reset
		.out_clk           (altpll_0_c1_clk),                                          //       out_clk.clk
		.out_reset         (sram0_reset_reset_bridge_in_reset_reset),                  // out_clk_reset.reset
		.in_ready          (cmd_demux_src1_ready),                                     //            in.ready
		.in_valid          (cmd_demux_src1_valid),                                     //              .valid
		.in_startofpacket  (cmd_demux_src1_startofpacket),                             //              .startofpacket
		.in_endofpacket    (cmd_demux_src1_endofpacket),                               //              .endofpacket
		.in_channel        (cmd_demux_src1_channel),                                   //              .channel
		.in_data           (cmd_demux_src1_data),                                      //              .data
		.out_ready         (crosser_out_ready),                                        //           out.ready
		.out_valid         (crosser_out_valid),                                        //              .valid
		.out_startofpacket (crosser_out_startofpacket),                                //              .startofpacket
		.out_endofpacket   (crosser_out_endofpacket),                                  //              .endofpacket
		.out_channel       (crosser_out_channel),                                      //              .channel
		.out_data          (crosser_out_data),                                         //              .data
		.in_empty          (1'b0),                                                     //   (terminated)
		.in_error          (1'b0),                                                     //   (terminated)
		.out_empty         (),                                                         //   (terminated)
		.out_error         ()                                                          //   (terminated)
	);

	altera_avalon_st_handshake_clock_crosser #(
		.DATA_WIDTH          (115),
		.BITS_PER_SYMBOL     (115),
		.USE_PACKETS         (1),
		.USE_CHANNEL         (1),
		.CHANNEL_WIDTH       (11),
		.USE_ERROR           (0),
		.ERROR_WIDTH         (1),
		.VALID_SYNC_DEPTH    (2),
		.READY_SYNC_DEPTH    (2),
		.USE_OUTPUT_PIPELINE (0)
	) crosser_001 (
		.in_clk            (altpll_0_c1_clk),                                          //        in_clk.clk
		.in_reset          (sram0_reset_reset_bridge_in_reset_reset),                  //  in_clk_reset.reset
		.out_clk           (pcie_ip_pcie_core_clk_clk),                                //       out_clk.clk
		.out_reset         (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), // out_clk_reset.reset
		.in_ready          (rsp_demux_001_src0_ready),                                 //            in.ready
		.in_valid          (rsp_demux_001_src0_valid),                                 //              .valid
		.in_startofpacket  (rsp_demux_001_src0_startofpacket),                         //              .startofpacket
		.in_endofpacket    (rsp_demux_001_src0_endofpacket),                           //              .endofpacket
		.in_channel        (rsp_demux_001_src0_channel),                               //              .channel
		.in_data           (rsp_demux_001_src0_data),                                  //              .data
		.out_ready         (crosser_001_out_ready),                                    //           out.ready
		.out_valid         (crosser_001_out_valid),                                    //              .valid
		.out_startofpacket (crosser_001_out_startofpacket),                            //              .startofpacket
		.out_endofpacket   (crosser_001_out_endofpacket),                              //              .endofpacket
		.out_channel       (crosser_001_out_channel),                                  //              .channel
		.out_data          (crosser_001_out_data),                                     //              .data
		.in_empty          (1'b0),                                                     //   (terminated)
		.in_error          (1'b0),                                                     //   (terminated)
		.out_empty         (),                                                         //   (terminated)
		.out_error         ()                                                          //   (terminated)
	);

	altera_avalon_st_handshake_clock_crosser #(
		.DATA_WIDTH          (115),
		.BITS_PER_SYMBOL     (115),
		.USE_PACKETS         (1),
		.USE_CHANNEL         (1),
		.CHANNEL_WIDTH       (11),
		.USE_ERROR           (0),
		.ERROR_WIDTH         (1),
		.VALID_SYNC_DEPTH    (2),
		.READY_SYNC_DEPTH    (2),
		.USE_OUTPUT_PIPELINE (0)
	) crosser_002 (
		.in_clk            (pcie_ip_pcie_core_clk_clk),                                      //        in_clk.clk
		.in_reset          (pcie_ip_bar1_0_translator_reset_reset_bridge_in_reset_reset),    //  in_clk_reset.reset
		.out_clk           (altpll_0_c1_clk),                                                //       out_clk.clk
		.out_reset         (sram0_reset_reset_bridge_in_reset_reset),                        // out_clk_reset.reset
		.in_ready          (pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter_src_ready),         //            in.ready
		.in_valid          (pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter_src_valid),         //              .valid
		.in_startofpacket  (pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter_src_startofpacket), //              .startofpacket
		.in_endofpacket    (pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter_src_endofpacket),   //              .endofpacket
		.in_channel        (pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter_src_channel),       //              .channel
		.in_data           (pcie_ip_bar1_0_to_sram0_s1_cmd_width_adapter_src_data),          //              .data
		.out_ready         (crosser_002_out_ready),                                          //           out.ready
		.out_valid         (crosser_002_out_valid),                                          //              .valid
		.out_startofpacket (crosser_002_out_startofpacket),                                  //              .startofpacket
		.out_endofpacket   (crosser_002_out_endofpacket),                                    //              .endofpacket
		.out_channel       (crosser_002_out_channel),                                        //              .channel
		.out_data          (crosser_002_out_data),                                           //              .data
		.in_empty          (1'b0),                                                           //   (terminated)
		.in_error          (1'b0),                                                           //   (terminated)
		.out_empty         (),                                                               //   (terminated)
		.out_error         ()                                                                //   (terminated)
	);

	altera_avalon_st_handshake_clock_crosser #(
		.DATA_WIDTH          (115),
		.BITS_PER_SYMBOL     (115),
		.USE_PACKETS         (1),
		.USE_CHANNEL         (1),
		.CHANNEL_WIDTH       (11),
		.USE_ERROR           (0),
		.ERROR_WIDTH         (1),
		.VALID_SYNC_DEPTH    (2),
		.READY_SYNC_DEPTH    (2),
		.USE_OUTPUT_PIPELINE (0)
	) crosser_003 (
		.in_clk            (pcie_ip_pcie_core_clk_clk),                                    //        in_clk.clk
		.in_reset          (mem_master_clock_reset_reset_reset_bridge_in_reset_reset),     //  in_clk_reset.reset
		.out_clk           (altpll_0_c1_clk),                                              //       out_clk.clk
		.out_reset         (sram0_reset_reset_bridge_in_reset_reset),                      // out_clk_reset.reset
		.in_ready          (sgdma_m_read_to_sram0_s1_cmd_width_adapter_src_ready),         //            in.ready
		.in_valid          (sgdma_m_read_to_sram0_s1_cmd_width_adapter_src_valid),         //              .valid
		.in_startofpacket  (sgdma_m_read_to_sram0_s1_cmd_width_adapter_src_startofpacket), //              .startofpacket
		.in_endofpacket    (sgdma_m_read_to_sram0_s1_cmd_width_adapter_src_endofpacket),   //              .endofpacket
		.in_channel        (sgdma_m_read_to_sram0_s1_cmd_width_adapter_src_channel),       //              .channel
		.in_data           (sgdma_m_read_to_sram0_s1_cmd_width_adapter_src_data),          //              .data
		.out_ready         (crosser_003_out_ready),                                        //           out.ready
		.out_valid         (crosser_003_out_valid),                                        //              .valid
		.out_startofpacket (crosser_003_out_startofpacket),                                //              .startofpacket
		.out_endofpacket   (crosser_003_out_endofpacket),                                  //              .endofpacket
		.out_channel       (crosser_003_out_channel),                                      //              .channel
		.out_data          (crosser_003_out_data),                                         //              .data
		.in_empty          (1'b0),                                                         //   (terminated)
		.in_error          (1'b0),                                                         //   (terminated)
		.out_empty         (),                                                             //   (terminated)
		.out_error         ()                                                              //   (terminated)
	);

	altera_avalon_st_handshake_clock_crosser #(
		.DATA_WIDTH          (115),
		.BITS_PER_SYMBOL     (115),
		.USE_PACKETS         (1),
		.USE_CHANNEL         (1),
		.CHANNEL_WIDTH       (11),
		.USE_ERROR           (0),
		.ERROR_WIDTH         (1),
		.VALID_SYNC_DEPTH    (2),
		.READY_SYNC_DEPTH    (2),
		.USE_OUTPUT_PIPELINE (0)
	) crosser_004 (
		.in_clk            (pcie_ip_pcie_core_clk_clk),                                     //        in_clk.clk
		.in_reset          (mem_master_clock_reset_reset_reset_bridge_in_reset_reset),      //  in_clk_reset.reset
		.out_clk           (altpll_0_c1_clk),                                               //       out_clk.clk
		.out_reset         (sram0_reset_reset_bridge_in_reset_reset),                       // out_clk_reset.reset
		.in_ready          (sgdma_m_write_to_sram0_s1_cmd_width_adapter_src_ready),         //            in.ready
		.in_valid          (sgdma_m_write_to_sram0_s1_cmd_width_adapter_src_valid),         //              .valid
		.in_startofpacket  (sgdma_m_write_to_sram0_s1_cmd_width_adapter_src_startofpacket), //              .startofpacket
		.in_endofpacket    (sgdma_m_write_to_sram0_s1_cmd_width_adapter_src_endofpacket),   //              .endofpacket
		.in_channel        (sgdma_m_write_to_sram0_s1_cmd_width_adapter_src_channel),       //              .channel
		.in_data           (sgdma_m_write_to_sram0_s1_cmd_width_adapter_src_data),          //              .data
		.out_ready         (crosser_004_out_ready),                                         //           out.ready
		.out_valid         (crosser_004_out_valid),                                         //              .valid
		.out_startofpacket (crosser_004_out_startofpacket),                                 //              .startofpacket
		.out_endofpacket   (crosser_004_out_endofpacket),                                   //              .endofpacket
		.out_channel       (crosser_004_out_channel),                                       //              .channel
		.out_data          (crosser_004_out_data),                                          //              .data
		.in_empty          (1'b0),                                                          //   (terminated)
		.in_error          (1'b0),                                                          //   (terminated)
		.out_empty         (),                                                              //   (terminated)
		.out_error         ()                                                               //   (terminated)
	);

	altera_avalon_st_handshake_clock_crosser #(
		.DATA_WIDTH          (151),
		.BITS_PER_SYMBOL     (151),
		.USE_PACKETS         (1),
		.USE_CHANNEL         (1),
		.CHANNEL_WIDTH       (11),
		.USE_ERROR           (0),
		.ERROR_WIDTH         (1),
		.VALID_SYNC_DEPTH    (2),
		.READY_SYNC_DEPTH    (2),
		.USE_OUTPUT_PIPELINE (0)
	) crosser_005 (
		.in_clk            (altpll_0_c1_clk),                                                //        in_clk.clk
		.in_reset          (sram0_reset_reset_bridge_in_reset_reset),                        //  in_clk_reset.reset
		.out_clk           (pcie_ip_pcie_core_clk_clk),                                      //       out_clk.clk
		.out_reset         (pcie_ip_bar1_0_translator_reset_reset_bridge_in_reset_reset),    // out_clk_reset.reset
		.in_ready          (sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_ready),         //            in.ready
		.in_valid          (sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_valid),         //              .valid
		.in_startofpacket  (sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_startofpacket), //              .startofpacket
		.in_endofpacket    (sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_endofpacket),   //              .endofpacket
		.in_channel        (sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_channel),       //              .channel
		.in_data           (sram0_s1_to_pcie_ip_bar1_0_rsp_width_adapter_src_data),          //              .data
		.out_ready         (crosser_005_out_ready),                                          //           out.ready
		.out_valid         (crosser_005_out_valid),                                          //              .valid
		.out_startofpacket (crosser_005_out_startofpacket),                                  //              .startofpacket
		.out_endofpacket   (crosser_005_out_endofpacket),                                    //              .endofpacket
		.out_channel       (crosser_005_out_channel),                                        //              .channel
		.out_data          (crosser_005_out_data),                                           //              .data
		.in_empty          (1'b0),                                                           //   (terminated)
		.in_error          (1'b0),                                                           //   (terminated)
		.out_empty         (),                                                               //   (terminated)
		.out_error         ()                                                                //   (terminated)
	);

	altera_avalon_st_handshake_clock_crosser #(
		.DATA_WIDTH          (151),
		.BITS_PER_SYMBOL     (151),
		.USE_PACKETS         (1),
		.USE_CHANNEL         (1),
		.CHANNEL_WIDTH       (11),
		.USE_ERROR           (0),
		.ERROR_WIDTH         (1),
		.VALID_SYNC_DEPTH    (2),
		.READY_SYNC_DEPTH    (2),
		.USE_OUTPUT_PIPELINE (0)
	) crosser_006 (
		.in_clk            (altpll_0_c1_clk),                                              //        in_clk.clk
		.in_reset          (sram0_reset_reset_bridge_in_reset_reset),                      //  in_clk_reset.reset
		.out_clk           (pcie_ip_pcie_core_clk_clk),                                    //       out_clk.clk
		.out_reset         (mem_master_clock_reset_reset_reset_bridge_in_reset_reset),     // out_clk_reset.reset
		.in_ready          (sram0_s1_to_sgdma_m_read_rsp_width_adapter_src_ready),         //            in.ready
		.in_valid          (sram0_s1_to_sgdma_m_read_rsp_width_adapter_src_valid),         //              .valid
		.in_startofpacket  (sram0_s1_to_sgdma_m_read_rsp_width_adapter_src_startofpacket), //              .startofpacket
		.in_endofpacket    (sram0_s1_to_sgdma_m_read_rsp_width_adapter_src_endofpacket),   //              .endofpacket
		.in_channel        (sram0_s1_to_sgdma_m_read_rsp_width_adapter_src_channel),       //              .channel
		.in_data           (sram0_s1_to_sgdma_m_read_rsp_width_adapter_src_data),          //              .data
		.out_ready         (crosser_006_out_ready),                                        //           out.ready
		.out_valid         (crosser_006_out_valid),                                        //              .valid
		.out_startofpacket (crosser_006_out_startofpacket),                                //              .startofpacket
		.out_endofpacket   (crosser_006_out_endofpacket),                                  //              .endofpacket
		.out_channel       (crosser_006_out_channel),                                      //              .channel
		.out_data          (crosser_006_out_data),                                         //              .data
		.in_empty          (1'b0),                                                         //   (terminated)
		.in_error          (1'b0),                                                         //   (terminated)
		.out_empty         (),                                                             //   (terminated)
		.out_error         ()                                                              //   (terminated)
	);

	altera_avalon_st_handshake_clock_crosser #(
		.DATA_WIDTH          (151),
		.BITS_PER_SYMBOL     (151),
		.USE_PACKETS         (1),
		.USE_CHANNEL         (1),
		.CHANNEL_WIDTH       (11),
		.USE_ERROR           (0),
		.ERROR_WIDTH         (1),
		.VALID_SYNC_DEPTH    (2),
		.READY_SYNC_DEPTH    (2),
		.USE_OUTPUT_PIPELINE (0)
	) crosser_007 (
		.in_clk            (altpll_0_c1_clk),                                               //        in_clk.clk
		.in_reset          (sram0_reset_reset_bridge_in_reset_reset),                       //  in_clk_reset.reset
		.out_clk           (pcie_ip_pcie_core_clk_clk),                                     //       out_clk.clk
		.out_reset         (mem_master_clock_reset_reset_reset_bridge_in_reset_reset),      // out_clk_reset.reset
		.in_ready          (sram0_s1_to_sgdma_m_write_rsp_width_adapter_src_ready),         //            in.ready
		.in_valid          (sram0_s1_to_sgdma_m_write_rsp_width_adapter_src_valid),         //              .valid
		.in_startofpacket  (sram0_s1_to_sgdma_m_write_rsp_width_adapter_src_startofpacket), //              .startofpacket
		.in_endofpacket    (sram0_s1_to_sgdma_m_write_rsp_width_adapter_src_endofpacket),   //              .endofpacket
		.in_channel        (sram0_s1_to_sgdma_m_write_rsp_width_adapter_src_channel),       //              .channel
		.in_data           (sram0_s1_to_sgdma_m_write_rsp_width_adapter_src_data),          //              .data
		.out_ready         (crosser_007_out_ready),                                         //           out.ready
		.out_valid         (crosser_007_out_valid),                                         //              .valid
		.out_startofpacket (crosser_007_out_startofpacket),                                 //              .startofpacket
		.out_endofpacket   (crosser_007_out_endofpacket),                                   //              .endofpacket
		.out_channel       (crosser_007_out_channel),                                       //              .channel
		.out_data          (crosser_007_out_data),                                          //              .data
		.in_empty          (1'b0),                                                          //   (terminated)
		.in_error          (1'b0),                                                          //   (terminated)
		.out_empty         (),                                                              //   (terminated)
		.out_error         ()                                                               //   (terminated)
	);

	de2i_150_qsys_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (66),
		.inUsePackets    (0),
		.inDataWidth     (66),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (66),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter (
		.in_clk_0_clk   (pcie_ip_pcie_core_clk_clk),                                // in_clk_0.clk
		.in_rst_0_reset (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (onchip_memory_s1_agent_rdata_fifo_out_data),               //     in_0.data
		.in_0_valid     (onchip_memory_s1_agent_rdata_fifo_out_valid),              //         .valid
		.in_0_ready     (onchip_memory_s1_agent_rdata_fifo_out_ready),              //         .ready
		.out_0_data     (avalon_st_adapter_out_0_data),                             //    out_0.data
		.out_0_valid    (avalon_st_adapter_out_0_valid),                            //         .valid
		.out_0_ready    (avalon_st_adapter_out_0_ready),                            //         .ready
		.out_0_error    (avalon_st_adapter_out_0_error)                             //         .error
	);

	de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_001 (
		.in_clk_0_clk   (altpll_0_c1_clk),                         // in_clk_0.clk
		.in_rst_0_reset (sram0_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (sram0_s1_agent_rdata_fifo_out_data),      //     in_0.data
		.in_0_valid     (sram0_s1_agent_rdata_fifo_out_valid),     //         .valid
		.in_0_ready     (sram0_s1_agent_rdata_fifo_out_ready),     //         .ready
		.out_0_data     (avalon_st_adapter_001_out_0_data),        //    out_0.data
		.out_0_valid    (avalon_st_adapter_001_out_0_valid),       //         .valid
		.out_0_ready    (avalon_st_adapter_001_out_0_ready),       //         .ready
		.out_0_error    (avalon_st_adapter_001_out_0_error)        //         .error
	);

	de2i_150_qsys_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (66),
		.inUsePackets    (0),
		.inDataWidth     (66),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (66),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_002 (
		.in_clk_0_clk   (pcie_ip_pcie_core_clk_clk),                                   // in_clk_0.clk
		.in_rst_0_reset (pcie_ip_bar1_0_translator_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (pcie_ip_txs_agent_rdata_fifo_out_data),                       //     in_0.data
		.in_0_valid     (pcie_ip_txs_agent_rdata_fifo_out_valid),                      //         .valid
		.in_0_ready     (pcie_ip_txs_agent_rdata_fifo_out_ready),                      //         .ready
		.out_0_data     (avalon_st_adapter_002_out_0_data),                            //    out_0.data
		.out_0_valid    (avalon_st_adapter_002_out_0_valid),                           //         .valid
		.out_0_ready    (avalon_st_adapter_002_out_0_ready),                           //         .ready
		.out_0_error    (avalon_st_adapter_002_out_0_error)                            //         .error
	);

	de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_003 (
		.in_clk_0_clk   (pcie_ip_pcie_core_clk_clk),                                // in_clk_0.clk
		.in_rst_0_reset (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (ssram0_uas_agent_rdata_fifo_out_data),                     //     in_0.data
		.in_0_valid     (ssram0_uas_agent_rdata_fifo_out_valid),                    //         .valid
		.in_0_ready     (ssram0_uas_agent_rdata_fifo_out_ready),                    //         .ready
		.out_0_data     (avalon_st_adapter_003_out_0_data),                         //    out_0.data
		.out_0_valid    (avalon_st_adapter_003_out_0_valid),                        //         .valid
		.out_0_ready    (avalon_st_adapter_003_out_0_ready),                        //         .ready
		.out_0_error    (avalon_st_adapter_003_out_0_error)                         //         .error
	);

	de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_004 (
		.in_clk_0_clk   (pcie_ip_pcie_core_clk_clk),                                // in_clk_0.clk
		.in_rst_0_reset (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (ssram1_uas_agent_rdata_fifo_out_data),                     //     in_0.data
		.in_0_valid     (ssram1_uas_agent_rdata_fifo_out_valid),                    //         .valid
		.in_0_ready     (ssram1_uas_agent_rdata_fifo_out_ready),                    //         .ready
		.out_0_data     (avalon_st_adapter_004_out_0_data),                         //    out_0.data
		.out_0_valid    (avalon_st_adapter_004_out_0_valid),                        //         .valid
		.out_0_ready    (avalon_st_adapter_004_out_0_ready),                        //         .ready
		.out_0_error    (avalon_st_adapter_004_out_0_error)                         //         .error
	);

	de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_005 (
		.in_clk_0_clk   (pcie_ip_pcie_core_clk_clk),                                // in_clk_0.clk
		.in_rst_0_reset (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (led_s1_agent_rdata_fifo_src_data),                         //     in_0.data
		.in_0_valid     (led_s1_agent_rdata_fifo_src_valid),                        //         .valid
		.in_0_ready     (led_s1_agent_rdata_fifo_src_ready),                        //         .ready
		.out_0_data     (avalon_st_adapter_005_out_0_data),                         //    out_0.data
		.out_0_valid    (avalon_st_adapter_005_out_0_valid),                        //         .valid
		.out_0_ready    (avalon_st_adapter_005_out_0_ready),                        //         .ready
		.out_0_error    (avalon_st_adapter_005_out_0_error)                         //         .error
	);

	de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_006 (
		.in_clk_0_clk   (pcie_ip_pcie_core_clk_clk),                                // in_clk_0.clk
		.in_rst_0_reset (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (button_s1_agent_rdata_fifo_src_data),                      //     in_0.data
		.in_0_valid     (button_s1_agent_rdata_fifo_src_valid),                     //         .valid
		.in_0_ready     (button_s1_agent_rdata_fifo_src_ready),                     //         .ready
		.out_0_data     (avalon_st_adapter_006_out_0_data),                         //    out_0.data
		.out_0_valid    (avalon_st_adapter_006_out_0_valid),                        //         .valid
		.out_0_ready    (avalon_st_adapter_006_out_0_ready),                        //         .ready
		.out_0_error    (avalon_st_adapter_006_out_0_error)                         //         .error
	);

	de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_007 (
		.in_clk_0_clk   (pcie_ip_pcie_core_clk_clk),                                // in_clk_0.clk
		.in_rst_0_reset (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (pio_size_s1_agent_rdata_fifo_src_data),                    //     in_0.data
		.in_0_valid     (pio_size_s1_agent_rdata_fifo_src_valid),                   //         .valid
		.in_0_ready     (pio_size_s1_agent_rdata_fifo_src_ready),                   //         .ready
		.out_0_data     (avalon_st_adapter_007_out_0_data),                         //    out_0.data
		.out_0_valid    (avalon_st_adapter_007_out_0_valid),                        //         .valid
		.out_0_ready    (avalon_st_adapter_007_out_0_ready),                        //         .ready
		.out_0_error    (avalon_st_adapter_007_out_0_error)                         //         .error
	);

	de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_008 (
		.in_clk_0_clk   (pcie_ip_pcie_core_clk_clk),                                // in_clk_0.clk
		.in_rst_0_reset (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (chip_sel_s1_agent_rdata_fifo_src_data),                    //     in_0.data
		.in_0_valid     (chip_sel_s1_agent_rdata_fifo_src_valid),                   //         .valid
		.in_0_ready     (chip_sel_s1_agent_rdata_fifo_src_ready),                   //         .ready
		.out_0_data     (avalon_st_adapter_008_out_0_data),                         //    out_0.data
		.out_0_valid    (avalon_st_adapter_008_out_0_valid),                        //         .valid
		.out_0_ready    (avalon_st_adapter_008_out_0_ready),                        //         .ready
		.out_0_error    (avalon_st_adapter_008_out_0_error)                         //         .error
	);

	de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_009 (
		.in_clk_0_clk   (pcie_ip_pcie_core_clk_clk),                                // in_clk_0.clk
		.in_rst_0_reset (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (width_s1_agent_rdata_fifo_src_data),                       //     in_0.data
		.in_0_valid     (width_s1_agent_rdata_fifo_src_valid),                      //         .valid
		.in_0_ready     (width_s1_agent_rdata_fifo_src_ready),                      //         .ready
		.out_0_data     (avalon_st_adapter_009_out_0_data),                         //    out_0.data
		.out_0_valid    (avalon_st_adapter_009_out_0_valid),                        //         .valid
		.out_0_ready    (avalon_st_adapter_009_out_0_ready),                        //         .ready
		.out_0_error    (avalon_st_adapter_009_out_0_error)                         //         .error
	);

	de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_010 (
		.in_clk_0_clk   (pcie_ip_pcie_core_clk_clk),                                // in_clk_0.clk
		.in_rst_0_reset (mem_master_clock_reset_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (height_s1_agent_rdata_fifo_src_data),                      //     in_0.data
		.in_0_valid     (height_s1_agent_rdata_fifo_src_valid),                     //         .valid
		.in_0_ready     (height_s1_agent_rdata_fifo_src_ready),                     //         .ready
		.out_0_data     (avalon_st_adapter_010_out_0_data),                         //    out_0.data
		.out_0_valid    (avalon_st_adapter_010_out_0_valid),                        //         .valid
		.out_0_ready    (avalon_st_adapter_010_out_0_ready),                        //         .ready
		.out_0_error    (avalon_st_adapter_010_out_0_error)                         //         .error
	);

endmodule
