#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Nov 29 16:41:13 2022
# Process ID: 16840
# Current directory: F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12388 F:\Verilog_Learn\sim_131_uart_decode\vivado_prj_model\kt7\kt7.xpr
# Log file: F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7/vivado.log
# Journal file: F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7\vivado.jou
# Running On: ZHOUXXXX, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 12, Host memory: 34137 MB
#-----------------------------------------------------------
start_gui
open_project F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7/kt7.xpr
add_files -norecurse {F:/Verilog_Learn/sim_131_uart_decode/design/m_s2p.v F:/Verilog_Learn/sim_131_uart_decode/design/vlg_design.v F:/Verilog_Learn/sim_131_uart_decode/design/m_led.v F:/Verilog_Learn/sim_131_uart_decode/design/m_bps.v F:/Verilog_Learn/sim_131_uart_decode/design/m_decoder.v}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse F:/Verilog_Learn/sim_131_uart_decode/testbench/testbench_top.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property target_simulator ModelSim [current_project]
launch_simulation
file mkdir F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7/kt7.srcs/constrs_1
file mkdir F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7/kt7.srcs/constrs_1/new
close [ open F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7/kt7.srcs/constrs_1/new/kt7_pins.xdc w ]
add_files -fileset constrs_1 F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7/kt7.srcs/constrs_1/new/kt7_pins.xdc
launch_runs impl_1 -to_step write_bitstream -jobs 18
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 18
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7/kt7.runs/impl_1/vlg_design.bit} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k325t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7/kt7.runs/impl_1/vlg_design.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7/kt7.runs/impl_1/vlg_design.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 18
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k325t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7/kt7.runs/impl_1/vlg_design.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
close_hw_manager
launch_simulation
launch_simulation
launch_simulation
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 18
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7/kt7.runs/impl_1/vlg_design.bit} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k325t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7/kt7.runs/impl_1/vlg_design.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 18
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7/kt7.runs/impl_1/vlg_design.bit} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k325t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {F:/Verilog_Learn/sim_131_uart_decode/vivado_prj_model/kt7/kt7.runs/impl_1/vlg_design.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
close_hw_manager
