// Seed: 2844659316
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always_comb @(negedge 1) id_6 = id_8;
  assign id_6 = 1;
  assign id_5 = 1;
  wire id_13, id_14;
endmodule
module module_1 (
    output logic id_0,
    input  tri   id_1,
    input  wire  id_2
    , id_8,
    input  uwire id_3,
    input  wand  id_4,
    input  logic id_5,
    output tri0  id_6
);
  assign id_0 = id_5;
  function integer id_9;
    input id_10;
    input id_11;
    begin
      id_0 <= id_8 * id_2;
    end
  endfunction
  module_0(
      id_11, id_11, id_11, id_9, id_9, id_11, id_10, id_8, id_10, id_10, id_10, id_8
  );
endmodule
