Active-HDL 10.3.3558.6081  2017-05-24 01:43:46

Elaboration top modules:
VHDL Configuration            testbench_for_spec_register


------------------------------------------------------------------------------------------------------
Entity           | Architecture    | Library | Info | Compiler Version          | Compilation Options
------------------------------------------------------------------------------------------------------
spec_register_tb | TB_ARCHITECTURE | work    |      | 10.3.3558.6081  (Windows) | -O3
spec_register    | beh2            | work    |      | 10.3.3558.6081  (Windows) | -O3
------------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------------
VHDL Configuration                 | Library | Info | Compiler Version          | Compilation Options
------------------------------------------------------------------------------------------------------
testbench_for_spec_register        | work    |      | 10.3.3558.6081  (Windows) | -O3
------------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------------
VHDL Package                       | Library | Info | Compiler Version          | Compilation Options
------------------------------------------------------------------------------------------------------
standard                           | std     |      |                           | <unavailable>
TEXTIO                             | std     |      | 10.3.3558.6081  (Windows) |  -2008
std_logic_1164                     | ieee    |      | 10.3.3558.6081  (Windows) |  -2008
------------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------------
Library                            | Comment
------------------------------------------------------------------------------------------------------
ieee                               | Standard IEEE packages library
std                                | Standard VHDL library
work                               | None
------------------------------------------------------------------------------------------------------


Simulation Options: asim +access +r TESTBENCH_FOR_spec_register


The performance of simulation is reduced. Version Lattice Edition
