#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:44:18 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Sun Dec  8 17:04:14 2019
# Process ID: 14285
# Current directory: /home/brycetherower/Documents/vivado/ECE2029_Metronome/ECE2029_Metronome.runs/synth_1
# Command line: vivado -log metronome.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source metronome.tcl
# Log file: /home/brycetherower/Documents/vivado/ECE2029_Metronome/ECE2029_Metronome.runs/synth_1/metronome.vds
# Journal file: /home/brycetherower/Documents/vivado/ECE2029_Metronome/ECE2029_Metronome.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source metronome.tcl -notrace
Command: synth_design -top metronome -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14341 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1736.578 ; gain = 151.715 ; free physical = 3012 ; free virtual = 10933
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'metronome' [/home/brycetherower/Documents/vivado/ECE2029_Metronome/ECE2029_Metronome.srcs/sources_1/new/metronome.v:23]
INFO: [Synth 8-6157] synthesizing module 'button' [/home/brycetherower/Documents/vivado/ECE2029_Metronome/ECE2029_Metronome.srcs/sources_1/new/button.v:23]
	Parameter threshold bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'button' (1#1) [/home/brycetherower/Documents/vivado/ECE2029_Metronome/ECE2029_Metronome.srcs/sources_1/new/button.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter_3bit' [/home/brycetherower/Documents/vivado/ECE2029_Metronome/ECE2029_Metronome.srcs/sources_1/new/counter_3bit.v:45]
INFO: [Synth 8-6155] done synthesizing module 'counter_3bit' (2#1) [/home/brycetherower/Documents/vivado/ECE2029_Metronome/ECE2029_Metronome.srcs/sources_1/new/counter_3bit.v:45]
INFO: [Synth 8-6157] synthesizing module 'counter_2bit' [/home/brycetherower/Downloads/Jims_files/counter_2bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter_2bit' (3#1) [/home/brycetherower/Downloads/Jims_files/counter_2bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'tempo_selector' [/home/brycetherower/Documents/vivado/ECE2029_Metronome/ECE2029_Metronome.srcs/sources_1/new/tempo_selector.v:32]
INFO: [Synth 8-6155] done synthesizing module 'tempo_selector' (4#1) [/home/brycetherower/Documents/vivado/ECE2029_Metronome/ECE2029_Metronome.srcs/sources_1/new/tempo_selector.v:32]
INFO: [Synth 8-6157] synthesizing module 'time_signature_clock' [/home/brycetherower/Documents/vivado/ECE2029_Metronome/ECE2029_Metronome.srcs/sources_1/new/time_signature_clock.v:23]
	Parameter BEATS_PER_MEASURE bound to: 4 - type: integer 
	Parameter NOTE_BEAT bound to: 4 - type: integer 
	Parameter PULSE_LENGTH bound to: 10000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_signature_clock' (5#1) [/home/brycetherower/Documents/vivado/ECE2029_Metronome/ECE2029_Metronome.srcs/sources_1/new/time_signature_clock.v:23]
INFO: [Synth 8-6157] synthesizing module 'time_signature_clock__parameterized0' [/home/brycetherower/Documents/vivado/ECE2029_Metronome/ECE2029_Metronome.srcs/sources_1/new/time_signature_clock.v:23]
	Parameter BEATS_PER_MEASURE bound to: 3 - type: integer 
	Parameter NOTE_BEAT bound to: 4 - type: integer 
	Parameter PULSE_LENGTH bound to: 10000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_signature_clock__parameterized0' (5#1) [/home/brycetherower/Documents/vivado/ECE2029_Metronome/ECE2029_Metronome.srcs/sources_1/new/time_signature_clock.v:23]
INFO: [Synth 8-6157] synthesizing module 'time_signature_clock__parameterized1' [/home/brycetherower/Documents/vivado/ECE2029_Metronome/ECE2029_Metronome.srcs/sources_1/new/time_signature_clock.v:23]
	Parameter BEATS_PER_MEASURE bound to: 2 - type: integer 
	Parameter NOTE_BEAT bound to: 4 - type: integer 
	Parameter PULSE_LENGTH bound to: 10000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_signature_clock__parameterized1' (5#1) [/home/brycetherower/Documents/vivado/ECE2029_Metronome/ECE2029_Metronome.srcs/sources_1/new/time_signature_clock.v:23]
INFO: [Synth 8-6157] synthesizing module 'time_signature_clock__parameterized2' [/home/brycetherower/Documents/vivado/ECE2029_Metronome/ECE2029_Metronome.srcs/sources_1/new/time_signature_clock.v:23]
	Parameter BEATS_PER_MEASURE bound to: 6 - type: integer 
	Parameter NOTE_BEAT bound to: 8 - type: integer 
	Parameter PULSE_LENGTH bound to: 10000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_signature_clock__parameterized2' (5#1) [/home/brycetherower/Documents/vivado/ECE2029_Metronome/ECE2029_Metronome.srcs/sources_1/new/time_signature_clock.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1_2bit' [/home/brycetherower/Documents/vivado/ECE2029_Metronome/ECE2029_Metronome.srcs/sources_1/new/mux_4x1_2bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1_2bit' (6#1) [/home/brycetherower/Documents/vivado/ECE2029_Metronome/ECE2029_Metronome.srcs/sources_1/new/mux_4x1_2bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'tempo_to_sevenseg' [/home/brycetherower/Documents/vivado/ECE2029_Metronome/ECE2029_Metronome.srcs/sources_1/new/tempo_to_sevenseg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'tempo_to_sevenseg' (7#1) [/home/brycetherower/Documents/vivado/ECE2029_Metronome/ECE2029_Metronome.srcs/sources_1/new/tempo_to_sevenseg.v:23]
INFO: [Synth 8-6157] synthesizing module 'timesig_to_sevenseg' [/home/brycetherower/Documents/vivado/ECE2029_Metronome/ECE2029_Metronome.srcs/sources_1/new/timesig_to_sevenseg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'timesig_to_sevenseg' (8#1) [/home/brycetherower/Documents/vivado/ECE2029_Metronome/ECE2029_Metronome.srcs/sources_1/new/timesig_to_sevenseg.v:23]
INFO: [Synth 8-6157] synthesizing module 'slowclock' [/home/brycetherower/Downloads/Jims_files/slowclock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'slowclock' (9#1) [/home/brycetherower/Downloads/Jims_files/slowclock.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter_1bit' [/home/brycetherower/Documents/vivado/ECE2029_Metronome/ECE2029_Metronome.srcs/sources_1/new/counter_1bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter_1bit' (10#1) [/home/brycetherower/Documents/vivado/ECE2029_Metronome/ECE2029_Metronome.srcs/sources_1/new/counter_1bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_counter_2bit' [/home/brycetherower/Documents/vivado/ECE2029_Metronome/ECE2029_Metronome.srcs/sources_1/new/clk_counter_2bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_counter_2bit' (11#1) [/home/brycetherower/Documents/vivado/ECE2029_Metronome/ECE2029_Metronome.srcs/sources_1/new/clk_counter_2bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'four_by_one_mux' [/home/brycetherower/Downloads/Jims_files/four_by_one_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'four_by_one_mux' (12#1) [/home/brycetherower/Downloads/Jims_files/four_by_one_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'two_by_one_mux' [/home/brycetherower/Documents/vivado/ECE2029_Metronome/ECE2029_Metronome.srcs/sources_1/new/two_by_one_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'two_by_one_mux' (13#1) [/home/brycetherower/Documents/vivado/ECE2029_Metronome/ECE2029_Metronome.srcs/sources_1/new/two_by_one_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'two_to_four_decoder' [/home/brycetherower/Documents/vivado/ECE2029_Metronome/ECE2029_Metronome.srcs/sources_1/new/2_to_four_decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'two_to_four_decoder' (14#1) [/home/brycetherower/Documents/vivado/ECE2029_Metronome/ECE2029_Metronome.srcs/sources_1/new/2_to_four_decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'bcd7seg' [/home/brycetherower/Documents/vivado/ECE2029_Metronome/ECE2029_Metronome.srcs/sources_1/new/bcd7seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bcd7seg' (15#1) [/home/brycetherower/Documents/vivado/ECE2029_Metronome/ECE2029_Metronome.srcs/sources_1/new/bcd7seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'metronome' (16#1) [/home/brycetherower/Documents/vivado/ECE2029_Metronome/ECE2029_Metronome.srcs/sources_1/new/metronome.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1791.328 ; gain = 206.465 ; free physical = 3037 ; free virtual = 10959
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1794.297 ; gain = 209.434 ; free physical = 3033 ; free virtual = 10955
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1794.297 ; gain = 209.434 ; free physical = 3033 ; free virtual = 10955
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/brycetherower/Documents/vivado/ECE2029_Metronome/ECE2029_Metronome.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/home/brycetherower/Documents/vivado/ECE2029_Metronome/ECE2029_Metronome.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/brycetherower/Documents/vivado/ECE2029_Metronome/ECE2029_Metronome.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/metronome_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/metronome_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1938.000 ; gain = 0.000 ; free physical = 2938 ; free virtual = 10859
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1938.000 ; gain = 0.000 ; free physical = 2938 ; free virtual = 10859
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1938.000 ; gain = 353.137 ; free physical = 3012 ; free virtual = 10934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1938.000 ; gain = 353.137 ; free physical = 3012 ; free virtual = 10934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1938.000 ; gain = 353.137 ; free physical = 3012 ; free virtual = 10934
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/brycetherower/Documents/vivado/ECE2029_Metronome/ECE2029_Metronome.srcs/sources_1/new/button.v:47]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1938.000 ; gain = 353.137 ; free physical = 3003 ; free virtual = 10925
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 22    
+---Muxes : 
	   8 Input     27 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   8 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module button 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module counter_3bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module counter_2bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tempo_selector 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input     27 Bit        Muxes := 1     
Module time_signature_clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module time_signature_clock__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module time_signature_clock__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module time_signature_clock__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_4x1_2bit 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
Module tempo_to_sevenseg 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
Module timesig_to_sevenseg 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
Module slowclock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module counter_1bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module clk_counter_2bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module four_by_one_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module two_by_one_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module two_to_four_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1938.000 ; gain = 353.137 ; free physical = 2984 ; free virtual = 10909
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1938.000 ; gain = 353.137 ; free physical = 2865 ; free virtual = 10790
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1938.000 ; gain = 353.137 ; free physical = 2850 ; free virtual = 10775
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1938.000 ; gain = 353.137 ; free physical = 2848 ; free virtual = 10772
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1938.000 ; gain = 353.137 ; free physical = 2834 ; free virtual = 10758
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1938.000 ; gain = 353.137 ; free physical = 2834 ; free virtual = 10758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1938.000 ; gain = 353.137 ; free physical = 2834 ; free virtual = 10758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1938.000 ; gain = 353.137 ; free physical = 2834 ; free virtual = 10758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1938.000 ; gain = 353.137 ; free physical = 2834 ; free virtual = 10758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1938.000 ; gain = 353.137 ; free physical = 2834 ; free virtual = 10758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    84|
|3     |LUT1   |   111|
|4     |LUT2   |   134|
|5     |LUT3   |    14|
|6     |LUT4   |    46|
|7     |LUT5   |   114|
|8     |LUT6   |    91|
|9     |FDRE   |   310|
|10    |IBUF   |     7|
|11    |OBUF   |    15|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------------------------------------+------+
|      |Instance |Module                               |Cells |
+------+---------+-------------------------------------+------+
|1     |top      |                                     |   927|
|2     |  bC     |button                               |    85|
|3     |  bD     |button_0                             |    85|
|4     |  bL     |button_1                             |    85|
|5     |  bR     |button_2                             |    85|
|6     |  bU     |button_3                             |    85|
|7     |  c0     |counter_3bit                         |   133|
|8     |  c1     |counter_2bit                         |    14|
|9     |  c10    |counter_1bit                         |     4|
|10    |  c20    |clk_counter_2bit                     |    14|
|11    |  sclk   |slowclock                            |    33|
|12    |  tl_24  |time_signature_clock__parameterized1 |    61|
|13    |  tl_34  |time_signature_clock__parameterized0 |    79|
|14    |  tl_44  |time_signature_clock                 |    63|
|15    |  tl_68  |time_signature_clock__parameterized2 |    78|
+------+---------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1938.000 ; gain = 353.137 ; free physical = 2834 ; free virtual = 10758
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1938.000 ; gain = 209.434 ; free physical = 2889 ; free virtual = 10814
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1938.008 ; gain = 353.137 ; free physical = 2889 ; free virtual = 10814
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 84 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1944.938 ; gain = 0.000 ; free physical = 2839 ; free virtual = 10763
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1944.938 ; gain = 577.055 ; free physical = 2939 ; free virtual = 10864
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1944.938 ; gain = 0.000 ; free physical = 2939 ; free virtual = 10864
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/brycetherower/Documents/vivado/ECE2029_Metronome/ECE2029_Metronome.runs/synth_1/metronome.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file metronome_utilization_synth.rpt -pb metronome_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec  8 17:04:54 2019...
