

================================================================
== Vitis HLS Report for 'fft_64pt'
================================================================
* Date:           Sun Aug 31 16:41:51 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        radixfft
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.196 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      362|      362|  3.620 us|  3.620 us|  362|  362|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                               |                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                    Instance                   |               Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336  |fft_64pt_Pipeline_VITIS_LOOP_265_1  |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
        |grp_fft_32pt_fu_404                            |fft_32pt                            |      150|      150|  1.500 us|  1.500 us|  150|  150|       no|
        |grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444  |fft_64pt_Pipeline_VITIS_LOOP_271_2  |       34|       34|  0.340 us|  0.340 us|   34|   34|       no|
        |grp_fft_16pt_fu_496                            |fft_16pt                            |       54|       54|  0.540 us|  0.540 us|   54|   54|       no|
        |grp_fft_16pt_fu_520                            |fft_16pt                            |       54|       54|  0.540 us|  0.540 us|   54|   54|       no|
        |grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544  |fft_64pt_Pipeline_VITIS_LOOP_281_3  |       85|       85|  0.850 us|  0.850 us|   85|   85|       no|
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      4|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       20|  128|   35210|  28762|    0|
|Memory           |        0|    -|    3072|    128|    0|
|Multiplexer      |        -|    -|       -|   3632|    -|
|Register         |        -|    -|      14|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       20|  128|   38296|  32526|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        7|   58|      35|     61|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+------------------------------------+---------+----+-------+-------+-----+
    |                    Instance                   |               Module               | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +-----------------------------------------------+------------------------------------+---------+----+-------+-------+-----+
    |grp_fft_16pt_fu_496                            |fft_16pt                            |        4|  32|   7757|   6112|    0|
    |grp_fft_16pt_fu_520                            |fft_16pt                            |        4|  32|   7757|   6112|    0|
    |grp_fft_32pt_fu_404                            |fft_32pt                            |       10|  48|  17050|  14751|    0|
    |grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336  |fft_64pt_Pipeline_VITIS_LOOP_265_1  |        0|   0|     20|    149|    0|
    |grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444  |fft_64pt_Pipeline_VITIS_LOOP_271_2  |        0|   0|     20|    238|    0|
    |grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544  |fft_64pt_Pipeline_VITIS_LOOP_281_3  |        2|   0|   1286|   1000|    0|
    |mul_32s_18s_48_2_1_U569                        |mul_32s_18s_48_2_1                  |        0|   2|    165|     50|    0|
    |mul_32s_18s_48_2_1_U570                        |mul_32s_18s_48_2_1                  |        0|   2|    165|     50|    0|
    |mul_32s_18s_48_2_1_U571                        |mul_32s_18s_48_2_1                  |        0|   2|    165|     50|    0|
    |mul_32s_18s_48_2_1_U572                        |mul_32s_18s_48_2_1                  |        0|   2|    165|     50|    0|
    |mul_32s_18s_48_2_1_U573                        |mul_32s_18s_48_2_1                  |        0|   2|    165|     50|    0|
    |mul_32s_18s_48_2_1_U574                        |mul_32s_18s_48_2_1                  |        0|   2|    165|     50|    0|
    |mul_32s_18s_48_2_1_U575                        |mul_32s_18s_48_2_1                  |        0|   2|    165|     50|    0|
    |mul_32s_18s_48_2_1_U576                        |mul_32s_18s_48_2_1                  |        0|   2|    165|     50|    0|
    +-----------------------------------------------+------------------------------------+---------+----+-------+-------+-----+
    |Total                                          |                                    |       20| 128|  35210|  28762|    0|
    +-----------------------------------------------+------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+---------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory      |                 Module                | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+---------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |e_in_real_V_U      |fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W  |        0|  64|   2|    0|     4|   32|     1|          128|
    |e_in_real_V_1_U    |fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W  |        0|  64|   2|    0|     4|   32|     1|          128|
    |e_in_real_V_2_U    |fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W  |        0|  64|   2|    0|     4|   32|     1|          128|
    |e_in_real_V_3_U    |fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W  |        0|  64|   2|    0|     4|   32|     1|          128|
    |e_in_real_V_4_U    |fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W  |        0|  64|   2|    0|     4|   32|     1|          128|
    |e_in_real_V_5_U    |fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W  |        0|  64|   2|    0|     4|   32|     1|          128|
    |e_in_real_V_6_U    |fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W  |        0|  64|   2|    0|     4|   32|     1|          128|
    |e_in_real_V_7_U    |fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W  |        0|  64|   2|    0|     4|   32|     1|          128|
    |e_in_imag_V_U      |fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W  |        0|  64|   2|    0|     4|   32|     1|          128|
    |e_in_imag_V_1_U    |fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W  |        0|  64|   2|    0|     4|   32|     1|          128|
    |e_in_imag_V_2_U    |fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W  |        0|  64|   2|    0|     4|   32|     1|          128|
    |e_in_imag_V_3_U    |fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W  |        0|  64|   2|    0|     4|   32|     1|          128|
    |e_in_imag_V_4_U    |fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W  |        0|  64|   2|    0|     4|   32|     1|          128|
    |e_in_imag_V_5_U    |fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W  |        0|  64|   2|    0|     4|   32|     1|          128|
    |e_in_imag_V_6_U    |fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W  |        0|  64|   2|    0|     4|   32|     1|          128|
    |e_in_imag_V_7_U    |fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W  |        0|  64|   2|    0|     4|   32|     1|          128|
    |o1_in_real_V_U     |fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W  |        0|  64|   2|    0|     4|   32|     1|          128|
    |o1_in_real_V_1_U   |fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W  |        0|  64|   2|    0|     4|   32|     1|          128|
    |o1_in_real_V_2_U   |fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W  |        0|  64|   2|    0|     4|   32|     1|          128|
    |o1_in_real_V_3_U   |fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W  |        0|  64|   2|    0|     4|   32|     1|          128|
    |o1_in_imag_V_U     |fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W  |        0|  64|   2|    0|     4|   32|     1|          128|
    |o1_in_imag_V_1_U   |fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W  |        0|  64|   2|    0|     4|   32|     1|          128|
    |o1_in_imag_V_2_U   |fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W  |        0|  64|   2|    0|     4|   32|     1|          128|
    |o1_in_imag_V_3_U   |fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W  |        0|  64|   2|    0|     4|   32|     1|          128|
    |o2_in_real_V_U     |fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W  |        0|  64|   2|    0|     4|   32|     1|          128|
    |o2_in_real_V_1_U   |fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W  |        0|  64|   2|    0|     4|   32|     1|          128|
    |o2_in_real_V_2_U   |fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W  |        0|  64|   2|    0|     4|   32|     1|          128|
    |o2_in_real_V_3_U   |fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W  |        0|  64|   2|    0|     4|   32|     1|          128|
    |o2_in_imag_V_U     |fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W  |        0|  64|   2|    0|     4|   32|     1|          128|
    |o2_in_imag_V_1_U   |fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W  |        0|  64|   2|    0|     4|   32|     1|          128|
    |o2_in_imag_V_2_U   |fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W  |        0|  64|   2|    0|     4|   32|     1|          128|
    |o2_in_imag_V_3_U   |fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W  |        0|  64|   2|    0|     4|   32|     1|          128|
    |e_out_real_V_U     |fft_64pt_e_out_real_V_RAM_AUTO_1R1W    |        0|  32|   2|    0|     4|   32|     1|          128|
    |e_out_real_V_1_U   |fft_64pt_e_out_real_V_RAM_AUTO_1R1W    |        0|  32|   2|    0|     4|   32|     1|          128|
    |e_out_real_V_2_U   |fft_64pt_e_out_real_V_RAM_AUTO_1R1W    |        0|  32|   2|    0|     4|   32|     1|          128|
    |e_out_real_V_3_U   |fft_64pt_e_out_real_V_RAM_AUTO_1R1W    |        0|  32|   2|    0|     4|   32|     1|          128|
    |e_out_real_V_4_U   |fft_64pt_e_out_real_V_RAM_AUTO_1R1W    |        0|  32|   2|    0|     4|   32|     1|          128|
    |e_out_real_V_5_U   |fft_64pt_e_out_real_V_RAM_AUTO_1R1W    |        0|  32|   2|    0|     4|   32|     1|          128|
    |e_out_real_V_6_U   |fft_64pt_e_out_real_V_RAM_AUTO_1R1W    |        0|  32|   2|    0|     4|   32|     1|          128|
    |e_out_real_V_7_U   |fft_64pt_e_out_real_V_RAM_AUTO_1R1W    |        0|  32|   2|    0|     4|   32|     1|          128|
    |e_out_imag_V_U     |fft_64pt_e_out_real_V_RAM_AUTO_1R1W    |        0|  32|   2|    0|     4|   32|     1|          128|
    |e_out_imag_V_1_U   |fft_64pt_e_out_real_V_RAM_AUTO_1R1W    |        0|  32|   2|    0|     4|   32|     1|          128|
    |e_out_imag_V_2_U   |fft_64pt_e_out_real_V_RAM_AUTO_1R1W    |        0|  32|   2|    0|     4|   32|     1|          128|
    |e_out_imag_V_3_U   |fft_64pt_e_out_real_V_RAM_AUTO_1R1W    |        0|  32|   2|    0|     4|   32|     1|          128|
    |e_out_imag_V_4_U   |fft_64pt_e_out_real_V_RAM_AUTO_1R1W    |        0|  32|   2|    0|     4|   32|     1|          128|
    |e_out_imag_V_5_U   |fft_64pt_e_out_real_V_RAM_AUTO_1R1W    |        0|  32|   2|    0|     4|   32|     1|          128|
    |e_out_imag_V_6_U   |fft_64pt_e_out_real_V_RAM_AUTO_1R1W    |        0|  32|   2|    0|     4|   32|     1|          128|
    |e_out_imag_V_7_U   |fft_64pt_e_out_real_V_RAM_AUTO_1R1W    |        0|  32|   2|    0|     4|   32|     1|          128|
    |o1_out_real_V_U    |fft_64pt_e_out_real_V_RAM_AUTO_1R1W    |        0|  32|   2|    0|     4|   32|     1|          128|
    |o1_out_real_V_1_U  |fft_64pt_e_out_real_V_RAM_AUTO_1R1W    |        0|  32|   2|    0|     4|   32|     1|          128|
    |o1_out_real_V_2_U  |fft_64pt_e_out_real_V_RAM_AUTO_1R1W    |        0|  32|   2|    0|     4|   32|     1|          128|
    |o1_out_real_V_3_U  |fft_64pt_e_out_real_V_RAM_AUTO_1R1W    |        0|  32|   2|    0|     4|   32|     1|          128|
    |o1_out_imag_V_U    |fft_64pt_e_out_real_V_RAM_AUTO_1R1W    |        0|  32|   2|    0|     4|   32|     1|          128|
    |o1_out_imag_V_1_U  |fft_64pt_e_out_real_V_RAM_AUTO_1R1W    |        0|  32|   2|    0|     4|   32|     1|          128|
    |o1_out_imag_V_2_U  |fft_64pt_e_out_real_V_RAM_AUTO_1R1W    |        0|  32|   2|    0|     4|   32|     1|          128|
    |o1_out_imag_V_3_U  |fft_64pt_e_out_real_V_RAM_AUTO_1R1W    |        0|  32|   2|    0|     4|   32|     1|          128|
    |o2_out_real_V_U    |fft_64pt_e_out_real_V_RAM_AUTO_1R1W    |        0|  32|   2|    0|     4|   32|     1|          128|
    |o2_out_real_V_1_U  |fft_64pt_e_out_real_V_RAM_AUTO_1R1W    |        0|  32|   2|    0|     4|   32|     1|          128|
    |o2_out_real_V_2_U  |fft_64pt_e_out_real_V_RAM_AUTO_1R1W    |        0|  32|   2|    0|     4|   32|     1|          128|
    |o2_out_real_V_3_U  |fft_64pt_e_out_real_V_RAM_AUTO_1R1W    |        0|  32|   2|    0|     4|   32|     1|          128|
    |o2_out_imag_V_U    |fft_64pt_e_out_real_V_RAM_AUTO_1R1W    |        0|  32|   2|    0|     4|   32|     1|          128|
    |o2_out_imag_V_1_U  |fft_64pt_e_out_real_V_RAM_AUTO_1R1W    |        0|  32|   2|    0|     4|   32|     1|          128|
    |o2_out_imag_V_2_U  |fft_64pt_e_out_real_V_RAM_AUTO_1R1W    |        0|  32|   2|    0|     4|   32|     1|          128|
    |o2_out_imag_V_3_U  |fft_64pt_e_out_real_V_RAM_AUTO_1R1W    |        0|  32|   2|    0|     4|   32|     1|          128|
    +-------------------+---------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total              |                                       |        0|3072| 128|    0|   256| 2048|    64|         8192|
    +-------------------+---------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state4_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state6_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   4|           2|           2|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  48|          9|    1|          9|
    |e_in_imag_V_1_address0    |  14|          3|    2|          6|
    |e_in_imag_V_1_ce0         |  14|          3|    1|          3|
    |e_in_imag_V_1_ce1         |   9|          2|    1|          2|
    |e_in_imag_V_1_we0         |   9|          2|    1|          2|
    |e_in_imag_V_2_address0    |  14|          3|    2|          6|
    |e_in_imag_V_2_ce0         |  14|          3|    1|          3|
    |e_in_imag_V_2_ce1         |   9|          2|    1|          2|
    |e_in_imag_V_2_we0         |   9|          2|    1|          2|
    |e_in_imag_V_3_address0    |  14|          3|    2|          6|
    |e_in_imag_V_3_ce0         |  14|          3|    1|          3|
    |e_in_imag_V_3_ce1         |   9|          2|    1|          2|
    |e_in_imag_V_3_we0         |   9|          2|    1|          2|
    |e_in_imag_V_4_address0    |  14|          3|    2|          6|
    |e_in_imag_V_4_ce0         |  14|          3|    1|          3|
    |e_in_imag_V_4_ce1         |   9|          2|    1|          2|
    |e_in_imag_V_4_we0         |   9|          2|    1|          2|
    |e_in_imag_V_5_address0    |  14|          3|    2|          6|
    |e_in_imag_V_5_ce0         |  14|          3|    1|          3|
    |e_in_imag_V_5_ce1         |   9|          2|    1|          2|
    |e_in_imag_V_5_we0         |   9|          2|    1|          2|
    |e_in_imag_V_6_address0    |  14|          3|    2|          6|
    |e_in_imag_V_6_ce0         |  14|          3|    1|          3|
    |e_in_imag_V_6_ce1         |   9|          2|    1|          2|
    |e_in_imag_V_6_we0         |   9|          2|    1|          2|
    |e_in_imag_V_7_address0    |  14|          3|    2|          6|
    |e_in_imag_V_7_ce0         |  14|          3|    1|          3|
    |e_in_imag_V_7_ce1         |   9|          2|    1|          2|
    |e_in_imag_V_7_we0         |   9|          2|    1|          2|
    |e_in_imag_V_address0      |  14|          3|    2|          6|
    |e_in_imag_V_ce0           |  14|          3|    1|          3|
    |e_in_imag_V_ce1           |   9|          2|    1|          2|
    |e_in_imag_V_we0           |   9|          2|    1|          2|
    |e_in_real_V_1_address0    |  14|          3|    2|          6|
    |e_in_real_V_1_ce0         |  14|          3|    1|          3|
    |e_in_real_V_1_ce1         |   9|          2|    1|          2|
    |e_in_real_V_1_we0         |   9|          2|    1|          2|
    |e_in_real_V_2_address0    |  14|          3|    2|          6|
    |e_in_real_V_2_ce0         |  14|          3|    1|          3|
    |e_in_real_V_2_ce1         |   9|          2|    1|          2|
    |e_in_real_V_2_we0         |   9|          2|    1|          2|
    |e_in_real_V_3_address0    |  14|          3|    2|          6|
    |e_in_real_V_3_ce0         |  14|          3|    1|          3|
    |e_in_real_V_3_ce1         |   9|          2|    1|          2|
    |e_in_real_V_3_we0         |   9|          2|    1|          2|
    |e_in_real_V_4_address0    |  14|          3|    2|          6|
    |e_in_real_V_4_ce0         |  14|          3|    1|          3|
    |e_in_real_V_4_ce1         |   9|          2|    1|          2|
    |e_in_real_V_4_we0         |   9|          2|    1|          2|
    |e_in_real_V_5_address0    |  14|          3|    2|          6|
    |e_in_real_V_5_ce0         |  14|          3|    1|          3|
    |e_in_real_V_5_ce1         |   9|          2|    1|          2|
    |e_in_real_V_5_we0         |   9|          2|    1|          2|
    |e_in_real_V_6_address0    |  14|          3|    2|          6|
    |e_in_real_V_6_ce0         |  14|          3|    1|          3|
    |e_in_real_V_6_ce1         |   9|          2|    1|          2|
    |e_in_real_V_6_we0         |   9|          2|    1|          2|
    |e_in_real_V_7_address0    |  14|          3|    2|          6|
    |e_in_real_V_7_ce0         |  14|          3|    1|          3|
    |e_in_real_V_7_ce1         |   9|          2|    1|          2|
    |e_in_real_V_7_we0         |   9|          2|    1|          2|
    |e_in_real_V_address0      |  14|          3|    2|          6|
    |e_in_real_V_ce0           |  14|          3|    1|          3|
    |e_in_real_V_ce1           |   9|          2|    1|          2|
    |e_in_real_V_we0           |   9|          2|    1|          2|
    |e_out_imag_V_1_address0   |  14|          3|    2|          6|
    |e_out_imag_V_1_ce0        |  14|          3|    1|          3|
    |e_out_imag_V_1_we0        |   9|          2|    1|          2|
    |e_out_imag_V_2_address0   |  14|          3|    2|          6|
    |e_out_imag_V_2_ce0        |  14|          3|    1|          3|
    |e_out_imag_V_2_we0        |   9|          2|    1|          2|
    |e_out_imag_V_3_address0   |  14|          3|    2|          6|
    |e_out_imag_V_3_ce0        |  14|          3|    1|          3|
    |e_out_imag_V_3_we0        |   9|          2|    1|          2|
    |e_out_imag_V_4_address0   |  14|          3|    2|          6|
    |e_out_imag_V_4_ce0        |  14|          3|    1|          3|
    |e_out_imag_V_4_we0        |   9|          2|    1|          2|
    |e_out_imag_V_5_address0   |  14|          3|    2|          6|
    |e_out_imag_V_5_ce0        |  14|          3|    1|          3|
    |e_out_imag_V_5_we0        |   9|          2|    1|          2|
    |e_out_imag_V_6_address0   |  14|          3|    2|          6|
    |e_out_imag_V_6_ce0        |  14|          3|    1|          3|
    |e_out_imag_V_6_we0        |   9|          2|    1|          2|
    |e_out_imag_V_7_address0   |  14|          3|    2|          6|
    |e_out_imag_V_7_ce0        |  14|          3|    1|          3|
    |e_out_imag_V_7_we0        |   9|          2|    1|          2|
    |e_out_imag_V_address0     |  14|          3|    2|          6|
    |e_out_imag_V_ce0          |  14|          3|    1|          3|
    |e_out_imag_V_we0          |   9|          2|    1|          2|
    |e_out_real_V_1_address0   |  14|          3|    2|          6|
    |e_out_real_V_1_ce0        |  14|          3|    1|          3|
    |e_out_real_V_1_we0        |   9|          2|    1|          2|
    |e_out_real_V_2_address0   |  14|          3|    2|          6|
    |e_out_real_V_2_ce0        |  14|          3|    1|          3|
    |e_out_real_V_2_we0        |   9|          2|    1|          2|
    |e_out_real_V_3_address0   |  14|          3|    2|          6|
    |e_out_real_V_3_ce0        |  14|          3|    1|          3|
    |e_out_real_V_3_we0        |   9|          2|    1|          2|
    |e_out_real_V_4_address0   |  14|          3|    2|          6|
    |e_out_real_V_4_ce0        |  14|          3|    1|          3|
    |e_out_real_V_4_we0        |   9|          2|    1|          2|
    |e_out_real_V_5_address0   |  14|          3|    2|          6|
    |e_out_real_V_5_ce0        |  14|          3|    1|          3|
    |e_out_real_V_5_we0        |   9|          2|    1|          2|
    |e_out_real_V_6_address0   |  14|          3|    2|          6|
    |e_out_real_V_6_ce0        |  14|          3|    1|          3|
    |e_out_real_V_6_we0        |   9|          2|    1|          2|
    |e_out_real_V_7_address0   |  14|          3|    2|          6|
    |e_out_real_V_7_ce0        |  14|          3|    1|          3|
    |e_out_real_V_7_we0        |   9|          2|    1|          2|
    |e_out_real_V_address0     |  14|          3|    2|          6|
    |e_out_real_V_ce0          |  14|          3|    1|          3|
    |e_out_real_V_we0          |   9|          2|    1|          2|
    |grp_fu_616_ce             |  14|          3|    1|          3|
    |grp_fu_616_p0             |  14|          3|   32|         96|
    |grp_fu_616_p1             |  14|          3|   18|         54|
    |grp_fu_620_ce             |  14|          3|    1|          3|
    |grp_fu_620_p0             |  14|          3|   32|         96|
    |grp_fu_620_p1             |  14|          3|   18|         54|
    |grp_fu_624_ce             |  14|          3|    1|          3|
    |grp_fu_624_p0             |  14|          3|   32|         96|
    |grp_fu_624_p1             |  14|          3|   18|         54|
    |grp_fu_628_ce             |  14|          3|    1|          3|
    |grp_fu_628_p0             |  14|          3|   32|         96|
    |grp_fu_628_p1             |  14|          3|   18|         54|
    |grp_fu_632_ce             |  14|          3|    1|          3|
    |grp_fu_632_p0             |  14|          3|   32|         96|
    |grp_fu_632_p1             |  14|          3|   18|         54|
    |grp_fu_636_ce             |  14|          3|    1|          3|
    |grp_fu_636_p0             |  14|          3|   32|         96|
    |grp_fu_636_p1             |  14|          3|   18|         54|
    |grp_fu_640_ce             |  14|          3|    1|          3|
    |grp_fu_640_p0             |  14|          3|   32|         96|
    |grp_fu_640_p1             |  14|          3|   18|         54|
    |grp_fu_644_ce             |  14|          3|    1|          3|
    |grp_fu_644_p0             |  14|          3|   32|         96|
    |grp_fu_644_p1             |  14|          3|   18|         54|
    |in_imag_0_address0        |  14|          3|    3|          9|
    |in_imag_0_ce0             |  14|          3|    1|          3|
    |in_imag_0_ce1             |   9|          2|    1|          2|
    |in_imag_1_address0        |  14|          3|    3|          9|
    |in_imag_1_ce0             |  14|          3|    1|          3|
    |in_imag_1_ce1             |   9|          2|    1|          2|
    |in_imag_2_address0        |  14|          3|    3|          9|
    |in_imag_2_ce0             |  14|          3|    1|          3|
    |in_imag_2_ce1             |   9|          2|    1|          2|
    |in_imag_3_address0        |  14|          3|    3|          9|
    |in_imag_3_ce0             |  14|          3|    1|          3|
    |in_imag_3_ce1             |   9|          2|    1|          2|
    |in_imag_4_address0        |  14|          3|    3|          9|
    |in_imag_4_ce0             |  14|          3|    1|          3|
    |in_imag_4_ce1             |   9|          2|    1|          2|
    |in_imag_5_address0        |  14|          3|    3|          9|
    |in_imag_5_ce0             |  14|          3|    1|          3|
    |in_imag_5_ce1             |   9|          2|    1|          2|
    |in_imag_6_address0        |  14|          3|    3|          9|
    |in_imag_6_ce0             |  14|          3|    1|          3|
    |in_imag_6_ce1             |   9|          2|    1|          2|
    |in_imag_7_address0        |  14|          3|    3|          9|
    |in_imag_7_ce0             |  14|          3|    1|          3|
    |in_imag_7_ce1             |   9|          2|    1|          2|
    |in_real_0_address0        |  14|          3|    3|          9|
    |in_real_0_ce0             |  14|          3|    1|          3|
    |in_real_0_ce1             |   9|          2|    1|          2|
    |in_real_1_address0        |  14|          3|    3|          9|
    |in_real_1_ce0             |  14|          3|    1|          3|
    |in_real_1_ce1             |   9|          2|    1|          2|
    |in_real_2_address0        |  14|          3|    3|          9|
    |in_real_2_ce0             |  14|          3|    1|          3|
    |in_real_2_ce1             |   9|          2|    1|          2|
    |in_real_3_address0        |  14|          3|    3|          9|
    |in_real_3_ce0             |  14|          3|    1|          3|
    |in_real_3_ce1             |   9|          2|    1|          2|
    |in_real_4_address0        |  14|          3|    3|          9|
    |in_real_4_ce0             |  14|          3|    1|          3|
    |in_real_4_ce1             |   9|          2|    1|          2|
    |in_real_5_address0        |  14|          3|    3|          9|
    |in_real_5_ce0             |  14|          3|    1|          3|
    |in_real_5_ce1             |   9|          2|    1|          2|
    |in_real_6_address0        |  14|          3|    3|          9|
    |in_real_6_ce0             |  14|          3|    1|          3|
    |in_real_6_ce1             |   9|          2|    1|          2|
    |in_real_7_address0        |  14|          3|    3|          9|
    |in_real_7_ce0             |  14|          3|    1|          3|
    |in_real_7_ce1             |   9|          2|    1|          2|
    |o1_in_imag_V_1_address0   |  14|          3|    2|          6|
    |o1_in_imag_V_1_ce0        |  14|          3|    1|          3|
    |o1_in_imag_V_1_ce1        |   9|          2|    1|          2|
    |o1_in_imag_V_1_we0        |   9|          2|    1|          2|
    |o1_in_imag_V_2_address0   |  14|          3|    2|          6|
    |o1_in_imag_V_2_ce0        |  14|          3|    1|          3|
    |o1_in_imag_V_2_ce1        |   9|          2|    1|          2|
    |o1_in_imag_V_2_we0        |   9|          2|    1|          2|
    |o1_in_imag_V_3_address0   |  14|          3|    2|          6|
    |o1_in_imag_V_3_ce0        |  14|          3|    1|          3|
    |o1_in_imag_V_3_ce1        |   9|          2|    1|          2|
    |o1_in_imag_V_3_we0        |   9|          2|    1|          2|
    |o1_in_imag_V_address0     |  14|          3|    2|          6|
    |o1_in_imag_V_ce0          |  14|          3|    1|          3|
    |o1_in_imag_V_ce1          |   9|          2|    1|          2|
    |o1_in_imag_V_we0          |   9|          2|    1|          2|
    |o1_in_real_V_1_address0   |  14|          3|    2|          6|
    |o1_in_real_V_1_ce0        |  14|          3|    1|          3|
    |o1_in_real_V_1_ce1        |   9|          2|    1|          2|
    |o1_in_real_V_1_we0        |   9|          2|    1|          2|
    |o1_in_real_V_2_address0   |  14|          3|    2|          6|
    |o1_in_real_V_2_ce0        |  14|          3|    1|          3|
    |o1_in_real_V_2_ce1        |   9|          2|    1|          2|
    |o1_in_real_V_2_we0        |   9|          2|    1|          2|
    |o1_in_real_V_3_address0   |  14|          3|    2|          6|
    |o1_in_real_V_3_ce0        |  14|          3|    1|          3|
    |o1_in_real_V_3_ce1        |   9|          2|    1|          2|
    |o1_in_real_V_3_we0        |   9|          2|    1|          2|
    |o1_in_real_V_address0     |  14|          3|    2|          6|
    |o1_in_real_V_ce0          |  14|          3|    1|          3|
    |o1_in_real_V_ce1          |   9|          2|    1|          2|
    |o1_in_real_V_we0          |   9|          2|    1|          2|
    |o1_out_imag_V_1_address0  |  14|          3|    2|          6|
    |o1_out_imag_V_1_ce0       |  14|          3|    1|          3|
    |o1_out_imag_V_1_we0       |   9|          2|    1|          2|
    |o1_out_imag_V_2_address0  |  14|          3|    2|          6|
    |o1_out_imag_V_2_ce0       |  14|          3|    1|          3|
    |o1_out_imag_V_2_we0       |   9|          2|    1|          2|
    |o1_out_imag_V_3_address0  |  14|          3|    2|          6|
    |o1_out_imag_V_3_ce0       |  14|          3|    1|          3|
    |o1_out_imag_V_3_we0       |   9|          2|    1|          2|
    |o1_out_imag_V_address0    |  14|          3|    2|          6|
    |o1_out_imag_V_ce0         |  14|          3|    1|          3|
    |o1_out_imag_V_we0         |   9|          2|    1|          2|
    |o1_out_real_V_1_address0  |  14|          3|    2|          6|
    |o1_out_real_V_1_ce0       |  14|          3|    1|          3|
    |o1_out_real_V_1_we0       |   9|          2|    1|          2|
    |o1_out_real_V_2_address0  |  14|          3|    2|          6|
    |o1_out_real_V_2_ce0       |  14|          3|    1|          3|
    |o1_out_real_V_2_we0       |   9|          2|    1|          2|
    |o1_out_real_V_3_address0  |  14|          3|    2|          6|
    |o1_out_real_V_3_ce0       |  14|          3|    1|          3|
    |o1_out_real_V_3_we0       |   9|          2|    1|          2|
    |o1_out_real_V_address0    |  14|          3|    2|          6|
    |o1_out_real_V_ce0         |  14|          3|    1|          3|
    |o1_out_real_V_we0         |   9|          2|    1|          2|
    |o2_in_imag_V_1_address0   |  14|          3|    2|          6|
    |o2_in_imag_V_1_ce0        |  14|          3|    1|          3|
    |o2_in_imag_V_1_ce1        |   9|          2|    1|          2|
    |o2_in_imag_V_1_we0        |   9|          2|    1|          2|
    |o2_in_imag_V_2_address0   |  14|          3|    2|          6|
    |o2_in_imag_V_2_ce0        |  14|          3|    1|          3|
    |o2_in_imag_V_2_ce1        |   9|          2|    1|          2|
    |o2_in_imag_V_2_we0        |   9|          2|    1|          2|
    |o2_in_imag_V_3_address0   |  14|          3|    2|          6|
    |o2_in_imag_V_3_ce0        |  14|          3|    1|          3|
    |o2_in_imag_V_3_ce1        |   9|          2|    1|          2|
    |o2_in_imag_V_3_we0        |   9|          2|    1|          2|
    |o2_in_imag_V_address0     |  14|          3|    2|          6|
    |o2_in_imag_V_ce0          |  14|          3|    1|          3|
    |o2_in_imag_V_ce1          |   9|          2|    1|          2|
    |o2_in_imag_V_we0          |   9|          2|    1|          2|
    |o2_in_real_V_1_address0   |  14|          3|    2|          6|
    |o2_in_real_V_1_ce0        |  14|          3|    1|          3|
    |o2_in_real_V_1_ce1        |   9|          2|    1|          2|
    |o2_in_real_V_1_we0        |   9|          2|    1|          2|
    |o2_in_real_V_2_address0   |  14|          3|    2|          6|
    |o2_in_real_V_2_ce0        |  14|          3|    1|          3|
    |o2_in_real_V_2_ce1        |   9|          2|    1|          2|
    |o2_in_real_V_2_we0        |   9|          2|    1|          2|
    |o2_in_real_V_3_address0   |  14|          3|    2|          6|
    |o2_in_real_V_3_ce0        |  14|          3|    1|          3|
    |o2_in_real_V_3_ce1        |   9|          2|    1|          2|
    |o2_in_real_V_3_we0        |   9|          2|    1|          2|
    |o2_in_real_V_address0     |  14|          3|    2|          6|
    |o2_in_real_V_ce0          |  14|          3|    1|          3|
    |o2_in_real_V_ce1          |   9|          2|    1|          2|
    |o2_in_real_V_we0          |   9|          2|    1|          2|
    |o2_out_imag_V_1_address0  |  14|          3|    2|          6|
    |o2_out_imag_V_1_ce0       |  14|          3|    1|          3|
    |o2_out_imag_V_1_we0       |   9|          2|    1|          2|
    |o2_out_imag_V_2_address0  |  14|          3|    2|          6|
    |o2_out_imag_V_2_ce0       |  14|          3|    1|          3|
    |o2_out_imag_V_2_we0       |   9|          2|    1|          2|
    |o2_out_imag_V_3_address0  |  14|          3|    2|          6|
    |o2_out_imag_V_3_ce0       |  14|          3|    1|          3|
    |o2_out_imag_V_3_we0       |   9|          2|    1|          2|
    |o2_out_imag_V_address0    |  14|          3|    2|          6|
    |o2_out_imag_V_ce0         |  14|          3|    1|          3|
    |o2_out_imag_V_we0         |   9|          2|    1|          2|
    |o2_out_real_V_1_address0  |  14|          3|    2|          6|
    |o2_out_real_V_1_ce0       |  14|          3|    1|          3|
    |o2_out_real_V_1_we0       |   9|          2|    1|          2|
    |o2_out_real_V_2_address0  |  14|          3|    2|          6|
    |o2_out_real_V_2_ce0       |  14|          3|    1|          3|
    |o2_out_real_V_2_we0       |   9|          2|    1|          2|
    |o2_out_real_V_3_address0  |  14|          3|    2|          6|
    |o2_out_real_V_3_ce0       |  14|          3|    1|          3|
    |o2_out_real_V_3_we0       |   9|          2|    1|          2|
    |o2_out_real_V_address0    |  14|          3|    2|          6|
    |o2_out_real_V_ce0         |  14|          3|    1|          3|
    |o2_out_real_V_we0         |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |3632|        785|  777|       2225|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+---+----+-----+-----------+
    |                            Name                            | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                   |  8|   0|    8|          0|
    |grp_fft_16pt_fu_496_ap_start_reg                            |  1|   0|    1|          0|
    |grp_fft_16pt_fu_520_ap_start_reg                            |  1|   0|    1|          0|
    |grp_fft_32pt_fu_404_ap_start_reg                            |  1|   0|    1|          0|
    |grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_ap_start_reg  |  1|   0|    1|          0|
    |grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_ap_start_reg  |  1|   0|    1|          0|
    |grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_ap_start_reg  |  1|   0|    1|          0|
    +------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                       | 14|   0|   14|          0|
    +------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|      fft_64pt|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|      fft_64pt|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|      fft_64pt|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|      fft_64pt|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|      fft_64pt|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|      fft_64pt|  return value|
|in_real_0_address0   |  out|    3|   ap_memory|     in_real_0|         array|
|in_real_0_ce0        |  out|    1|   ap_memory|     in_real_0|         array|
|in_real_0_q0         |   in|   32|   ap_memory|     in_real_0|         array|
|in_real_0_address1   |  out|    3|   ap_memory|     in_real_0|         array|
|in_real_0_ce1        |  out|    1|   ap_memory|     in_real_0|         array|
|in_real_0_q1         |   in|   32|   ap_memory|     in_real_0|         array|
|in_real_1_address0   |  out|    3|   ap_memory|     in_real_1|         array|
|in_real_1_ce0        |  out|    1|   ap_memory|     in_real_1|         array|
|in_real_1_q0         |   in|   32|   ap_memory|     in_real_1|         array|
|in_real_1_address1   |  out|    3|   ap_memory|     in_real_1|         array|
|in_real_1_ce1        |  out|    1|   ap_memory|     in_real_1|         array|
|in_real_1_q1         |   in|   32|   ap_memory|     in_real_1|         array|
|in_real_2_address0   |  out|    3|   ap_memory|     in_real_2|         array|
|in_real_2_ce0        |  out|    1|   ap_memory|     in_real_2|         array|
|in_real_2_q0         |   in|   32|   ap_memory|     in_real_2|         array|
|in_real_2_address1   |  out|    3|   ap_memory|     in_real_2|         array|
|in_real_2_ce1        |  out|    1|   ap_memory|     in_real_2|         array|
|in_real_2_q1         |   in|   32|   ap_memory|     in_real_2|         array|
|in_real_3_address0   |  out|    3|   ap_memory|     in_real_3|         array|
|in_real_3_ce0        |  out|    1|   ap_memory|     in_real_3|         array|
|in_real_3_q0         |   in|   32|   ap_memory|     in_real_3|         array|
|in_real_3_address1   |  out|    3|   ap_memory|     in_real_3|         array|
|in_real_3_ce1        |  out|    1|   ap_memory|     in_real_3|         array|
|in_real_3_q1         |   in|   32|   ap_memory|     in_real_3|         array|
|in_real_4_address0   |  out|    3|   ap_memory|     in_real_4|         array|
|in_real_4_ce0        |  out|    1|   ap_memory|     in_real_4|         array|
|in_real_4_q0         |   in|   32|   ap_memory|     in_real_4|         array|
|in_real_4_address1   |  out|    3|   ap_memory|     in_real_4|         array|
|in_real_4_ce1        |  out|    1|   ap_memory|     in_real_4|         array|
|in_real_4_q1         |   in|   32|   ap_memory|     in_real_4|         array|
|in_real_5_address0   |  out|    3|   ap_memory|     in_real_5|         array|
|in_real_5_ce0        |  out|    1|   ap_memory|     in_real_5|         array|
|in_real_5_q0         |   in|   32|   ap_memory|     in_real_5|         array|
|in_real_5_address1   |  out|    3|   ap_memory|     in_real_5|         array|
|in_real_5_ce1        |  out|    1|   ap_memory|     in_real_5|         array|
|in_real_5_q1         |   in|   32|   ap_memory|     in_real_5|         array|
|in_real_6_address0   |  out|    3|   ap_memory|     in_real_6|         array|
|in_real_6_ce0        |  out|    1|   ap_memory|     in_real_6|         array|
|in_real_6_q0         |   in|   32|   ap_memory|     in_real_6|         array|
|in_real_6_address1   |  out|    3|   ap_memory|     in_real_6|         array|
|in_real_6_ce1        |  out|    1|   ap_memory|     in_real_6|         array|
|in_real_6_q1         |   in|   32|   ap_memory|     in_real_6|         array|
|in_real_7_address0   |  out|    3|   ap_memory|     in_real_7|         array|
|in_real_7_ce0        |  out|    1|   ap_memory|     in_real_7|         array|
|in_real_7_q0         |   in|   32|   ap_memory|     in_real_7|         array|
|in_real_7_address1   |  out|    3|   ap_memory|     in_real_7|         array|
|in_real_7_ce1        |  out|    1|   ap_memory|     in_real_7|         array|
|in_real_7_q1         |   in|   32|   ap_memory|     in_real_7|         array|
|in_imag_0_address0   |  out|    3|   ap_memory|     in_imag_0|         array|
|in_imag_0_ce0        |  out|    1|   ap_memory|     in_imag_0|         array|
|in_imag_0_q0         |   in|   32|   ap_memory|     in_imag_0|         array|
|in_imag_0_address1   |  out|    3|   ap_memory|     in_imag_0|         array|
|in_imag_0_ce1        |  out|    1|   ap_memory|     in_imag_0|         array|
|in_imag_0_q1         |   in|   32|   ap_memory|     in_imag_0|         array|
|in_imag_1_address0   |  out|    3|   ap_memory|     in_imag_1|         array|
|in_imag_1_ce0        |  out|    1|   ap_memory|     in_imag_1|         array|
|in_imag_1_q0         |   in|   32|   ap_memory|     in_imag_1|         array|
|in_imag_1_address1   |  out|    3|   ap_memory|     in_imag_1|         array|
|in_imag_1_ce1        |  out|    1|   ap_memory|     in_imag_1|         array|
|in_imag_1_q1         |   in|   32|   ap_memory|     in_imag_1|         array|
|in_imag_2_address0   |  out|    3|   ap_memory|     in_imag_2|         array|
|in_imag_2_ce0        |  out|    1|   ap_memory|     in_imag_2|         array|
|in_imag_2_q0         |   in|   32|   ap_memory|     in_imag_2|         array|
|in_imag_2_address1   |  out|    3|   ap_memory|     in_imag_2|         array|
|in_imag_2_ce1        |  out|    1|   ap_memory|     in_imag_2|         array|
|in_imag_2_q1         |   in|   32|   ap_memory|     in_imag_2|         array|
|in_imag_3_address0   |  out|    3|   ap_memory|     in_imag_3|         array|
|in_imag_3_ce0        |  out|    1|   ap_memory|     in_imag_3|         array|
|in_imag_3_q0         |   in|   32|   ap_memory|     in_imag_3|         array|
|in_imag_3_address1   |  out|    3|   ap_memory|     in_imag_3|         array|
|in_imag_3_ce1        |  out|    1|   ap_memory|     in_imag_3|         array|
|in_imag_3_q1         |   in|   32|   ap_memory|     in_imag_3|         array|
|in_imag_4_address0   |  out|    3|   ap_memory|     in_imag_4|         array|
|in_imag_4_ce0        |  out|    1|   ap_memory|     in_imag_4|         array|
|in_imag_4_q0         |   in|   32|   ap_memory|     in_imag_4|         array|
|in_imag_4_address1   |  out|    3|   ap_memory|     in_imag_4|         array|
|in_imag_4_ce1        |  out|    1|   ap_memory|     in_imag_4|         array|
|in_imag_4_q1         |   in|   32|   ap_memory|     in_imag_4|         array|
|in_imag_5_address0   |  out|    3|   ap_memory|     in_imag_5|         array|
|in_imag_5_ce0        |  out|    1|   ap_memory|     in_imag_5|         array|
|in_imag_5_q0         |   in|   32|   ap_memory|     in_imag_5|         array|
|in_imag_5_address1   |  out|    3|   ap_memory|     in_imag_5|         array|
|in_imag_5_ce1        |  out|    1|   ap_memory|     in_imag_5|         array|
|in_imag_5_q1         |   in|   32|   ap_memory|     in_imag_5|         array|
|in_imag_6_address0   |  out|    3|   ap_memory|     in_imag_6|         array|
|in_imag_6_ce0        |  out|    1|   ap_memory|     in_imag_6|         array|
|in_imag_6_q0         |   in|   32|   ap_memory|     in_imag_6|         array|
|in_imag_6_address1   |  out|    3|   ap_memory|     in_imag_6|         array|
|in_imag_6_ce1        |  out|    1|   ap_memory|     in_imag_6|         array|
|in_imag_6_q1         |   in|   32|   ap_memory|     in_imag_6|         array|
|in_imag_7_address0   |  out|    3|   ap_memory|     in_imag_7|         array|
|in_imag_7_ce0        |  out|    1|   ap_memory|     in_imag_7|         array|
|in_imag_7_q0         |   in|   32|   ap_memory|     in_imag_7|         array|
|in_imag_7_address1   |  out|    3|   ap_memory|     in_imag_7|         array|
|in_imag_7_ce1        |  out|    1|   ap_memory|     in_imag_7|         array|
|in_imag_7_q1         |   in|   32|   ap_memory|     in_imag_7|         array|
|out_real_0_address0  |  out|    3|   ap_memory|    out_real_0|         array|
|out_real_0_ce0       |  out|    1|   ap_memory|    out_real_0|         array|
|out_real_0_we0       |  out|    1|   ap_memory|    out_real_0|         array|
|out_real_0_d0        |  out|   32|   ap_memory|    out_real_0|         array|
|out_real_1_address0  |  out|    3|   ap_memory|    out_real_1|         array|
|out_real_1_ce0       |  out|    1|   ap_memory|    out_real_1|         array|
|out_real_1_we0       |  out|    1|   ap_memory|    out_real_1|         array|
|out_real_1_d0        |  out|   32|   ap_memory|    out_real_1|         array|
|out_real_2_address0  |  out|    3|   ap_memory|    out_real_2|         array|
|out_real_2_ce0       |  out|    1|   ap_memory|    out_real_2|         array|
|out_real_2_we0       |  out|    1|   ap_memory|    out_real_2|         array|
|out_real_2_d0        |  out|   32|   ap_memory|    out_real_2|         array|
|out_real_3_address0  |  out|    3|   ap_memory|    out_real_3|         array|
|out_real_3_ce0       |  out|    1|   ap_memory|    out_real_3|         array|
|out_real_3_we0       |  out|    1|   ap_memory|    out_real_3|         array|
|out_real_3_d0        |  out|   32|   ap_memory|    out_real_3|         array|
|out_real_4_address0  |  out|    3|   ap_memory|    out_real_4|         array|
|out_real_4_ce0       |  out|    1|   ap_memory|    out_real_4|         array|
|out_real_4_we0       |  out|    1|   ap_memory|    out_real_4|         array|
|out_real_4_d0        |  out|   32|   ap_memory|    out_real_4|         array|
|out_real_5_address0  |  out|    3|   ap_memory|    out_real_5|         array|
|out_real_5_ce0       |  out|    1|   ap_memory|    out_real_5|         array|
|out_real_5_we0       |  out|    1|   ap_memory|    out_real_5|         array|
|out_real_5_d0        |  out|   32|   ap_memory|    out_real_5|         array|
|out_real_6_address0  |  out|    3|   ap_memory|    out_real_6|         array|
|out_real_6_ce0       |  out|    1|   ap_memory|    out_real_6|         array|
|out_real_6_we0       |  out|    1|   ap_memory|    out_real_6|         array|
|out_real_6_d0        |  out|   32|   ap_memory|    out_real_6|         array|
|out_real_7_address0  |  out|    3|   ap_memory|    out_real_7|         array|
|out_real_7_ce0       |  out|    1|   ap_memory|    out_real_7|         array|
|out_real_7_we0       |  out|    1|   ap_memory|    out_real_7|         array|
|out_real_7_d0        |  out|   32|   ap_memory|    out_real_7|         array|
|out_imag_0_address0  |  out|    3|   ap_memory|    out_imag_0|         array|
|out_imag_0_ce0       |  out|    1|   ap_memory|    out_imag_0|         array|
|out_imag_0_we0       |  out|    1|   ap_memory|    out_imag_0|         array|
|out_imag_0_d0        |  out|   32|   ap_memory|    out_imag_0|         array|
|out_imag_1_address0  |  out|    3|   ap_memory|    out_imag_1|         array|
|out_imag_1_ce0       |  out|    1|   ap_memory|    out_imag_1|         array|
|out_imag_1_we0       |  out|    1|   ap_memory|    out_imag_1|         array|
|out_imag_1_d0        |  out|   32|   ap_memory|    out_imag_1|         array|
|out_imag_2_address0  |  out|    3|   ap_memory|    out_imag_2|         array|
|out_imag_2_ce0       |  out|    1|   ap_memory|    out_imag_2|         array|
|out_imag_2_we0       |  out|    1|   ap_memory|    out_imag_2|         array|
|out_imag_2_d0        |  out|   32|   ap_memory|    out_imag_2|         array|
|out_imag_3_address0  |  out|    3|   ap_memory|    out_imag_3|         array|
|out_imag_3_ce0       |  out|    1|   ap_memory|    out_imag_3|         array|
|out_imag_3_we0       |  out|    1|   ap_memory|    out_imag_3|         array|
|out_imag_3_d0        |  out|   32|   ap_memory|    out_imag_3|         array|
|out_imag_4_address0  |  out|    3|   ap_memory|    out_imag_4|         array|
|out_imag_4_ce0       |  out|    1|   ap_memory|    out_imag_4|         array|
|out_imag_4_we0       |  out|    1|   ap_memory|    out_imag_4|         array|
|out_imag_4_d0        |  out|   32|   ap_memory|    out_imag_4|         array|
|out_imag_5_address0  |  out|    3|   ap_memory|    out_imag_5|         array|
|out_imag_5_ce0       |  out|    1|   ap_memory|    out_imag_5|         array|
|out_imag_5_we0       |  out|    1|   ap_memory|    out_imag_5|         array|
|out_imag_5_d0        |  out|   32|   ap_memory|    out_imag_5|         array|
|out_imag_6_address0  |  out|    3|   ap_memory|    out_imag_6|         array|
|out_imag_6_ce0       |  out|    1|   ap_memory|    out_imag_6|         array|
|out_imag_6_we0       |  out|    1|   ap_memory|    out_imag_6|         array|
|out_imag_6_d0        |  out|   32|   ap_memory|    out_imag_6|         array|
|out_imag_7_address0  |  out|    3|   ap_memory|    out_imag_7|         array|
|out_imag_7_ce0       |  out|    1|   ap_memory|    out_imag_7|         array|
|out_imag_7_we0       |  out|    1|   ap_memory|    out_imag_7|         array|
|out_imag_7_d0        |  out|   32|   ap_memory|    out_imag_7|         array|
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 9 [1/1] (2.32ns)   --->   "%e_in_real_V = alloca i64 1" [radixfft/core.cpp:253]   --->   Operation 9 'alloca' 'e_in_real_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 10 [1/1] (2.32ns)   --->   "%e_in_real_V_1 = alloca i64 1" [radixfft/core.cpp:253]   --->   Operation 10 'alloca' 'e_in_real_V_1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 11 [1/1] (2.32ns)   --->   "%e_in_real_V_2 = alloca i64 1" [radixfft/core.cpp:253]   --->   Operation 11 'alloca' 'e_in_real_V_2' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 12 [1/1] (2.32ns)   --->   "%e_in_real_V_3 = alloca i64 1" [radixfft/core.cpp:253]   --->   Operation 12 'alloca' 'e_in_real_V_3' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 13 [1/1] (2.32ns)   --->   "%e_in_real_V_4 = alloca i64 1" [radixfft/core.cpp:253]   --->   Operation 13 'alloca' 'e_in_real_V_4' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 14 [1/1] (2.32ns)   --->   "%e_in_real_V_5 = alloca i64 1" [radixfft/core.cpp:253]   --->   Operation 14 'alloca' 'e_in_real_V_5' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 15 [1/1] (2.32ns)   --->   "%e_in_real_V_6 = alloca i64 1" [radixfft/core.cpp:253]   --->   Operation 15 'alloca' 'e_in_real_V_6' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 16 [1/1] (2.32ns)   --->   "%e_in_real_V_7 = alloca i64 1" [radixfft/core.cpp:253]   --->   Operation 16 'alloca' 'e_in_real_V_7' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 17 [1/1] (2.32ns)   --->   "%e_in_imag_V = alloca i64 1" [radixfft/core.cpp:253]   --->   Operation 17 'alloca' 'e_in_imag_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 18 [1/1] (2.32ns)   --->   "%e_in_imag_V_1 = alloca i64 1" [radixfft/core.cpp:253]   --->   Operation 18 'alloca' 'e_in_imag_V_1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 19 [1/1] (2.32ns)   --->   "%e_in_imag_V_2 = alloca i64 1" [radixfft/core.cpp:253]   --->   Operation 19 'alloca' 'e_in_imag_V_2' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 20 [1/1] (2.32ns)   --->   "%e_in_imag_V_3 = alloca i64 1" [radixfft/core.cpp:253]   --->   Operation 20 'alloca' 'e_in_imag_V_3' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 21 [1/1] (2.32ns)   --->   "%e_in_imag_V_4 = alloca i64 1" [radixfft/core.cpp:253]   --->   Operation 21 'alloca' 'e_in_imag_V_4' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 22 [1/1] (2.32ns)   --->   "%e_in_imag_V_5 = alloca i64 1" [radixfft/core.cpp:253]   --->   Operation 22 'alloca' 'e_in_imag_V_5' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 23 [1/1] (2.32ns)   --->   "%e_in_imag_V_6 = alloca i64 1" [radixfft/core.cpp:253]   --->   Operation 23 'alloca' 'e_in_imag_V_6' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 24 [1/1] (2.32ns)   --->   "%e_in_imag_V_7 = alloca i64 1" [radixfft/core.cpp:253]   --->   Operation 24 'alloca' 'e_in_imag_V_7' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 25 [1/1] (2.32ns)   --->   "%e_out_real_V = alloca i64 1"   --->   Operation 25 'alloca' 'e_out_real_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 26 [1/1] (2.32ns)   --->   "%e_out_real_V_1 = alloca i64 1"   --->   Operation 26 'alloca' 'e_out_real_V_1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 27 [1/1] (2.32ns)   --->   "%e_out_real_V_2 = alloca i64 1"   --->   Operation 27 'alloca' 'e_out_real_V_2' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 28 [1/1] (2.32ns)   --->   "%e_out_real_V_3 = alloca i64 1"   --->   Operation 28 'alloca' 'e_out_real_V_3' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 29 [1/1] (2.32ns)   --->   "%e_out_real_V_4 = alloca i64 1"   --->   Operation 29 'alloca' 'e_out_real_V_4' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 30 [1/1] (2.32ns)   --->   "%e_out_real_V_5 = alloca i64 1"   --->   Operation 30 'alloca' 'e_out_real_V_5' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 31 [1/1] (2.32ns)   --->   "%e_out_real_V_6 = alloca i64 1"   --->   Operation 31 'alloca' 'e_out_real_V_6' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 32 [1/1] (2.32ns)   --->   "%e_out_real_V_7 = alloca i64 1"   --->   Operation 32 'alloca' 'e_out_real_V_7' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 33 [1/1] (2.32ns)   --->   "%e_out_imag_V = alloca i64 1"   --->   Operation 33 'alloca' 'e_out_imag_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 34 [1/1] (2.32ns)   --->   "%e_out_imag_V_1 = alloca i64 1"   --->   Operation 34 'alloca' 'e_out_imag_V_1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 35 [1/1] (2.32ns)   --->   "%e_out_imag_V_2 = alloca i64 1"   --->   Operation 35 'alloca' 'e_out_imag_V_2' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 36 [1/1] (2.32ns)   --->   "%e_out_imag_V_3 = alloca i64 1"   --->   Operation 36 'alloca' 'e_out_imag_V_3' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 37 [1/1] (2.32ns)   --->   "%e_out_imag_V_4 = alloca i64 1"   --->   Operation 37 'alloca' 'e_out_imag_V_4' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 38 [1/1] (2.32ns)   --->   "%e_out_imag_V_5 = alloca i64 1"   --->   Operation 38 'alloca' 'e_out_imag_V_5' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 39 [1/1] (2.32ns)   --->   "%e_out_imag_V_6 = alloca i64 1"   --->   Operation 39 'alloca' 'e_out_imag_V_6' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 40 [1/1] (2.32ns)   --->   "%e_out_imag_V_7 = alloca i64 1"   --->   Operation 40 'alloca' 'e_out_imag_V_7' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 41 [1/1] (2.32ns)   --->   "%o1_in_real_V = alloca i64 1" [radixfft/core.cpp:254]   --->   Operation 41 'alloca' 'o1_in_real_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 42 [1/1] (2.32ns)   --->   "%o1_in_real_V_1 = alloca i64 1" [radixfft/core.cpp:254]   --->   Operation 42 'alloca' 'o1_in_real_V_1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 43 [1/1] (2.32ns)   --->   "%o1_in_real_V_2 = alloca i64 1" [radixfft/core.cpp:254]   --->   Operation 43 'alloca' 'o1_in_real_V_2' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 44 [1/1] (2.32ns)   --->   "%o1_in_real_V_3 = alloca i64 1" [radixfft/core.cpp:254]   --->   Operation 44 'alloca' 'o1_in_real_V_3' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 45 [1/1] (2.32ns)   --->   "%o1_in_imag_V = alloca i64 1" [radixfft/core.cpp:254]   --->   Operation 45 'alloca' 'o1_in_imag_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 46 [1/1] (2.32ns)   --->   "%o1_in_imag_V_1 = alloca i64 1" [radixfft/core.cpp:254]   --->   Operation 46 'alloca' 'o1_in_imag_V_1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 47 [1/1] (2.32ns)   --->   "%o1_in_imag_V_2 = alloca i64 1" [radixfft/core.cpp:254]   --->   Operation 47 'alloca' 'o1_in_imag_V_2' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 48 [1/1] (2.32ns)   --->   "%o1_in_imag_V_3 = alloca i64 1" [radixfft/core.cpp:254]   --->   Operation 48 'alloca' 'o1_in_imag_V_3' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 49 [1/1] (2.32ns)   --->   "%o1_out_real_V = alloca i64 1"   --->   Operation 49 'alloca' 'o1_out_real_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 50 [1/1] (2.32ns)   --->   "%o1_out_real_V_1 = alloca i64 1"   --->   Operation 50 'alloca' 'o1_out_real_V_1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 51 [1/1] (2.32ns)   --->   "%o1_out_real_V_2 = alloca i64 1"   --->   Operation 51 'alloca' 'o1_out_real_V_2' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 52 [1/1] (2.32ns)   --->   "%o1_out_real_V_3 = alloca i64 1"   --->   Operation 52 'alloca' 'o1_out_real_V_3' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 53 [1/1] (2.32ns)   --->   "%o1_out_imag_V = alloca i64 1"   --->   Operation 53 'alloca' 'o1_out_imag_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 54 [1/1] (2.32ns)   --->   "%o1_out_imag_V_1 = alloca i64 1"   --->   Operation 54 'alloca' 'o1_out_imag_V_1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 55 [1/1] (2.32ns)   --->   "%o1_out_imag_V_2 = alloca i64 1"   --->   Operation 55 'alloca' 'o1_out_imag_V_2' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 56 [1/1] (2.32ns)   --->   "%o1_out_imag_V_3 = alloca i64 1"   --->   Operation 56 'alloca' 'o1_out_imag_V_3' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 57 [1/1] (2.32ns)   --->   "%o2_in_real_V = alloca i64 1" [radixfft/core.cpp:255]   --->   Operation 57 'alloca' 'o2_in_real_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 58 [1/1] (2.32ns)   --->   "%o2_in_real_V_1 = alloca i64 1" [radixfft/core.cpp:255]   --->   Operation 58 'alloca' 'o2_in_real_V_1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 59 [1/1] (2.32ns)   --->   "%o2_in_real_V_2 = alloca i64 1" [radixfft/core.cpp:255]   --->   Operation 59 'alloca' 'o2_in_real_V_2' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 60 [1/1] (2.32ns)   --->   "%o2_in_real_V_3 = alloca i64 1" [radixfft/core.cpp:255]   --->   Operation 60 'alloca' 'o2_in_real_V_3' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 61 [1/1] (2.32ns)   --->   "%o2_in_imag_V = alloca i64 1" [radixfft/core.cpp:255]   --->   Operation 61 'alloca' 'o2_in_imag_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 62 [1/1] (2.32ns)   --->   "%o2_in_imag_V_1 = alloca i64 1" [radixfft/core.cpp:255]   --->   Operation 62 'alloca' 'o2_in_imag_V_1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 63 [1/1] (2.32ns)   --->   "%o2_in_imag_V_2 = alloca i64 1" [radixfft/core.cpp:255]   --->   Operation 63 'alloca' 'o2_in_imag_V_2' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 64 [1/1] (2.32ns)   --->   "%o2_in_imag_V_3 = alloca i64 1" [radixfft/core.cpp:255]   --->   Operation 64 'alloca' 'o2_in_imag_V_3' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 65 [1/1] (2.32ns)   --->   "%o2_out_real_V = alloca i64 1"   --->   Operation 65 'alloca' 'o2_out_real_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 66 [1/1] (2.32ns)   --->   "%o2_out_real_V_1 = alloca i64 1"   --->   Operation 66 'alloca' 'o2_out_real_V_1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 67 [1/1] (2.32ns)   --->   "%o2_out_real_V_2 = alloca i64 1"   --->   Operation 67 'alloca' 'o2_out_real_V_2' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 68 [1/1] (2.32ns)   --->   "%o2_out_real_V_3 = alloca i64 1"   --->   Operation 68 'alloca' 'o2_out_real_V_3' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 69 [1/1] (2.32ns)   --->   "%o2_out_imag_V = alloca i64 1"   --->   Operation 69 'alloca' 'o2_out_imag_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 70 [1/1] (2.32ns)   --->   "%o2_out_imag_V_1 = alloca i64 1"   --->   Operation 70 'alloca' 'o2_out_imag_V_1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 71 [1/1] (2.32ns)   --->   "%o2_out_imag_V_2 = alloca i64 1"   --->   Operation 71 'alloca' 'o2_out_imag_V_2' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 72 [1/1] (2.32ns)   --->   "%o2_out_imag_V_3 = alloca i64 1"   --->   Operation 72 'alloca' 'o2_out_imag_V_3' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 73 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft_64pt_Pipeline_VITIS_LOOP_265_1, i32 %e_in_imag_V_7, i32 %e_in_imag_V_6, i32 %e_in_imag_V_5, i32 %e_in_imag_V_4, i32 %e_in_imag_V_3, i32 %e_in_imag_V_2, i32 %e_in_imag_V_1, i32 %e_in_imag_V, i32 %e_in_real_V_7, i32 %e_in_real_V_6, i32 %e_in_real_V_5, i32 %e_in_real_V_4, i32 %e_in_real_V_3, i32 %e_in_real_V_2, i32 %e_in_real_V_1, i32 %e_in_real_V, i32 %in_real_0, i32 %in_real_1, i32 %in_real_2, i32 %in_real_3, i32 %in_real_4, i32 %in_real_5, i32 %in_real_6, i32 %in_real_7, i32 %in_imag_0, i32 %in_imag_1, i32 %in_imag_2, i32 %in_imag_3, i32 %in_imag_4, i32 %in_imag_5, i32 %in_imag_6, i32 %in_imag_7"   --->   Operation 73 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 74 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft_64pt_Pipeline_VITIS_LOOP_265_1, i32 %e_in_imag_V_7, i32 %e_in_imag_V_6, i32 %e_in_imag_V_5, i32 %e_in_imag_V_4, i32 %e_in_imag_V_3, i32 %e_in_imag_V_2, i32 %e_in_imag_V_1, i32 %e_in_imag_V, i32 %e_in_real_V_7, i32 %e_in_real_V_6, i32 %e_in_real_V_5, i32 %e_in_real_V_4, i32 %e_in_real_V_3, i32 %e_in_real_V_2, i32 %e_in_real_V_1, i32 %e_in_real_V, i32 %in_real_0, i32 %in_real_1, i32 %in_real_2, i32 %in_real_3, i32 %in_real_4, i32 %in_real_5, i32 %in_real_6, i32 %in_real_7, i32 %in_imag_0, i32 %in_imag_1, i32 %in_imag_2, i32 %in_imag_3, i32 %in_imag_4, i32 %in_imag_5, i32 %in_imag_6, i32 %in_imag_7"   --->   Operation 74 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 75 [2/2] (0.00ns)   --->   "%call_ln269 = call void @fft_32pt, i32 %e_in_real_V, i32 %e_in_real_V_1, i32 %e_in_real_V_2, i32 %e_in_real_V_3, i32 %e_in_real_V_4, i32 %e_in_real_V_5, i32 %e_in_real_V_6, i32 %e_in_real_V_7, i32 %e_in_imag_V, i32 %e_in_imag_V_1, i32 %e_in_imag_V_2, i32 %e_in_imag_V_3, i32 %e_in_imag_V_4, i32 %e_in_imag_V_5, i32 %e_in_imag_V_6, i32 %e_in_imag_V_7, i32 %e_out_real_V, i32 %e_out_real_V_1, i32 %e_out_real_V_2, i32 %e_out_real_V_3, i32 %e_out_real_V_4, i32 %e_out_real_V_5, i32 %e_out_real_V_6, i32 %e_out_real_V_7, i32 %e_out_imag_V, i32 %e_out_imag_V_1, i32 %e_out_imag_V_2, i32 %e_out_imag_V_3, i32 %e_out_imag_V_4, i32 %e_out_imag_V_5, i32 %e_out_imag_V_6, i32 %e_out_imag_V_7, i18 %TWIDDLE_REAL_V, i18 %TWIDDLE_IMAG_V" [radixfft/core.cpp:269]   --->   Operation 75 'call' 'call_ln269' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 76 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft_64pt_Pipeline_VITIS_LOOP_271_2, i32 %o2_in_real_V, i32 %o2_in_imag_V_3, i32 %o2_in_imag_V_2, i32 %o2_in_imag_V_1, i32 %o2_in_imag_V, i32 %o2_in_real_V_3, i32 %o2_in_real_V_2, i32 %o2_in_real_V_1, i32 %o1_in_imag_V_3, i32 %o1_in_imag_V_2, i32 %o1_in_imag_V_1, i32 %o1_in_imag_V, i32 %o1_in_real_V_3, i32 %o1_in_real_V_2, i32 %o1_in_real_V_1, i32 %o1_in_real_V, i32 %in_real_0, i32 %in_real_1, i32 %in_real_2, i32 %in_real_3, i32 %in_real_4, i32 %in_real_5, i32 %in_real_6, i32 %in_real_7, i32 %in_imag_0, i32 %in_imag_1, i32 %in_imag_2, i32 %in_imag_3, i32 %in_imag_4, i32 %in_imag_5, i32 %in_imag_6, i32 %in_imag_7"   --->   Operation 76 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 77 [1/2] (0.00ns)   --->   "%call_ln269 = call void @fft_32pt, i32 %e_in_real_V, i32 %e_in_real_V_1, i32 %e_in_real_V_2, i32 %e_in_real_V_3, i32 %e_in_real_V_4, i32 %e_in_real_V_5, i32 %e_in_real_V_6, i32 %e_in_real_V_7, i32 %e_in_imag_V, i32 %e_in_imag_V_1, i32 %e_in_imag_V_2, i32 %e_in_imag_V_3, i32 %e_in_imag_V_4, i32 %e_in_imag_V_5, i32 %e_in_imag_V_6, i32 %e_in_imag_V_7, i32 %e_out_real_V, i32 %e_out_real_V_1, i32 %e_out_real_V_2, i32 %e_out_real_V_3, i32 %e_out_real_V_4, i32 %e_out_real_V_5, i32 %e_out_real_V_6, i32 %e_out_real_V_7, i32 %e_out_imag_V, i32 %e_out_imag_V_1, i32 %e_out_imag_V_2, i32 %e_out_imag_V_3, i32 %e_out_imag_V_4, i32 %e_out_imag_V_5, i32 %e_out_imag_V_6, i32 %e_out_imag_V_7, i18 %TWIDDLE_REAL_V, i18 %TWIDDLE_IMAG_V" [radixfft/core.cpp:269]   --->   Operation 77 'call' 'call_ln269' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 78 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft_64pt_Pipeline_VITIS_LOOP_271_2, i32 %o2_in_real_V, i32 %o2_in_imag_V_3, i32 %o2_in_imag_V_2, i32 %o2_in_imag_V_1, i32 %o2_in_imag_V, i32 %o2_in_real_V_3, i32 %o2_in_real_V_2, i32 %o2_in_real_V_1, i32 %o1_in_imag_V_3, i32 %o1_in_imag_V_2, i32 %o1_in_imag_V_1, i32 %o1_in_imag_V, i32 %o1_in_real_V_3, i32 %o1_in_real_V_2, i32 %o1_in_real_V_1, i32 %o1_in_real_V, i32 %in_real_0, i32 %in_real_1, i32 %in_real_2, i32 %in_real_3, i32 %in_real_4, i32 %in_real_5, i32 %in_real_6, i32 %in_real_7, i32 %in_imag_0, i32 %in_imag_1, i32 %in_imag_2, i32 %in_imag_3, i32 %in_imag_4, i32 %in_imag_5, i32 %in_imag_6, i32 %in_imag_7"   --->   Operation 78 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 79 [2/2] (0.00ns)   --->   "%call_ln277 = call void @fft_16pt, i32 %o1_in_real_V, i32 %o1_in_real_V_1, i32 %o1_in_real_V_2, i32 %o1_in_real_V_3, i32 %o1_in_imag_V, i32 %o1_in_imag_V_1, i32 %o1_in_imag_V_2, i32 %o1_in_imag_V_3, i32 %o1_out_real_V, i32 %o1_out_real_V_1, i32 %o1_out_real_V_2, i32 %o1_out_real_V_3, i32 %o1_out_imag_V, i32 %o1_out_imag_V_1, i32 %o1_out_imag_V_2, i32 %o1_out_imag_V_3, i18 %TWIDDLE_REAL_V, i18 %TWIDDLE_IMAG_V" [radixfft/core.cpp:277]   --->   Operation 79 'call' 'call_ln277' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 80 [2/2] (0.00ns)   --->   "%call_ln278 = call void @fft_16pt, i32 %o2_in_real_V, i32 %o2_in_real_V_1, i32 %o2_in_real_V_2, i32 %o2_in_real_V_3, i32 %o2_in_imag_V, i32 %o2_in_imag_V_1, i32 %o2_in_imag_V_2, i32 %o2_in_imag_V_3, i32 %o2_out_real_V, i32 %o2_out_real_V_1, i32 %o2_out_real_V_2, i32 %o2_out_real_V_3, i32 %o2_out_imag_V, i32 %o2_out_imag_V_1, i32 %o2_out_imag_V_2, i32 %o2_out_imag_V_3, i18 %TWIDDLE_REAL_V, i18 %TWIDDLE_IMAG_V" [radixfft/core.cpp:278]   --->   Operation 80 'call' 'call_ln278' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 81 [1/2] (0.00ns)   --->   "%call_ln277 = call void @fft_16pt, i32 %o1_in_real_V, i32 %o1_in_real_V_1, i32 %o1_in_real_V_2, i32 %o1_in_real_V_3, i32 %o1_in_imag_V, i32 %o1_in_imag_V_1, i32 %o1_in_imag_V_2, i32 %o1_in_imag_V_3, i32 %o1_out_real_V, i32 %o1_out_real_V_1, i32 %o1_out_real_V_2, i32 %o1_out_real_V_3, i32 %o1_out_imag_V, i32 %o1_out_imag_V_1, i32 %o1_out_imag_V_2, i32 %o1_out_imag_V_3, i18 %TWIDDLE_REAL_V, i18 %TWIDDLE_IMAG_V" [radixfft/core.cpp:277]   --->   Operation 81 'call' 'call_ln277' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 82 [1/2] (0.00ns)   --->   "%call_ln278 = call void @fft_16pt, i32 %o2_in_real_V, i32 %o2_in_real_V_1, i32 %o2_in_real_V_2, i32 %o2_in_real_V_3, i32 %o2_in_imag_V, i32 %o2_in_imag_V_1, i32 %o2_in_imag_V_2, i32 %o2_in_imag_V_3, i32 %o2_out_real_V, i32 %o2_out_real_V_1, i32 %o2_out_real_V_2, i32 %o2_out_real_V_3, i32 %o2_out_imag_V, i32 %o2_out_imag_V_1, i32 %o2_out_imag_V_2, i32 %o2_out_imag_V_3, i18 %TWIDDLE_REAL_V, i18 %TWIDDLE_IMAG_V" [radixfft/core.cpp:278]   --->   Operation 82 'call' 'call_ln278' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 83 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft_64pt_Pipeline_VITIS_LOOP_281_3, i32 %e_out_real_V_4, i32 %e_out_real_V_5, i32 %e_out_real_V_6, i32 %e_out_real_V_7, i32 %e_out_imag_V_4, i32 %e_out_imag_V_5, i32 %e_out_imag_V_6, i32 %e_out_imag_V_7, i32 %out_real_2, i32 %out_real_3, i32 %out_imag_2, i32 %out_imag_3, i32 %out_real_4, i32 %out_imag_4, i32 %out_imag_5, i32 %out_real_6, i32 %out_imag_6, i32 %out_imag_7, i32 %out_imag_1, i32 %out_imag_0, i32 %out_real_7, i32 %out_real_5, i32 %out_real_1, i32 %out_real_0, i32 %o1_out_real_V, i32 %o1_out_real_V_1, i32 %o1_out_real_V_2, i32 %o1_out_real_V_3, i32 %o1_out_imag_V, i32 %o1_out_imag_V_1, i32 %o1_out_imag_V_2, i32 %o1_out_imag_V_3, i32 %o2_out_real_V, i32 %o2_out_real_V_1, i32 %o2_out_real_V_2, i32 %o2_out_real_V_3, i32 %o2_out_imag_V, i32 %o2_out_imag_V_1, i32 %o2_out_imag_V_2, i32 %o2_out_imag_V_3, i32 %e_out_real_V, i32 %e_out_real_V_1, i32 %e_out_real_V_2, i32 %e_out_real_V_3, i32 %e_out_imag_V, i32 %e_out_imag_V_1, i32 %e_out_imag_V_2, i32 %e_out_imag_V_3, i18 %TWIDDLE_REAL_V, i18 %TWIDDLE_IMAG_V"   --->   Operation 83 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 84 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft_64pt_Pipeline_VITIS_LOOP_281_3, i32 %e_out_real_V_4, i32 %e_out_real_V_5, i32 %e_out_real_V_6, i32 %e_out_real_V_7, i32 %e_out_imag_V_4, i32 %e_out_imag_V_5, i32 %e_out_imag_V_6, i32 %e_out_imag_V_7, i32 %out_real_2, i32 %out_real_3, i32 %out_imag_2, i32 %out_imag_3, i32 %out_real_4, i32 %out_imag_4, i32 %out_imag_5, i32 %out_real_6, i32 %out_imag_6, i32 %out_imag_7, i32 %out_imag_1, i32 %out_imag_0, i32 %out_real_7, i32 %out_real_5, i32 %out_real_1, i32 %out_real_0, i32 %o1_out_real_V, i32 %o1_out_real_V_1, i32 %o1_out_real_V_2, i32 %o1_out_real_V_3, i32 %o1_out_imag_V, i32 %o1_out_imag_V_1, i32 %o1_out_imag_V_2, i32 %o1_out_imag_V_3, i32 %o2_out_real_V, i32 %o2_out_real_V_1, i32 %o2_out_real_V_2, i32 %o2_out_real_V_3, i32 %o2_out_imag_V, i32 %o2_out_imag_V_1, i32 %o2_out_imag_V_2, i32 %o2_out_imag_V_3, i32 %e_out_real_V, i32 %e_out_real_V_1, i32 %e_out_real_V_2, i32 %e_out_real_V_3, i32 %e_out_imag_V, i32 %e_out_imag_V_1, i32 %e_out_imag_V_2, i32 %e_out_imag_V_3, i18 %TWIDDLE_REAL_V, i18 %TWIDDLE_IMAG_V"   --->   Operation 84 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%ret_ln297 = ret" [radixfft/core.cpp:297]   --->   Operation 85 'ret' 'ret_ln297' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_real_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ in_real_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ in_real_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ in_real_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ in_real_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ in_real_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ in_real_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ in_real_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ in_imag_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ in_imag_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ in_imag_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ in_imag_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ in_imag_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ in_imag_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ in_imag_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ in_imag_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ out_real_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_real_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_real_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_real_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_real_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_real_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_real_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_real_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_imag_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_imag_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_imag_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_imag_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_imag_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_imag_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_imag_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_imag_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ TWIDDLE_REAL_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ TWIDDLE_IMAG_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
e_in_real_V     (alloca) [ 001110000]
e_in_real_V_1   (alloca) [ 001110000]
e_in_real_V_2   (alloca) [ 001110000]
e_in_real_V_3   (alloca) [ 001110000]
e_in_real_V_4   (alloca) [ 001110000]
e_in_real_V_5   (alloca) [ 001110000]
e_in_real_V_6   (alloca) [ 001110000]
e_in_real_V_7   (alloca) [ 001110000]
e_in_imag_V     (alloca) [ 001110000]
e_in_imag_V_1   (alloca) [ 001110000]
e_in_imag_V_2   (alloca) [ 001110000]
e_in_imag_V_3   (alloca) [ 001110000]
e_in_imag_V_4   (alloca) [ 001110000]
e_in_imag_V_5   (alloca) [ 001110000]
e_in_imag_V_6   (alloca) [ 001110000]
e_in_imag_V_7   (alloca) [ 001110000]
e_out_real_V    (alloca) [ 001111111]
e_out_real_V_1  (alloca) [ 001111111]
e_out_real_V_2  (alloca) [ 001111111]
e_out_real_V_3  (alloca) [ 001111111]
e_out_real_V_4  (alloca) [ 001111111]
e_out_real_V_5  (alloca) [ 001111111]
e_out_real_V_6  (alloca) [ 001111111]
e_out_real_V_7  (alloca) [ 001111111]
e_out_imag_V    (alloca) [ 001111111]
e_out_imag_V_1  (alloca) [ 001111111]
e_out_imag_V_2  (alloca) [ 001111111]
e_out_imag_V_3  (alloca) [ 001111111]
e_out_imag_V_4  (alloca) [ 001111111]
e_out_imag_V_5  (alloca) [ 001111111]
e_out_imag_V_6  (alloca) [ 001111111]
e_out_imag_V_7  (alloca) [ 001111111]
o1_in_real_V    (alloca) [ 001111100]
o1_in_real_V_1  (alloca) [ 001111100]
o1_in_real_V_2  (alloca) [ 001111100]
o1_in_real_V_3  (alloca) [ 001111100]
o1_in_imag_V    (alloca) [ 001111100]
o1_in_imag_V_1  (alloca) [ 001111100]
o1_in_imag_V_2  (alloca) [ 001111100]
o1_in_imag_V_3  (alloca) [ 001111100]
o1_out_real_V   (alloca) [ 001111111]
o1_out_real_V_1 (alloca) [ 001111111]
o1_out_real_V_2 (alloca) [ 001111111]
o1_out_real_V_3 (alloca) [ 001111111]
o1_out_imag_V   (alloca) [ 001111111]
o1_out_imag_V_1 (alloca) [ 001111111]
o1_out_imag_V_2 (alloca) [ 001111111]
o1_out_imag_V_3 (alloca) [ 001111111]
o2_in_real_V    (alloca) [ 001111100]
o2_in_real_V_1  (alloca) [ 001111100]
o2_in_real_V_2  (alloca) [ 001111100]
o2_in_real_V_3  (alloca) [ 001111100]
o2_in_imag_V    (alloca) [ 001111100]
o2_in_imag_V_1  (alloca) [ 001111100]
o2_in_imag_V_2  (alloca) [ 001111100]
o2_in_imag_V_3  (alloca) [ 001111100]
o2_out_real_V   (alloca) [ 001111111]
o2_out_real_V_1 (alloca) [ 001111111]
o2_out_real_V_2 (alloca) [ 001111111]
o2_out_real_V_3 (alloca) [ 001111111]
o2_out_imag_V   (alloca) [ 001111111]
o2_out_imag_V_1 (alloca) [ 001111111]
o2_out_imag_V_2 (alloca) [ 001111111]
o2_out_imag_V_3 (alloca) [ 001111111]
call_ln0        (call  ) [ 000000000]
call_ln269      (call  ) [ 000000000]
call_ln0        (call  ) [ 000000000]
call_ln277      (call  ) [ 000000000]
call_ln278      (call  ) [ 000000000]
call_ln0        (call  ) [ 000000000]
ret_ln297       (ret   ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_real_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_real_0"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_real_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_real_1"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_real_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_real_2"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_real_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_real_3"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_real_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_real_4"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_real_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_real_5"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_real_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_real_6"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="in_real_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_real_7"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="in_imag_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_imag_0"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="in_imag_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_imag_1"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="in_imag_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_imag_2"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="in_imag_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_imag_3"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="in_imag_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_imag_4"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="in_imag_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_imag_5"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="in_imag_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_imag_6"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="in_imag_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_imag_7"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="out_real_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_real_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="out_real_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_real_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="out_real_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_real_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="out_real_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_real_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="out_real_4">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_real_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="out_real_5">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_real_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="out_real_6">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_real_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="out_real_7">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_real_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="out_imag_0">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_imag_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="out_imag_1">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_imag_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="out_imag_2">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_imag_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="out_imag_3">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_imag_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="out_imag_4">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_imag_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="out_imag_5">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_imag_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="out_imag_6">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_imag_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="out_imag_7">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_imag_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="TWIDDLE_REAL_V">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="TWIDDLE_REAL_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="TWIDDLE_IMAG_V">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="TWIDDLE_IMAG_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_64pt_Pipeline_VITIS_LOOP_265_1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_32pt"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_64pt_Pipeline_VITIS_LOOP_271_2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_16pt"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_64pt_Pipeline_VITIS_LOOP_281_3"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="e_in_real_V_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_in_real_V/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="e_in_real_V_1_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_in_real_V_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="e_in_real_V_2_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_in_real_V_2/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="e_in_real_V_3_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_in_real_V_3/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="e_in_real_V_4_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_in_real_V_4/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="e_in_real_V_5_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_in_real_V_5/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="e_in_real_V_6_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_in_real_V_6/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="e_in_real_V_7_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_in_real_V_7/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="e_in_imag_V_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_in_imag_V/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="e_in_imag_V_1_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_in_imag_V_1/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="e_in_imag_V_2_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_in_imag_V_2/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="e_in_imag_V_3_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_in_imag_V_3/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="e_in_imag_V_4_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_in_imag_V_4/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="e_in_imag_V_5_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_in_imag_V_5/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="e_in_imag_V_6_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_in_imag_V_6/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="e_in_imag_V_7_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_in_imag_V_7/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="e_out_real_V_alloca_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_out_real_V/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="e_out_real_V_1_alloca_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_out_real_V_1/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="e_out_real_V_2_alloca_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_out_real_V_2/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="e_out_real_V_3_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_out_real_V_3/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="e_out_real_V_4_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_out_real_V_4/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="e_out_real_V_5_alloca_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_out_real_V_5/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="e_out_real_V_6_alloca_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_out_real_V_6/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="e_out_real_V_7_alloca_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_out_real_V_7/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="e_out_imag_V_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_out_imag_V/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="e_out_imag_V_1_alloca_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_out_imag_V_1/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="e_out_imag_V_2_alloca_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_out_imag_V_2/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="e_out_imag_V_3_alloca_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_out_imag_V_3/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="e_out_imag_V_4_alloca_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_out_imag_V_4/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="e_out_imag_V_5_alloca_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_out_imag_V_5/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="e_out_imag_V_6_alloca_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_out_imag_V_6/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="e_out_imag_V_7_alloca_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e_out_imag_V_7/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="o1_in_real_V_alloca_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o1_in_real_V/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="o1_in_real_V_1_alloca_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o1_in_real_V_1/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="o1_in_real_V_2_alloca_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o1_in_real_V_2/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="o1_in_real_V_3_alloca_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o1_in_real_V_3/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="o1_in_imag_V_alloca_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o1_in_imag_V/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="o1_in_imag_V_1_alloca_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o1_in_imag_V_1/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="o1_in_imag_V_2_alloca_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o1_in_imag_V_2/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="o1_in_imag_V_3_alloca_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o1_in_imag_V_3/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="o1_out_real_V_alloca_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o1_out_real_V/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="o1_out_real_V_1_alloca_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o1_out_real_V_1/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="o1_out_real_V_2_alloca_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o1_out_real_V_2/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="o1_out_real_V_3_alloca_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o1_out_real_V_3/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="o1_out_imag_V_alloca_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o1_out_imag_V/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="o1_out_imag_V_1_alloca_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o1_out_imag_V_1/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="o1_out_imag_V_2_alloca_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o1_out_imag_V_2/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="o1_out_imag_V_3_alloca_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o1_out_imag_V_3/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="o2_in_real_V_alloca_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o2_in_real_V/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="o2_in_real_V_1_alloca_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o2_in_real_V_1/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="o2_in_real_V_2_alloca_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o2_in_real_V_2/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="o2_in_real_V_3_alloca_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o2_in_real_V_3/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="o2_in_imag_V_alloca_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o2_in_imag_V/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="o2_in_imag_V_1_alloca_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o2_in_imag_V_1/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="o2_in_imag_V_2_alloca_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o2_in_imag_V_2/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="o2_in_imag_V_3_alloca_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o2_in_imag_V_3/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="o2_out_real_V_alloca_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o2_out_real_V/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="o2_out_real_V_1_alloca_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o2_out_real_V_1/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="o2_out_real_V_2_alloca_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o2_out_real_V_2/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="o2_out_real_V_3_alloca_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o2_out_real_V_3/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="o2_out_imag_V_alloca_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o2_out_imag_V/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="o2_out_imag_V_1_alloca_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o2_out_imag_V_1/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="o2_out_imag_V_2_alloca_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o2_out_imag_V_2/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="o2_out_imag_V_3_alloca_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o2_out_imag_V_3/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="0" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="0"/>
<pin id="339" dir="0" index="2" bw="32" slack="0"/>
<pin id="340" dir="0" index="3" bw="32" slack="0"/>
<pin id="341" dir="0" index="4" bw="32" slack="0"/>
<pin id="342" dir="0" index="5" bw="32" slack="0"/>
<pin id="343" dir="0" index="6" bw="32" slack="0"/>
<pin id="344" dir="0" index="7" bw="32" slack="0"/>
<pin id="345" dir="0" index="8" bw="32" slack="0"/>
<pin id="346" dir="0" index="9" bw="32" slack="0"/>
<pin id="347" dir="0" index="10" bw="32" slack="0"/>
<pin id="348" dir="0" index="11" bw="32" slack="0"/>
<pin id="349" dir="0" index="12" bw="32" slack="0"/>
<pin id="350" dir="0" index="13" bw="32" slack="0"/>
<pin id="351" dir="0" index="14" bw="32" slack="0"/>
<pin id="352" dir="0" index="15" bw="32" slack="0"/>
<pin id="353" dir="0" index="16" bw="32" slack="0"/>
<pin id="354" dir="0" index="17" bw="32" slack="0"/>
<pin id="355" dir="0" index="18" bw="32" slack="0"/>
<pin id="356" dir="0" index="19" bw="32" slack="0"/>
<pin id="357" dir="0" index="20" bw="32" slack="0"/>
<pin id="358" dir="0" index="21" bw="32" slack="0"/>
<pin id="359" dir="0" index="22" bw="32" slack="0"/>
<pin id="360" dir="0" index="23" bw="32" slack="0"/>
<pin id="361" dir="0" index="24" bw="32" slack="0"/>
<pin id="362" dir="0" index="25" bw="32" slack="0"/>
<pin id="363" dir="0" index="26" bw="32" slack="0"/>
<pin id="364" dir="0" index="27" bw="32" slack="0"/>
<pin id="365" dir="0" index="28" bw="32" slack="0"/>
<pin id="366" dir="0" index="29" bw="32" slack="0"/>
<pin id="367" dir="0" index="30" bw="32" slack="0"/>
<pin id="368" dir="0" index="31" bw="32" slack="0"/>
<pin id="369" dir="0" index="32" bw="32" slack="0"/>
<pin id="370" dir="1" index="33" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="grp_fft_32pt_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="0" slack="0"/>
<pin id="406" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="407" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="408" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="409" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="410" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="411" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="412" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="413" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="414" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="415" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="416" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="417" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="418" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="419" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="420" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="421" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="422" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="423" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="424" dir="0" index="19" bw="32" slack="2147483647"/>
<pin id="425" dir="0" index="20" bw="32" slack="2147483647"/>
<pin id="426" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="427" dir="0" index="22" bw="32" slack="2147483647"/>
<pin id="428" dir="0" index="23" bw="32" slack="2147483647"/>
<pin id="429" dir="0" index="24" bw="32" slack="2147483647"/>
<pin id="430" dir="0" index="25" bw="32" slack="2147483647"/>
<pin id="431" dir="0" index="26" bw="32" slack="2147483647"/>
<pin id="432" dir="0" index="27" bw="32" slack="2147483647"/>
<pin id="433" dir="0" index="28" bw="32" slack="2147483647"/>
<pin id="434" dir="0" index="29" bw="32" slack="2147483647"/>
<pin id="435" dir="0" index="30" bw="32" slack="2147483647"/>
<pin id="436" dir="0" index="31" bw="32" slack="2147483647"/>
<pin id="437" dir="0" index="32" bw="32" slack="2147483647"/>
<pin id="438" dir="0" index="33" bw="18" slack="0"/>
<pin id="439" dir="0" index="34" bw="18" slack="0"/>
<pin id="440" dir="1" index="35" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln269/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="0" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="447" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="448" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="449" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="450" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="451" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="452" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="453" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="454" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="455" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="456" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="457" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="458" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="459" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="460" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="461" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="462" dir="0" index="17" bw="32" slack="0"/>
<pin id="463" dir="0" index="18" bw="32" slack="0"/>
<pin id="464" dir="0" index="19" bw="32" slack="0"/>
<pin id="465" dir="0" index="20" bw="32" slack="0"/>
<pin id="466" dir="0" index="21" bw="32" slack="0"/>
<pin id="467" dir="0" index="22" bw="32" slack="0"/>
<pin id="468" dir="0" index="23" bw="32" slack="0"/>
<pin id="469" dir="0" index="24" bw="32" slack="0"/>
<pin id="470" dir="0" index="25" bw="32" slack="0"/>
<pin id="471" dir="0" index="26" bw="32" slack="0"/>
<pin id="472" dir="0" index="27" bw="32" slack="0"/>
<pin id="473" dir="0" index="28" bw="32" slack="0"/>
<pin id="474" dir="0" index="29" bw="32" slack="0"/>
<pin id="475" dir="0" index="30" bw="32" slack="0"/>
<pin id="476" dir="0" index="31" bw="32" slack="0"/>
<pin id="477" dir="0" index="32" bw="32" slack="0"/>
<pin id="478" dir="1" index="33" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="grp_fft_16pt_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="0" slack="0"/>
<pin id="498" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="499" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="500" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="501" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="502" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="503" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="504" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="505" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="506" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="507" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="508" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="509" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="510" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="511" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="512" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="513" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="514" dir="0" index="17" bw="18" slack="0"/>
<pin id="515" dir="0" index="18" bw="18" slack="0"/>
<pin id="516" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln277/5 "/>
</bind>
</comp>

<comp id="520" class="1004" name="grp_fft_16pt_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="0" slack="0"/>
<pin id="522" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="523" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="524" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="525" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="526" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="527" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="528" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="529" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="530" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="531" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="532" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="533" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="534" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="535" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="536" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="537" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="538" dir="0" index="17" bw="18" slack="0"/>
<pin id="539" dir="0" index="18" bw="18" slack="0"/>
<pin id="540" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln278/5 "/>
</bind>
</comp>

<comp id="544" class="1004" name="grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="0" slack="0"/>
<pin id="546" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="547" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="548" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="549" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="550" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="551" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="552" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="553" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="554" dir="0" index="9" bw="32" slack="0"/>
<pin id="555" dir="0" index="10" bw="32" slack="0"/>
<pin id="556" dir="0" index="11" bw="32" slack="0"/>
<pin id="557" dir="0" index="12" bw="32" slack="0"/>
<pin id="558" dir="0" index="13" bw="32" slack="0"/>
<pin id="559" dir="0" index="14" bw="32" slack="0"/>
<pin id="560" dir="0" index="15" bw="32" slack="0"/>
<pin id="561" dir="0" index="16" bw="32" slack="0"/>
<pin id="562" dir="0" index="17" bw="32" slack="0"/>
<pin id="563" dir="0" index="18" bw="32" slack="0"/>
<pin id="564" dir="0" index="19" bw="32" slack="0"/>
<pin id="565" dir="0" index="20" bw="32" slack="0"/>
<pin id="566" dir="0" index="21" bw="32" slack="0"/>
<pin id="567" dir="0" index="22" bw="32" slack="0"/>
<pin id="568" dir="0" index="23" bw="32" slack="0"/>
<pin id="569" dir="0" index="24" bw="32" slack="0"/>
<pin id="570" dir="0" index="25" bw="32" slack="2147483647"/>
<pin id="571" dir="0" index="26" bw="32" slack="2147483647"/>
<pin id="572" dir="0" index="27" bw="32" slack="2147483647"/>
<pin id="573" dir="0" index="28" bw="32" slack="2147483647"/>
<pin id="574" dir="0" index="29" bw="32" slack="2147483647"/>
<pin id="575" dir="0" index="30" bw="32" slack="2147483647"/>
<pin id="576" dir="0" index="31" bw="32" slack="2147483647"/>
<pin id="577" dir="0" index="32" bw="32" slack="2147483647"/>
<pin id="578" dir="0" index="33" bw="32" slack="2147483647"/>
<pin id="579" dir="0" index="34" bw="32" slack="2147483647"/>
<pin id="580" dir="0" index="35" bw="32" slack="2147483647"/>
<pin id="581" dir="0" index="36" bw="32" slack="2147483647"/>
<pin id="582" dir="0" index="37" bw="32" slack="2147483647"/>
<pin id="583" dir="0" index="38" bw="32" slack="2147483647"/>
<pin id="584" dir="0" index="39" bw="32" slack="2147483647"/>
<pin id="585" dir="0" index="40" bw="32" slack="2147483647"/>
<pin id="586" dir="0" index="41" bw="32" slack="2147483647"/>
<pin id="587" dir="0" index="42" bw="32" slack="2147483647"/>
<pin id="588" dir="0" index="43" bw="32" slack="2147483647"/>
<pin id="589" dir="0" index="44" bw="32" slack="2147483647"/>
<pin id="590" dir="0" index="45" bw="32" slack="2147483647"/>
<pin id="591" dir="0" index="46" bw="32" slack="2147483647"/>
<pin id="592" dir="0" index="47" bw="32" slack="2147483647"/>
<pin id="593" dir="0" index="48" bw="32" slack="2147483647"/>
<pin id="594" dir="0" index="49" bw="18" slack="0"/>
<pin id="595" dir="0" index="50" bw="18" slack="0"/>
<pin id="596" dir="1" index="51" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="616" class="1004" name="grp_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="618" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="619" dir="1" index="2" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln813/3 mul_ln1348/3 "/>
</bind>
</comp>

<comp id="620" class="1004" name="grp_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="622" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="623" dir="1" index="2" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1348/3 mul_ln813_1/4 "/>
</bind>
</comp>

<comp id="624" class="1004" name="grp_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="626" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="627" dir="1" index="2" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln813_4/4 mul_ln1347/4 "/>
</bind>
</comp>

<comp id="628" class="1004" name="grp_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="630" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="631" dir="1" index="2" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1347/4 mul_ln813_2/5 "/>
</bind>
</comp>

<comp id="632" class="1004" name="grp_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="634" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="635" dir="1" index="2" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln813_5/5 mul_ln1348_1/5 "/>
</bind>
</comp>

<comp id="636" class="1004" name="grp_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="638" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="639" dir="1" index="2" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1348_2/5 mul_ln813_3/6 "/>
</bind>
</comp>

<comp id="640" class="1004" name="grp_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="642" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="643" dir="1" index="2" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln813_6/6 mul_ln1347_1/6 "/>
</bind>
</comp>

<comp id="644" class="1004" name="grp_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="646" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="647" dir="1" index="2" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1347_2/6 mul_ln813/3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="68" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="68" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="68" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="68" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="68" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="68" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="68" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="68" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="68" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="68" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="68" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="68" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="68" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="68" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="68" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="68" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="68" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="68" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="68" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="68" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="68" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="68" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="68" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="68" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="68" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="68" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="68" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="68" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="68" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="68" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="68" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="68" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="68" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="68" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="68" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="68" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="68" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="68" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="68" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="68" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="68" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="68" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="68" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="68" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="68" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="68" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="68" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="68" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="68" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="68" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="68" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="68" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="68" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="68" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="68" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="68" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="68" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="68" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="68" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="68" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="68" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="68" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="68" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="68" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="371"><net_src comp="70" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="372"><net_src comp="140" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="373"><net_src comp="136" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="374"><net_src comp="132" pin="1"/><net_sink comp="336" pin=3"/></net>

<net id="375"><net_src comp="128" pin="1"/><net_sink comp="336" pin=4"/></net>

<net id="376"><net_src comp="124" pin="1"/><net_sink comp="336" pin=5"/></net>

<net id="377"><net_src comp="120" pin="1"/><net_sink comp="336" pin=6"/></net>

<net id="378"><net_src comp="116" pin="1"/><net_sink comp="336" pin=7"/></net>

<net id="379"><net_src comp="112" pin="1"/><net_sink comp="336" pin=8"/></net>

<net id="380"><net_src comp="108" pin="1"/><net_sink comp="336" pin=9"/></net>

<net id="381"><net_src comp="104" pin="1"/><net_sink comp="336" pin=10"/></net>

<net id="382"><net_src comp="100" pin="1"/><net_sink comp="336" pin=11"/></net>

<net id="383"><net_src comp="96" pin="1"/><net_sink comp="336" pin=12"/></net>

<net id="384"><net_src comp="92" pin="1"/><net_sink comp="336" pin=13"/></net>

<net id="385"><net_src comp="88" pin="1"/><net_sink comp="336" pin=14"/></net>

<net id="386"><net_src comp="84" pin="1"/><net_sink comp="336" pin=15"/></net>

<net id="387"><net_src comp="80" pin="1"/><net_sink comp="336" pin=16"/></net>

<net id="388"><net_src comp="0" pin="0"/><net_sink comp="336" pin=17"/></net>

<net id="389"><net_src comp="2" pin="0"/><net_sink comp="336" pin=18"/></net>

<net id="390"><net_src comp="4" pin="0"/><net_sink comp="336" pin=19"/></net>

<net id="391"><net_src comp="6" pin="0"/><net_sink comp="336" pin=20"/></net>

<net id="392"><net_src comp="8" pin="0"/><net_sink comp="336" pin=21"/></net>

<net id="393"><net_src comp="10" pin="0"/><net_sink comp="336" pin=22"/></net>

<net id="394"><net_src comp="12" pin="0"/><net_sink comp="336" pin=23"/></net>

<net id="395"><net_src comp="14" pin="0"/><net_sink comp="336" pin=24"/></net>

<net id="396"><net_src comp="16" pin="0"/><net_sink comp="336" pin=25"/></net>

<net id="397"><net_src comp="18" pin="0"/><net_sink comp="336" pin=26"/></net>

<net id="398"><net_src comp="20" pin="0"/><net_sink comp="336" pin=27"/></net>

<net id="399"><net_src comp="22" pin="0"/><net_sink comp="336" pin=28"/></net>

<net id="400"><net_src comp="24" pin="0"/><net_sink comp="336" pin=29"/></net>

<net id="401"><net_src comp="26" pin="0"/><net_sink comp="336" pin=30"/></net>

<net id="402"><net_src comp="28" pin="0"/><net_sink comp="336" pin=31"/></net>

<net id="403"><net_src comp="30" pin="0"/><net_sink comp="336" pin=32"/></net>

<net id="441"><net_src comp="72" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="442"><net_src comp="64" pin="0"/><net_sink comp="404" pin=33"/></net>

<net id="443"><net_src comp="66" pin="0"/><net_sink comp="404" pin=34"/></net>

<net id="479"><net_src comp="74" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="480"><net_src comp="0" pin="0"/><net_sink comp="444" pin=17"/></net>

<net id="481"><net_src comp="2" pin="0"/><net_sink comp="444" pin=18"/></net>

<net id="482"><net_src comp="4" pin="0"/><net_sink comp="444" pin=19"/></net>

<net id="483"><net_src comp="6" pin="0"/><net_sink comp="444" pin=20"/></net>

<net id="484"><net_src comp="8" pin="0"/><net_sink comp="444" pin=21"/></net>

<net id="485"><net_src comp="10" pin="0"/><net_sink comp="444" pin=22"/></net>

<net id="486"><net_src comp="12" pin="0"/><net_sink comp="444" pin=23"/></net>

<net id="487"><net_src comp="14" pin="0"/><net_sink comp="444" pin=24"/></net>

<net id="488"><net_src comp="16" pin="0"/><net_sink comp="444" pin=25"/></net>

<net id="489"><net_src comp="18" pin="0"/><net_sink comp="444" pin=26"/></net>

<net id="490"><net_src comp="20" pin="0"/><net_sink comp="444" pin=27"/></net>

<net id="491"><net_src comp="22" pin="0"/><net_sink comp="444" pin=28"/></net>

<net id="492"><net_src comp="24" pin="0"/><net_sink comp="444" pin=29"/></net>

<net id="493"><net_src comp="26" pin="0"/><net_sink comp="444" pin=30"/></net>

<net id="494"><net_src comp="28" pin="0"/><net_sink comp="444" pin=31"/></net>

<net id="495"><net_src comp="30" pin="0"/><net_sink comp="444" pin=32"/></net>

<net id="517"><net_src comp="76" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="518"><net_src comp="64" pin="0"/><net_sink comp="496" pin=17"/></net>

<net id="519"><net_src comp="66" pin="0"/><net_sink comp="496" pin=18"/></net>

<net id="541"><net_src comp="76" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="542"><net_src comp="64" pin="0"/><net_sink comp="520" pin=17"/></net>

<net id="543"><net_src comp="66" pin="0"/><net_sink comp="520" pin=18"/></net>

<net id="597"><net_src comp="78" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="598"><net_src comp="36" pin="0"/><net_sink comp="544" pin=9"/></net>

<net id="599"><net_src comp="38" pin="0"/><net_sink comp="544" pin=10"/></net>

<net id="600"><net_src comp="52" pin="0"/><net_sink comp="544" pin=11"/></net>

<net id="601"><net_src comp="54" pin="0"/><net_sink comp="544" pin=12"/></net>

<net id="602"><net_src comp="40" pin="0"/><net_sink comp="544" pin=13"/></net>

<net id="603"><net_src comp="56" pin="0"/><net_sink comp="544" pin=14"/></net>

<net id="604"><net_src comp="58" pin="0"/><net_sink comp="544" pin=15"/></net>

<net id="605"><net_src comp="44" pin="0"/><net_sink comp="544" pin=16"/></net>

<net id="606"><net_src comp="60" pin="0"/><net_sink comp="544" pin=17"/></net>

<net id="607"><net_src comp="62" pin="0"/><net_sink comp="544" pin=18"/></net>

<net id="608"><net_src comp="50" pin="0"/><net_sink comp="544" pin=19"/></net>

<net id="609"><net_src comp="48" pin="0"/><net_sink comp="544" pin=20"/></net>

<net id="610"><net_src comp="46" pin="0"/><net_sink comp="544" pin=21"/></net>

<net id="611"><net_src comp="42" pin="0"/><net_sink comp="544" pin=22"/></net>

<net id="612"><net_src comp="34" pin="0"/><net_sink comp="544" pin=23"/></net>

<net id="613"><net_src comp="32" pin="0"/><net_sink comp="544" pin=24"/></net>

<net id="614"><net_src comp="64" pin="0"/><net_sink comp="544" pin=49"/></net>

<net id="615"><net_src comp="66" pin="0"/><net_sink comp="544" pin=50"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_real_0 | {7 8 }
	Port: out_real_1 | {7 8 }
	Port: out_real_2 | {7 8 }
	Port: out_real_3 | {7 8 }
	Port: out_real_4 | {7 8 }
	Port: out_real_5 | {7 8 }
	Port: out_real_6 | {7 8 }
	Port: out_real_7 | {7 8 }
	Port: out_imag_0 | {7 8 }
	Port: out_imag_1 | {7 8 }
	Port: out_imag_2 | {7 8 }
	Port: out_imag_3 | {7 8 }
	Port: out_imag_4 | {7 8 }
	Port: out_imag_5 | {7 8 }
	Port: out_imag_6 | {7 8 }
	Port: out_imag_7 | {7 8 }
	Port: TWIDDLE_REAL_V | {}
	Port: TWIDDLE_IMAG_V | {}
 - Input state : 
	Port: fft_64pt : in_real_0 | {1 2 3 4 }
	Port: fft_64pt : in_real_1 | {1 2 3 4 }
	Port: fft_64pt : in_real_2 | {1 2 3 4 }
	Port: fft_64pt : in_real_3 | {1 2 3 4 }
	Port: fft_64pt : in_real_4 | {1 2 3 4 }
	Port: fft_64pt : in_real_5 | {1 2 3 4 }
	Port: fft_64pt : in_real_6 | {1 2 3 4 }
	Port: fft_64pt : in_real_7 | {1 2 3 4 }
	Port: fft_64pt : in_imag_0 | {1 2 3 4 }
	Port: fft_64pt : in_imag_1 | {1 2 3 4 }
	Port: fft_64pt : in_imag_2 | {1 2 3 4 }
	Port: fft_64pt : in_imag_3 | {1 2 3 4 }
	Port: fft_64pt : in_imag_4 | {1 2 3 4 }
	Port: fft_64pt : in_imag_5 | {1 2 3 4 }
	Port: fft_64pt : in_imag_6 | {1 2 3 4 }
	Port: fft_64pt : in_imag_7 | {1 2 3 4 }
	Port: fft_64pt : TWIDDLE_REAL_V | {3 4 5 6 7 8 }
	Port: fft_64pt : TWIDDLE_IMAG_V | {3 4 5 6 7 8 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                Functional Unit                |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|---------|
|          | grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336 |    0    |    0    |  25.408 |    65   |   252   |    0    |
|          |              grp_fft_32pt_fu_404              |    0    |   112   | 542.306 |  25665  |  14925  |    0    |
|   call   | grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444 |    0    |    0    |  50.816 |   113   |   478   |    0    |
|          |              grp_fft_16pt_fu_496              |    0    |    32   | 201.042 |   9289  |   6035  |    0    |
|          |              grp_fft_16pt_fu_520              |    0    |    32   | 201.042 |   9289  |   6035  |    0    |
|          | grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544 |    0    |    16   | 67.1732 |   2805  |   1684  |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                   grp_fu_616                  |    0    |    2    |    0    |   165   |    50   |    0    |
|          |                   grp_fu_620                  |    0    |    2    |    0    |   165   |    50   |    0    |
|          |                   grp_fu_624                  |    0    |    2    |    0    |   165   |    50   |    0    |
|    mul   |                   grp_fu_628                  |    0    |    2    |    0    |   165   |    50   |    0    |
|          |                   grp_fu_632                  |    0    |    2    |    0    |   165   |    50   |    0    |
|          |                   grp_fu_636                  |    0    |    2    |    0    |   165   |    50   |    0    |
|          |                   grp_fu_640                  |    0    |    2    |    0    |   165   |    50   |    0    |
|          |                   grp_fu_644                  |    0    |    2    |    0    |   165   |    50   |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                               |    0    |   208   | 1087.79 |  48546  |  29809  |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------+--------+--------+--------+--------+
|  e_in_imag_V  |    0   |   64   |    2   |    0   |
| e_in_imag_V_1 |    0   |   64   |    2   |    0   |
| e_in_imag_V_2 |    0   |   64   |    2   |    0   |
| e_in_imag_V_3 |    0   |   64   |    2   |    0   |
| e_in_imag_V_4 |    0   |   64   |    2   |    0   |
| e_in_imag_V_5 |    0   |   64   |    2   |    0   |
| e_in_imag_V_6 |    0   |   64   |    2   |    0   |
| e_in_imag_V_7 |    0   |   64   |    2   |    0   |
|  e_in_real_V  |    0   |   64   |    2   |    0   |
| e_in_real_V_1 |    0   |   64   |    2   |    0   |
| e_in_real_V_2 |    0   |   64   |    2   |    0   |
| e_in_real_V_3 |    0   |   64   |    2   |    0   |
| e_in_real_V_4 |    0   |   64   |    2   |    0   |
| e_in_real_V_5 |    0   |   64   |    2   |    0   |
| e_in_real_V_6 |    0   |   64   |    2   |    0   |
| e_in_real_V_7 |    0   |   64   |    2   |    0   |
|  e_out_imag_V |    0   |   32   |    2   |    0   |
| e_out_imag_V_1|    0   |   32   |    2   |    0   |
| e_out_imag_V_2|    0   |   32   |    2   |    0   |
| e_out_imag_V_3|    0   |   32   |    2   |    0   |
| e_out_imag_V_4|    0   |   32   |    2   |    0   |
| e_out_imag_V_5|    0   |   32   |    2   |    0   |
| e_out_imag_V_6|    0   |   32   |    2   |    0   |
| e_out_imag_V_7|    0   |   32   |    2   |    0   |
|  e_out_real_V |    0   |   32   |    2   |    0   |
| e_out_real_V_1|    0   |   32   |    2   |    0   |
| e_out_real_V_2|    0   |   32   |    2   |    0   |
| e_out_real_V_3|    0   |   32   |    2   |    0   |
| e_out_real_V_4|    0   |   32   |    2   |    0   |
| e_out_real_V_5|    0   |   32   |    2   |    0   |
| e_out_real_V_6|    0   |   32   |    2   |    0   |
| e_out_real_V_7|    0   |   32   |    2   |    0   |
|  o1_in_imag_V |    0   |   64   |    2   |    0   |
| o1_in_imag_V_1|    0   |   64   |    2   |    0   |
| o1_in_imag_V_2|    0   |   64   |    2   |    0   |
| o1_in_imag_V_3|    0   |   64   |    2   |    0   |
|  o1_in_real_V |    0   |   64   |    2   |    0   |
| o1_in_real_V_1|    0   |   64   |    2   |    0   |
| o1_in_real_V_2|    0   |   64   |    2   |    0   |
| o1_in_real_V_3|    0   |   64   |    2   |    0   |
| o1_out_imag_V |    0   |   32   |    2   |    0   |
|o1_out_imag_V_1|    0   |   32   |    2   |    0   |
|o1_out_imag_V_2|    0   |   32   |    2   |    0   |
|o1_out_imag_V_3|    0   |   32   |    2   |    0   |
| o1_out_real_V |    0   |   32   |    2   |    0   |
|o1_out_real_V_1|    0   |   32   |    2   |    0   |
|o1_out_real_V_2|    0   |   32   |    2   |    0   |
|o1_out_real_V_3|    0   |   32   |    2   |    0   |
|  o2_in_imag_V |    0   |   64   |    2   |    0   |
| o2_in_imag_V_1|    0   |   64   |    2   |    0   |
| o2_in_imag_V_2|    0   |   64   |    2   |    0   |
| o2_in_imag_V_3|    0   |   64   |    2   |    0   |
|  o2_in_real_V |    0   |   64   |    2   |    0   |
| o2_in_real_V_1|    0   |   64   |    2   |    0   |
| o2_in_real_V_2|    0   |   64   |    2   |    0   |
| o2_in_real_V_3|    0   |   64   |    2   |    0   |
| o2_out_imag_V |    0   |   32   |    2   |    0   |
|o2_out_imag_V_1|    0   |   32   |    2   |    0   |
|o2_out_imag_V_2|    0   |   32   |    2   |    0   |
|o2_out_imag_V_3|    0   |   32   |    2   |    0   |
| o2_out_real_V |    0   |   32   |    2   |    0   |
|o2_out_real_V_1|    0   |   32   |    2   |    0   |
|o2_out_real_V_2|    0   |   32   |    2   |    0   |
|o2_out_real_V_3|    0   |   32   |    2   |    0   |
+---------------+--------+--------+--------+--------+
|     Total     |    0   |  3072  |   128  |    0   |
+---------------+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   208  |  1087  |  48546 |  29809 |    0   |
|   Memory  |    0   |    -   |    -   |  3072  |   128  |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   208  |  1087  |  51618 |  29937 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
