// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module harris_findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        RStream_dout,
        RStream_num_data_valid,
        RStream_fifo_cap,
        RStream_empty_n,
        RStream_read,
        outStream_din,
        outStream_num_data_valid,
        outStream_fifo_cap,
        outStream_full_n,
        outStream_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [255:0] RStream_dout;
input  [4:0] RStream_num_data_valid;
input  [4:0] RStream_fifo_cap;
input   RStream_empty_n;
output   RStream_read;
output  [255:0] outStream_din;
input  [4:0] outStream_num_data_valid;
input  [4:0] outStream_fifo_cap;
input   outStream_full_n;
output   outStream_write;

reg ap_idle;
reg RStream_read;
reg[255:0] outStream_din;
reg outStream_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] icmp_ln375_reg_1709;
reg   [0:0] icmp_ln375_reg_1709_pp0_iter1_reg;
reg   [0:0] empty_52_reg_1764;
reg    ap_predicate_op73_read_state3;
reg    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
reg   [0:0] select_ln368_1_reg_1760;
reg   [0:0] select_ln368_1_reg_1760_pp0_iter4_reg;
reg   [0:0] icmp_ln434_reg_2083;
reg    ap_predicate_op238_write_state6;
reg   [0:0] and_ln404_reg_1774;
reg   [0:0] and_ln404_reg_1774_pp0_iter4_reg;
reg    ap_predicate_op249_write_state6;
reg    ap_block_state6_pp0_stage0_iter5;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln375_fu_402_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    RStream_blk_n;
wire    ap_block_pp0_stage0;
reg    outStream_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln376_fu_420_p2;
reg   [0:0] icmp_ln376_reg_1713;
wire   [4:0] select_ln368_fu_426_p3;
reg   [4:0] select_ln368_reg_1719;
reg   [4:0] select_ln368_reg_1719_pp0_iter1_reg;
reg   [4:0] select_ln368_reg_1719_pp0_iter2_reg;
reg   [4:0] select_ln368_reg_1719_pp0_iter3_reg;
wire   [7:0] add_ln375_1_fu_434_p2;
reg   [7:0] add_ln375_1_reg_1728;
wire   [0:0] icmp_fu_450_p2;
reg   [0:0] icmp_reg_1733;
wire   [0:0] icmp28_fu_466_p2;
reg   [0:0] icmp28_reg_1738;
wire   [0:0] cmp68_i7_fu_472_p2;
reg   [0:0] cmp68_i7_reg_1743;
wire   [7:0] select_ln375_fu_478_p3;
reg   [7:0] select_ln375_reg_1748;
wire   [4:0] add_ln376_fu_486_p2;
reg   [4:0] add_ln376_reg_1755;
wire   [0:0] select_ln368_1_fu_497_p3;
reg   [0:0] select_ln368_1_reg_1760_pp0_iter2_reg;
reg   [0:0] select_ln368_1_reg_1760_pp0_iter3_reg;
wire   [0:0] empty_52_fu_527_p2;
reg   [4:0] rowBuffer_addr_reg_1768;
reg   [4:0] rowBuffer_addr_reg_1768_pp0_iter2_reg;
wire   [0:0] and_ln404_fu_538_p2;
reg   [0:0] and_ln404_reg_1774_pp0_iter2_reg;
reg   [0:0] and_ln404_reg_1774_pp0_iter3_reg;
wire   [31:0] obj_var_fu_552_p1;
reg   [31:0] up_assign_s_reg_1818;
reg   [31:0] right_assign_s_reg_1823;
reg   [31:0] up_assign_1_reg_1833;
reg   [31:0] right_assign_1_reg_1838;
reg   [31:0] up_assign_2_reg_1848;
reg   [31:0] right_assign_2_reg_1853;
reg   [31:0] up_assign_3_reg_1863;
reg   [31:0] right_assign_3_reg_1868;
reg   [31:0] up_assign_4_reg_1878;
reg   [31:0] right_assign_4_reg_1883;
reg   [31:0] up_assign_5_reg_1893;
reg   [31:0] right_assign_5_reg_1898;
reg   [31:0] up_assign_6_reg_1908;
reg   [31:0] right_assign_6_reg_1913;
reg   [31:0] right_assign_reg_1922;
reg   [511:0] tmp_39_i_reg_1927;
reg   [255:0] tmp_40_i_reg_1932;
reg   [255:0] tmp_43_i_reg_1937;
wire   [0:0] icmp_ln120_fu_929_p2;
reg   [0:0] icmp_ln120_reg_1942;
reg   [0:0] icmp_ln120_reg_1942_pp0_iter4_reg;
wire   [0:0] icmp_ln120_1_fu_935_p2;
reg   [0:0] icmp_ln120_1_reg_1947;
reg   [0:0] icmp_ln120_1_reg_1947_pp0_iter4_reg;
wire   [0:0] icmp_ln120_2_fu_941_p2;
reg   [0:0] icmp_ln120_2_reg_1952;
reg   [0:0] icmp_ln120_2_reg_1952_pp0_iter4_reg;
wire   [0:0] icmp_ln120_3_fu_946_p2;
reg   [0:0] icmp_ln120_3_reg_1957;
reg   [0:0] icmp_ln120_3_reg_1957_pp0_iter4_reg;
wire   [0:0] icmp_ln120_4_fu_952_p2;
reg   [0:0] icmp_ln120_4_reg_1962;
reg   [0:0] icmp_ln120_4_reg_1962_pp0_iter4_reg;
wire   [0:0] icmp_ln120_5_fu_956_p2;
reg   [0:0] icmp_ln120_5_reg_1967;
reg   [0:0] icmp_ln120_5_reg_1967_pp0_iter4_reg;
wire   [0:0] icmp_ln120_6_fu_961_p2;
reg   [0:0] icmp_ln120_6_reg_1972;
reg   [0:0] icmp_ln120_6_reg_1972_pp0_iter4_reg;
wire   [0:0] icmp_ln120_7_fu_965_p2;
reg   [0:0] icmp_ln120_7_reg_1977;
reg   [0:0] icmp_ln120_7_reg_1977_pp0_iter4_reg;
wire   [0:0] icmp_ln120_8_fu_970_p2;
reg   [0:0] icmp_ln120_8_reg_1982;
reg   [0:0] icmp_ln120_8_reg_1982_pp0_iter4_reg;
wire   [0:0] icmp_ln120_9_fu_974_p2;
reg   [0:0] icmp_ln120_9_reg_1987;
reg   [0:0] icmp_ln120_9_reg_1987_pp0_iter4_reg;
wire   [0:0] icmp_ln120_10_fu_979_p2;
reg   [0:0] icmp_ln120_10_reg_1992;
reg   [0:0] icmp_ln120_10_reg_1992_pp0_iter4_reg;
wire   [0:0] icmp_ln120_11_fu_983_p2;
reg   [0:0] icmp_ln120_11_reg_1997;
reg   [0:0] icmp_ln120_11_reg_1997_pp0_iter4_reg;
wire   [0:0] icmp_ln120_12_fu_987_p2;
reg   [0:0] icmp_ln120_12_reg_2002;
wire   [0:0] icmp_ln120_13_fu_991_p2;
reg   [0:0] icmp_ln120_13_reg_2007;
wire   [0:0] icmp_ln120_14_fu_996_p2;
reg   [0:0] icmp_ln120_14_reg_2012;
wire   [0:0] icmp_ln120_15_fu_1000_p2;
reg   [0:0] icmp_ln120_15_reg_2017;
wire   [0:0] res_9_fu_1033_p2;
reg   [0:0] res_9_reg_2022;
wire   [0:0] res_10_fu_1068_p2;
reg   [0:0] res_10_reg_2028;
wire   [0:0] res_11_fu_1103_p2;
reg   [0:0] res_11_reg_2034;
wire   [0:0] res_12_fu_1138_p2;
reg   [0:0] res_12_reg_2040;
wire   [0:0] resTmp_9_fu_1183_p3;
reg   [0:0] resTmp_9_reg_2046;
wire   [0:0] resTmp_8_fu_1190_p3;
reg   [0:0] resTmp_8_reg_2051;
wire   [0:0] resTmp_7_fu_1197_p3;
reg   [0:0] resTmp_7_reg_2056;
wire   [0:0] resTmp_21_fu_1204_p3;
reg   [0:0] resTmp_21_reg_2061;
wire   [0:0] resTmp_20_fu_1217_p2;
reg   [0:0] resTmp_20_reg_2066;
wire   [0:0] icmp_ln424_fu_1223_p2;
reg   [0:0] icmp_ln424_reg_2071;
wire   [0:0] icmp_ln434_fu_1228_p2;
wire   [0:0] or_ln434_1_fu_1239_p2;
reg   [0:0] or_ln434_1_reg_2087;
reg    rowBuffer_ce0;
reg    rowBuffer_we0;
wire   [767:0] rowBuffer_d0;
wire   [4:0] rowBuffer_address1;
reg    rowBuffer_ce1;
wire   [767:0] rowBuffer_q1;
wire   [31:0] ap_phi_reg_pp0_iter0_obj_var_4_reg_296;
reg   [31:0] ap_phi_reg_pp0_iter1_obj_var_4_reg_296;
reg   [31:0] ap_phi_reg_pp0_iter2_obj_var_4_reg_296;
reg   [31:0] ap_phi_reg_pp0_iter3_obj_var_4_reg_296;
wire   [31:0] ap_phi_reg_pp0_iter0_obj_var_3_reg_307;
reg   [31:0] ap_phi_reg_pp0_iter1_obj_var_3_reg_307;
reg   [31:0] ap_phi_reg_pp0_iter2_obj_var_3_reg_307;
reg   [31:0] ap_phi_reg_pp0_iter3_obj_var_3_reg_307;
wire   [31:0] ap_phi_reg_pp0_iter0_down_assign_3_reg_318;
reg   [31:0] ap_phi_reg_pp0_iter1_down_assign_3_reg_318;
reg   [31:0] ap_phi_reg_pp0_iter2_down_assign_3_reg_318;
reg   [31:0] ap_phi_reg_pp0_iter3_down_assign_3_reg_318;
wire   [31:0] ap_phi_reg_pp0_iter0_down_assign_4_reg_329;
reg   [31:0] ap_phi_reg_pp0_iter1_down_assign_4_reg_329;
reg   [31:0] ap_phi_reg_pp0_iter2_down_assign_4_reg_329;
reg   [31:0] ap_phi_reg_pp0_iter3_down_assign_4_reg_329;
wire   [31:0] ap_phi_reg_pp0_iter0_down_assign_5_reg_340;
reg   [31:0] ap_phi_reg_pp0_iter1_down_assign_5_reg_340;
reg   [31:0] ap_phi_reg_pp0_iter2_down_assign_5_reg_340;
reg   [31:0] ap_phi_reg_pp0_iter3_down_assign_5_reg_340;
wire   [31:0] ap_phi_reg_pp0_iter0_down_assign_6_reg_351;
reg   [31:0] ap_phi_reg_pp0_iter1_down_assign_6_reg_351;
reg   [31:0] ap_phi_reg_pp0_iter2_down_assign_6_reg_351;
reg   [31:0] ap_phi_reg_pp0_iter3_down_assign_6_reg_351;
wire   [31:0] ap_phi_reg_pp0_iter0_down_assign_7_reg_362;
reg   [31:0] ap_phi_reg_pp0_iter1_down_assign_7_reg_362;
reg   [31:0] ap_phi_reg_pp0_iter2_down_assign_7_reg_362;
reg   [31:0] ap_phi_reg_pp0_iter3_down_assign_7_reg_362;
wire   [31:0] ap_phi_reg_pp0_iter0_obj_sroa_21_0_i_reg_373;
reg   [31:0] ap_phi_reg_pp0_iter1_obj_sroa_21_0_i_reg_373;
reg   [31:0] ap_phi_reg_pp0_iter2_obj_sroa_21_0_i_reg_373;
reg   [31:0] ap_phi_reg_pp0_iter3_obj_sroa_21_0_i_reg_373;
wire   [63:0] trunc_ln434_cast_i_fu_513_p1;
reg   [4:0] j_fu_194;
reg   [4:0] ap_sig_allocacmp_j_load;
wire    ap_loop_init;
reg   [7:0] i_fu_198;
reg   [7:0] ap_sig_allocacmp_i_load;
reg   [11:0] indvar_flatten_fu_202;
wire   [11:0] add_ln375_fu_408_p2;
reg   [11:0] ap_sig_allocacmp_indvar_flatten_load;
reg   [0:0] resTmp_fu_206;
wire   [0:0] resTmp_19_fu_1273_p3;
reg   [0:0] resTmp_1_fu_210;
wire   [0:0] resTmp_18_fu_1266_p3;
reg   [0:0] resTmp_2_fu_214;
wire   [0:0] resTmp_17_fu_1259_p3;
reg   [0:0] resTmp_3_fu_218;
wire   [0:0] resTmp_16_fu_1252_p3;
reg   [0:0] resTmp_4_fu_222;
wire   [0:0] resTmp_15_fu_1245_p3;
reg   [31:0] corner_var_fu_226;
wire   [31:0] corner_var_6_fu_1536_p3;
reg   [31:0] corner_var_1_fu_230;
wire   [31:0] corner_var_7_fu_1529_p3;
reg   [31:0] corner_sroa_6_1_i_fu_234;
wire   [31:0] select_ln434_5_fu_1522_p3;
reg   [31:0] corner_sroa_9_1_i_fu_238;
wire   [31:0] select_ln434_4_fu_1515_p3;
reg   [31:0] corner_sroa_12_1_i_fu_242;
wire   [31:0] select_ln434_3_fu_1508_p3;
reg   [31:0] corner_sroa_15_1_i_fu_246;
wire   [31:0] select_ln434_2_fu_1501_p3;
reg   [31:0] corner_sroa_18_1_i_fu_250;
wire   [31:0] select_ln434_1_fu_1494_p3;
reg   [31:0] corner_sroa_21_1_i_fu_254;
wire   [31:0] select_ln434_fu_1487_p3;
reg   [1535:0] windowBuffer_fu_258;
wire   [1535:0] windowBuffer_2_fu_901_p14;
wire   [255:0] p_s_fu_1543_p9;
reg    ap_block_pp0_stage0_01001;
wire   [6:0] tmp_fu_440_p4;
wire   [6:0] tmp_13_fu_456_p4;
wire   [0:0] cmp68_i_mid1_fu_502_p2;
wire   [0:0] empty_51_fu_522_p2;
wire   [0:0] empty_50_fu_517_p2;
wire   [0:0] select_ln368_2_fu_507_p3;
wire   [0:0] icmp_ln404_fu_533_p2;
wire   [255:0] tmp_41_i_fu_871_p4;
wire   [255:0] tmp_42_i_fu_881_p4;
wire   [255:0] tmp_44_i_fu_891_p4;
wire   [31:0] center_assign_fu_851_p4;
wire   [31:0] up_assign_fu_831_p4;
wire   [31:0] down_assign_fu_861_p4;
wire   [31:0] left_assign_fu_841_p4;
wire   [0:0] icmp_ln120_16_fu_1004_p2;
wire   [0:0] icmp_ln120_19_fu_1017_p2;
wire   [0:0] icmp_ln120_18_fu_1013_p2;
wire   [0:0] icmp_ln120_17_fu_1008_p2;
wire   [0:0] and_ln120_12_fu_1027_p2;
wire   [0:0] and_ln120_13_fu_1021_p2;
wire   [0:0] icmp_ln120_20_fu_1039_p2;
wire   [0:0] icmp_ln120_23_fu_1052_p2;
wire   [0:0] icmp_ln120_22_fu_1048_p2;
wire   [0:0] icmp_ln120_21_fu_1043_p2;
wire   [0:0] and_ln120_15_fu_1062_p2;
wire   [0:0] and_ln120_16_fu_1056_p2;
wire   [0:0] icmp_ln120_24_fu_1074_p2;
wire   [0:0] icmp_ln120_27_fu_1087_p2;
wire   [0:0] icmp_ln120_26_fu_1083_p2;
wire   [0:0] icmp_ln120_25_fu_1078_p2;
wire   [0:0] and_ln120_18_fu_1097_p2;
wire   [0:0] and_ln120_19_fu_1091_p2;
wire   [0:0] icmp_ln120_28_fu_1109_p2;
wire   [0:0] icmp_ln120_31_fu_1122_p2;
wire   [0:0] icmp_ln120_30_fu_1118_p2;
wire   [0:0] icmp_ln120_29_fu_1113_p2;
wire   [0:0] and_ln120_21_fu_1132_p2;
wire   [0:0] and_ln120_22_fu_1126_p2;
wire   [0:0] and_ln120_10_fu_1168_p2;
wire   [0:0] and_ln120_9_fu_1164_p2;
wire   [0:0] icmp_ln416_fu_1178_p2;
wire   [0:0] xor_ln416_fu_1211_p2;
wire   [0:0] or_ln434_fu_1233_p2;
wire   [0:0] res_8_fu_1172_p2;
wire   [0:0] and_ln120_1_fu_1334_p2;
wire   [0:0] and_ln120_fu_1330_p2;
wire   [0:0] and_ln120_4_fu_1348_p2;
wire   [0:0] and_ln120_3_fu_1344_p2;
wire   [0:0] and_ln120_7_fu_1362_p2;
wire   [0:0] and_ln120_6_fu_1358_p2;
wire   [0:0] res_fu_1338_p2;
wire   [0:0] res_1_fu_1352_p2;
wire   [31:0] select_ln424_7_fu_1415_p3;
wire   [31:0] select_ln424_fu_1407_p3;
wire   [31:0] select_ln432_fu_1400_p3;
wire   [31:0] select_ln430_fu_1393_p3;
wire   [31:0] select_ln429_fu_1386_p3;
wire   [31:0] select_ln360_1_fu_1379_p3;
wire   [31:0] select_ln360_fu_1372_p3;
wire   [0:0] res_2_fu_1366_p2;
wire   [31:0] select_ln424_1_fu_1423_p3;
wire   [31:0] select_ln363_fu_1479_p3;
wire   [31:0] select_ln424_2_fu_1430_p3;
wire   [31:0] select_ln424_3_fu_1437_p3;
wire   [31:0] select_ln424_4_fu_1444_p3;
wire   [31:0] select_ln424_5_fu_1451_p3;
wire   [31:0] select_ln424_6_fu_1458_p3;
wire   [31:0] corner_var_5_fu_1465_p3;
wire   [31:0] corner_var_4_fu_1472_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_422;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_done_reg = 1'b0;
end

harris_findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2_rowBuffer_RAM_AUTO_1R1W #(
    .DataWidth( 768 ),
    .AddressRange( 17 ),
    .AddressWidth( 5 ))
rowBuffer_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rowBuffer_addr_reg_1768_pp0_iter2_reg),
    .ce0(rowBuffer_ce0),
    .we0(rowBuffer_we0),
    .d0(rowBuffer_d0),
    .address1(rowBuffer_address1),
    .ce1(rowBuffer_ce1),
    .q1(rowBuffer_q1)
);

harris_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_422)) begin
        if (((icmp_ln375_reg_1709 == 1'd0) & (empty_52_fu_527_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter2_down_assign_3_reg_318 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_down_assign_3_reg_318 <= ap_phi_reg_pp0_iter1_down_assign_3_reg_318;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_422)) begin
        if (((icmp_ln375_reg_1709 == 1'd0) & (empty_52_fu_527_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter2_down_assign_4_reg_329 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_down_assign_4_reg_329 <= ap_phi_reg_pp0_iter1_down_assign_4_reg_329;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_422)) begin
        if (((icmp_ln375_reg_1709 == 1'd0) & (empty_52_fu_527_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter2_down_assign_5_reg_340 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_down_assign_5_reg_340 <= ap_phi_reg_pp0_iter1_down_assign_5_reg_340;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_422)) begin
        if (((icmp_ln375_reg_1709 == 1'd0) & (empty_52_fu_527_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter2_down_assign_6_reg_351 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_down_assign_6_reg_351 <= ap_phi_reg_pp0_iter1_down_assign_6_reg_351;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_422)) begin
        if (((icmp_ln375_reg_1709 == 1'd0) & (empty_52_fu_527_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter2_down_assign_7_reg_362 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_down_assign_7_reg_362 <= ap_phi_reg_pp0_iter1_down_assign_7_reg_362;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_422)) begin
        if (((icmp_ln375_reg_1709 == 1'd0) & (empty_52_fu_527_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter2_obj_sroa_21_0_i_reg_373 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_obj_sroa_21_0_i_reg_373 <= ap_phi_reg_pp0_iter1_obj_sroa_21_0_i_reg_373;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_422)) begin
        if (((icmp_ln375_reg_1709 == 1'd0) & (empty_52_fu_527_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter2_obj_var_3_reg_307 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_obj_var_3_reg_307 <= ap_phi_reg_pp0_iter1_obj_var_3_reg_307;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_422)) begin
        if (((icmp_ln375_reg_1709 == 1'd0) & (empty_52_fu_527_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter2_obj_var_4_reg_296 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_obj_var_4_reg_296 <= ap_phi_reg_pp0_iter1_obj_var_4_reg_296;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((empty_52_reg_1764 == 1'd0) & (icmp_ln375_reg_1709_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_down_assign_3_reg_318 <= {{RStream_dout[95:64]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_down_assign_3_reg_318 <= ap_phi_reg_pp0_iter2_down_assign_3_reg_318;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((empty_52_reg_1764 == 1'd0) & (icmp_ln375_reg_1709_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_down_assign_4_reg_329 <= {{RStream_dout[127:96]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_down_assign_4_reg_329 <= ap_phi_reg_pp0_iter2_down_assign_4_reg_329;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((empty_52_reg_1764 == 1'd0) & (icmp_ln375_reg_1709_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_down_assign_5_reg_340 <= {{RStream_dout[159:128]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_down_assign_5_reg_340 <= ap_phi_reg_pp0_iter2_down_assign_5_reg_340;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((empty_52_reg_1764 == 1'd0) & (icmp_ln375_reg_1709_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_down_assign_6_reg_351 <= {{RStream_dout[191:160]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_down_assign_6_reg_351 <= ap_phi_reg_pp0_iter2_down_assign_6_reg_351;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((empty_52_reg_1764 == 1'd0) & (icmp_ln375_reg_1709_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_down_assign_7_reg_362 <= {{RStream_dout[223:192]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_down_assign_7_reg_362 <= ap_phi_reg_pp0_iter2_down_assign_7_reg_362;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((empty_52_reg_1764 == 1'd0) & (icmp_ln375_reg_1709_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_obj_sroa_21_0_i_reg_373 <= {{RStream_dout[255:224]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_obj_sroa_21_0_i_reg_373 <= ap_phi_reg_pp0_iter2_obj_sroa_21_0_i_reg_373;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((empty_52_reg_1764 == 1'd0) & (icmp_ln375_reg_1709_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_obj_var_3_reg_307 <= {{RStream_dout[63:32]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_obj_var_3_reg_307 <= ap_phi_reg_pp0_iter2_obj_var_3_reg_307;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((empty_52_reg_1764 == 1'd0) & (icmp_ln375_reg_1709_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_obj_var_4_reg_296 <= obj_var_fu_552_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_obj_var_4_reg_296 <= ap_phi_reg_pp0_iter2_obj_var_4_reg_296;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            i_fu_198 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            i_fu_198 <= select_ln375_reg_1748;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln375_fu_402_p2 == 1'd0))) begin
            indvar_flatten_fu_202 <= add_ln375_fu_408_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_202 <= 12'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            j_fu_194 <= 5'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            j_fu_194 <= add_ln376_reg_1755;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln375_fu_402_p2 == 1'd0))) begin
        add_ln375_1_reg_1728 <= add_ln375_1_fu_434_p2;
        add_ln376_reg_1755 <= add_ln376_fu_486_p2;
        cmp68_i7_reg_1743 <= cmp68_i7_fu_472_p2;
        icmp28_reg_1738 <= icmp28_fu_466_p2;
        icmp_ln376_reg_1713 <= icmp_ln376_fu_420_p2;
        icmp_reg_1733 <= icmp_fu_450_p2;
        select_ln368_reg_1719 <= select_ln368_fu_426_p3;
        select_ln375_reg_1748 <= select_ln375_fu_478_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (select_ln368_1_fu_497_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln404_reg_1774 <= and_ln404_fu_538_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        and_ln404_reg_1774_pp0_iter2_reg <= and_ln404_reg_1774;
        and_ln404_reg_1774_pp0_iter3_reg <= and_ln404_reg_1774_pp0_iter2_reg;
        and_ln404_reg_1774_pp0_iter4_reg <= and_ln404_reg_1774_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        icmp_ln120_10_reg_1992_pp0_iter4_reg <= icmp_ln120_10_reg_1992;
        icmp_ln120_11_reg_1997_pp0_iter4_reg <= icmp_ln120_11_reg_1997;
        icmp_ln120_1_reg_1947_pp0_iter4_reg <= icmp_ln120_1_reg_1947;
        icmp_ln120_2_reg_1952_pp0_iter4_reg <= icmp_ln120_2_reg_1952;
        icmp_ln120_3_reg_1957_pp0_iter4_reg <= icmp_ln120_3_reg_1957;
        icmp_ln120_4_reg_1962_pp0_iter4_reg <= icmp_ln120_4_reg_1962;
        icmp_ln120_5_reg_1967_pp0_iter4_reg <= icmp_ln120_5_reg_1967;
        icmp_ln120_6_reg_1972_pp0_iter4_reg <= icmp_ln120_6_reg_1972;
        icmp_ln120_7_reg_1977_pp0_iter4_reg <= icmp_ln120_7_reg_1977;
        icmp_ln120_8_reg_1982_pp0_iter4_reg <= icmp_ln120_8_reg_1982;
        icmp_ln120_9_reg_1987_pp0_iter4_reg <= icmp_ln120_9_reg_1987;
        icmp_ln120_reg_1942_pp0_iter4_reg <= icmp_ln120_reg_1942;
        right_assign_1_reg_1838 <= {{rowBuffer_q1[575:544]}};
        right_assign_2_reg_1853 <= {{rowBuffer_q1[607:576]}};
        right_assign_3_reg_1868 <= {{rowBuffer_q1[639:608]}};
        right_assign_4_reg_1883 <= {{rowBuffer_q1[671:640]}};
        right_assign_5_reg_1898 <= {{rowBuffer_q1[703:672]}};
        right_assign_6_reg_1913 <= {{rowBuffer_q1[735:704]}};
        right_assign_reg_1922 <= {{rowBuffer_q1[767:736]}};
        right_assign_s_reg_1823 <= {{rowBuffer_q1[543:512]}};
        rowBuffer_addr_reg_1768_pp0_iter2_reg <= rowBuffer_addr_reg_1768;
        select_ln368_1_reg_1760_pp0_iter2_reg <= select_ln368_1_reg_1760;
        select_ln368_1_reg_1760_pp0_iter3_reg <= select_ln368_1_reg_1760_pp0_iter2_reg;
        select_ln368_1_reg_1760_pp0_iter4_reg <= select_ln368_1_reg_1760_pp0_iter3_reg;
        select_ln368_reg_1719_pp0_iter2_reg <= select_ln368_reg_1719_pp0_iter1_reg;
        select_ln368_reg_1719_pp0_iter3_reg <= select_ln368_reg_1719_pp0_iter2_reg;
        tmp_39_i_reg_1927 <= {{rowBuffer_q1[767:256]}};
        up_assign_1_reg_1833 <= {{rowBuffer_q1[319:288]}};
        up_assign_2_reg_1848 <= {{rowBuffer_q1[351:320]}};
        up_assign_3_reg_1863 <= {{rowBuffer_q1[383:352]}};
        up_assign_4_reg_1878 <= {{rowBuffer_q1[415:384]}};
        up_assign_5_reg_1893 <= {{rowBuffer_q1[447:416]}};
        up_assign_6_reg_1908 <= {{rowBuffer_q1[479:448]}};
        up_assign_s_reg_1818 <= {{rowBuffer_q1[287:256]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln375_reg_1709 <= icmp_ln375_fu_402_p2;
        icmp_ln375_reg_1709_pp0_iter1_reg <= icmp_ln375_reg_1709;
        rowBuffer_addr_reg_1768 <= trunc_ln434_cast_i_fu_513_p1;
        select_ln368_reg_1719_pp0_iter1_reg <= select_ln368_reg_1719;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_down_assign_3_reg_318 <= ap_phi_reg_pp0_iter0_down_assign_3_reg_318;
        ap_phi_reg_pp0_iter1_down_assign_4_reg_329 <= ap_phi_reg_pp0_iter0_down_assign_4_reg_329;
        ap_phi_reg_pp0_iter1_down_assign_5_reg_340 <= ap_phi_reg_pp0_iter0_down_assign_5_reg_340;
        ap_phi_reg_pp0_iter1_down_assign_6_reg_351 <= ap_phi_reg_pp0_iter0_down_assign_6_reg_351;
        ap_phi_reg_pp0_iter1_down_assign_7_reg_362 <= ap_phi_reg_pp0_iter0_down_assign_7_reg_362;
        ap_phi_reg_pp0_iter1_obj_sroa_21_0_i_reg_373 <= ap_phi_reg_pp0_iter0_obj_sroa_21_0_i_reg_373;
        ap_phi_reg_pp0_iter1_obj_var_3_reg_307 <= ap_phi_reg_pp0_iter0_obj_var_3_reg_307;
        ap_phi_reg_pp0_iter1_obj_var_4_reg_296 <= ap_phi_reg_pp0_iter0_obj_var_4_reg_296;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (select_ln368_1_reg_1760_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        corner_sroa_12_1_i_fu_242 <= select_ln434_3_fu_1508_p3;
        corner_sroa_15_1_i_fu_246 <= select_ln434_2_fu_1501_p3;
        corner_sroa_18_1_i_fu_250 <= select_ln434_1_fu_1494_p3;
        corner_sroa_21_1_i_fu_254 <= select_ln434_fu_1487_p3;
        corner_sroa_6_1_i_fu_234 <= select_ln434_5_fu_1522_p3;
        corner_sroa_9_1_i_fu_238 <= select_ln434_4_fu_1515_p3;
        corner_var_1_fu_230 <= corner_var_7_fu_1529_p3;
        corner_var_fu_226 <= corner_var_6_fu_1536_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln375_reg_1709 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_52_reg_1764 <= empty_52_fu_527_p2;
        select_ln368_1_reg_1760 <= select_ln368_1_fu_497_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (select_ln368_1_reg_1760_pp0_iter2_reg == 1'd0))) begin
        icmp_ln120_10_reg_1992 <= icmp_ln120_10_fu_979_p2;
        icmp_ln120_11_reg_1997 <= icmp_ln120_11_fu_983_p2;
        icmp_ln120_12_reg_2002 <= icmp_ln120_12_fu_987_p2;
        icmp_ln120_13_reg_2007 <= icmp_ln120_13_fu_991_p2;
        icmp_ln120_14_reg_2012 <= icmp_ln120_14_fu_996_p2;
        icmp_ln120_15_reg_2017 <= icmp_ln120_15_fu_1000_p2;
        icmp_ln120_1_reg_1947 <= icmp_ln120_1_fu_935_p2;
        icmp_ln120_2_reg_1952 <= icmp_ln120_2_fu_941_p2;
        icmp_ln120_3_reg_1957 <= icmp_ln120_3_fu_946_p2;
        icmp_ln120_4_reg_1962 <= icmp_ln120_4_fu_952_p2;
        icmp_ln120_5_reg_1967 <= icmp_ln120_5_fu_956_p2;
        icmp_ln120_6_reg_1972 <= icmp_ln120_6_fu_961_p2;
        icmp_ln120_7_reg_1977 <= icmp_ln120_7_fu_965_p2;
        icmp_ln120_8_reg_1982 <= icmp_ln120_8_fu_970_p2;
        icmp_ln120_9_reg_1987 <= icmp_ln120_9_fu_974_p2;
        icmp_ln120_reg_1942 <= icmp_ln120_fu_929_p2;
        res_10_reg_2028 <= res_10_fu_1068_p2;
        res_11_reg_2034 <= res_11_fu_1103_p2;
        res_12_reg_2040 <= res_12_fu_1138_p2;
        res_9_reg_2022 <= res_9_fu_1033_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (select_ln368_1_reg_1760_pp0_iter3_reg == 1'd0))) begin
        icmp_ln424_reg_2071 <= icmp_ln424_fu_1223_p2;
        icmp_ln434_reg_2083 <= icmp_ln434_fu_1228_p2;
        or_ln434_1_reg_2087 <= or_ln434_1_fu_1239_p2;
        resTmp_20_reg_2066 <= resTmp_20_fu_1217_p2;
        resTmp_21_reg_2061 <= resTmp_21_fu_1204_p3;
        resTmp_7_reg_2056 <= resTmp_7_fu_1197_p3;
        resTmp_8_reg_2051 <= resTmp_8_fu_1190_p3;
        resTmp_9_reg_2046 <= resTmp_9_fu_1183_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (select_ln368_1_reg_1760_pp0_iter3_reg == 1'd0))) begin
        resTmp_1_fu_210 <= resTmp_18_fu_1266_p3;
        resTmp_2_fu_214 <= resTmp_17_fu_1259_p3;
        resTmp_3_fu_218 <= resTmp_16_fu_1252_p3;
        resTmp_4_fu_222 <= resTmp_15_fu_1245_p3;
        resTmp_fu_206 <= resTmp_19_fu_1273_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (select_ln368_1_reg_1760 == 1'd0))) begin
        tmp_40_i_reg_1932 <= {{rowBuffer_q1[767:512]}};
        tmp_43_i_reg_1937 <= {{rowBuffer_q1[511:256]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (select_ln368_1_reg_1760_pp0_iter2_reg == 1'd0))) begin
        windowBuffer_fu_258 <= windowBuffer_2_fu_901_p14;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op73_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        RStream_blk_n = RStream_empty_n;
    end else begin
        RStream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op73_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        RStream_read = 1'b1;
    end else begin
        RStream_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln375_fu_402_p2 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            ap_sig_allocacmp_i_load = 8'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            ap_sig_allocacmp_i_load = select_ln375_reg_1748;
        end else begin
            ap_sig_allocacmp_i_load = i_fu_198;
        end
    end else begin
        ap_sig_allocacmp_i_load = i_fu_198;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 12'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_202;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            ap_sig_allocacmp_j_load = 5'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            ap_sig_allocacmp_j_load = add_ln376_reg_1755;
        end else begin
            ap_sig_allocacmp_j_load = j_fu_194;
        end
    end else begin
        ap_sig_allocacmp_j_load = j_fu_194;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op249_write_state6 == 1'b1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op238_write_state6 == 1'b1) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        outStream_blk_n = outStream_full_n;
    end else begin
        outStream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((ap_predicate_op249_write_state6 == 1'b1)) begin
            outStream_din = 256'd0;
        end else if ((ap_predicate_op238_write_state6 == 1'b1)) begin
            outStream_din = p_s_fu_1543_p9;
        end else begin
            outStream_din = 'bx;
        end
    end else begin
        outStream_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op249_write_state6 == 1'b1) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op238_write_state6 == 1'b1) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        outStream_write = 1'b1;
    end else begin
        outStream_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        rowBuffer_ce0 = 1'b1;
    end else begin
        rowBuffer_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rowBuffer_ce1 = 1'b1;
    end else begin
        rowBuffer_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        rowBuffer_we0 = 1'b1;
    end else begin
        rowBuffer_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln375_1_fu_434_p2 = (ap_sig_allocacmp_i_load + 8'd1);

assign add_ln375_fu_408_p2 = (ap_sig_allocacmp_indvar_flatten_load + 12'd1);

assign add_ln376_fu_486_p2 = (select_ln368_fu_426_p3 + 5'd1);

assign and_ln120_10_fu_1168_p2 = (icmp_ln120_15_reg_2017 & icmp_ln120_14_reg_2012);

assign and_ln120_12_fu_1027_p2 = (icmp_ln120_18_fu_1013_p2 & icmp_ln120_17_fu_1008_p2);

assign and_ln120_13_fu_1021_p2 = (icmp_ln120_19_fu_1017_p2 & icmp_ln120_16_fu_1004_p2);

assign and_ln120_15_fu_1062_p2 = (icmp_ln120_22_fu_1048_p2 & icmp_ln120_21_fu_1043_p2);

assign and_ln120_16_fu_1056_p2 = (icmp_ln120_23_fu_1052_p2 & icmp_ln120_20_fu_1039_p2);

assign and_ln120_18_fu_1097_p2 = (icmp_ln120_26_fu_1083_p2 & icmp_ln120_25_fu_1078_p2);

assign and_ln120_19_fu_1091_p2 = (icmp_ln120_27_fu_1087_p2 & icmp_ln120_24_fu_1074_p2);

assign and_ln120_1_fu_1334_p2 = (icmp_ln120_3_reg_1957_pp0_iter4_reg & icmp_ln120_2_reg_1952_pp0_iter4_reg);

assign and_ln120_21_fu_1132_p2 = (icmp_ln120_30_fu_1118_p2 & icmp_ln120_29_fu_1113_p2);

assign and_ln120_22_fu_1126_p2 = (icmp_ln120_31_fu_1122_p2 & icmp_ln120_28_fu_1109_p2);

assign and_ln120_3_fu_1344_p2 = (icmp_ln120_5_reg_1967_pp0_iter4_reg & icmp_ln120_4_reg_1962_pp0_iter4_reg);

assign and_ln120_4_fu_1348_p2 = (icmp_ln120_7_reg_1977_pp0_iter4_reg & icmp_ln120_6_reg_1972_pp0_iter4_reg);

assign and_ln120_6_fu_1358_p2 = (icmp_ln120_9_reg_1987_pp0_iter4_reg & icmp_ln120_8_reg_1982_pp0_iter4_reg);

assign and_ln120_7_fu_1362_p2 = (icmp_ln120_11_reg_1997_pp0_iter4_reg & icmp_ln120_10_reg_1992_pp0_iter4_reg);

assign and_ln120_9_fu_1164_p2 = (icmp_ln120_13_reg_2007 & icmp_ln120_12_reg_2002);

assign and_ln120_fu_1330_p2 = (icmp_ln120_reg_1942_pp0_iter4_reg & icmp_ln120_1_reg_1947_pp0_iter4_reg);

assign and_ln404_fu_538_p2 = (select_ln368_2_fu_507_p3 & icmp_ln404_fu_533_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter5 == 1'b1) & (((ap_predicate_op249_write_state6 == 1'b1) & (outStream_full_n == 1'b0)) | ((ap_predicate_op238_write_state6 == 1'b1) & (outStream_full_n == 1'b0)))) | ((ap_predicate_op73_read_state3 == 1'b1) & (1'b0 == RStream_empty_n) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter5 == 1'b1) & (((ap_predicate_op249_write_state6 == 1'b1) & (outStream_full_n == 1'b0)) | ((ap_predicate_op238_write_state6 == 1'b1) & (outStream_full_n == 1'b0)))) | ((ap_predicate_op73_read_state3 == 1'b1) & (1'b0 == RStream_empty_n) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter5 == 1'b1) & (((ap_predicate_op249_write_state6 == 1'b1) & (outStream_full_n == 1'b0)) | ((ap_predicate_op238_write_state6 == 1'b1) & (outStream_full_n == 1'b0)))) | ((ap_predicate_op73_read_state3 == 1'b1) & (1'b0 == RStream_empty_n) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((ap_predicate_op73_read_state3 == 1'b1) & (1'b0 == RStream_empty_n));
end

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_pp0_stage0_iter5 = (((ap_predicate_op249_write_state6 == 1'b1) & (outStream_full_n == 1'b0)) | ((ap_predicate_op238_write_state6 == 1'b1) & (outStream_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_422 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_down_assign_3_reg_318 = 'bx;

assign ap_phi_reg_pp0_iter0_down_assign_4_reg_329 = 'bx;

assign ap_phi_reg_pp0_iter0_down_assign_5_reg_340 = 'bx;

assign ap_phi_reg_pp0_iter0_down_assign_6_reg_351 = 'bx;

assign ap_phi_reg_pp0_iter0_down_assign_7_reg_362 = 'bx;

assign ap_phi_reg_pp0_iter0_obj_sroa_21_0_i_reg_373 = 'bx;

assign ap_phi_reg_pp0_iter0_obj_var_3_reg_307 = 'bx;

assign ap_phi_reg_pp0_iter0_obj_var_4_reg_296 = 'bx;

always @ (*) begin
    ap_predicate_op238_write_state6 = ((icmp_ln434_reg_2083 == 1'd0) & (select_ln368_1_reg_1760_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op249_write_state6 = ((1'd1 == and_ln404_reg_1774_pp0_iter4_reg) & (select_ln368_1_reg_1760_pp0_iter4_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op73_read_state3 = ((empty_52_reg_1764 == 1'd0) & (icmp_ln375_reg_1709_pp0_iter1_reg == 1'd0));
end

assign center_assign_fu_851_p4 = {{windowBuffer_fu_258[1023:992]}};

assign cmp68_i7_fu_472_p2 = ((ap_sig_allocacmp_i_load == 8'd0) ? 1'b1 : 1'b0);

assign cmp68_i_mid1_fu_502_p2 = ((add_ln375_1_reg_1728 == 8'd0) ? 1'b1 : 1'b0);

assign corner_var_4_fu_1472_p3 = ((icmp_ln424_reg_2071[0:0] == 1'b1) ? select_ln360_fu_1372_p3 : corner_var_fu_226);

assign corner_var_5_fu_1465_p3 = ((icmp_ln424_reg_2071[0:0] == 1'b1) ? select_ln360_1_fu_1379_p3 : corner_var_1_fu_230);

assign corner_var_6_fu_1536_p3 = ((or_ln434_1_reg_2087[0:0] == 1'b1) ? corner_var_4_fu_1472_p3 : select_ln360_fu_1372_p3);

assign corner_var_7_fu_1529_p3 = ((or_ln434_1_reg_2087[0:0] == 1'b1) ? corner_var_5_fu_1465_p3 : select_ln360_1_fu_1379_p3);

assign down_assign_fu_861_p4 = {{windowBuffer_fu_258[1535:1504]}};

assign empty_50_fu_517_p2 = ((select_ln375_reg_1748 == 8'd127) ? 1'b1 : 1'b0);

assign empty_51_fu_522_p2 = ((select_ln375_reg_1748 == 8'd0) ? 1'b1 : 1'b0);

assign empty_52_fu_527_p2 = (empty_51_fu_522_p2 | empty_50_fu_517_p2);

assign icmp28_fu_466_p2 = ((tmp_13_fu_456_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_fu_450_p2 = ((tmp_fu_440_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln120_10_fu_979_p2 = (($signed(right_assign_1_reg_1838) > $signed(right_assign_2_reg_1853)) ? 1'b1 : 1'b0);

assign icmp_ln120_11_fu_983_p2 = (($signed(right_assign_1_reg_1838) > $signed(right_assign_s_reg_1823)) ? 1'b1 : 1'b0);

assign icmp_ln120_12_fu_987_p2 = (($signed(right_assign_2_reg_1853) > $signed(up_assign_2_reg_1848)) ? 1'b1 : 1'b0);

assign icmp_ln120_13_fu_991_p2 = (($signed(right_assign_2_reg_1853) > $signed(ap_phi_reg_pp0_iter3_down_assign_3_reg_318)) ? 1'b1 : 1'b0);

assign icmp_ln120_14_fu_996_p2 = (($signed(right_assign_2_reg_1853) > $signed(right_assign_3_reg_1868)) ? 1'b1 : 1'b0);

assign icmp_ln120_15_fu_1000_p2 = (($signed(right_assign_2_reg_1853) > $signed(right_assign_1_reg_1838)) ? 1'b1 : 1'b0);

assign icmp_ln120_16_fu_1004_p2 = (($signed(right_assign_3_reg_1868) > $signed(up_assign_3_reg_1863)) ? 1'b1 : 1'b0);

assign icmp_ln120_17_fu_1008_p2 = (($signed(right_assign_3_reg_1868) > $signed(ap_phi_reg_pp0_iter3_down_assign_4_reg_329)) ? 1'b1 : 1'b0);

assign icmp_ln120_18_fu_1013_p2 = (($signed(right_assign_3_reg_1868) > $signed(right_assign_4_reg_1883)) ? 1'b1 : 1'b0);

assign icmp_ln120_19_fu_1017_p2 = (($signed(right_assign_3_reg_1868) > $signed(right_assign_2_reg_1853)) ? 1'b1 : 1'b0);

assign icmp_ln120_1_fu_935_p2 = (($signed(center_assign_fu_851_p4) > $signed(down_assign_fu_861_p4)) ? 1'b1 : 1'b0);

assign icmp_ln120_20_fu_1039_p2 = (($signed(right_assign_4_reg_1883) > $signed(up_assign_4_reg_1878)) ? 1'b1 : 1'b0);

assign icmp_ln120_21_fu_1043_p2 = (($signed(right_assign_4_reg_1883) > $signed(ap_phi_reg_pp0_iter3_down_assign_5_reg_340)) ? 1'b1 : 1'b0);

assign icmp_ln120_22_fu_1048_p2 = (($signed(right_assign_4_reg_1883) > $signed(right_assign_5_reg_1898)) ? 1'b1 : 1'b0);

assign icmp_ln120_23_fu_1052_p2 = (($signed(right_assign_4_reg_1883) > $signed(right_assign_3_reg_1868)) ? 1'b1 : 1'b0);

assign icmp_ln120_24_fu_1074_p2 = (($signed(right_assign_5_reg_1898) > $signed(up_assign_5_reg_1893)) ? 1'b1 : 1'b0);

assign icmp_ln120_25_fu_1078_p2 = (($signed(right_assign_5_reg_1898) > $signed(ap_phi_reg_pp0_iter3_down_assign_6_reg_351)) ? 1'b1 : 1'b0);

assign icmp_ln120_26_fu_1083_p2 = (($signed(right_assign_5_reg_1898) > $signed(right_assign_6_reg_1913)) ? 1'b1 : 1'b0);

assign icmp_ln120_27_fu_1087_p2 = (($signed(right_assign_5_reg_1898) > $signed(right_assign_4_reg_1883)) ? 1'b1 : 1'b0);

assign icmp_ln120_28_fu_1109_p2 = (($signed(right_assign_6_reg_1913) > $signed(up_assign_6_reg_1908)) ? 1'b1 : 1'b0);

assign icmp_ln120_29_fu_1113_p2 = (($signed(right_assign_6_reg_1913) > $signed(ap_phi_reg_pp0_iter3_down_assign_7_reg_362)) ? 1'b1 : 1'b0);

assign icmp_ln120_2_fu_941_p2 = (($signed(center_assign_fu_851_p4) > $signed(right_assign_s_reg_1823)) ? 1'b1 : 1'b0);

assign icmp_ln120_30_fu_1118_p2 = (($signed(right_assign_6_reg_1913) > $signed(right_assign_reg_1922)) ? 1'b1 : 1'b0);

assign icmp_ln120_31_fu_1122_p2 = (($signed(right_assign_6_reg_1913) > $signed(right_assign_5_reg_1898)) ? 1'b1 : 1'b0);

assign icmp_ln120_3_fu_946_p2 = (($signed(center_assign_fu_851_p4) > $signed(left_assign_fu_841_p4)) ? 1'b1 : 1'b0);

assign icmp_ln120_4_fu_952_p2 = (($signed(right_assign_s_reg_1823) > $signed(up_assign_s_reg_1818)) ? 1'b1 : 1'b0);

assign icmp_ln120_5_fu_956_p2 = (($signed(right_assign_s_reg_1823) > $signed(ap_phi_reg_pp0_iter3_obj_var_4_reg_296)) ? 1'b1 : 1'b0);

assign icmp_ln120_6_fu_961_p2 = (($signed(right_assign_s_reg_1823) > $signed(right_assign_1_reg_1838)) ? 1'b1 : 1'b0);

assign icmp_ln120_7_fu_965_p2 = (($signed(right_assign_s_reg_1823) > $signed(center_assign_fu_851_p4)) ? 1'b1 : 1'b0);

assign icmp_ln120_8_fu_970_p2 = (($signed(right_assign_1_reg_1838) > $signed(up_assign_1_reg_1833)) ? 1'b1 : 1'b0);

assign icmp_ln120_9_fu_974_p2 = (($signed(right_assign_1_reg_1838) > $signed(ap_phi_reg_pp0_iter3_obj_var_3_reg_307)) ? 1'b1 : 1'b0);

assign icmp_ln120_fu_929_p2 = (($signed(center_assign_fu_851_p4) > $signed(up_assign_fu_831_p4)) ? 1'b1 : 1'b0);

assign icmp_ln375_fu_402_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 12'd2176) ? 1'b1 : 1'b0);

assign icmp_ln376_fu_420_p2 = ((ap_sig_allocacmp_j_load == 5'd17) ? 1'b1 : 1'b0);

assign icmp_ln404_fu_533_p2 = ((select_ln368_reg_1719 != 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln416_fu_1178_p2 = ((select_ln368_reg_1719_pp0_iter3_reg == 5'd1) ? 1'b1 : 1'b0);

assign icmp_ln424_fu_1223_p2 = ((select_ln368_reg_1719_pp0_iter3_reg == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln434_fu_1228_p2 = ((select_ln368_reg_1719_pp0_iter3_reg == 5'd0) ? 1'b1 : 1'b0);

assign left_assign_fu_841_p4 = {{windowBuffer_fu_258[991:960]}};

assign obj_var_fu_552_p1 = RStream_dout[31:0];

assign or_ln434_1_fu_1239_p2 = (or_ln434_fu_1233_p2 | icmp_ln434_fu_1228_p2);

assign or_ln434_fu_1233_p2 = (icmp_ln424_fu_1223_p2 | icmp_ln416_fu_1178_p2);

assign p_s_fu_1543_p9 = {{{{{{{{select_ln434_fu_1487_p3}, {select_ln434_1_fu_1494_p3}}, {select_ln434_2_fu_1501_p3}}, {select_ln434_3_fu_1508_p3}}, {select_ln434_4_fu_1515_p3}}, {select_ln434_5_fu_1522_p3}}, {corner_var_7_fu_1529_p3}}, {corner_var_6_fu_1536_p3}};

assign resTmp_15_fu_1245_p3 = ((or_ln434_1_fu_1239_p2[0:0] == 1'b1) ? resTmp_9_fu_1183_p3 : res_12_reg_2040);

assign resTmp_16_fu_1252_p3 = ((or_ln434_1_fu_1239_p2[0:0] == 1'b1) ? resTmp_8_fu_1190_p3 : res_11_reg_2034);

assign resTmp_17_fu_1259_p3 = ((or_ln434_1_fu_1239_p2[0:0] == 1'b1) ? resTmp_7_fu_1197_p3 : res_10_reg_2028);

assign resTmp_18_fu_1266_p3 = ((or_ln434_1_fu_1239_p2[0:0] == 1'b1) ? resTmp_21_fu_1204_p3 : res_9_reg_2022);

assign resTmp_19_fu_1273_p3 = ((or_ln434_1_fu_1239_p2[0:0] == 1'b1) ? resTmp_20_fu_1217_p2 : res_8_fu_1172_p2);

assign resTmp_20_fu_1217_p2 = (xor_ln416_fu_1211_p2 & resTmp_fu_206);

assign resTmp_21_fu_1204_p3 = ((icmp_ln416_fu_1178_p2[0:0] == 1'b1) ? res_9_reg_2022 : resTmp_1_fu_210);

assign resTmp_7_fu_1197_p3 = ((icmp_ln416_fu_1178_p2[0:0] == 1'b1) ? res_10_reg_2028 : resTmp_2_fu_214);

assign resTmp_8_fu_1190_p3 = ((icmp_ln416_fu_1178_p2[0:0] == 1'b1) ? res_11_reg_2034 : resTmp_3_fu_218);

assign resTmp_9_fu_1183_p3 = ((icmp_ln416_fu_1178_p2[0:0] == 1'b1) ? res_12_reg_2040 : resTmp_4_fu_222);

assign res_10_fu_1068_p2 = (and_ln120_16_fu_1056_p2 & and_ln120_15_fu_1062_p2);

assign res_11_fu_1103_p2 = (and_ln120_19_fu_1091_p2 & and_ln120_18_fu_1097_p2);

assign res_12_fu_1138_p2 = (and_ln120_22_fu_1126_p2 & and_ln120_21_fu_1132_p2);

assign res_1_fu_1352_p2 = (and_ln120_4_fu_1348_p2 & and_ln120_3_fu_1344_p2);

assign res_2_fu_1366_p2 = (and_ln120_7_fu_1362_p2 & and_ln120_6_fu_1358_p2);

assign res_8_fu_1172_p2 = (and_ln120_9_fu_1164_p2 & and_ln120_10_fu_1168_p2);

assign res_9_fu_1033_p2 = (and_ln120_13_fu_1021_p2 & and_ln120_12_fu_1027_p2);

assign res_fu_1338_p2 = (and_ln120_fu_1330_p2 & and_ln120_1_fu_1334_p2);

assign rowBuffer_address1 = trunc_ln434_cast_i_fu_513_p1;

assign rowBuffer_d0 = {{{{{{{{{ap_phi_reg_pp0_iter3_obj_sroa_21_0_i_reg_373}, {ap_phi_reg_pp0_iter3_down_assign_7_reg_362}}, {ap_phi_reg_pp0_iter3_down_assign_6_reg_351}}, {ap_phi_reg_pp0_iter3_down_assign_5_reg_340}}, {ap_phi_reg_pp0_iter3_down_assign_4_reg_329}}, {ap_phi_reg_pp0_iter3_down_assign_3_reg_318}}, {ap_phi_reg_pp0_iter3_obj_var_3_reg_307}}, {ap_phi_reg_pp0_iter3_obj_var_4_reg_296}}, {tmp_39_i_reg_1927}};

assign select_ln360_1_fu_1379_p3 = ((resTmp_21_reg_2061[0:0] == 1'b1) ? 32'd255 : 32'd0);

assign select_ln360_fu_1372_p3 = ((resTmp_20_reg_2066[0:0] == 1'b1) ? 32'd255 : 32'd0);

assign select_ln363_fu_1479_p3 = ((res_2_fu_1366_p2[0:0] == 1'b1) ? 32'd255 : 32'd0);

assign select_ln368_1_fu_497_p3 = ((icmp_ln376_reg_1713[0:0] == 1'b1) ? icmp_reg_1733 : icmp28_reg_1738);

assign select_ln368_2_fu_507_p3 = ((icmp_ln376_reg_1713[0:0] == 1'b1) ? cmp68_i_mid1_fu_502_p2 : cmp68_i7_reg_1743);

assign select_ln368_fu_426_p3 = ((icmp_ln376_fu_420_p2[0:0] == 1'b1) ? 5'd0 : ap_sig_allocacmp_j_load);

assign select_ln375_fu_478_p3 = ((icmp_ln376_fu_420_p2[0:0] == 1'b1) ? add_ln375_1_fu_434_p2 : ap_sig_allocacmp_i_load);

assign select_ln424_1_fu_1423_p3 = ((icmp_ln424_reg_2071[0:0] == 1'b1) ? 32'd0 : corner_sroa_21_1_i_fu_254);

assign select_ln424_2_fu_1430_p3 = ((icmp_ln424_reg_2071[0:0] == 1'b1) ? select_ln424_7_fu_1415_p3 : corner_sroa_18_1_i_fu_250);

assign select_ln424_3_fu_1437_p3 = ((icmp_ln424_reg_2071[0:0] == 1'b1) ? select_ln424_fu_1407_p3 : corner_sroa_15_1_i_fu_246);

assign select_ln424_4_fu_1444_p3 = ((icmp_ln424_reg_2071[0:0] == 1'b1) ? select_ln432_fu_1400_p3 : corner_sroa_12_1_i_fu_242);

assign select_ln424_5_fu_1451_p3 = ((icmp_ln424_reg_2071[0:0] == 1'b1) ? select_ln430_fu_1393_p3 : corner_sroa_9_1_i_fu_238);

assign select_ln424_6_fu_1458_p3 = ((icmp_ln424_reg_2071[0:0] == 1'b1) ? select_ln429_fu_1386_p3 : corner_sroa_6_1_i_fu_234);

assign select_ln424_7_fu_1415_p3 = ((res_1_fu_1352_p2[0:0] == 1'b1) ? 32'd255 : 32'd0);

assign select_ln424_fu_1407_p3 = ((res_fu_1338_p2[0:0] == 1'b1) ? 32'd255 : 32'd0);

assign select_ln429_fu_1386_p3 = ((resTmp_7_reg_2056[0:0] == 1'b1) ? 32'd255 : 32'd0);

assign select_ln430_fu_1393_p3 = ((resTmp_8_reg_2051[0:0] == 1'b1) ? 32'd255 : 32'd0);

assign select_ln432_fu_1400_p3 = ((resTmp_9_reg_2046[0:0] == 1'b1) ? 32'd255 : 32'd0);

assign select_ln434_1_fu_1494_p3 = ((or_ln434_1_reg_2087[0:0] == 1'b1) ? select_ln424_2_fu_1430_p3 : select_ln424_7_fu_1415_p3);

assign select_ln434_2_fu_1501_p3 = ((or_ln434_1_reg_2087[0:0] == 1'b1) ? select_ln424_3_fu_1437_p3 : select_ln424_fu_1407_p3);

assign select_ln434_3_fu_1508_p3 = ((or_ln434_1_reg_2087[0:0] == 1'b1) ? select_ln424_4_fu_1444_p3 : select_ln432_fu_1400_p3);

assign select_ln434_4_fu_1515_p3 = ((or_ln434_1_reg_2087[0:0] == 1'b1) ? select_ln424_5_fu_1451_p3 : select_ln430_fu_1393_p3);

assign select_ln434_5_fu_1522_p3 = ((or_ln434_1_reg_2087[0:0] == 1'b1) ? select_ln424_6_fu_1458_p3 : select_ln429_fu_1386_p3);

assign select_ln434_fu_1487_p3 = ((or_ln434_1_reg_2087[0:0] == 1'b1) ? select_ln424_1_fu_1423_p3 : select_ln363_fu_1479_p3);

assign tmp_13_fu_456_p4 = {{ap_sig_allocacmp_i_load[7:1]}};

assign tmp_41_i_fu_871_p4 = {{windowBuffer_fu_258[1535:1280]}};

assign tmp_42_i_fu_881_p4 = {{windowBuffer_fu_258[1023:768]}};

assign tmp_44_i_fu_891_p4 = {{windowBuffer_fu_258[511:256]}};

assign tmp_fu_440_p4 = {{add_ln375_1_fu_434_p2[7:1]}};

assign trunc_ln434_cast_i_fu_513_p1 = select_ln368_reg_1719;

assign up_assign_fu_831_p4 = {{windowBuffer_fu_258[511:480]}};

assign windowBuffer_2_fu_901_p14 = {{{{{{{{{{{{{ap_phi_reg_pp0_iter3_obj_sroa_21_0_i_reg_373}, {ap_phi_reg_pp0_iter3_down_assign_7_reg_362}}, {ap_phi_reg_pp0_iter3_down_assign_6_reg_351}}, {ap_phi_reg_pp0_iter3_down_assign_5_reg_340}}, {ap_phi_reg_pp0_iter3_down_assign_4_reg_329}}, {ap_phi_reg_pp0_iter3_down_assign_3_reg_318}}, {ap_phi_reg_pp0_iter3_obj_var_3_reg_307}}, {ap_phi_reg_pp0_iter3_obj_var_4_reg_296}}, {tmp_41_i_fu_871_p4}}, {tmp_40_i_reg_1932}}, {tmp_42_i_fu_881_p4}}, {tmp_43_i_reg_1937}}, {tmp_44_i_fu_891_p4}};

assign xor_ln416_fu_1211_p2 = (icmp_ln416_fu_1178_p2 ^ 1'd1);

endmodule //harris_findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2
