<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>24-I2C-EEPROM软件模拟读写实验: File Members</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">24-I2C-EEPROM软件模拟读写实验<span id="projectnumber">&#160;None</span>
   </div>
   <div id="projectbrief">I2C-EEPROM软件模拟读写实验</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="contents">
<div class="textblock">Here is a list of all file members with links to the files they belong to:</div>

<h3><a id="index_n" name="index_n"></a>- n -</h3><ul>
<li>NIEN_BitNumber&#160;:&#160;<a class="el" href="group___s_d_i_o___private___types_definitions.html#gab6d83a7ccd4a0d9ea9a09fec263fb25f">stm32f10x_sdio.c</a></li>
<li>NMI_Handler()&#160;:&#160;<a class="el" href="group___s_t_m32_f10x___std_periph___template.html#ga6ad7a5e3ee69cb6db6a6b9111ba898bc">stm32f10x_it.c</a>, <a class="el" href="group___s_t_m32_f10x___std_periph___template.html#ga6ad7a5e3ee69cb6db6a6b9111ba898bc">stm32f10x_it.h</a></li>
<li>NonMaskableInt_IRQn&#160;:&#160;<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">stm32f10x.h</a></li>
<li>NVIC&#160;:&#160;<a class="el" href="group___c_m_s_i_s___c_m3___core_debug.html#gac8e97e8ce56ae9f57da1363a937f8a17">core_cm3.h</a></li>
<li>NVIC_BASE&#160;:&#160;<a class="el" href="group___c_m_s_i_s___c_m3___core_debug.html#gaa0288691785a5f868238e0468b39523d">core_cm3.h</a></li>
<li>NVIC_ClearPendingIRQ()&#160;:&#160;<a class="el" href="group___c_m_s_i_s___c_m3___core_debug.html#ga282ff517bfe5576374541c3b752e9988">core_cm3.h</a></li>
<li>NVIC_DecodePriority()&#160;:&#160;<a class="el" href="group___c_m_s_i_s___c_m3___core_debug.html#ga2b58909e8dcbc010e78ba092fb6e9a68">core_cm3.h</a></li>
<li>NVIC_DisableIRQ()&#160;:&#160;<a class="el" href="group___c_m_s_i_s___c_m3___core_debug.html#ga387ed41caae29ee1e4aa6be876a11224">core_cm3.h</a></li>
<li>NVIC_EnableIRQ()&#160;:&#160;<a class="el" href="group___c_m_s_i_s___c_m3___core_debug.html#gadce4128aba8766909bb90bd36ff44b36">core_cm3.h</a></li>
<li>NVIC_EncodePriority()&#160;:&#160;<a class="el" href="group___c_m_s_i_s___c_m3___core_debug.html#ga4b50554bd01f9795da1dca47fbffdd2b">core_cm3.h</a></li>
<li>NVIC_GetActive()&#160;:&#160;<a class="el" href="group___c_m_s_i_s___c_m3___core_debug.html#ga4e8866c0b247d5acdb0728a54187006a">core_cm3.h</a></li>
<li>NVIC_GetPendingIRQ()&#160;:&#160;<a class="el" href="group___c_m_s_i_s___c_m3___core_debug.html#gafc46560c3309665055846f40b274d70b">core_cm3.h</a></li>
<li>NVIC_GetPriority()&#160;:&#160;<a class="el" href="group___c_m_s_i_s___c_m3___core_debug.html#ga8abe7f7dbe71a426a0da294429e996f9">core_cm3.h</a></li>
<li>NVIC_GetPriorityGrouping()&#160;:&#160;<a class="el" href="group___c_m_s_i_s___c_m3___core_debug.html#ga02525299b78d906c3926a81885fd5580">core_cm3.h</a></li>
<li>NVIC_IABR_ACTIVE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00015005adbb6e281ac05f29b862772b">stm32f10x.h</a></li>
<li>NVIC_IABR_ACTIVE_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf96b2c2bf18a5845f65c23761f35c20c">stm32f10x.h</a></li>
<li>NVIC_IABR_ACTIVE_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga29b032782f6ee599b3e6c67a915f2a77">stm32f10x.h</a></li>
<li>NVIC_IABR_ACTIVE_10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c29cb59542e009f5908814bc73f699a">stm32f10x.h</a></li>
<li>NVIC_IABR_ACTIVE_11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae3ac5a2c4b87dc781facd9f0ab2faa9">stm32f10x.h</a></li>
<li>NVIC_IABR_ACTIVE_12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf67765093e4ee4b2911e5f29b011e1a1">stm32f10x.h</a></li>
<li>NVIC_IABR_ACTIVE_13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga29b52deba459b2a9a6d2379c9b0b0c26">stm32f10x.h</a></li>
<li>NVIC_IABR_ACTIVE_14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga393379d79019d81602dbc4311edc21fe">stm32f10x.h</a></li>
<li>NVIC_IABR_ACTIVE_15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab9abe638115ec30e599c34c839515dd4">stm32f10x.h</a></li>
<li>NVIC_IABR_ACTIVE_16&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadac87de01e114b011a900bca17e7b729">stm32f10x.h</a></li>
<li>NVIC_IABR_ACTIVE_17&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac7a870327f07feef53199fe4befb2464">stm32f10x.h</a></li>
<li>NVIC_IABR_ACTIVE_18&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga16bd00a6c07b193fa07761bc4c68cf1a">stm32f10x.h</a></li>
<li>NVIC_IABR_ACTIVE_19&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5368786bfb44b9d31c62c180cf089b77">stm32f10x.h</a></li>
<li>NVIC_IABR_ACTIVE_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87128e17a9e614347d5b27f2e53c92cc">stm32f10x.h</a></li>
<li>NVIC_IABR_ACTIVE_20&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaad1a8c8e757e6d7a30c4dc2073693724">stm32f10x.h</a></li>
<li>NVIC_IABR_ACTIVE_21&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga89fc27cdcb3a0291dcb03b8d2537b566">stm32f10x.h</a></li>
<li>NVIC_IABR_ACTIVE_22&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1e16e90060fae9442e54a02aade2c3">stm32f10x.h</a></li>
<li>NVIC_IABR_ACTIVE_23&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga423a9b1f0e4d06137bceaea3d482d7f9">stm32f10x.h</a></li>
<li>NVIC_IABR_ACTIVE_24&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a7cb5ecc8420bde213d4e25d698bad0">stm32f10x.h</a></li>
<li>NVIC_IABR_ACTIVE_25&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3be82eac5db87b085ced6424940e36d7">stm32f10x.h</a></li>
<li>NVIC_IABR_ACTIVE_26&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b17346a5573c34ca0d8fc3e8ebee702">stm32f10x.h</a></li>
<li>NVIC_IABR_ACTIVE_27&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a42e366c56ce09eb944c8f20c520004">stm32f10x.h</a></li>
<li>NVIC_IABR_ACTIVE_28&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad2736661ca2d3411bede3dfdbe51edbb">stm32f10x.h</a></li>
<li>NVIC_IABR_ACTIVE_29&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9e2b52a462248fe00401170951e51e10">stm32f10x.h</a></li>
<li>NVIC_IABR_ACTIVE_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0b70628725abd184e4f3258f25552ad4">stm32f10x.h</a></li>
<li>NVIC_IABR_ACTIVE_30&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga41ab2699910a3c837f177b81e5c40d33">stm32f10x.h</a></li>
<li>NVIC_IABR_ACTIVE_31&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7816041fba7d83cd8b3dd1ba10f80c4a">stm32f10x.h</a></li>
<li>NVIC_IABR_ACTIVE_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad31486ae04d73eace12011a850855ffc">stm32f10x.h</a></li>
<li>NVIC_IABR_ACTIVE_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaabdfde449fc6a3c5c6bf5236ebbd14e5">stm32f10x.h</a></li>
<li>NVIC_IABR_ACTIVE_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9888c42aada7bd962b44a207954f7209">stm32f10x.h</a></li>
<li>NVIC_IABR_ACTIVE_7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9028f6886fca410cb526352999f4911a">stm32f10x.h</a></li>
<li>NVIC_IABR_ACTIVE_8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga101fc66c184d311ee995db2c8c82ef95">stm32f10x.h</a></li>
<li>NVIC_IABR_ACTIVE_9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaed6521600ff1bccc832e252b1b5676dd">stm32f10x.h</a></li>
<li>NVIC_ICER_CLRENA&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb8048ac27c64c34aef747eb3845f07d">stm32f10x.h</a></li>
<li>NVIC_ICER_CLRENA_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad7c0e8d7ead740fbbc6efe1b44336c4d">stm32f10x.h</a></li>
<li>NVIC_ICER_CLRENA_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga701dd2c4365790c5a9506ecc41f9fe3c">stm32f10x.h</a></li>
<li>NVIC_ICER_CLRENA_10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad9b17e9837b0b1ccf28f7309afba8aa7">stm32f10x.h</a></li>
<li>NVIC_ICER_CLRENA_11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae1e4b35a58a123c2e8fa4edb7e81aaeb">stm32f10x.h</a></li>
<li>NVIC_ICER_CLRENA_12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga521ef47669c32ba4b6fb34cdee181115">stm32f10x.h</a></li>
<li>NVIC_ICER_CLRENA_13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f787e52461b5e3f777290ac4b8ff6fc">stm32f10x.h</a></li>
<li>NVIC_ICER_CLRENA_14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac937ce62879648e947d70a4db16727f0">stm32f10x.h</a></li>
<li>NVIC_ICER_CLRENA_15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6a88004a2ac9b270d73ab1ff53300bb">stm32f10x.h</a></li>
<li>NVIC_ICER_CLRENA_16&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga73de40429d453b0a63ea4ed788e949f0">stm32f10x.h</a></li>
<li>NVIC_ICER_CLRENA_17&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga393cfbe5e1ce46220aa5ebd9a1891d97">stm32f10x.h</a></li>
<li>NVIC_ICER_CLRENA_18&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7fa2d0859938af8374b0ee52c7acb04b">stm32f10x.h</a></li>
<li>NVIC_ICER_CLRENA_19&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga02572a777aeac75a01c94f56e23ff07b">stm32f10x.h</a></li>
<li>NVIC_ICER_CLRENA_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace5cb2478698a64c214d63d79aeeed75">stm32f10x.h</a></li>
<li>NVIC_ICER_CLRENA_20&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8df2313e7432cabddba0b974b8f4f020">stm32f10x.h</a></li>
<li>NVIC_ICER_CLRENA_21&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga16c4599364e72b2d88ac386144a3fe7e">stm32f10x.h</a></li>
<li>NVIC_ICER_CLRENA_22&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga16b9bade4bebc1c058325e1aafc3fd8f">stm32f10x.h</a></li>
<li>NVIC_ICER_CLRENA_23&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa92531bd55ca6aa771993210d485c0f7">stm32f10x.h</a></li>
<li>NVIC_ICER_CLRENA_24&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab41766a9f4345819d8eea33b8753b9f6">stm32f10x.h</a></li>
<li>NVIC_ICER_CLRENA_25&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac1bb79682735090f6c1bbf2b298f6c5b">stm32f10x.h</a></li>
<li>NVIC_ICER_CLRENA_26&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e63dfa3c37961071f48a76fd34e92e9">stm32f10x.h</a></li>
<li>NVIC_ICER_CLRENA_27&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada1793fa80d1a517c94dc975dc1270bc">stm32f10x.h</a></li>
<li>NVIC_ICER_CLRENA_28&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9b389b9803af7187df08ab3031be9509">stm32f10x.h</a></li>
<li>NVIC_ICER_CLRENA_29&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacac7e634d9726387b9026c9504e52582">stm32f10x.h</a></li>
<li>NVIC_ICER_CLRENA_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaff9f3ef9ac99c1b266ab1d8963b36560">stm32f10x.h</a></li>
<li>NVIC_ICER_CLRENA_30&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga11d39e1daa7b9c636fe16951745b011d">stm32f10x.h</a></li>
<li>NVIC_ICER_CLRENA_31&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb10af18569712590c4db5476292cf6f">stm32f10x.h</a></li>
<li>NVIC_ICER_CLRENA_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga892fafa00274551ee17971c5f419138b">stm32f10x.h</a></li>
<li>NVIC_ICER_CLRENA_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadfd48066d81ddc85be2cb4dd71ddcb60">stm32f10x.h</a></li>
<li>NVIC_ICER_CLRENA_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a92307738d1730bd21d55c6c065b526">stm32f10x.h</a></li>
<li>NVIC_ICER_CLRENA_7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad7132ff32947d90bf2f537591e77823c">stm32f10x.h</a></li>
<li>NVIC_ICER_CLRENA_8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga08b4758eebf43cc2bfc8183a3517c8c0">stm32f10x.h</a></li>
<li>NVIC_ICER_CLRENA_9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f11ecc81c128ad3ef27899cd2a048dd">stm32f10x.h</a></li>
<li>NVIC_ICPR_CLRPEND&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3c6a7e54654b4873816afad7984fbb0">stm32f10x.h</a></li>
<li>NVIC_ICPR_CLRPEND_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafecd77abe8ff78b4679c965b11e31ac3">stm32f10x.h</a></li>
<li>NVIC_ICPR_CLRPEND_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1a68ba7be8374cbedfe18c15a852100">stm32f10x.h</a></li>
<li>NVIC_ICPR_CLRPEND_10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae9631ca376fd2fb30ca9fba782dbcebc">stm32f10x.h</a></li>
<li>NVIC_ICPR_CLRPEND_11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65a8a83be00f68acd6d3a6d8dcd81c73">stm32f10x.h</a></li>
<li>NVIC_ICPR_CLRPEND_12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac1535690e1151004707902cc49f280d2">stm32f10x.h</a></li>
<li>NVIC_ICPR_CLRPEND_13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga704f098169cbfd48746e6fdb647cb139">stm32f10x.h</a></li>
<li>NVIC_ICPR_CLRPEND_14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga764a5bb88ee730049cdaa9823238e4eb">stm32f10x.h</a></li>
<li>NVIC_ICPR_CLRPEND_15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga641b9f2fc8a75d9a0f08ee9e764ae67e">stm32f10x.h</a></li>
<li>NVIC_ICPR_CLRPEND_16&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9563b3bc48251e3048bba95dcd8ce2ed">stm32f10x.h</a></li>
<li>NVIC_ICPR_CLRPEND_17&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacafd4aa7dbd587713c5f8460021ffbbf">stm32f10x.h</a></li>
<li>NVIC_ICPR_CLRPEND_18&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacb158cb09839a27399daaec82596bdae">stm32f10x.h</a></li>
<li>NVIC_ICPR_CLRPEND_19&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4fa77e3164f76f55c8b65716f7e78b3c">stm32f10x.h</a></li>
<li>NVIC_ICPR_CLRPEND_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ad0271ce6eb2fd787881a526acc9ecf">stm32f10x.h</a></li>
<li>NVIC_ICPR_CLRPEND_20&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga913321e79e4566f2589d0cf0cbc69951">stm32f10x.h</a></li>
<li>NVIC_ICPR_CLRPEND_21&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga82b95b5d83cfed1dc8e93252f350738f">stm32f10x.h</a></li>
<li>NVIC_ICPR_CLRPEND_22&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa48498de37ce0e3630539a40e9748ac8">stm32f10x.h</a></li>
<li>NVIC_ICPR_CLRPEND_23&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7976e3ca5e53e365b2d5fe622f738800">stm32f10x.h</a></li>
<li>NVIC_ICPR_CLRPEND_24&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5aa740ee8b8ddcc9e28cad9cc2e287">stm32f10x.h</a></li>
<li>NVIC_ICPR_CLRPEND_25&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae71fd6b864214fc20cda783f983a3b99">stm32f10x.h</a></li>
<li>NVIC_ICPR_CLRPEND_26&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5d5368aef48a813695090fd367ec4a6">stm32f10x.h</a></li>
<li>NVIC_ICPR_CLRPEND_27&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8092ee7e81ecfa33294e8dc972e736a1">stm32f10x.h</a></li>
<li>NVIC_ICPR_CLRPEND_28&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e05fe155495b02aa07f086600d362af">stm32f10x.h</a></li>
<li>NVIC_ICPR_CLRPEND_29&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacd72eea853122e43a77db5d11cf189b2">stm32f10x.h</a></li>
<li>NVIC_ICPR_CLRPEND_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga601ded5d1439ded3a734b80ae3d9ac42">stm32f10x.h</a></li>
<li>NVIC_ICPR_CLRPEND_30&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3482d26f4a66f2e345f5877e5b7d4f59">stm32f10x.h</a></li>
<li>NVIC_ICPR_CLRPEND_31&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabfb29b21f8ac81d048b70b6ae17518ee">stm32f10x.h</a></li>
<li>NVIC_ICPR_CLRPEND_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8fa186cf67d658dae40dd70cd0b55456">stm32f10x.h</a></li>
<li>NVIC_ICPR_CLRPEND_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0560ad9cc66e9a4d3b6d918745752350">stm32f10x.h</a></li>
<li>NVIC_ICPR_CLRPEND_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga81743f1b0f020b023cd627dc6b46eed0">stm32f10x.h</a></li>
<li>NVIC_ICPR_CLRPEND_7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga167cc46ce9628e5cbc971f9248fadbc9">stm32f10x.h</a></li>
<li>NVIC_ICPR_CLRPEND_8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga19da2023fbcc3856feb1c5e8143d3126">stm32f10x.h</a></li>
<li>NVIC_ICPR_CLRPEND_9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8047a8411c6e505edab25c0c7db179df">stm32f10x.h</a></li>
<li>NVIC_Init()&#160;:&#160;<a class="el" href="group___m_i_s_c___exported___functions.html#ga4ab373ed0870c06fca5eb51d639adf41">misc.h</a>, <a class="el" href="group___m_i_s_c___private___functions.html#ga4ab373ed0870c06fca5eb51d639adf41">misc.c</a></li>
<li>NVIC_IPR0_PRI_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a3b08d85a1acb7ceb1e099323dcccab">stm32f10x.h</a></li>
<li>NVIC_IPR0_PRI_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga23faf79e734bfdb5799fac5916ff10cb">stm32f10x.h</a></li>
<li>NVIC_IPR0_PRI_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga80ea52e5abb18a63bd4c7578e47a1446">stm32f10x.h</a></li>
<li>NVIC_IPR0_PRI_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9104db3d83a6c566e8bfd2a4b33a7145">stm32f10x.h</a></li>
<li>NVIC_IPR1_PRI_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1282075e5142524bb85e3d2df0102501">stm32f10x.h</a></li>
<li>NVIC_IPR1_PRI_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa63b4e9a76d033470c30e0858306ddb2">stm32f10x.h</a></li>
<li>NVIC_IPR1_PRI_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b2966818c404ea29e2db4667a3a6f41">stm32f10x.h</a></li>
<li>NVIC_IPR1_PRI_7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga96c1da5dac82bf4644b0a11c3a39cb2d">stm32f10x.h</a></li>
<li>NVIC_IPR2_PRI_10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad2498ad6390c001f5520f17600935041">stm32f10x.h</a></li>
<li>NVIC_IPR2_PRI_11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga33f3bb417d3518b39303b9523c1461c1">stm32f10x.h</a></li>
<li>NVIC_IPR2_PRI_8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad02b1193affeeae87f9b1e8af4feded1">stm32f10x.h</a></li>
<li>NVIC_IPR2_PRI_9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga98647b92f40858b03174d73fa9aa50e2">stm32f10x.h</a></li>
<li>NVIC_IPR3_PRI_12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a5871dc95a2ca809773a1dde818c63c">stm32f10x.h</a></li>
<li>NVIC_IPR3_PRI_13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada03b8dae40bf704e4bf523d1aa22496">stm32f10x.h</a></li>
<li>NVIC_IPR3_PRI_14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga966d733853ca1b07d12b7c66bfe7eb3c">stm32f10x.h</a></li>
<li>NVIC_IPR3_PRI_15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9bd3de39c1d0c6c9efbb9fab3b62d094">stm32f10x.h</a></li>
<li>NVIC_IPR4_PRI_16&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacbc57da3ac7ef9d6de3b0a1ad84a35c3">stm32f10x.h</a></li>
<li>NVIC_IPR4_PRI_17&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8fbcf647ec5f3b88447c40d82cbba784">stm32f10x.h</a></li>
<li>NVIC_IPR4_PRI_18&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5980ea116aae6400b74fcbb7ab69db05">stm32f10x.h</a></li>
<li>NVIC_IPR4_PRI_19&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d53e0b085d3151bead07fae93f507b8">stm32f10x.h</a></li>
<li>NVIC_IPR5_PRI_20&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa03b60b41f202d008226bc4a9596a833">stm32f10x.h</a></li>
<li>NVIC_IPR5_PRI_21&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac98a9cb7398fba35957f0d9a39451506">stm32f10x.h</a></li>
<li>NVIC_IPR5_PRI_22&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8b37a77e86e910e5f16fec4c1bac200">stm32f10x.h</a></li>
<li>NVIC_IPR5_PRI_23&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabc2bc84f21dc418ebca068a7a74fbf13">stm32f10x.h</a></li>
<li>NVIC_IPR6_PRI_24&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac35639332d0dd2169659dacb334be746">stm32f10x.h</a></li>
<li>NVIC_IPR6_PRI_25&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga31813e988f709143c47b376411b63be3">stm32f10x.h</a></li>
<li>NVIC_IPR6_PRI_26&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae874a405758adfc16a21ab2492cc01aa">stm32f10x.h</a></li>
<li>NVIC_IPR6_PRI_27&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6cc988dabd555381a1e8546e8b0d4152">stm32f10x.h</a></li>
<li>NVIC_IPR7_PRI_28&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8c01a412ea1d6b0659e53f23edaa42b9">stm32f10x.h</a></li>
<li>NVIC_IPR7_PRI_29&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab867187fcd218881e0309938fe902674">stm32f10x.h</a></li>
<li>NVIC_IPR7_PRI_30&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe7e7058f4cf233a7b220bfeb1048443">stm32f10x.h</a></li>
<li>NVIC_IPR7_PRI_31&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8df57e06dd24110f7a228efa85131bbe">stm32f10x.h</a></li>
<li>NVIC_ISER_SETENA&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga524d6bb507267b757f54a89b89a8b7b2">stm32f10x.h</a></li>
<li>NVIC_ISER_SETENA_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4682204947d21842495025382e45a8fb">stm32f10x.h</a></li>
<li>NVIC_ISER_SETENA_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f31ee863432615256b137741793a77a">stm32f10x.h</a></li>
<li>NVIC_ISER_SETENA_10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9a05a01f82e832e6da3452d39a7a6e2">stm32f10x.h</a></li>
<li>NVIC_ISER_SETENA_11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3b78aa3c425d86301dc148de43115b48">stm32f10x.h</a></li>
<li>NVIC_ISER_SETENA_12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga447fc01ce241d2ae3cdb631498587efd">stm32f10x.h</a></li>
<li>NVIC_ISER_SETENA_13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga320d26a7e0e94b3f459bec4c90a3559a">stm32f10x.h</a></li>
<li>NVIC_ISER_SETENA_14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3dcc230344b6e3401962a260e9ad7d45">stm32f10x.h</a></li>
<li>NVIC_ISER_SETENA_15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c792f54013ef2bf46392c813a9f966e">stm32f10x.h</a></li>
<li>NVIC_ISER_SETENA_16&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga574e2c400afa40e90866dec2746b6e3a">stm32f10x.h</a></li>
<li>NVIC_ISER_SETENA_17&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e6e7ac573075a189cafae29dee4af3e">stm32f10x.h</a></li>
<li>NVIC_ISER_SETENA_18&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga79519b08aa1fbf9449d754f03eaa49d6">stm32f10x.h</a></li>
<li>NVIC_ISER_SETENA_19&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf92a4a2157b8a53c07d0f13f6acc9d6b">stm32f10x.h</a></li>
<li>NVIC_ISER_SETENA_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95058dbce83ff1339536029665d216e8">stm32f10x.h</a></li>
<li>NVIC_ISER_SETENA_20&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga765aebd3b4d179659c11212754d495d4">stm32f10x.h</a></li>
<li>NVIC_ISER_SETENA_21&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b78a46bbcf70086a2cd26973f7420cd">stm32f10x.h</a></li>
<li>NVIC_ISER_SETENA_22&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2166c96acab924d0cc6e84c019046a78">stm32f10x.h</a></li>
<li>NVIC_ISER_SETENA_23&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga37a1543e4b66f8662a130e44811d63e8">stm32f10x.h</a></li>
<li>NVIC_ISER_SETENA_24&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacbac420cda087473b34c86e110b5de0a">stm32f10x.h</a></li>
<li>NVIC_ISER_SETENA_25&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf75bfd414772f29ac8d7eb20000cbe94">stm32f10x.h</a></li>
<li>NVIC_ISER_SETENA_26&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9bda2dc8c0afc0b29f8b5ad13ec6fa43">stm32f10x.h</a></li>
<li>NVIC_ISER_SETENA_27&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ed656de3e29c9870541b3c47041f0e2">stm32f10x.h</a></li>
<li>NVIC_ISER_SETENA_28&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga565ddf52fd22e6d5aa9d606da5bfbb96">stm32f10x.h</a></li>
<li>NVIC_ISER_SETENA_29&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafd010353bce4fed442e08ea918a6642a">stm32f10x.h</a></li>
<li>NVIC_ISER_SETENA_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8bb1cf3d86f49f6785d125fa18352039">stm32f10x.h</a></li>
<li>NVIC_ISER_SETENA_30&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1134b329f5284ae7b3e429cb905fa4f">stm32f10x.h</a></li>
<li>NVIC_ISER_SETENA_31&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab197009ecc0031bc0a8b62bcdbaff37b">stm32f10x.h</a></li>
<li>NVIC_ISER_SETENA_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga131d008c6bc5bc26b989913d18d01204">stm32f10x.h</a></li>
<li>NVIC_ISER_SETENA_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6cc5a554385260be8ebda6433b691fb2">stm32f10x.h</a></li>
<li>NVIC_ISER_SETENA_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf7851457a3c800072677e5cae54cc6cc">stm32f10x.h</a></li>
<li>NVIC_ISER_SETENA_7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga84068d07c3276a8c03b13aecf67a8ca1">stm32f10x.h</a></li>
<li>NVIC_ISER_SETENA_8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga259f4752dc739afb8aaf1e4146019ec9">stm32f10x.h</a></li>
<li>NVIC_ISER_SETENA_9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga371e8d82dd1bcc44c2ea8e90a66c5ae5">stm32f10x.h</a></li>
<li>NVIC_ISPR_SETPEND&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga706ae5af63e84b9d9a901c030d39b2de">stm32f10x.h</a></li>
<li>NVIC_ISPR_SETPEND_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ea480702ab09562864852893b9005c2">stm32f10x.h</a></li>
<li>NVIC_ISPR_SETPEND_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3b5d1b15a80c029c9aa985bb23a7ffb2">stm32f10x.h</a></li>
<li>NVIC_ISPR_SETPEND_10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga05ef4ef84df65432e2e75448d851b789">stm32f10x.h</a></li>
<li>NVIC_ISPR_SETPEND_11&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacbd66dd5953c24688917964115ae796f">stm32f10x.h</a></li>
<li>NVIC_ISPR_SETPEND_12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3cdcc8da708ddeee71a593050dfade50">stm32f10x.h</a></li>
<li>NVIC_ISPR_SETPEND_13&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae51ee8367ba000f48692a84505b2b620">stm32f10x.h</a></li>
<li>NVIC_ISPR_SETPEND_14&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6588454e29509bb1eae0c96a25bf7ed9">stm32f10x.h</a></li>
<li>NVIC_ISPR_SETPEND_15&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4f6fee7fe7c8ee64ddb5cd2a419ac88e">stm32f10x.h</a></li>
<li>NVIC_ISPR_SETPEND_16&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga33d421797a1718a74cf4ff4b58d4f4fd">stm32f10x.h</a></li>
<li>NVIC_ISPR_SETPEND_17&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae2b82da99561dd033e74b0b3a3aad0b">stm32f10x.h</a></li>
<li>NVIC_ISPR_SETPEND_18&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5a078aafa6253af4b17ca28cdbc3699">stm32f10x.h</a></li>
<li>NVIC_ISPR_SETPEND_19&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga07d2e9109ecccd36be4e6230d95cd648">stm32f10x.h</a></li>
<li>NVIC_ISPR_SETPEND_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa2de13af9ff315637a1cd651847f022d">stm32f10x.h</a></li>
<li>NVIC_ISPR_SETPEND_20&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3cf4ff376f8afcc661184028c713c5c0">stm32f10x.h</a></li>
<li>NVIC_ISPR_SETPEND_21&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga76ddcc81d3c5e498ab99f23183bf4a5b">stm32f10x.h</a></li>
<li>NVIC_ISPR_SETPEND_22&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0db2d31426967beb45500dd82816e6e5">stm32f10x.h</a></li>
<li>NVIC_ISPR_SETPEND_23&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec0b7e1a693eb4a090622b18f79a2b6d">stm32f10x.h</a></li>
<li>NVIC_ISPR_SETPEND_24&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac91b78240ce32417e0916fce399c5035">stm32f10x.h</a></li>
<li>NVIC_ISPR_SETPEND_25&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacf6576e0ed8e79909372b9f29b36ea05">stm32f10x.h</a></li>
<li>NVIC_ISPR_SETPEND_26&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1bc96581240b52ea223b8512e5fe404f">stm32f10x.h</a></li>
<li>NVIC_ISPR_SETPEND_27&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacef6dcabdd3b151cf81f65f27f160c8b">stm32f10x.h</a></li>
<li>NVIC_ISPR_SETPEND_28&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacaaae73e711685955c9bbd810a8750b2">stm32f10x.h</a></li>
<li>NVIC_ISPR_SETPEND_29&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadc01bacfbd4e6533b8114ad67766f50a">stm32f10x.h</a></li>
<li>NVIC_ISPR_SETPEND_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga76361988bf57c412fe73ffb799afd797">stm32f10x.h</a></li>
<li>NVIC_ISPR_SETPEND_30&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae7973887dda1478e3941782ec6cc33a6">stm32f10x.h</a></li>
<li>NVIC_ISPR_SETPEND_31&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga569e37431b777e42c39bd6a708150081">stm32f10x.h</a></li>
<li>NVIC_ISPR_SETPEND_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa8e69812ce2bb6458c0c6214b1307c5e">stm32f10x.h</a></li>
<li>NVIC_ISPR_SETPEND_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95c03293d177e1bfe43be1d5eefbf5f8">stm32f10x.h</a></li>
<li>NVIC_ISPR_SETPEND_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeee79d95614db51d2e0ff530d09673e9">stm32f10x.h</a></li>
<li>NVIC_ISPR_SETPEND_7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga809b3f1ab6def76d15fa0b457445d244">stm32f10x.h</a></li>
<li>NVIC_ISPR_SETPEND_8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3fae06b9e22eaeb3ee19bd19105b1ae2">stm32f10x.h</a></li>
<li>NVIC_ISPR_SETPEND_9&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac5459e94b315765d3f4e9ab9c6e00aae">stm32f10x.h</a></li>
<li>NVIC_LP_SEVONPEND&#160;:&#160;<a class="el" href="group___system___low___power.html#ga10748d2b2875afd122f6476864ad6cae">misc.h</a></li>
<li>NVIC_LP_SLEEPDEEP&#160;:&#160;<a class="el" href="group___system___low___power.html#gaeec2d10922fa9ec5e65398667b303253">misc.h</a></li>
<li>NVIC_LP_SLEEPONEXIT&#160;:&#160;<a class="el" href="group___system___low___power.html#ga368dc13a9c762a307c07cfa2e3ef59ad">misc.h</a></li>
<li>NVIC_PriorityGroup_0&#160;:&#160;<a class="el" href="group___preemption___priority___group.html#gaeac0cf537f65d17bc19aee2410b2b60e">misc.h</a></li>
<li>NVIC_PriorityGroup_1&#160;:&#160;<a class="el" href="group___preemption___priority___group.html#ga89bf0bf9e70f1a372a541b1b8d7493aa">misc.h</a></li>
<li>NVIC_PriorityGroup_2&#160;:&#160;<a class="el" href="group___preemption___priority___group.html#ga505002e8b76aef65499ca371e40ec8b4">misc.h</a></li>
<li>NVIC_PriorityGroup_3&#160;:&#160;<a class="el" href="group___preemption___priority___group.html#ga49bdbee77d4a70339d63c80462d49b4d">misc.h</a></li>
<li>NVIC_PriorityGroup_4&#160;:&#160;<a class="el" href="group___preemption___priority___group.html#gaf9020c585da2a299328f0b06dee391a2">misc.h</a></li>
<li>NVIC_PriorityGroupConfig()&#160;:&#160;<a class="el" href="group___m_i_s_c___exported___functions.html#gadfb1f34f803ce54c976643db8c484442">misc.h</a>, <a class="el" href="group___m_i_s_c___private___functions.html#gadfb1f34f803ce54c976643db8c484442">misc.c</a></li>
<li>NVIC_SetPendingIRQ()&#160;:&#160;<a class="el" href="group___c_m_s_i_s___c_m3___core_debug.html#ga40e3f39b54f45f0f8266a4f44dd9a26b">core_cm3.h</a></li>
<li>NVIC_SetPriority()&#160;:&#160;<a class="el" href="group___c_m_s_i_s___c_m3___core_debug.html#ga913faacc112de3354d31d55f2fff37cf">core_cm3.h</a></li>
<li>NVIC_SetPriorityGrouping()&#160;:&#160;<a class="el" href="group___c_m_s_i_s___c_m3___core_debug.html#ga87c9aa8a70d937ab29cd805249846972">core_cm3.h</a></li>
<li>NVIC_SetVectorTable()&#160;:&#160;<a class="el" href="group___m_i_s_c___exported___functions.html#ga1145208ad70edfc2fab19b8b8ef1b1a1">misc.h</a>, <a class="el" href="group___m_i_s_c___private___functions.html#ga1145208ad70edfc2fab19b8b8ef1b1a1">misc.c</a></li>
<li>NVIC_SystemLPConfig()&#160;:&#160;<a class="el" href="group___m_i_s_c___exported___functions.html#gae21011c5232f5b8f366acbecd12a1d4a">misc.h</a>, <a class="el" href="group___m_i_s_c___private___functions.html#gae21011c5232f5b8f366acbecd12a1d4a">misc.c</a></li>
<li>NVIC_SystemReset()&#160;:&#160;<a class="el" href="group___c_m_s_i_s___c_m3___core_debug.html#gae543a9b5917245bd8ba7212744d2038d">core_cm3.h</a></li>
<li>NVIC_VectTab_FLASH&#160;:&#160;<a class="el" href="group___vector___table___base.html#gafbf92fd28a1090b2aa49732ebd5704b5">misc.h</a></li>
<li>NVIC_VectTab_RAM&#160;:&#160;<a class="el" href="group___vector___table___base.html#ga8be8181cc3e5d42f6204af306ab50f80">misc.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
