// Seed: 797241666
module module_0 ();
  reg id_0, id_1;
  reg id_2, id_3 = id_0, id_4;
  reg id_5, id_6;
  task id_7;
    begin
      id_1 = id_6;
      id_4 = 1;
      id_0 <= id_0;
    end
  endtask
  assign id_1 = 1;
endmodule
module module_1 (
    output id_0,
    input logic id_1,
    input id_2,
    input id_3,
    input id_4
);
  type_9(
      1'd0
  );
  logic id_5;
  logic id_6;
  assign id_6 = id_5;
  always id_0 <= 1;
  logic id_7;
endmodule
