0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/Aggelos/Documents/GitHub/CHI-DMA/CHI-DMA/CHI-DMA.sim/sim_1/behav/xsim/glbl.v,1709984060,verilog,,,,glbl,,,,,,,,
C:/Users/Aggelos/Documents/GitHub/CHI-DMA/CHI-DMA/CHI-DMA.srcs/sim_1/new/TestFULLSystem.sv,1709984063,systemVerilog,,,,TestFULLSystem,,,../../../../CHI-DMA.srcs/sources_1/new,,,,,
C:/Users/Aggelos/Documents/GitHub/CHI-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/Arbiter.sv,1709984063,systemVerilog,C:/Users/Aggelos/Documents/GitHub/CHI-DMA/CHI-DMA/CHI-DMA.srcs/sim_1/new/TestFULLSystem.sv;C:/Users/Aggelos/Documents/GitHub/CHI-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/ArbiterBRAM.sv;C:/Users/Aggelos/Documents/GitHub/CHI-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/BarrelShifter.sv;C:/Users/Aggelos/Documents/GitHub/CHI-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/CHIConverter.sv;C:/Users/Aggelos/Documents/GitHub/CHI-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/CHI_DMA.sv;C:/Users/Aggelos/Documents/GitHub/CHI-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/CHI_Responser.sv;C:/Users/Aggelos/Documents/GitHub/CHI-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/Completer.sv;C:/Users/Aggelos/Documents/GitHub/CHI-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/FIFO_Addr.sv;C:/Users/Aggelos/Documents/GitHub/CHI-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/PseudoCPU.sv;C:/Users/Aggelos/Documents/GitHub/CHI-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/RegSpace.sv;C:/Users/Aggelos/Documents/GitHub/CHI-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/ReqFlitFIFO.sv;C:/Users/Aggelos/Documents/GitHub/CHI-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/Scheduler.sv;C:/Users/Aggelos/Documents/GitHub/CHI-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/my_package.sv,C:/Users/Aggelos/Documents/GitHub/CHI-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/my_package.sv,,$unit_Arbiter_sv;Arbiter,,,../../../../CHI-DMA.srcs/sources_1/new,,,,,
C:/Users/Aggelos/Documents/GitHub/CHI-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/ArbiterBRAM.sv,1709984063,systemVerilog,,C:/Users/Aggelos/Documents/GitHub/CHI-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/BarrelShifter.sv,,ArbiterBRAM,,,../../../../CHI-DMA.srcs/sources_1/new,,,,,
C:/Users/Aggelos/Documents/GitHub/CHI-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/BarrelShifter.sv,1709984063,systemVerilog,,C:/Users/Aggelos/Documents/GitHub/CHI-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/CHIConverter.sv,,BarrelShifter,,,../../../../CHI-DMA.srcs/sources_1/new,,,,,
C:/Users/Aggelos/Documents/GitHub/CHI-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/CHIConverter.sv,1709984063,systemVerilog,,C:/Users/Aggelos/Documents/GitHub/CHI-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/CHI_DMA.sv,,CHIConverter,,,../../../../CHI-DMA.srcs/sources_1/new,,,,,
C:/Users/Aggelos/Documents/GitHub/CHI-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/CHI_DMA.sv,1709984063,systemVerilog,,C:/Users/Aggelos/Documents/GitHub/CHI-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/CHI_Responser.sv,,CHI_DMA,,,../../../../CHI-DMA.srcs/sources_1/new,,,,,
C:/Users/Aggelos/Documents/GitHub/CHI-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/CHI_Responser.sv,1709984063,systemVerilog,,C:/Users/Aggelos/Documents/GitHub/CHI-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/Completer.sv,,CHI_Responser,,,../../../../CHI-DMA.srcs/sources_1/new,,,,,
C:/Users/Aggelos/Documents/GitHub/CHI-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/Completer.sv,1709984063,systemVerilog,,C:/Users/Aggelos/Documents/GitHub/CHI-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/FIFO_Addr.sv,,Completer,,,../../../../CHI-DMA.srcs/sources_1/new,,,,,
C:/Users/Aggelos/Documents/GitHub/CHI-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/FIFO_Addr.sv,1709984063,systemVerilog,,C:/Users/Aggelos/Documents/GitHub/CHI-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/PseudoCPU.sv,,FIFO,,,../../../../CHI-DMA.srcs/sources_1/new,,,,,
C:/Users/Aggelos/Documents/GitHub/CHI-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/PseudoCPU.sv,1709984063,systemVerilog,,C:/Users/Aggelos/Documents/GitHub/CHI-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/RegSpace.sv,,PseudoCPU,,,../../../../CHI-DMA.srcs/sources_1/new,,,,,
C:/Users/Aggelos/Documents/GitHub/CHI-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/RegSpace.sv,1709984063,systemVerilog,,C:/Users/Aggelos/Documents/GitHub/CHI-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/ReqFlitFIFO.sv,,bytewrite_tdp_ram_rf,,,../../../../CHI-DMA.srcs/sources_1/new,,,,,
C:/Users/Aggelos/Documents/GitHub/CHI-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/ReqFlitFIFO.sv,1709984063,systemVerilog,,C:/Users/Aggelos/Documents/GitHub/CHI-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/Scheduler.sv,,ReqFlitFIFO,,,../../../../CHI-DMA.srcs/sources_1/new,,,,,
C:/Users/Aggelos/Documents/GitHub/CHI-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/Scheduler.sv,1709984063,systemVerilog,,C:/Users/Aggelos/Documents/GitHub/CHI-DMA/CHI-DMA/CHI-DMA.srcs/sim_1/new/TestFULLSystem.sv,,Scheduler,,,../../../../CHI-DMA.srcs/sources_1/new,,,,,
C:/Users/Aggelos/Documents/GitHub/CHI-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/my_package.sv,1709984063,systemVerilog,C:/Users/Aggelos/Documents/GitHub/CHI-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/Arbiter.sv,C:/Users/Aggelos/Documents/GitHub/CHI-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/ArbiterBRAM.sv,,CHIFIFOsPkg;CHIFlitsPkg;CompleterPkg;DatInbChannel;DatOutbChannel;DataPkg;ReqChannel;RspInbChannel;RspOutbChannel,,,../../../../CHI-DMA.srcs/sources_1/new,,,,,
