Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Jun 21 02:48:57 2020
| Host         : tuna running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_utilization -hierarchical -file ./outputs/post_route_hierarchical.rpt
| Design       : feeder
| Device       : xczu28drffvg1517-2
| Design State : Routed
----------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+---------------------+-----------------------+------------+------------+---------+------+-----+--------+--------+------+--------------+
|       Instance      |         Module        | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | URAM | DSP48 Blocks |
+---------------------+-----------------------+------------+------------+---------+------+-----+--------+--------+------+--------------+
| feeder              |                 (top) |       2107 |       2075 |       0 |   32 | 373 |      2 |      0 |    0 |            5 |
|   (feeder)          |                 (top) |       2075 |       2075 |       0 |    0 | 197 |      0 |      0 |    0 |            5 |
|   mem               |           sync_dp_ram |          0 |          0 |       0 |    0 |  64 |      2 |      0 |    0 |            0 |
|   wave_feeder       |       wavefront_multi |         32 |          0 |       0 |   32 | 112 |      0 |      0 |    0 |            0 |
|     channel[1].sreg | delay__parameterized0 |          0 |          0 |       0 |    0 |   8 |      0 |      0 |    0 |            0 |
|     channel[2].sreg | delay__parameterized1 |          0 |          0 |       0 |    0 |  16 |      0 |      0 |    0 |            0 |
|     channel[3].sreg | delay__parameterized2 |          0 |          0 |       0 |    0 |  24 |      0 |      0 |    0 |            0 |
|     channel[4].sreg | delay__parameterized3 |          8 |          0 |       0 |    8 |  16 |      0 |      0 |    0 |            0 |
|     channel[5].sreg | delay__parameterized4 |          8 |          0 |       0 |    8 |  16 |      0 |      0 |    0 |            0 |
|     channel[6].sreg | delay__parameterized5 |          8 |          0 |       0 |    8 |  16 |      0 |      0 |    0 |            0 |
|     channel[7].sreg | delay__parameterized6 |          8 |          0 |       0 |    8 |  16 |      0 |      0 |    0 |            0 |
+---------------------+-----------------------+------------+------------+---------+------+-----+--------+--------+------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


