part=xcvu9p-flga2104-2-i

[hls]
clock=4
flow_target=vitis
syn.file=cpp_template.cpp
syn.top=cpp_template
tb.file=cpp_template_test.cpp
syn.directive.interface=cpp_template out mode=m_axi depth=1
package.output.format=xo
package.output.syn=false

