%% eee-acronyms.sty
%%
%% Useful list of acronyms for use with the `acronym` package
\ProvidesPackage{eee-acronyms}[2018/05/31 v1.0 Useful list of acronyms for use with the acronym package]
\newif\ifeeeacro@nolist
\DeclareOption{list}{\eeeacro@nolistfalse}
\DeclareOption{nolist}{\eeeacro@nolisttrue}
\ExecuteOptions{nolist}
\DeclareOption*{\PassOptionsToPackage{\CurrentOption}{acronym}}
\ProcessOptions\relax

\ifeeeacro@nolist
  \PassOptionsToPackage{nolist}{acronym}
  \AtEndDocument{\listofacronyms}
\fi
\PassOptionsToPackage{printonlyused}{acronym}
\RequirePackage{acronym}

\newcommand{\listacronymname}{List of Acronyms}
\newcommand{\listofacronyms}{%
  \ifeeeacro@nolist
  \else
    \chapter{\listacronymname}
  \fi
  \begin{acronym}[DRAM]
    \acro{AI}{artificial intelligence}
    \acrodefindefinite{AI}{an}{an}
    \acro{BD}{bounded delay}
    \acro{BNN}{binarized neural network}
    \acro{CAD}{computer-aided design}
    \acro{CD}{completion detection}
    \acro{CMOS}{complementary metal-oxide-semiconductor}
    \acro{CNN}{convolutional neural network}
    \acro{CSC}{complete state coding}
    \acro{CTM}{convolutional Tsetlin machine}
    \acro{CPOG}{conditional partial order graph}
    \acro{DI}{delay insensitive}
    \acro{DR}{dual-rail}
    \acro{DRAM}{dynamic RAM}
    \acro{DSP}{digital signal processing}
    \acro{DVFS}{dynamic voltage and frequency scaling}
    \acro{EDA}{electronic design automation}
    \acrodefindefinite{EDA}{an}{an}
    \acro{FSM}{finite state machine}
    \acrodefindefinite{FSM}{an}{a}
    \acro{HDC}{hyperdimensional computing}
    \acrodefindefinite{HDC}{an}{a}
    \acro{HDL}{hardware description language}
    \acrodefindefinite{HDL}{an}{a}
    \acro{INWE}{inverse-narrow-width effect}
    \acrodefindefinite{INWE}{an}{an}
    \acro{ISA}{instruction set architecture}
    \acrodefindefinite{ISA}{an}{an}
    \acro{IoT}{internet of things}
    \acrodefindefinite{IoT}{an}{an}
    \acro{LA}{learning automaton}
    \acrodefindefinite{LA}{an}{a}
    \acrodefplural{LA}{learning automata}
    \acro{LEC}{logical equivalence checking}
    \acrodefplural{LEC}{logical equivalence checks}
    \acro{LFSR}{linear feedback shift register}
    \acrodefindefinite{LFSR}{an}{a}
    \acro{LCG}{linear congruential generator}
    \acrodefindefinite{LCG}{an}{a}
    \acro{LU}{learning unit}
    \acrodefindefinite{LU}{an}{a}
    \acro{MAC}{multiply-accumulate}
    \acro{MEP}{minimum energy point}
    \acrodefindefinite{MEP}{an}{a}
    \acro{ML}{machine learning}
    \acrodefindefinite{ML}{an}{a}
    \acro{MLP}{multi-layer perceptron}
    \acrodefindefinite{MLP}{an}{a}
    \acro{MPP}{maximum power point}
    \acrodefindefinite{MPP}{an}{a}
    \acro{MPPT}{maximum power point tracking}
    \acrodefindefinite{MPPT}{an}{a}
    \acro{NCL}{null convention logic}
    \acrodefindefinite{NCL}{an}{a}
    \acro{NN}{neural network}
    \acrodefindefinite{NN}{an}{a}
    \acro{OCV}{on-chip variation}
    \acrodefindefinite{OCV}{an}{an}
    \acro{PCG}{permuted congruential generator}
    \acro{PI}{primary input}
    \acro{PO}{primary output}
    \acro{PRBG}{psuedorandom bit generator}
    \acro{PRNG}{psuedorandom number generator}
    \acro{PVT}{process, variation and temperature}
    \acro{QDI}{quasi delay insensitive}
    \acro{RAM}{random-access memory}
    \acrodefplural{RAM}{random-access memories}
    \acro{RBG}{random bit generator}
    \acrodefindefinite{RBG}{an}{a}
    \acro{RCA}{ripple-carry adder}
    \acrodefindefinite{RCA}{an}{a}
    \acro{RDF}{random dopant fluctuation}
    \acrodefindefinite{RDF}{an}{a}
    \acro{RNG}{random number generator}
    \acrodefindefinite{RNG}{an}{a}
    \acro{RO}{ring oscillator}
    \acrodefindefinite{RO}{an}{a}
    \acro{RTL}{resistor-transistor logic}
    \acrodefindefinite{RTL}{an}{a}
    \acro{RTM}{recurrent Tsetlin machine}
    \acrodefindefinite{RTM}{an}{a}
    \acro{SCM}{standard cell memory}
    \acrodefindefinite{SCM}{an}{a}
    \acrodefplural{SCM}{standard cell memories}
    \acro{SI}{speed independent}
    \acrodefindefinite{SI}{an}{a}
    \acro{SoP}{sum-of-products}
    \acrodefindefinite{SoP}{an}{a}
    \acro{SR}{single-rail}
    \acrodefindefinite{SR}{an}{a}
    \acro{SRAM}{static RAM}
    \acrodefindefinite{SRAM}{an}{a}
    \acro{STG}{signal transition graph}
    \acrodefindefinite{STG}{an}{a}
    \acro{STA}{static timing analysis}
    \acrodefindefinite{STA}{an}{a}
    \acrodefplural{STA}{static timing analyses}
    \acro{SVM}{support vector machine}
    \acrodefindefinite{SVM}{an}{a}
    \acro{TA}{Tsetlin automaton}
    \acrodefplural{TA}{Tsetlin automata}
    \acro{TAT}{Tsetlin automaton team}
    \acro{TM}{Tsetlin machine}
    \acro{TRNG}{true random number generator}
    \acro{ULV}{ultra-low voltage}
    \acrodefindefinite{ULV}{a}{an}
    \acro{VLSI}{very-large-scale integration}
    \acro{WSN}{wide sensor network}
  \end{acronym}
  \global\let\listofacronyms\relax
}
