
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= min_ss_125C_4v50 Corner ===================================

Startpoint: _174_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _174_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027244    0.248504    0.111288    0.111288 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000    0.111288 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450872    0.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199824    0.000633    0.562793 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034256    0.180894    0.425387    0.988180 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.180895    0.000699    0.988879 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.011755    0.298285    1.371456    2.360335 v _174_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[5] (net)
                      0.298285    0.000076    2.360411 v _139_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.006812    0.517008    0.418639    2.779051 ^ _139_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _071_ (net)
                      0.517008    0.000147    2.779198 ^ _140_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003658    0.272438    0.257741    3.036939 v _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.272438    0.000036    3.036975 v _174_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.036975   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027244    0.248504    0.111288    0.111288 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000    0.111288 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450872    0.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199824    0.000633    0.562793 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034256    0.180894    0.425387    0.988180 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.180895    0.000699    0.988879 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.088879   clock uncertainty
                                  0.000000    1.088879   clock reconvergence pessimism
                                  0.202861    1.291741   library hold time
                                              1.291741   data required time
---------------------------------------------------------------------------------------------
                                              1.291741   data required time
                                             -3.036975   data arrival time
---------------------------------------------------------------------------------------------
                                              1.745235   slack (MET)


Startpoint: _172_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _172_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027244    0.248504    0.111288    0.111288 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000    0.111288 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450872    0.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199823    0.000358    0.562518 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031303    0.176432    0.421922    0.984440 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176432    0.000713    0.985152 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.016086    0.358200    1.419781    2.404933 v _172_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.358200    0.000278    2.405210 v _135_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005372    0.515829    0.384382    2.789593 ^ _135_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _069_ (net)
                      0.515829    0.000103    2.789696 ^ _136_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004062    0.318491    0.341615    3.131311 v _136_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.318491    0.000077    3.131388 v _172_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.131388   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027244    0.248504    0.111288    0.111288 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000    0.111288 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450872    0.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199823    0.000358    0.562518 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031303    0.176432    0.421922    0.984440 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176432    0.000713    0.985152 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.085152   clock uncertainty
                                  0.000000    1.085152   clock reconvergence pessimism
                                  0.191710    1.276862   library hold time
                                              1.276862   data required time
---------------------------------------------------------------------------------------------
                                              1.276862   data required time
                                             -3.131388   data arrival time
---------------------------------------------------------------------------------------------
                                              1.854526   slack (MET)


Startpoint: _171_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _171_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027244    0.248504    0.111288    0.111288 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000    0.111288 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450872    0.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199823    0.000358    0.562518 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031303    0.176432    0.421922    0.984440 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176432    0.000730    0.985170 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.017058    0.371706    1.430742    2.415911 v _171_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.371707    0.000461    2.416373 v _132_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005593    0.477802    0.405787    2.822159 ^ _132_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _067_ (net)
                      0.477802    0.000113    2.822272 ^ _133_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003439    0.307499    0.321124    3.143396 v _133_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.307499    0.000033    3.143429 v _171_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.143429   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027244    0.248504    0.111288    0.111288 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000    0.111288 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450872    0.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199823    0.000358    0.562518 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031303    0.176432    0.421922    0.984440 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176432    0.000730    0.985170 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.085170   clock uncertainty
                                  0.000000    1.085170   clock reconvergence pessimism
                                  0.194154    1.279323   library hold time
                                              1.279323   data required time
---------------------------------------------------------------------------------------------
                                              1.279323   data required time
                                             -3.143429   data arrival time
---------------------------------------------------------------------------------------------
                                              1.864105   slack (MET)


Startpoint: _170_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _170_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027244    0.248504    0.111288    0.111288 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000    0.111288 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450872    0.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199824    0.000633    0.562793 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034256    0.180894    0.425387    0.988180 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.180894    0.000307    0.988488 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.024739    0.482359    1.513384    2.501872 v _170_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.482359    0.000268    2.502140 v _129_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004643    0.486436    0.496564    2.998704 ^ _129_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _065_ (net)
                      0.486436    0.000044    2.998748 ^ _130_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003810    0.271743    0.255399    3.254147 v _130_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.271743    0.000071    3.254217 v _170_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.254217   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027244    0.248504    0.111288    0.111288 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000    0.111288 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450872    0.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199824    0.000633    0.562793 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034256    0.180894    0.425387    0.988180 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.180894    0.000307    0.988488 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.088488   clock uncertainty
                                  0.000000    1.088488   clock reconvergence pessimism
                                  0.203015    1.291503   library hold time
                                              1.291503   data required time
---------------------------------------------------------------------------------------------
                                              1.291503   data required time
                                             -3.254217   data arrival time
---------------------------------------------------------------------------------------------
                                              1.962714   slack (MET)


Startpoint: _173_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _173_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027244    0.248504    0.111288    0.111288 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000    0.111288 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450872    0.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199824    0.000633    0.562793 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034256    0.180894    0.425387    0.988180 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.180895    0.000681    0.988862 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.022936    0.456420    1.495016    2.483878 v _173_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.456420    0.000392    2.484270 v _137_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005168    0.500914    0.506423    2.990693 ^ _137_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _070_ (net)
                      0.500914    0.000100    2.990793 ^ _138_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005675    0.309848    0.290384    3.281177 v _138_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.309848    0.000075    3.281252 v _173_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.281252   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027244    0.248504    0.111288    0.111288 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000    0.111288 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450872    0.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199824    0.000633    0.562793 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034256    0.180894    0.425387    0.988180 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.180895    0.000681    0.988862 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.088862   clock uncertainty
                                  0.000000    1.088862   clock reconvergence pessimism
                                  0.194558    1.283420   library hold time
                                              1.283420   data required time
---------------------------------------------------------------------------------------------
                                              1.283420   data required time
                                             -3.281252   data arrival time
---------------------------------------------------------------------------------------------
                                              1.997832   slack (MET)


Startpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027244    0.248504    0.111288    0.111288 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000    0.111288 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450872    0.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199824    0.000633    0.562793 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034256    0.180894    0.425387    0.988180 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.180895    0.000692    0.988873 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.026872    0.870223    2.059300    3.048173 ^ _169_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.870223    0.000456    3.048628 ^ _128_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006468    0.369250    0.291075    3.339703 v _128_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.369250    0.000145    3.339848 v _169_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.339848   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027244    0.248504    0.111288    0.111288 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000    0.111288 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450872    0.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199824    0.000633    0.562793 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034256    0.180894    0.425387    0.988180 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.180895    0.000692    0.988873 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.088873   clock uncertainty
                                  0.000000    1.088873   clock reconvergence pessimism
                                  0.181374    1.270247   library hold time
                                              1.270247   data required time
---------------------------------------------------------------------------------------------
                                              1.270247   data required time
                                             -3.339848   data arrival time
---------------------------------------------------------------------------------------------
                                              2.069601   slack (MET)


Startpoint: _176_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _198_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027244    0.248504    0.111288    0.111288 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000    0.111288 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450872    0.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199823    0.000358    0.562518 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031303    0.176432    0.421922    0.984440 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176432    0.000531    0.984970 ^ _176_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.005213    0.327907    1.684763    2.669733 ^ _176_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.327907    0.000051    2.669785 ^ _123_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.012578    0.380550    0.323355    2.993140 v _123_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _060_ (net)
                      0.380550    0.000295    2.993434 v _125_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
     3    0.017780    0.633815    0.507124    3.500559 ^ _125_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
                                                         _062_ (net)
                      0.633815    0.000208    3.500767 ^ _155_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003611    0.275684    0.211754    3.712520 v _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _043_ (net)
                      0.275684    0.000035    3.712555 v _198_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.712555   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027244    0.248504    0.111288    0.111288 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000    0.111288 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450872    0.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199823    0.000358    0.562518 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031303    0.176432    0.421922    0.984440 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176432    0.000692    0.985131 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.085131   clock uncertainty
                                  0.000000    1.085131   clock reconvergence pessimism
                                  0.201228    1.286360   library hold time
                                              1.286360   data required time
---------------------------------------------------------------------------------------------
                                              1.286360   data required time
                                             -3.712555   data arrival time
---------------------------------------------------------------------------------------------
                                              2.426196   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _171_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004075    0.202701    0.065615    4.065615 ^ rst_n (in)
                                                         rst_n (net)
                      0.202701    0.000000    4.065615 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005316    0.249743    0.383896    4.449511 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.249743    0.000050    4.449561 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054482    0.805144    0.705366    5.154927 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.805149    0.001124    5.156051 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053795    0.796555    0.770977    5.927028 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.796555    0.000445    5.927473 ^ _171_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.927473   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027244    0.248504    0.111288    0.111288 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000    0.111288 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450872    0.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199823    0.000358    0.562518 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031303    0.176432    0.421922    0.984440 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176432    0.000730    0.985170 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.085170   clock uncertainty
                                  0.000000    1.085170   clock reconvergence pessimism
                                  0.702889    1.788059   library removal time
                                              1.788059   data required time
---------------------------------------------------------------------------------------------
                                              1.788059   data required time
                                             -5.927473   data arrival time
---------------------------------------------------------------------------------------------
                                              4.139413   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _176_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004075    0.202701    0.065615    4.065615 ^ rst_n (in)
                                                         rst_n (net)
                      0.202701    0.000000    4.065615 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005316    0.249743    0.383896    4.449511 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.249743    0.000050    4.449561 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054482    0.805144    0.705366    5.154927 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.805149    0.001124    5.156051 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053795    0.796555    0.770977    5.927028 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.796560    0.001180    5.928208 ^ _176_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.928208   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027244    0.248504    0.111288    0.111288 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000    0.111288 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450872    0.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199823    0.000358    0.562518 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031303    0.176432    0.421922    0.984440 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176432    0.000531    0.984970 ^ _176_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.084970   clock uncertainty
                                  0.000000    1.084970   clock reconvergence pessimism
                                  0.702890    1.787860   library removal time
                                              1.787860   data required time
---------------------------------------------------------------------------------------------
                                              1.787860   data required time
                                             -5.928208   data arrival time
---------------------------------------------------------------------------------------------
                                              4.140348   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _175_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004075    0.202701    0.065615    4.065615 ^ rst_n (in)
                                                         rst_n (net)
                      0.202701    0.000000    4.065615 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005316    0.249743    0.383896    4.449511 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.249743    0.000050    4.449561 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054482    0.805144    0.705366    5.154927 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.805149    0.001124    5.156051 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.053795    0.796555    0.770977    5.927028 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.796561    0.001203    5.928231 ^ _175_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.928231   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027244    0.248504    0.111288    0.111288 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000    0.111288 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450872    0.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199823    0.000358    0.562518 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031303    0.176432    0.421922    0.984440 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176432    0.000547    0.984987 ^ _175_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.084987   clock uncertainty
                                  0.000000    1.084987   clock reconvergence pessimism
                                  0.702890    1.787877   library removal time
                                              1.787877   data required time
---------------------------------------------------------------------------------------------
                                              1.787877   data required time
                                             -5.928231   data arrival time
---------------------------------------------------------------------------------------------
                                              4.140354   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _178_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004075    0.202701    0.065615    4.065615 ^ rst_n (in)
                                                         rst_n (net)
                      0.202701    0.000000    4.065615 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005316    0.249743    0.383896    4.449511 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.249743    0.000050    4.449561 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054482    0.805144    0.705366    5.154927 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.805150    0.001148    5.156075 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091334    0.695196    0.897910    6.053986 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.695206    0.002903    6.056888 ^ _178_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.056888   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027244    0.248504    0.111288    0.111288 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000    0.111288 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450872    0.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199824    0.000633    0.562793 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034256    0.180894    0.425387    0.988180 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.180895    0.000864    0.989045 ^ _178_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.089045   clock uncertainty
                                  0.000000    1.089045   clock reconvergence pessimism
                                  0.693290    1.782334   library removal time
                                              1.782334   data required time
---------------------------------------------------------------------------------------------
                                              1.782334   data required time
                                             -6.056888   data arrival time
---------------------------------------------------------------------------------------------
                                              4.274554   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _174_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004075    0.202701    0.065615    4.065615 ^ rst_n (in)
                                                         rst_n (net)
                      0.202701    0.000000    4.065615 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005316    0.249743    0.383896    4.449511 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.249743    0.000050    4.449561 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054482    0.805144    0.705366    5.154927 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.805150    0.001148    5.156075 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091334    0.695196    0.897910    6.053986 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.695205    0.002750    6.056736 ^ _174_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.056736   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027244    0.248504    0.111288    0.111288 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000    0.111288 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450872    0.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199824    0.000633    0.562793 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034256    0.180894    0.425387    0.988180 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.180895    0.000699    0.988879 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.088879   clock uncertainty
                                  0.000000    1.088879   clock reconvergence pessimism
                                  0.693289    1.782169   library removal time
                                              1.782169   data required time
---------------------------------------------------------------------------------------------
                                              1.782169   data required time
                                             -6.056736   data arrival time
---------------------------------------------------------------------------------------------
                                              4.274567   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _179_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004075    0.202701    0.065615    4.065615 ^ rst_n (in)
                                                         rst_n (net)
                      0.202701    0.000000    4.065615 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005316    0.249743    0.383896    4.449511 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.249743    0.000050    4.449561 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054482    0.805144    0.705366    5.154927 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.805150    0.001148    5.156075 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091334    0.695196    0.897910    6.053986 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.695207    0.002927    6.056912 ^ _179_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.056912   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027244    0.248504    0.111288    0.111288 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000    0.111288 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450872    0.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199824    0.000633    0.562793 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034256    0.180894    0.425387    0.988180 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.180895    0.000877    0.989057 ^ _179_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.089057   clock uncertainty
                                  0.000000    1.089057   clock reconvergence pessimism
                                  0.693290    1.782347   library removal time
                                              1.782347   data required time
---------------------------------------------------------------------------------------------
                                              1.782347   data required time
                                             -6.056912   data arrival time
---------------------------------------------------------------------------------------------
                                              4.274566   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _180_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004075    0.202701    0.065615    4.065615 ^ rst_n (in)
                                                         rst_n (net)
                      0.202701    0.000000    4.065615 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005316    0.249743    0.383896    4.449511 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.249743    0.000050    4.449561 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054482    0.805144    0.705366    5.154927 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.805150    0.001148    5.156075 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091334    0.695196    0.897910    6.053986 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.695206    0.002850    6.056835 ^ _180_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.056835   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027244    0.248504    0.111288    0.111288 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000    0.111288 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450872    0.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199824    0.000633    0.562793 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034256    0.180894    0.425387    0.988180 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.180895    0.000761    0.988941 ^ _180_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.088942   clock uncertainty
                                  0.000000    1.088942   clock reconvergence pessimism
                                  0.693290    1.782231   library removal time
                                              1.782231   data required time
---------------------------------------------------------------------------------------------
                                              1.782231   data required time
                                             -6.056835   data arrival time
---------------------------------------------------------------------------------------------
                                              4.274604   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _170_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004075    0.202701    0.065615    4.065615 ^ rst_n (in)
                                                         rst_n (net)
                      0.202701    0.000000    4.065615 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005316    0.249743    0.383896    4.449511 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.249743    0.000050    4.449561 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054482    0.805144    0.705366    5.154927 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.805150    0.001148    5.156075 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091334    0.695196    0.897910    6.053986 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.695201    0.002404    6.056390 ^ _170_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.056390   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027244    0.248504    0.111288    0.111288 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000    0.111288 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450872    0.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199824    0.000633    0.562793 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034256    0.180894    0.425387    0.988180 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.180894    0.000307    0.988488 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.088488   clock uncertainty
                                  0.000000    1.088488   clock reconvergence pessimism
                                  0.693289    1.781777   library removal time
                                              1.781777   data required time
---------------------------------------------------------------------------------------------
                                              1.781777   data required time
                                             -6.056390   data arrival time
---------------------------------------------------------------------------------------------
                                              4.274613   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _173_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004075    0.202701    0.065615    4.065615 ^ rst_n (in)
                                                         rst_n (net)
                      0.202701    0.000000    4.065615 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005316    0.249743    0.383896    4.449511 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.249743    0.000050    4.449561 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054482    0.805144    0.705366    5.154927 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.805150    0.001148    5.156075 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091334    0.695196    0.897910    6.053986 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.695205    0.002824    6.056809 ^ _173_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.056809   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027244    0.248504    0.111288    0.111288 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000    0.111288 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450872    0.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199824    0.000633    0.562793 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034256    0.180894    0.425387    0.988180 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.180895    0.000681    0.988862 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.088862   clock uncertainty
                                  0.000000    1.088862   clock reconvergence pessimism
                                  0.693290    1.782151   library removal time
                                              1.782151   data required time
---------------------------------------------------------------------------------------------
                                              1.782151   data required time
                                             -6.056809   data arrival time
---------------------------------------------------------------------------------------------
                                              4.274658   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _169_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004075    0.202701    0.065615    4.065615 ^ rst_n (in)
                                                         rst_n (net)
                      0.202701    0.000000    4.065615 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005316    0.249743    0.383896    4.449511 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.249743    0.000050    4.449561 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054482    0.805144    0.705366    5.154927 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.805150    0.001148    5.156075 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091334    0.695196    0.897910    6.053986 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.695206    0.002844    6.056830 ^ _169_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.056830   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027244    0.248504    0.111288    0.111288 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000    0.111288 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450872    0.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199824    0.000633    0.562793 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034256    0.180894    0.425387    0.988180 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.180895    0.000692    0.988873 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.088873   clock uncertainty
                                  0.000000    1.088873   clock reconvergence pessimism
                                  0.693290    1.782162   library removal time
                                              1.782162   data required time
---------------------------------------------------------------------------------------------
                                              1.782162   data required time
                                             -6.056830   data arrival time
---------------------------------------------------------------------------------------------
                                              4.274667   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _198_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004075    0.202701    0.065615    4.065615 ^ rst_n (in)
                                                         rst_n (net)
                      0.202701    0.000000    4.065615 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005316    0.249743    0.383896    4.449511 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.249743    0.000050    4.449561 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054482    0.805144    0.705366    5.154927 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.805150    0.001148    5.156075 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091334    0.695196    0.897910    6.053986 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.695196    0.001240    6.055225 ^ _198_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.055225   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027244    0.248504    0.111288    0.111288 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000    0.111288 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450872    0.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199823    0.000358    0.562518 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031303    0.176432    0.421922    0.984440 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176432    0.000692    0.985131 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.085131   clock uncertainty
                                  0.000000    1.085131   clock reconvergence pessimism
                                  0.692423    1.777554   library removal time
                                              1.777554   data required time
---------------------------------------------------------------------------------------------
                                              1.777554   data required time
                                             -6.055225   data arrival time
---------------------------------------------------------------------------------------------
                                              4.277671   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _172_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004075    0.202701    0.065615    4.065615 ^ rst_n (in)
                                                         rst_n (net)
                      0.202701    0.000000    4.065615 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005316    0.249743    0.383896    4.449511 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.249743    0.000050    4.449561 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054482    0.805144    0.705366    5.154927 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.805150    0.001148    5.156075 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091334    0.695196    0.897910    6.053986 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.695196    0.001673    6.055658 ^ _172_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.055658   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027244    0.248504    0.111288    0.111288 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000    0.111288 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450872    0.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199823    0.000358    0.562518 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031303    0.176432    0.421922    0.984440 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176432    0.000713    0.985152 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.085152   clock uncertainty
                                  0.000000    1.085152   clock reconvergence pessimism
                                  0.692423    1.777575   library removal time
                                              1.777575   data required time
---------------------------------------------------------------------------------------------
                                              1.777575   data required time
                                             -6.055658   data arrival time
---------------------------------------------------------------------------------------------
                                              4.278083   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _177_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004075    0.202701    0.065615    4.065615 ^ rst_n (in)
                                                         rst_n (net)
                      0.202701    0.000000    4.065615 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005316    0.249743    0.383896    4.449511 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.249743    0.000050    4.449561 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054482    0.805144    0.705366    5.154927 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.805150    0.001148    5.156075 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091334    0.695196    0.897910    6.053986 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.695201    0.002383    6.056369 ^ _177_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.056369   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027244    0.248504    0.111288    0.111288 ^ clk (in)
                                                         clk (net)
                      0.248505    0.000000    0.111288 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046712    0.199823    0.450872    0.562160 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199823    0.000358    0.562518 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031303    0.176432    0.421922    0.984440 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176432    0.000541    0.984981 ^ _177_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.084981   clock uncertainty
                                  0.000000    1.084981   clock reconvergence pessimism
                                  0.692423    1.777404   library removal time
                                              1.777404   data required time
---------------------------------------------------------------------------------------------
                                              1.777404   data required time
                                             -6.056369   data arrival time
---------------------------------------------------------------------------------------------
                                              4.278965   slack (MET)



