<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3279" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3279{left:789px;bottom:68px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2_3279{left:835px;bottom:68px;letter-spacing:0.1px;}
#t3_3279{left:630px;bottom:1141px;letter-spacing:-0.15px;}
#t4_3279{left:70px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-1.01px;}
#t5_3279{left:70px;bottom:1071px;letter-spacing:-0.16px;word-spacing:-0.93px;}
#t6_3279{left:70px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t7_3279{left:70px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t8_3279{left:70px;bottom:1020px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t9_3279{left:70px;bottom:1004px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ta_3279{left:70px;bottom:945px;letter-spacing:0.12px;}
#tb_3279{left:152px;bottom:945px;letter-spacing:0.15px;word-spacing:0.01px;}
#tc_3279{left:70px;bottom:921px;letter-spacing:-0.14px;word-spacing:-1.14px;}
#td_3279{left:70px;bottom:904px;letter-spacing:-0.14px;word-spacing:-0.76px;}
#te_3279{left:660px;bottom:904px;letter-spacing:-0.16px;word-spacing:-0.74px;}
#tf_3279{left:723px;bottom:904px;letter-spacing:-0.13px;word-spacing:-0.78px;}
#tg_3279{left:70px;bottom:888px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#th_3279{left:70px;bottom:871px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ti_3279{left:70px;bottom:854px;letter-spacing:-0.14px;}
#tj_3279{left:70px;bottom:830px;letter-spacing:-0.14px;word-spacing:-0.73px;}
#tk_3279{left:70px;bottom:813px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tl_3279{left:70px;bottom:796px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tm_3279{left:70px;bottom:771px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tn_3279{left:70px;bottom:755px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#to_3279{left:70px;bottom:738px;letter-spacing:-0.14px;word-spacing:-1.17px;}
#tp_3279{left:70px;bottom:721px;letter-spacing:-0.13px;word-spacing:-1px;}
#tq_3279{left:504px;bottom:721px;letter-spacing:-0.13px;word-spacing:-0.97px;}
#tr_3279{left:768px;bottom:721px;letter-spacing:-0.14px;word-spacing:-0.93px;}
#ts_3279{left:836px;bottom:721px;letter-spacing:-0.09px;}
#tt_3279{left:70px;bottom:704px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#tu_3279{left:458px;bottom:704px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tv_3279{left:514px;bottom:704px;}
#tw_3279{left:521px;bottom:711px;}
#tx_3279{left:528px;bottom:704px;}
#ty_3279{left:70px;bottom:654px;letter-spacing:-0.09px;}
#tz_3279{left:156px;bottom:654px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t10_3279{left:70px;bottom:630px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t11_3279{left:70px;bottom:604px;}
#t12_3279{left:96px;bottom:607px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#t13_3279{left:70px;bottom:581px;}
#t14_3279{left:96px;bottom:584px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t15_3279{left:96px;bottom:567px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t16_3279{left:96px;bottom:551px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t17_3279{left:70px;bottom:524px;}
#t18_3279{left:96px;bottom:528px;letter-spacing:-0.16px;word-spacing:-1.05px;}
#t19_3279{left:96px;bottom:511px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t1a_3279{left:96px;bottom:494px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t1b_3279{left:96px;bottom:477px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1c_3279{left:96px;bottom:453px;}
#t1d_3279{left:122px;bottom:453px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1e_3279{left:122px;bottom:436px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1f_3279{left:96px;bottom:412px;}
#t1g_3279{left:122px;bottom:412px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t1h_3279{left:122px;bottom:395px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t1i_3279{left:96px;bottom:370px;}
#t1j_3279{left:122px;bottom:370px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#t1k_3279{left:122px;bottom:354px;letter-spacing:-0.13px;}
#t1l_3279{left:96px;bottom:329px;}
#t1m_3279{left:122px;bottom:329px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1n_3279{left:122px;bottom:312px;letter-spacing:-0.16px;word-spacing:-0.9px;}
#t1o_3279{left:122px;bottom:295px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t1p_3279{left:70px;bottom:269px;}
#t1q_3279{left:96px;bottom:273px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1r_3279{left:70px;bottom:246px;}
#t1s_3279{left:96px;bottom:250px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1t_3279{left:96px;bottom:233px;letter-spacing:-0.16px;word-spacing:-0.67px;}
#t1u_3279{left:96px;bottom:216px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1v_3279{left:70px;bottom:133px;letter-spacing:-0.13px;}
#t1w_3279{left:92px;bottom:133px;letter-spacing:-0.12px;word-spacing:-0.16px;}
#t1x_3279{left:92px;bottom:116px;letter-spacing:-0.12px;}

.s1_3279{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3279{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3279{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3279{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3279{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s6_3279{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_3279{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3279{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s9_3279{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3279" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3279Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3279" style="-webkit-user-select: none;"><object width="935" height="1210" data="3279/3279.svg" type="image/svg+xml" id="pdf3279" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3279" class="t s1_3279">Vol. 3A </span><span id="t2_3279" class="t s1_3279">9-3 </span>
<span id="t3_3279" class="t s2_3279">MULTIPLE-PROCESSOR MANAGEMENT </span>
<span id="t4_3279" class="t s3_3279">Except as noted above, an x87 instruction or an SSE instruction that accesses data larger than a quadword may be </span>
<span id="t5_3279" class="t s3_3279">implemented using multiple memory accesses. If such an instruction stores to memory, some of the accesses may </span>
<span id="t6_3279" class="t s3_3279">complete (writing to memory) while another causes the operation to fault for architectural reasons (e.g., due an </span>
<span id="t7_3279" class="t s3_3279">page-table entry that is marked “not present”). In this case, the effects of the completed accesses may be visible </span>
<span id="t8_3279" class="t s3_3279">to software even though the overall instruction caused a fault. If TLB invalidation has been delayed (see Section </span>
<span id="t9_3279" class="t s3_3279">4.10.4.4), such page faults may occur even if all accesses are to the same page. </span>
<span id="ta_3279" class="t s4_3279">9.1.2 </span><span id="tb_3279" class="t s4_3279">Bus Locking </span>
<span id="tc_3279" class="t s3_3279">Intel 64 and IA-32 processors provide a LOCK# signal that is asserted automatically during certain critical memory </span>
<span id="td_3279" class="t s3_3279">operations to lock the system bus or equivalent link. Assertion of this signal is called a </span><span id="te_3279" class="t s5_3279">bus lock</span><span id="tf_3279" class="t s3_3279">. While this output </span>
<span id="tg_3279" class="t s3_3279">signal is asserted, requests from other processors or bus agents for control of the bus are blocked. Software can </span>
<span id="th_3279" class="t s3_3279">specify other occasions when the LOCK semantics are to be followed by prepending the LOCK prefix to an instruc- </span>
<span id="ti_3279" class="t s3_3279">tion. </span>
<span id="tj_3279" class="t s3_3279">In the case of the Intel386, Intel486, and Pentium processors, explicitly locked instructions will result in the asser- </span>
<span id="tk_3279" class="t s3_3279">tion of the LOCK# signal. It is the responsibility of the hardware designer to make the LOCK# signal available in </span>
<span id="tl_3279" class="t s3_3279">system hardware to control memory accesses among processors. </span>
<span id="tm_3279" class="t s3_3279">For the P6 and more recent processor families, if the memory area being accessed is cached internally in the </span>
<span id="tn_3279" class="t s3_3279">processor, the LOCK# signal is generally not asserted; instead, locking is only applied to the processor’s caches </span>
<span id="to_3279" class="t s3_3279">(see Section 9.1.4, “Effects of a LOCK Operation on Internal Processor Caches”). These processors will assert a bus </span>
<span id="tp_3279" class="t s3_3279">lock for a locked access in either of the following situations: (1) </span><span id="tq_3279" class="t s3_3279">the access is to multiple cache lines (a </span><span id="tr_3279" class="t s5_3279">split lock</span><span id="ts_3279" class="t s3_3279">); </span>
<span id="tt_3279" class="t s3_3279">or (2) the access uses a memory type other than WB (a </span><span id="tu_3279" class="t s5_3279">UC lock</span><span id="tv_3279" class="t s3_3279">) </span>
<span id="tw_3279" class="t s6_3279">1 </span>
<span id="tx_3279" class="t s3_3279">. </span>
<span id="ty_3279" class="t s7_3279">9.1.2.1 </span><span id="tz_3279" class="t s7_3279">Automatic Locking </span>
<span id="t10_3279" class="t s3_3279">The operations on which the processor automatically follows the LOCK semantics are as follows: </span>
<span id="t11_3279" class="t s8_3279">• </span><span id="t12_3279" class="t s3_3279">When executing an XCHG instruction that references memory. </span>
<span id="t13_3279" class="t s8_3279">• </span><span id="t14_3279" class="t s3_3279">When switching to a task, the processor tests and sets the busy flag in the type field of the TSS descriptor. To </span>
<span id="t15_3279" class="t s3_3279">ensure that two processors do not switch to the same task simultaneously, the processor follows the LOCK </span>
<span id="t16_3279" class="t s3_3279">semantics while testing and setting this flag. </span>
<span id="t17_3279" class="t s8_3279">• </span><span id="t18_3279" class="t s3_3279">When loading a segment descriptor, the processor sets the accessed flag in the segment descriptor if the flag is </span>
<span id="t19_3279" class="t s3_3279">clear. During this operation, the processor follows the LOCK semantics so that the descriptor will not be </span>
<span id="t1a_3279" class="t s3_3279">modified by another processor while it is being updated. For this action to be effective, operating-system </span>
<span id="t1b_3279" class="t s3_3279">procedures that update descriptors should use the following steps: </span>
<span id="t1c_3279" class="t s3_3279">— </span><span id="t1d_3279" class="t s3_3279">Use a locked operation to modify the access-rights byte to indicate that the segment descriptor is not- </span>
<span id="t1e_3279" class="t s3_3279">present, and specify a value for the type field that indicates that the descriptor is being updated. </span>
<span id="t1f_3279" class="t s3_3279">— </span><span id="t1g_3279" class="t s3_3279">Update the fields of the segment descriptor. (This operation may require several memory accesses; </span>
<span id="t1h_3279" class="t s3_3279">therefore, locked operations cannot be used.) </span>
<span id="t1i_3279" class="t s3_3279">— </span><span id="t1j_3279" class="t s3_3279">Use a locked operation to modify the access-rights byte to indicate that the segment descriptor is valid and </span>
<span id="t1k_3279" class="t s3_3279">present. </span>
<span id="t1l_3279" class="t s3_3279">— </span><span id="t1m_3279" class="t s3_3279">The Intel386 processor always updates the accessed flag in the segment descriptor, whether it is clear or </span>
<span id="t1n_3279" class="t s3_3279">not. The Pentium 4, Intel Xeon, P6 family, Pentium, and Intel486 processors only update this flag if it is not </span>
<span id="t1o_3279" class="t s3_3279">already set. </span>
<span id="t1p_3279" class="t s8_3279">• </span><span id="t1q_3279" class="t s3_3279">The processor uses locked cycles to set the accessed and dirty flag in paging-structure entries. </span>
<span id="t1r_3279" class="t s8_3279">• </span><span id="t1s_3279" class="t s3_3279">After an interrupt request, an interrupt controller may use the data bus to send the interrupt’s vector to the </span>
<span id="t1t_3279" class="t s3_3279">processor. The processor follows the LOCK semantics during this time to ensure that no other data appears on </span>
<span id="t1u_3279" class="t s3_3279">the data bus while the vector is being transmitted. </span>
<span id="t1v_3279" class="t s9_3279">1. </span><span id="t1w_3279" class="t s9_3279">The term “UC lock” is used because the most common situation regards accesses to UC memory. Despite the name, locked accesses </span>
<span id="t1x_3279" class="t s9_3279">to WC, WP, and WT memory also cause bus locks. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
