

================================================================
== Vitis HLS Report for 'svd_7_Pipeline_VITIS_LOOP_492_32'
================================================================
* Date:           Sun Feb  5 16:56:40 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  40.689 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_492_32  |        ?|        ?|         6|          2|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      70|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    19|        0|     920|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     129|    -|
|Register             |        -|     -|      472|      32|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    19|      472|    1151|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+------------------------------------+---------+----+---+-----+-----+
    |                 Instance                 |               Module               | BRAM_18K| DSP| FF| LUT | URAM|
    +------------------------------------------+------------------------------------+---------+----+---+-----+-----+
    |dadddsub_64ns_64ns_64_1_full_dsp_1_U1877  |dadddsub_64ns_64ns_64_1_full_dsp_1  |        0|   3|  0|  708|    0|
    |dmul_64ns_64ns_64_1_max_dsp_1_U1878       |dmul_64ns_64ns_64_1_max_dsp_1       |        0|   8|  0|  106|    0|
    |dmul_64ns_64ns_64_1_max_dsp_1_U1879       |dmul_64ns_64ns_64_1_max_dsp_1       |        0|   8|  0|  106|    0|
    +------------------------------------------+------------------------------------+---------+----+---+-----+-----+
    |Total                                     |                                    |        0|  19|  0|  920|    0|
    +------------------------------------------+------------------------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln492_fu_141_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln494_fu_159_p2   |         +|   0|  0|  12|           4|           4|
    |add_ln495_fu_170_p2   |         +|   0|  0|  12|           4|           4|
    |sub_ln494_fu_153_p2   |         -|   0|  0|  12|           4|           4|
    |icmp_ln492_fu_135_p2  |      icmp|   0|  0|  20|          32|          32|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  70|          49|          47|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |U_val_address0           |  14|          3|    4|         12|
    |U_val_address1           |  14|          3|    4|         12|
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_20    |   9|          2|    4|          8|
    |grp_fu_103_p0            |  14|          3|   64|        192|
    |grp_fu_108_p0            |  14|          3|   64|        192|
    |grp_fu_99_opcode         |  14|          3|    2|          6|
    |j_fu_40                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 129|         28|  150|        439|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |U_val_addr_11_reg_212             |   4|   0|    4|          0|
    |U_val_addr_reg_207                |   4|   0|    4|          0|
    |U_val_addr_reg_207_pp0_iter1_reg  |   4|   0|    4|          0|
    |add_reg_227                       |  64|   0|   64|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln492_reg_203                |   1|   0|    1|          0|
    |j_fu_40                           |   4|   0|    4|          0|
    |reg_113                           |  64|   0|   64|          0|
    |reg_118                           |  64|   0|   64|          0|
    |sub6_reg_232                      |  64|   0|   64|          0|
    |y_reg_217                         |  64|   0|   64|          0|
    |z_reg_222                         |  64|   0|   64|          0|
    |U_val_addr_11_reg_212             |  64|  32|    4|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 472|  32|  412|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+----------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  svd.7_Pipeline_VITIS_LOOP_492_32|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  svd.7_Pipeline_VITIS_LOOP_492_32|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  svd.7_Pipeline_VITIS_LOOP_492_32|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  svd.7_Pipeline_VITIS_LOOP_492_32|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  svd.7_Pipeline_VITIS_LOOP_492_32|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  svd.7_Pipeline_VITIS_LOOP_492_32|  return value|
|trunc_ln25      |   in|   32|     ap_none|                        trunc_ln25|        scalar|
|idxprom559      |   in|    4|     ap_none|                        idxprom559|        scalar|
|U_val_address0  |  out|    4|   ap_memory|                             U_val|         array|
|U_val_ce0       |  out|    1|   ap_memory|                             U_val|         array|
|U_val_we0       |  out|    1|   ap_memory|                             U_val|         array|
|U_val_d0        |  out|   64|   ap_memory|                             U_val|         array|
|U_val_q0        |   in|   64|   ap_memory|                             U_val|         array|
|U_val_address1  |  out|    4|   ap_memory|                             U_val|         array|
|U_val_ce1       |  out|    1|   ap_memory|                             U_val|         array|
|U_val_we1       |  out|    1|   ap_memory|                             U_val|         array|
|U_val_d1        |  out|   64|   ap_memory|                             U_val|         array|
|U_val_q1        |   in|   64|   ap_memory|                             U_val|         array|
|i_32            |   in|    4|     ap_none|                              i_32|        scalar|
|c_1             |   in|   64|     ap_none|                               c_1|        scalar|
|s_12            |   in|   64|     ap_none|                              s_12|        scalar|
+----------------+-----+-----+------------+----------------------------------+--------------+

