/Users/prateek/Desktop/verilog-eval/dataset_spec-to-rtl/Prob099_m2014_q6c_test.sv:71: error: port ``Y2'' is not a port of good1.
/Users/prateek/Desktop/verilog-eval/dataset_spec-to-rtl/Prob099_m2014_q6c_test.sv:71: error: port ``Y4'' is not a port of good1.
/Users/prateek/Desktop/verilog-eval/dataset_spec-to-rtl/Prob099_m2014_q6c_test.sv:77: error: port ``Y2'' is not a port of top_module1.
/Users/prateek/Desktop/verilog-eval/dataset_spec-to-rtl/Prob099_m2014_q6c_test.sv:77: error: port ``Y4'' is not a port of top_module1.
4 error(s) during elaboration.
