{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704184578079 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704184578080 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan  2 14:06:17 2024 " "Processing started: Tue Jan  2 14:06:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704184578080 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704184578080 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Line_Following -c Line_Following " "Command: quartus_map --read_settings_files=on --write_settings_files=off Line_Following -c Line_Following" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704184578080 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1704184578362 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1704184578362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "line_follower.v 1 1 " "Found 1 design units, including 1 entities, in source file line_follower.v" { { "Info" "ISGN_ENTITY_NAME" "1 line_follower " "Found entity 1: line_follower" {  } { { "line_follower.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/line_follower.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704184586497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704184586497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pid_control.v 0 0 " "Found 0 design units, including 0 entities, in source file pid_control.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704184586497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "line_follower1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file line_follower1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 line_follower1 " "Found entity 1: line_follower1" {  } { { "line_follower1.bdf" "" { Schematic "/home/atharvak/E-yantra23/Line_Following/line_follower1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704184586498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704184586498 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pwm_generator1.v(40) " "Verilog HDL information at pwm_generator1.v(40): always construct contains both blocking and non-blocking assignments" {  } { { "pwm_generator1.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/pwm_generator1.v" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1704184586499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_generator1.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_generator1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_generator1 " "Found entity 1: pwm_generator1" {  } { { "pwm_generator1.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/pwm_generator1.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704184586499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704184586499 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pwm_generator2.v(41) " "Verilog HDL information at pwm_generator2.v(41): always construct contains both blocking and non-blocking assignments" {  } { { "pwm_generator2.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/pwm_generator2.v" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1704184586499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_generator2.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_generator2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_generator2 " "Found entity 1: pwm_generator2" {  } { { "pwm_generator2.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/pwm_generator2.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704184586499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704184586499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Line_Following.v 1 1 " "Found 1 design units, including 1 entities, in source file Line_Following.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Following " "Found entity 1: Line_Following" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704184586500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704184586500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instantiate_LFA.v 1 1 " "Found 1 design units, including 1 entities, in source file instantiate_LFA.v" { { "Info" "ISGN_ENTITY_NAME" "1 instantiate_LFA " "Found entity 1: instantiate_LFA" {  } { { "instantiate_LFA.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/instantiate_LFA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704184586501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704184586501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_scaling.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_scaling.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_scaling " "Found entity 1: frequency_scaling" {  } { { "frequency_scaling.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/frequency_scaling.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704184586502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704184586501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux_2.v 1 1 " "Found 1 design units, including 1 entities, in source file demux_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux_2 " "Found entity 1: demux_2" {  } { { "demux_2.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/demux_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704184586502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704184586502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux_1.v 1 1 " "Found 1 design units, including 1 entities, in source file demux_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux_1 " "Found entity 1: demux_1" {  } { { "demux_1.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/demux_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704184586503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704184586503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_Controller " "Found entity 1: ADC_Controller" {  } { { "adc_controller.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/adc_controller.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704184586503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704184586503 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "freq_scaling_pwm instantiate_LFA.v(35) " "Verilog HDL Implicit Net warning at instantiate_LFA.v(35): created implicit net for \"freq_scaling_pwm\"" {  } { { "instantiate_LFA.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/instantiate_LFA.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704184586504 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "line_follower " "Elaborating entity \"line_follower\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1704184586559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_Controller ADC_Controller:b2v_inst " "Elaborating entity \"ADC_Controller\" for hierarchy \"ADC_Controller:b2v_inst\"" {  } { { "line_follower.v" "b2v_inst" { Text "/home/atharvak/E-yantra23/Line_Following/line_follower.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704184586567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Following Line_Following:b2v_inst2 " "Elaborating entity \"Line_Following\" for hierarchy \"Line_Following:b2v_inst2\"" {  } { { "line_follower.v" "b2v_inst2" { Text "/home/atharvak/E-yantra23/Line_Following/line_follower.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704184586583 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Line_Following.v(48) " "Verilog HDL assignment warning at Line_Following.v(48): truncated value with size 32 to match size of target (4)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704184586584 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Line_Following.v(49) " "Verilog HDL assignment warning at Line_Following.v(49): truncated value with size 32 to match size of target (4)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704184586584 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Line_Following.v(53) " "Verilog HDL assignment warning at Line_Following.v(53): truncated value with size 32 to match size of target (4)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704184586584 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Line_Following.v(88) " "Verilog HDL assignment warning at Line_Following.v(88): truncated value with size 32 to match size of target (4)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704184586584 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Line_Following.v(89) " "Verilog HDL assignment warning at Line_Following.v(89): truncated value with size 32 to match size of target (4)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704184586585 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Line_Following.v(102) " "Verilog HDL assignment warning at Line_Following.v(102): truncated value with size 32 to match size of target (4)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704184586585 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Line_Following.v(103) " "Verilog HDL assignment warning at Line_Following.v(103): truncated value with size 32 to match size of target (4)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704184586585 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Line_Following.v(104) " "Verilog HDL assignment warning at Line_Following.v(104): truncated value with size 32 to match size of target (4)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704184586585 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Line_Following.v(105) " "Verilog HDL assignment warning at Line_Following.v(105): truncated value with size 32 to match size of target (4)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704184586586 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dutycyc_left Line_Following.v(41) " "Verilog HDL Always Construct warning at Line_Following.v(41): inferring latch(es) for variable \"dutycyc_left\", which holds its previous value in one or more paths through the always construct" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704184586586 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dutycyc_right Line_Following.v(41) " "Verilog HDL Always Construct warning at Line_Following.v(41): inferring latch(es) for variable \"dutycyc_right\", which holds its previous value in one or more paths through the always construct" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704184586586 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "m1_a Line_Following.v(41) " "Verilog HDL Always Construct warning at Line_Following.v(41): inferring latch(es) for variable \"m1_a\", which holds its previous value in one or more paths through the always construct" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704184586586 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "m1_b Line_Following.v(41) " "Verilog HDL Always Construct warning at Line_Following.v(41): inferring latch(es) for variable \"m1_b\", which holds its previous value in one or more paths through the always construct" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704184586586 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "m2_a Line_Following.v(41) " "Verilog HDL Always Construct warning at Line_Following.v(41): inferring latch(es) for variable \"m2_a\", which holds its previous value in one or more paths through the always construct" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704184586586 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "m2_b Line_Following.v(41) " "Verilog HDL Always Construct warning at Line_Following.v(41): inferring latch(es) for variable \"m2_b\", which holds its previous value in one or more paths through the always construct" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704184586586 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "node Line_Following.v(41) " "Verilog HDL Always Construct warning at Line_Following.v(41): inferring latch(es) for variable \"node\", which holds its previous value in one or more paths through the always construct" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704184586586 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "node_flag Line_Following.v(41) " "Verilog HDL Always Construct warning at Line_Following.v(41): inferring latch(es) for variable \"node_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704184586586 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led1_R1 Line_Following.v(9) " "Output port \"led1_R1\" at Line_Following.v(9) has no driver" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1704184586587 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led1_G1 Line_Following.v(10) " "Output port \"led1_G1\" at Line_Following.v(10) has no driver" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1704184586587 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led1_B1 Line_Following.v(11) " "Output port \"led1_B1\" at Line_Following.v(11) has no driver" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1704184586587 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led2_R2 Line_Following.v(12) " "Output port \"led2_R2\" at Line_Following.v(12) has no driver" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1704184586587 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led2_G2 Line_Following.v(13) " "Output port \"led2_G2\" at Line_Following.v(13) has no driver" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1704184586587 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led2_B2 Line_Following.v(14) " "Output port \"led2_B2\" at Line_Following.v(14) has no driver" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1704184586587 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led3_R3 Line_Following.v(15) " "Output port \"led3_R3\" at Line_Following.v(15) has no driver" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1704184586587 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led3_G3 Line_Following.v(16) " "Output port \"led3_G3\" at Line_Following.v(16) has no driver" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1704184586587 "|line_follower|Line_Following:b2v_inst2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led3_B3 Line_Following.v(17) " "Output port \"led3_B3\" at Line_Following.v(17) has no driver" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1704184586587 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "node_flag Line_Following.v(41) " "Inferred latch for \"node_flag\" at Line_Following.v(41)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704184586588 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m2_b Line_Following.v(41) " "Inferred latch for \"m2_b\" at Line_Following.v(41)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704184586588 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m2_a Line_Following.v(41) " "Inferred latch for \"m2_a\" at Line_Following.v(41)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704184586588 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m1_b Line_Following.v(41) " "Inferred latch for \"m1_b\" at Line_Following.v(41)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704184586588 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m1_a Line_Following.v(41) " "Inferred latch for \"m1_a\" at Line_Following.v(41)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704184586588 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dutycyc_right\[0\] Line_Following.v(41) " "Inferred latch for \"dutycyc_right\[0\]\" at Line_Following.v(41)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704184586588 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dutycyc_left\[0\] Line_Following.v(41) " "Inferred latch for \"dutycyc_left\[0\]\" at Line_Following.v(41)" {  } { { "Line_Following.v" "" { Text "/home/atharvak/E-yantra23/Line_Following/Line_Following.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704184586588 "|line_follower|Line_Following:b2v_inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_1 demux_1:b2v_inst3 " "Elaborating entity \"demux_1\" for hierarchy \"demux_1:b2v_inst3\"" {  } { { "line_follower.v" "b2v_inst3" { Text "/home/atharvak/E-yantra23/Line_Following/line_follower.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704184586594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_2 demux_2:b2v_inst4 " "Elaborating entity \"demux_2\" for hierarchy \"demux_2:b2v_inst4\"" {  } { { "line_follower.v" "b2v_inst4" { Text "/home/atharvak/E-yantra23/Line_Following/line_follower.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704184586597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_scaling frequency_scaling:b2v_inst5 " "Elaborating entity \"frequency_scaling\" for hierarchy \"frequency_scaling:b2v_inst5\"" {  } { { "line_follower.v" "b2v_inst5" { Text "/home/atharvak/E-yantra23/Line_Following/line_follower.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704184586600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_generator1 pwm_generator1:b2v_inst6 " "Elaborating entity \"pwm_generator1\" for hierarchy \"pwm_generator1:b2v_inst6\"" {  } { { "line_follower.v" "b2v_inst6" { Text "/home/atharvak/E-yantra23/Line_Following/line_follower.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704184586604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_generator2 pwm_generator2:b2v_inst7 " "Elaborating entity \"pwm_generator2\" for hierarchy \"pwm_generator2:b2v_inst7\"" {  } { { "line_follower.v" "b2v_inst7" { Text "/home/atharvak/E-yantra23/Line_Following/line_follower.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704184586608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a824.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a824.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a824 " "Found entity 1: altsyncram_a824" {  } { { "db/altsyncram_a824.tdf" "" { Text "/home/atharvak/E-yantra23/Line_Following/db/altsyncram_a824.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704184589084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704184589084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "/home/atharvak/E-yantra23/Line_Following/db/mux_ssc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704184589304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704184589304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "/home/atharvak/E-yantra23/Line_Following/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704184589372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704184589372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5ii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5ii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5ii " "Found entity 1: cntr_5ii" {  } { { "db/cntr_5ii.tdf" "" { Text "/home/atharvak/E-yantra23/Line_Following/db/cntr_5ii.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704184589468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704184589468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "/home/atharvak/E-yantra23/Line_Following/db/cmpr_tgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704184589521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704184589521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "/home/atharvak/E-yantra23/Line_Following/db/cntr_i6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704184589590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704184589590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "/home/atharvak/E-yantra23/Line_Following/db/cntr_egi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704184589674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704184589674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "/home/atharvak/E-yantra23/Line_Following/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704184589724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704184589724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "/home/atharvak/E-yantra23/Line_Following/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704184589787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704184589787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "/home/atharvak/E-yantra23/Line_Following/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704184589837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704184589837 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704184590446 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1704184590604 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.01.02.14:06:33 Progress: Loading slde63dadb7/alt_sld_fab_wrapper_hw.tcl " "2024.01.02.14:06:33 Progress: Loading slde63dadb7/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704184593735 ""}
