Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri Aug  1 15:02:14 2025
| Host         : calma-HP-Z2-Mini-G3-Workstation running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_control_sets -verbose -file system_control_sets_placed.rpt
| Design       : system
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              24 |            7 |
| Yes          | No                    | No                     |              42 |           13 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               5 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------+-------------------------------+------------------+----------------+--------------+
|  Clock Signal  |            Enable Signal           |        Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------+-------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                    |                               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | processor/stage                    |                               |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | PC_out_reg[3]_i_1_n_0              |                               |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | processor/PC[3]_i_1_n_0            |                               |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | processor/pce[2]_i_1_n_0           |                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | processor/pce[2]_i_1_n_0           | processor/pce[1]_i_1_n_0      |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | processor/state[4]_i_1_n_0         |                               |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | processor/opcode[15]_i_1_n_0       |                               |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG | processor/data_path_msb[3]_i_1_n_0 |                               |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG | processor/VX                       |                               |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG |                                    | processor/counter[23]_i_1_n_0 |                7 |             24 |         3.43 |
+----------------+------------------------------------+-------------------------------+------------------+----------------+--------------+


