/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire [13:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire [12:0] celloutsig_0_14z;
  wire [15:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [6:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire [9:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [23:0] celloutsig_0_22z;
  wire [6:0] celloutsig_0_23z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [2:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire [14:0] celloutsig_0_6z;
  wire [16:0] celloutsig_0_7z;
  wire celloutsig_0_87z;
  wire celloutsig_0_88z;
  wire celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire [13:0] celloutsig_1_11z;
  wire [5:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_87z = ~(celloutsig_0_30z & celloutsig_0_13z[1]);
  assign celloutsig_0_17z = ~(celloutsig_0_12z[12] & celloutsig_0_5z[5]);
  assign celloutsig_1_8z = celloutsig_1_7z[2] | ~(celloutsig_1_3z);
  assign celloutsig_0_88z = celloutsig_0_27z ^ celloutsig_0_23z[1];
  assign celloutsig_0_16z = celloutsig_0_2z ^ celloutsig_0_15z[10];
  assign celloutsig_0_2z = celloutsig_0_0z[2] ^ in_data[19];
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 3'h0;
    else _00_ <= celloutsig_0_4z;
  assign celloutsig_0_3z = in_data[74:72] & celloutsig_0_0z;
  assign celloutsig_1_2z = in_data[172:170] & { celloutsig_1_0z[9:8], celloutsig_1_1z };
  assign celloutsig_0_5z = { celloutsig_0_0z[2:1], celloutsig_0_2z, celloutsig_0_0z } / { 1'h1, celloutsig_0_0z[1:0], celloutsig_0_0z[2:1], in_data[0] };
  assign celloutsig_1_6z = celloutsig_1_5z[4:0] / { 1'h1, celloutsig_1_5z[4:1] };
  assign celloutsig_0_12z = { celloutsig_0_5z[5:1], celloutsig_0_5z, _00_ } / { 1'h1, celloutsig_0_1z[6:1], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_22z = { celloutsig_0_15z[15:10], celloutsig_0_18z, celloutsig_0_13z, celloutsig_0_18z } / { 1'h1, celloutsig_0_3z[1:0], celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_18z, celloutsig_0_19z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_16z, _00_ };
  assign celloutsig_0_0z = in_data[70:68] / { 1'h1, in_data[51:50] };
  assign celloutsig_0_23z = { in_data[15:13], celloutsig_0_11z } / { 1'h1, celloutsig_0_18z[4:3], _00_, celloutsig_0_17z };
  assign celloutsig_0_10z = { celloutsig_0_5z, celloutsig_0_6z } == { in_data[75:58], celloutsig_0_0z };
  assign celloutsig_0_30z = { celloutsig_0_22z[17:13], celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_21z } == { celloutsig_0_7z[10:3], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_1z = { celloutsig_1_0z[5:2], celloutsig_1_0z } >= { in_data[181:178], celloutsig_1_0z };
  assign celloutsig_1_0z = in_data[127:118] % { 1'h1, in_data[189:181] };
  assign celloutsig_0_9z = { celloutsig_0_3z[2:1], celloutsig_0_1z } != { celloutsig_0_1z[9:1], celloutsig_0_0z };
  assign celloutsig_0_21z = celloutsig_0_18z[6:1] != celloutsig_0_1z[5:0];
  assign celloutsig_0_4z = ~ celloutsig_0_1z[9:7];
  assign celloutsig_0_19z = ~ { celloutsig_0_18z[1:0], celloutsig_0_17z };
  assign celloutsig_1_4z = ~^ { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_27z = ~^ { _00_[1:0], celloutsig_0_16z, celloutsig_0_19z, celloutsig_0_0z, _00_ };
  assign celloutsig_1_7z = { celloutsig_1_6z, celloutsig_1_2z } << { celloutsig_1_0z[3:0], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_18z = { celloutsig_0_3z, celloutsig_0_16z, _00_ } << { celloutsig_0_3z[2:1], celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_4z };
  assign celloutsig_1_5z = { in_data[127:125], celloutsig_1_2z } >> { in_data[163:159], celloutsig_1_4z };
  assign celloutsig_0_11z = { in_data[74:72], celloutsig_0_9z } <<< { in_data[0], celloutsig_0_4z };
  assign celloutsig_0_13z = { celloutsig_0_1z[6], celloutsig_0_0z } <<< { celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_6z = { in_data[91:89], celloutsig_0_5z, celloutsig_0_5z } - in_data[32:18];
  assign celloutsig_1_10z = { celloutsig_1_6z, celloutsig_1_3z } - celloutsig_1_9z[6:1];
  assign celloutsig_1_11z = { in_data[118:111], celloutsig_1_5z } - { in_data[115:114], celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_19z = celloutsig_1_11z[5:3] - { celloutsig_1_2z[2], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_1z = in_data[78:69] - { in_data[73:70], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_14z = { celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_0z } - { celloutsig_0_1z[7:2], _00_, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_15z = { celloutsig_0_3z, celloutsig_0_14z } - { celloutsig_0_1z[0], celloutsig_0_2z, _00_, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_4z };
  assign celloutsig_1_9z = { celloutsig_1_6z[2:0], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_6z } ~^ { in_data[129:123], celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_8z };
  assign celloutsig_0_7z = { in_data[78:75], celloutsig_0_4z, celloutsig_0_1z } ^ { celloutsig_0_0z[1:0], celloutsig_0_6z };
  assign celloutsig_1_18z = { celloutsig_1_6z, celloutsig_1_8z } ^ in_data[130:125];
  assign celloutsig_1_3z = ~((celloutsig_1_1z & celloutsig_1_0z[9]) | (celloutsig_1_1z & celloutsig_1_2z[0]));
  assign { out_data[133:128], out_data[98:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_87z, celloutsig_0_88z };
endmodule
