1a29f367811b ("drm/amdgpu: add UMSCH RING TYPE definition")
cdca79794563 ("drm/amdgpu: add the ring type definition of MES")
07e14845d1d8 ("drm/amdgpu: sync ring type and drm hw_ip type")
8e0fce5a96cf ("drm/amdgpu: define vcn jpeg ring")
8ace845ff0e8 ("drm/amdgpu: add vcn enc ring type and functions")
7741cced67ae ("drm/amdgpu: expose vcn RB command")
95aa13f6b196 ("drm/amdgpu: move amdgpu_vcn structure to vcn header")
a319f444bb86 ("drm/amdgpu: add vcn irq functions")
cca69fe8ff98 ("drm/amdgpu: add vcn decode ring type and functions")
88b5af70e29e ("drm/amdgpu: add vcn ip block functions (v2)")
95d0906f8506 ("drm/amdgpu: add initial vcn support and decode tests")
70170d146d0f ("drm/amdgpu: add clinetid definition for vega10")
50c3e2329968 ("drm/amdgpu: add uvd enc ring type and functions")
5e5681788bef ("drm/amdgpu: move amdgpu_vce structure to vce header")
4df654d293c6 ("drm/amdgpu: move amdgpu_uvd structure to uvd header")
d766e6a39338 ("drm/amdgpu: switch ih handling to two levels (v3)")
254cd2e08dd0 ("drm/amdgpu: read hw register to check pg status.")
6fc11b0ed354 ("drm/amdgpu: refine vce3.0 code and related powerplay pg code.")
3a78696658a0 ("drm/amdgpu: power down/up uvd4 when smu disabled.")
ab71ac56f6d8 ("drm/amdgpu/virt: implement VI virt operation interfaces")
