{
  "name": "mm::dma::dma_stream::DmaStream::<D>::map",
  "safe": true,
  "callees": {
    "mm::dma::util::cvm_need_private_protection": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    },
    "mm::mem_obj::HasSize::size": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Returns the size of the memory object in bytes.\n",
      "adt": {}
    },
    "arch::mm::can_sync_dma": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    },
    "mm::mem_obj::HasPaddr::paddr": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Returns the start physical address of the memory object.\n",
      "adt": {}
    },
    "mm::dma::util::alloc_kva": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core::result::Result": "Constructor",
        "mm::kspace::kvirt_area::KVirtArea": "Constructor"
      }
    },
    "core::ops::Try::branch": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Used in `?` to decide whether the operator should produce a value\n (because this returned [`ControlFlow::Continue`])\n or propagate a value back to the caller\n (because this returned [`ControlFlow::Break`]).\n\n # Examples\n\n ```\n #![feature(try_trait_v2)]\n use std::ops::{ControlFlow, Try};\n\n assert_eq!(Ok::<_, String>(3).branch(), ControlFlow::Continue(3));\n assert_eq!(Err::<String, _>(3).branch(), ControlFlow::Break(Err(3)));\n\n assert_eq!(Some(3).branch(), ControlFlow::Continue(3));\n assert_eq!(None::<String>.branch(), ControlFlow::Break(None));\n\n assert_eq!(ControlFlow::<String, _>::Continue(3).branch(), ControlFlow::Continue(3));\n assert_eq!(\n     ControlFlow::<_, String>::Break(3).branch(),\n     ControlFlow::Break(ControlFlow::Break(3)),\n );\n ```\n",
      "adt": {}
    },
    "core::ops::FromResidual::from_residual": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Constructs the type from a compatible `Residual` type.\n\n This should be implemented consistently with the `branch` method such\n that applying the `?` operator will get back an equivalent residual:\n `FromResidual::from_residual(r).branch() --> ControlFlow::Break(r)`.\n (The residual is not mandated to be *identical* when interconversion is involved.)\n\n # Examples\n\n ```\n #![feature(try_trait_v2)]\n use std::ops::{ControlFlow, FromResidual};\n\n assert_eq!(Result::<String, i64>::from_residual(Err(3_u8)), Err(3));\n assert_eq!(Option::<String>::from_residual(None), None);\n assert_eq!(\n     ControlFlow::<_, String>::from_residual(ControlFlow::Break(5)),\n     ControlFlow::Break(5),\n );\n ```\n",
      "adt": {}
    },
    "mm::dma::util::prepare_dma": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Prepares a physical address range for DMA mapping.\n\n If DMA remapping is enabled, the function allocates device addresses, maps\n the given physical address range to them, and returns the start device\n address.\n\n # Safety\n\n The provided physical address range must be untyped DMA memory that\n outlives the following [`unprepare_dma()`] call.\n",
      "adt": {
        "core::ops::Range": "ImmutableAsArgument",
        "core::option::Option": "Constructor"
      }
    }
  },
  "adts": {
    "mm::frame::segment::Segment": [
      "Ref",
      "Plain"
    ],
    "mm::dma::dma_stream::Inner": [
      "Plain",
      "Unknown([Field(0, Ty { id: 4090, kind: RigidTy(Adt(AdtDef(DefId { id: 4938, name: \"mm::dma::dma_stream::Inner\" }), GenericArgs([]))) })])",
      "Unknown([Field(1, Ty { id: 11, kind: RigidTy(Uint(Usize)) })])"
    ],
    "core::result::Result": [
      "Plain"
    ],
    "core::ops::ControlFlow": [
      "Plain",
      "Unknown([Downcast(VariantIdx(0, ThreadLocalIndex)), Field(0, Ty { id: 4015, kind: RigidTy(Tuple([Ty { id: 3653, kind: RigidTy(Adt(AdtDef(DefId { id: 4769, name: \"mm::kspace::kvirt_area::KVirtArea\" }), GenericArgs([]))) }, Ty { id: 11, kind: RigidTy(Uint(Usize)) }])) })])",
      "Unknown([Downcast(VariantIdx(1, ThreadLocalIndex)), Field(0, Ty { id: 1912, kind: RigidTy(Adt(AdtDef(DefId { id: 2763, name: \"core::result::Result\" }), GenericArgs([Type(Ty { id: 31, kind: RigidTy(Adt(AdtDef(DefId { id: 3443, name: \"core::convert::Infallible\" }), GenericArgs([]))) }), Type(Ty { id: 979, kind: RigidTy(Adt(AdtDef(DefId { id: 3864, name: \"error::Error\" }), GenericArgs([]))) })]))) })])"
    ],
    "mm::kspace::kvirt_area::KVirtArea": [
      "Plain",
      "Unknown([Field(0, Ty { id: 3653, kind: RigidTy(Adt(AdtDef(DefId { id: 4769, name: \"mm::kspace::kvirt_area::KVirtArea\" }), GenericArgs([]))) })])",
      "Unknown([Field(1, Ty { id: 11, kind: RigidTy(Uint(Usize)) })])"
    ],
    "core::ops::Range": [
      "Plain",
      "Ref"
    ],
    "core::option::Option": [
      "Plain"
    ],
    "mm::dma::dma_stream::DmaStream": [
      "Plain"
    ]
  },
  "path": 1878,
  "span": "ostd/src/mm/dma/dma_stream.rs:158:5: 183:6",
  "src": "pub fn map(segment: USegment, is_cache_coherent: bool) -> Result<Self, Error> {\n        let cvm = cvm_need_private_protection();\n        let size = segment.size();\n\n        let (inner, paddr) = if (can_sync_dma() || is_cache_coherent) && !cvm {\n            let paddr = segment.paddr();\n\n            (Inner::Segment(segment), paddr)\n        } else {\n            let (kva, paddr) = alloc_kva(size / PAGE_SIZE, is_cache_coherent)?;\n\n            (Inner::Both(kva, paddr, segment), paddr)\n        };\n\n        let paddr_range = paddr..paddr + size;\n\n        // SAFETY: The physical address range is untyped DMA memory before `drop`.\n        let map_daddr = unsafe { prepare_dma(&paddr_range) };\n\n        Ok(Self {\n            inner,\n            map_daddr,\n            is_cache_coherent,\n            _phantom: PhantomData,\n        })\n    }",
  "mir": "fn mm::dma::dma_stream::DmaStream::<D>::map(_1: mm::frame::segment::Segment<dyn mm::frame::untyped::AnyUFrameMeta>, _2: bool) -> core::result::Result<mm::dma::dma_stream::DmaStream<D>, error::Error> {\n    let mut _0: core::result::Result<mm::dma::dma_stream::DmaStream<D>, error::Error>;\n    let  _3: bool;\n    let  _4: usize;\n    let mut _5: &mm::frame::segment::Segment<dyn mm::frame::untyped::AnyUFrameMeta>;\n    let  _6: mm::dma::dma_stream::Inner;\n    let  _7: usize;\n    let mut _8: (mm::dma::dma_stream::Inner, usize);\n    let mut _9: bool;\n    let  _10: usize;\n    let mut _11: &mm::frame::segment::Segment<dyn mm::frame::untyped::AnyUFrameMeta>;\n    let mut _12: mm::dma::dma_stream::Inner;\n    let mut _13: mm::frame::segment::Segment<dyn mm::frame::untyped::AnyUFrameMeta>;\n    let  _14: mm::kspace::kvirt_area::KVirtArea;\n    let  _15: usize;\n    let mut _16: core::ops::ControlFlow<core::result::Result<core::convert::Infallible, error::Error>, (mm::kspace::kvirt_area::KVirtArea, usize)>;\n    let mut _17: core::result::Result<(mm::kspace::kvirt_area::KVirtArea, usize), error::Error>;\n    let mut _18: usize;\n    let mut _19: bool;\n    let mut _20: isize;\n    let  _21: core::result::Result<core::convert::Infallible, error::Error>;\n    let  _22: (mm::kspace::kvirt_area::KVirtArea, usize);\n    let mut _23: mm::dma::dma_stream::Inner;\n    let mut _24: mm::frame::segment::Segment<dyn mm::frame::untyped::AnyUFrameMeta>;\n    let  _25: core::ops::Range<usize>;\n    let mut _26: usize;\n    let mut _27: (usize, bool);\n    let  _28: core::option::Option<usize>;\n    let  _29: &core::ops::Range<usize>;\n    let mut _30: mm::dma::dma_stream::DmaStream<D>;\n    debug segment => _1;\n    debug is_cache_coherent => _2;\n    debug cvm => _3;\n    debug size => _4;\n    debug inner => _6;\n    debug paddr => _7;\n    debug paddr => _10;\n    debug kva => _14;\n    debug paddr => _15;\n    debug residual => _21;\n    debug val => _22;\n    debug paddr_range => _25;\n    debug map_daddr => _28;\n    bb0: {\n        _3 = mm::dma::util::cvm_need_private_protection() -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_5);\n        _5 = &_1;\n        _4 = <mm::frame::segment::Segment<dyn mm::frame::untyped::AnyUFrameMeta> as mm::mem_obj::HasSize>::size(move _5) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_5);\n        StorageLive(_8);\n        StorageLive(_9);\n        _9 = arch::mm::can_sync_dma() -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        switchInt(move _9) -> [0: bb4, otherwise: bb5];\n    }\n    bb4: {\n        switchInt(_2) -> [0: bb8, otherwise: bb5];\n    }\n    bb5: {\n        switchInt(_3) -> [0: bb6, otherwise: bb8];\n    }\n    bb6: {\n        StorageLive(_11);\n        _11 = &_1;\n        _10 = <mm::frame::segment::Segment<dyn mm::frame::untyped::AnyUFrameMeta> as mm::mem_obj::HasPaddr>::paddr(move _11) -> [return: bb7, unwind unreachable];\n    }\n    bb7: {\n        StorageDead(_11);\n        StorageLive(_12);\n        StorageLive(_13);\n        _13 = move _1;\n        _12 = mm::dma::dma_stream::Inner::Segment(move _13);\n        StorageDead(_13);\n        _8 = (move _12, _10);\n        StorageDead(_12);\n        goto -> bb16;\n    }\n    bb8: {\n        StorageLive(_16);\n        StorageLive(_17);\n        StorageLive(_18);\n        _19 = Eq(mm::PAGE_SIZE, 0_usize);\n        assert(!move _19, \"attempt to divide `{}` by zero\", _4) -> [success: bb9, unwind unreachable];\n    }\n    bb9: {\n        _18 = Div(_4, mm::PAGE_SIZE);\n        _17 = mm::dma::util::alloc_kva(move _18, _2) -> [return: bb10, unwind unreachable];\n    }\n    bb10: {\n        StorageDead(_18);\n        _16 = <core::result::Result<(mm::kspace::kvirt_area::KVirtArea, usize), error::Error> as core::ops::Try>::branch(move _17) -> [return: bb11, unwind unreachable];\n    }\n    bb11: {\n        StorageDead(_17);\n        _20 = discriminant(_16);\n        switchInt(move _20) -> [0: bb13, 1: bb14, otherwise: bb12];\n    }\n    bb12: {\n        unreachable;\n    }\n    bb13: {\n        _22 = move ((_16 as variant#0).0: (mm::kspace::kvirt_area::KVirtArea, usize));\n        _14 = (_22.0: mm::kspace::kvirt_area::KVirtArea);\n        _15 = (_22.1: usize);\n        StorageDead(_16);\n        StorageLive(_23);\n        StorageLive(_24);\n        _24 = move _1;\n        _23 = mm::dma::dma_stream::Inner::Both(_14, _15, move _24);\n        StorageDead(_24);\n        _8 = (move _23, _15);\n        StorageDead(_23);\n        goto -> bb16;\n    }\n    bb14: {\n        _21 = ((_16 as variant#1).0: core::result::Result<core::convert::Infallible, error::Error>);\n        _0 = <core::result::Result<mm::dma::dma_stream::DmaStream<D>, error::Error> as core::ops::FromResidual<core::result::Result<core::convert::Infallible, error::Error>>>::from_residual(_21) -> [return: bb15, unwind unreachable];\n    }\n    bb15: {\n        StorageDead(_16);\n        StorageDead(_9);\n        StorageDead(_8);\n        drop(_1) -> [return: bb19, unwind unreachable];\n    }\n    bb16: {\n        StorageDead(_9);\n        _6 = move (_8.0: mm::dma::dma_stream::Inner);\n        _7 = (_8.1: usize);\n        StorageDead(_8);\n        StorageLive(_25);\n        StorageLive(_26);\n        _27 = CheckedAdd(_7, _4);\n        assert(!move (_27.1: bool), \"attempt to compute `{} + {}`, which would overflow\", _7, _4) -> [success: bb17, unwind unreachable];\n    }\n    bb17: {\n        _26 = move (_27.0: usize);\n        _25 = Range(_7, move _26);\n        StorageDead(_26);\n        _29 = &_25;\n        _28 = mm::dma::util::prepare_dma(_29) -> [return: bb18, unwind unreachable];\n    }\n    bb18: {\n        StorageLive(_30);\n        _30 = DmaStream(_6, _28, _2, ZeroSized: core::marker::PhantomData<D>);\n        _0 = core::result::Result::Ok(move _30);\n        StorageDead(_30);\n        StorageDead(_25);\n        goto -> bb19;\n    }\n    bb19: {\n        return;\n    }\n}\n",
  "doc": " Establishes DMA stream mapping for a given [`USegment`].\n\n The `is_cache_coherent` argument specifies whether the target device\n that the DMA mapping is prepared for can access the main memory in a\n CPU cache coherent way or not.\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}