static int F_1 ( char * V_1 )\r\n{\r\nint V_2 = 25000 ;\r\nwhile ( F_2 ( V_1 ) & V_3 ) {\r\nif ( ! -- V_2 )\r\nreturn 0 ;\r\nF_3 ( 10 ) ;\r\n}\r\nreturn 1 ;\r\n}\r\nstatic void F_4 ( struct V_4 * V_5 )\r\n{\r\nwhile ( F_2 ( V_5 -> V_1 ) & V_6 )\r\nF_5 ( V_5 -> V_1 ) ;\r\nV_5 -> V_7 = V_5 -> V_8 = 0 ;\r\n}\r\nstatic inline int F_6 ( struct V_4 * V_5 , T_1 V_9 )\r\n{\r\nunsigned long V_10 ;\r\nchar * V_1 = V_5 -> V_1 ;\r\nif ( ! F_1 ( V_1 ) ) {\r\nF_7 (KERN_DEBUG PFX L_1 , data) ;\r\nreturn 0 ;\r\n}\r\nwhile ( F_2 ( V_5 -> V_1 ) & V_6 )\r\n;\r\nF_8 ( & V_5 -> V_11 , V_10 ) ;\r\nF_9 ( V_9 , V_1 + V_12 ) ;\r\nF_10 ( & V_5 -> V_11 , V_10 ) ;\r\nF_11 ( 6 ) ;\r\nF_12 ( 0 , NULL ) ;\r\nreturn 1 ;\r\n}\r\nstatic void F_13 ( struct V_4 * V_5 , int V_13 )\r\n{\r\nunsigned long V_10 ;\r\nT_1 V_9 ;\r\nF_8 ( & V_5 -> V_11 , V_10 ) ;\r\nF_4 ( V_5 ) ;\r\nV_9 = F_14 ( V_5 -> V_1 ) ;\r\nif ( V_13 )\r\nV_9 |= V_14 ;\r\nelse\r\nV_9 &= ~ V_14 ;\r\nF_15 ( V_9 , V_5 -> V_1 ) ;\r\nF_10 ( & V_5 -> V_11 , V_10 ) ;\r\nF_1 ( V_5 -> V_1 ) ;\r\nF_4 ( V_5 ) ;\r\n}\r\nstatic void F_16 ( struct V_4 * V_5 )\r\n{\r\nchar * V_1 = V_5 -> V_1 ;\r\nunsigned long V_10 ;\r\nF_8 ( & V_5 -> V_11 , V_10 ) ;\r\nF_4 ( V_5 ) ;\r\nF_9 ( 0xff , V_1 + V_15 ) ;\r\nF_4 ( V_5 ) ;\r\nF_10 ( & V_5 -> V_11 , V_10 ) ;\r\n}\r\nstatic T_2 F_12 ( int V_16 , void * V_17 )\r\n{\r\nstruct V_4 * V_5 ;\r\nF_17 (ps2port, &ps2port_list, node) {\r\nunsigned long V_10 ;\r\nF_8 ( & V_5 -> V_11 , V_10 ) ;\r\nwhile ( ( V_5 -> V_18 [ V_5 -> V_8 ] . V_19 =\r\nF_2 ( V_5 -> V_1 ) ) & V_6 ) {\r\nV_5 -> V_18 [ V_5 -> V_8 ] . V_9 =\r\nF_5 ( V_5 -> V_1 ) ;\r\nV_5 -> V_8 = ( ( V_5 -> V_8 + 1 ) & V_20 ) ;\r\n}\r\nF_10 ( & V_5 -> V_11 , V_10 ) ;\r\n}\r\nF_17 (ps2port, &ps2port_list, node) {\r\nwhile ( V_5 -> V_7 != V_5 -> V_8 ) {\r\nunsigned int V_21 ;\r\nT_1 V_9 , V_22 ;\r\nif ( F_2 ( V_5 -> V_1 ) & V_23 )\r\nreturn V_24 ;\r\nV_22 = V_5 -> V_18 [ V_5 -> V_7 ] . V_19 ;\r\nV_9 = V_5 -> V_18 [ V_5 -> V_7 ] . V_9 ;\r\nV_5 -> V_7 = ( ( V_5 -> V_7 + 1 ) & V_20 ) ;\r\nV_21 = ( ( V_22 & V_25 ) ? V_26 : 0 ) |\r\n( ( V_22 & V_27 ) ? V_28 : 0 ) ;\r\nF_18 ( V_5 -> V_29 , V_9 , V_21 ) ;\r\n}\r\n}\r\nreturn V_24 ;\r\n}\r\nstatic int F_19 ( struct V_30 * V_29 , unsigned char V_9 )\r\n{\r\nstruct V_4 * V_5 = V_29 -> V_31 ;\r\nif ( ! F_6 ( V_5 , V_9 ) ) {\r\nF_7 (KERN_DEBUG PFX L_2 , data) ;\r\nreturn - 1 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_20 ( struct V_30 * V_29 )\r\n{\r\nstruct V_4 * V_5 = V_29 -> V_31 ;\r\nF_16 ( V_5 ) ;\r\nF_13 ( V_5 , V_32 ) ;\r\nF_12 ( 0 , NULL ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_21 ( struct V_30 * V_29 )\r\n{\r\nstruct V_4 * V_5 = V_29 -> V_31 ;\r\nF_13 ( V_5 , V_33 ) ;\r\n}\r\nstatic int T_3 F_22 ( struct V_34 * V_17 )\r\n{\r\nstruct V_4 * V_5 ;\r\nstruct V_30 * V_30 ;\r\nunsigned long V_35 = V_17 -> V_35 . V_36 ;\r\nint V_37 ;\r\nif ( ! V_17 -> V_16 )\r\nreturn - V_38 ;\r\nif ( V_17 -> V_39 . V_40 == 0x96 )\r\nV_35 += V_41 ;\r\nV_5 = F_23 ( sizeof( struct V_4 ) , V_42 ) ;\r\nV_30 = F_23 ( sizeof( struct V_30 ) , V_42 ) ;\r\nif ( ! V_5 || ! V_30 ) {\r\nV_37 = - V_43 ;\r\ngoto V_44;\r\n}\r\nF_24 ( & V_17 -> V_17 , V_5 ) ;\r\nV_5 -> V_29 = V_30 ;\r\nV_5 -> V_45 = V_17 ;\r\nV_5 -> V_1 = F_25 ( V_35 , V_46 + 4 ) ;\r\nF_26 ( & V_5 -> V_11 ) ;\r\nF_16 ( V_5 ) ;\r\nV_5 -> V_39 = F_27 ( V_5 -> V_1 + V_47 ) & 0x0f ;\r\nsnprintf ( V_30 -> V_48 , sizeof( V_30 -> V_48 ) , L_3 ,\r\n( V_5 -> V_39 == V_49 ) ? L_4 : L_5 ) ;\r\nF_28 ( V_30 -> V_50 , F_29 ( & V_17 -> V_17 ) , sizeof( V_30 -> V_50 ) ) ;\r\nV_30 -> V_39 . type = V_51 ;\r\nV_30 -> V_52 = F_19 ;\r\nV_30 -> V_53 = F_20 ;\r\nV_30 -> V_54 = F_21 ;\r\nV_30 -> V_31 = V_5 ;\r\nV_30 -> V_17 . V_55 = & V_17 -> V_17 ;\r\nV_37 = - V_56 ;\r\nif ( F_30 ( V_17 -> V_16 , F_12 , V_57 , V_5 -> V_29 -> V_48 , V_5 ) )\r\ngoto V_58;\r\nif ( V_5 -> V_39 != V_49 && V_5 -> V_39 != V_59 ) {\r\nF_7 (KERN_WARNING PFX L_6 ,\r\nhpa, ps2port->id) ;\r\nV_37 = - V_38 ;\r\ngoto V_60;\r\n}\r\n#if 0\r\nif (!request_mem_region(hpa, GSC_STATUS + 4, ps2port->port.name))\r\ngoto fail;\r\n#endif\r\nF_7 ( V_61 L_7 ,\r\nV_5 -> V_29 -> V_48 ,\r\nV_5 -> V_1 ,\r\nV_5 -> V_45 -> V_16 ,\r\nV_5 -> V_29 -> V_50 ) ;\r\nF_31 ( V_5 -> V_29 ) ;\r\nF_32 ( & V_5 -> V_62 , & V_63 ) ;\r\nreturn 0 ;\r\nV_60:\r\nF_33 ( V_17 -> V_16 , V_5 ) ;\r\nV_58:\r\nF_34 ( V_5 -> V_1 ) ;\r\nF_35 ( V_17 -> V_35 . V_36 , V_46 + 4 ) ;\r\nV_44:\r\nF_36 ( V_5 ) ;\r\nF_36 ( V_30 ) ;\r\nreturn V_37 ;\r\n}\r\nstatic int T_4 F_37 ( struct V_34 * V_17 )\r\n{\r\nstruct V_4 * V_5 = F_38 ( & V_17 -> V_17 ) ;\r\nF_39 ( V_5 -> V_29 ) ;\r\nF_33 ( V_17 -> V_16 , V_5 ) ;\r\nF_4 ( V_5 ) ;\r\nF_40 ( & V_5 -> V_62 ) ;\r\nF_34 ( V_5 -> V_1 ) ;\r\n#if 0\r\nrelease_mem_region(dev->hpa, GSC_STATUS + 4);\r\n#endif\r\nF_24 ( & V_17 -> V_17 , NULL ) ;\r\nF_36 ( V_5 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int T_5 F_41 ( void )\r\n{\r\nF_42 ( & V_64 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void T_6 F_43 ( void )\r\n{\r\nF_44 ( & V_64 ) ;\r\n}
