Info: Starting: Create simulation model
Info: qsys-generate /home/daniel/Documents/GitHub/multiplication_nios2_accelerator/synthesis/qsys/processador_com_acelerador.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=/home/daniel/Documents/GitHub/multiplication_nios2_accelerator/synthesis/qsys/processador_com_acelerador/simulation --family="Cyclone IV E" --part=EP4CE10E22A7
Progress: Loading qsys/processador_com_acelerador.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding master_0 [altera_jtag_avalon_master 20.1]
Progress: Parameterizing module master_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 20.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: processador_com_acelerador: Generating processador_com_acelerador "processador_com_acelerador" for SIM_VHDL
Info: Interconnect is inserted between master master_0.master and slave onchip_memory2_0.s1 because the master has address signal 32 bit wide, but the slave is 10 bit wide.
Info: Interconnect is inserted between master master_0.master and slave onchip_memory2_0.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master master_0.master and slave onchip_memory2_0.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master master_0.master and slave onchip_memory2_0.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: master_0: "processador_com_acelerador" instantiated altera_jtag_avalon_master "master_0"
Info: nios2_gen2_0: "processador_com_acelerador" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'processador_com_acelerador_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /home/daniel/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/daniel/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/daniel/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/daniel/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/daniel/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/daniel/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/daniel/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=processador_com_acelerador_onchip_memory2_0 --dir=/tmp/alt8749_3145440300796962573.dir/0051_onchip_memory2_0_gen/ --quartus_dir=/home/daniel/intelFPGA_lite/20.1/quartus --vhdl --config=/tmp/alt8749_3145440300796962573.dir/0051_onchip_memory2_0_gen//processador_com_acelerador_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8749_3145440300796962573.dir/0051_onchip_memory2_0_gen/  ]
Info: onchip_memory2_0: Done RTL generation for module 'processador_com_acelerador_onchip_memory2_0'
Info: onchip_memory2_0: "processador_com_acelerador" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "processador_com_acelerador" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: mm_interconnect_1: "processador_com_acelerador" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "processador_com_acelerador" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "processador_com_acelerador" instantiated altera_reset_controller "rst_controller"
Info: jtag_phy_embedded_in_jtag_master: "master_0" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: "master_0" instantiated timing_adapter "timing_adt"
Info: fifo: "master_0" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "master_0" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "master_0" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "master_0" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "master_0" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "master_0" instantiated channel_adapter "p2b_adapter"
Info: cpu: Starting RTL generation for module 'processador_com_acelerador_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec /home/daniel/intelFPGA_lite/20.1/quartus/linux64//perl/bin/perl -I /home/daniel/intelFPGA_lite/20.1/quartus/linux64//perl/lib -I /home/daniel/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/daniel/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/daniel/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/daniel/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/daniel/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/daniel/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/daniel/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=processador_com_acelerador_nios2_gen2_0_cpu --dir=/tmp/alt8749_3145440300796962573.dir/0062_cpu_gen/ --quartus_bindir=/home/daniel/intelFPGA_lite/20.1/quartus/linux64/ --verilog --config=/tmp/alt8749_3145440300796962573.dir/0062_cpu_gen//processador_com_acelerador_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8749_3145440300796962573.dir/0062_cpu_gen/  ]
Info: cpu: # 2021.05.02 19:29:56 (*) Starting Nios II generation
Info: cpu: # 2021.05.02 19:29:56 (*)   Elaborating CPU configuration settings
Info: cpu: # 2021.05.02 19:29:56 (*)   Creating all objects for CPU
Info: cpu: # 2021.05.02 19:29:57 (*)   Creating '/tmp/alt8749_3145440300796962573.dir/0062_cpu_gen//processador_com_acelerador_nios2_gen2_0_cpu_nios2_waves.do'
Info: cpu: # 2021.05.02 19:29:57 (*)   Generating RTL from CPU objects
Info: cpu: # 2021.05.02 19:29:57 (*)   Creating plain-text RTL
Info: cpu: # 2021.05.02 19:29:57 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'processador_com_acelerador_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: nios2_gen2_0_debug_mem_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_gen2_0_debug_mem_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: nios2_gen2_0_debug_mem_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_gen2_0_debug_mem_slave_agent"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/daniel/Documents/GitHub/multiplication_nios2_accelerator/synthesis/qsys/processador_com_acelerador/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: processador_com_acelerador: Done "processador_com_acelerador" with 29 modules, 61 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=/home/daniel/Documents/GitHub/multiplication_nios2_accelerator/synthesis/qsys/processador_com_acelerador/processador_com_acelerador.spd --output-directory=/home/daniel/Documents/GitHub/multiplication_nios2_accelerator/synthesis/qsys/processador_com_acelerador/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=/home/daniel/Documents/GitHub/multiplication_nios2_accelerator/synthesis/qsys/processador_com_acelerador/processador_com_acelerador.spd --output-directory=/home/daniel/Documents/GitHub/multiplication_nios2_accelerator/synthesis/qsys/processador_com_acelerador/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /home/daniel/Documents/GitHub/multiplication_nios2_accelerator/synthesis/qsys/processador_com_acelerador/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in /home/daniel/Documents/GitHub/multiplication_nios2_accelerator/synthesis/qsys/processador_com_acelerador/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in /home/daniel/Documents/GitHub/multiplication_nios2_accelerator/synthesis/qsys/processador_com_acelerador/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	28 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in /home/daniel/Documents/GitHub/multiplication_nios2_accelerator/synthesis/qsys/processador_com_acelerador/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/daniel/Documents/GitHub/multiplication_nios2_accelerator/synthesis/qsys/processador_com_acelerador/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/daniel/Documents/GitHub/multiplication_nios2_accelerator/synthesis/qsys/processador_com_acelerador.qsys --block-symbol-file --output-directory=/home/daniel/Documents/GitHub/multiplication_nios2_accelerator/synthesis/qsys/processador_com_acelerador --family="Cyclone IV E" --part=EP4CE10E22A7
Progress: Loading qsys/processador_com_acelerador.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding master_0 [altera_jtag_avalon_master 20.1]
Progress: Parameterizing module master_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 20.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/daniel/Documents/GitHub/multiplication_nios2_accelerator/synthesis/qsys/processador_com_acelerador.qsys --synthesis=VHDL --greybox --output-directory=/home/daniel/Documents/GitHub/multiplication_nios2_accelerator/synthesis/qsys/processador_com_acelerador/synthesis --family="Cyclone IV E" --part=EP4CE10E22A7
Progress: Loading qsys/processador_com_acelerador.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding master_0 [altera_jtag_avalon_master 20.1]
Progress: Parameterizing module master_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 20.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: processador_com_acelerador: Generating processador_com_acelerador "processador_com_acelerador" for QUARTUS_SYNTH
Info: Interconnect is inserted between master master_0.master and slave onchip_memory2_0.s1 because the master has address signal 32 bit wide, but the slave is 10 bit wide.
Info: Interconnect is inserted between master master_0.master and slave onchip_memory2_0.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master master_0.master and slave onchip_memory2_0.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master master_0.master and slave onchip_memory2_0.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: master_0: "processador_com_acelerador" instantiated altera_jtag_avalon_master "master_0"
Info: nios2_gen2_0: "processador_com_acelerador" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'processador_com_acelerador_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /home/daniel/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/daniel/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/daniel/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/daniel/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/daniel/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/daniel/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/daniel/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=processador_com_acelerador_onchip_memory2_0 --dir=/tmp/alt8749_3145440300796962573.dir/0075_onchip_memory2_0_gen/ --quartus_dir=/home/daniel/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8749_3145440300796962573.dir/0075_onchip_memory2_0_gen//processador_com_acelerador_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'processador_com_acelerador_onchip_memory2_0'
Info: onchip_memory2_0: "processador_com_acelerador" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "processador_com_acelerador" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: mm_interconnect_1: "processador_com_acelerador" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "processador_com_acelerador" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "processador_com_acelerador" instantiated altera_reset_controller "rst_controller"
Info: jtag_phy_embedded_in_jtag_master: "master_0" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: "master_0" instantiated timing_adapter "timing_adt"
Info: fifo: "master_0" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "master_0" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "master_0" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "master_0" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "master_0" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "master_0" instantiated channel_adapter "p2b_adapter"
Info: cpu: Starting RTL generation for module 'processador_com_acelerador_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec /home/daniel/intelFPGA_lite/20.1/quartus/linux64//perl/bin/perl -I /home/daniel/intelFPGA_lite/20.1/quartus/linux64//perl/lib -I /home/daniel/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/daniel/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/daniel/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/daniel/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/daniel/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/daniel/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/daniel/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=processador_com_acelerador_nios2_gen2_0_cpu --dir=/tmp/alt8749_3145440300796962573.dir/0086_cpu_gen/ --quartus_bindir=/home/daniel/intelFPGA_lite/20.1/quartus/linux64/ --verilog --config=/tmp/alt8749_3145440300796962573.dir/0086_cpu_gen//processador_com_acelerador_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2021.05.02 19:30:01 (*) Starting Nios II generation
Info: cpu: # 2021.05.02 19:30:01 (*)   Elaborating CPU configuration settings
Info: cpu: # 2021.05.02 19:30:01 (*)   Creating all objects for CPU
Info: cpu: # 2021.05.02 19:30:01 (*)   Generating RTL from CPU objects
Info: cpu: # 2021.05.02 19:30:01 (*)   Creating plain-text RTL
Info: cpu: # 2021.05.02 19:30:02 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'processador_com_acelerador_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: nios2_gen2_0_debug_mem_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_gen2_0_debug_mem_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: nios2_gen2_0_debug_mem_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_gen2_0_debug_mem_slave_agent"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/daniel/Documents/GitHub/multiplication_nios2_accelerator/synthesis/qsys/processador_com_acelerador/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: processador_com_acelerador: Done "processador_com_acelerador" with 29 modules, 54 files
Info: Generating third-party timing and resource estimation model ...
Info: Done generating third-party timing and resource estimation model.
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
