

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Fri Jan 26 21:45:25 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    36.105|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  108178|  108178|  108178|  108178|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+--------+--------+----------+-----------+-----------+-------+----------+
        |                                  |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name            |   min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------------------+--------+--------+----------+-----------+-----------+-------+----------+
        |- Row_Loop_Col_Loop_Filter1_Loop  |  108176|  108176|        22|          5|          1|  21632|    yes   |
        +----------------------------------+--------+--------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    517|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     10|     676|   1649|    -|
|Memory           |       10|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    368|    -|
|Register         |        0|      -|    1406|    224|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       10|     11|    2082|   2758|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        3|      5|       1|      5|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |cnn_fadd_32ns_32nkbM_U1  |cnn_fadd_32ns_32nkbM  |        0|      2|  177|  385|    0|
    |cnn_fadd_32ns_32nkbM_U2  |cnn_fadd_32ns_32nkbM  |        0|      2|  177|  385|    0|
    |cnn_fcmp_32ns_32nmb6_U5  |cnn_fcmp_32ns_32nmb6  |        0|      0|   66|  239|    0|
    |cnn_fmul_32ns_32nlbW_U3  |cnn_fmul_32ns_32nlbW  |        0|      3|  128|  320|    0|
    |cnn_fmul_32ns_32nlbW_U4  |cnn_fmul_32ns_32nlbW  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|     10|  676| 1649|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |cnn_mac_muladd_6nncg_U6  |cnn_mac_muladd_6nncg  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv_1_bias_U           |conv_1_conv_1_bias    |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_0_0_0_U  |conv_1_conv_1_weibkb  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_0_1_0_U  |conv_1_conv_1_weicud  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_0_2_0_U  |conv_1_conv_1_weidEe  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_1_0_0_U  |conv_1_conv_1_weieOg  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_1_1_0_U  |conv_1_conv_1_weifYi  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_1_2_0_U  |conv_1_conv_1_weig8j  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_2_0_0_U  |conv_1_conv_1_weihbi  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_2_1_0_U  |conv_1_conv_1_weiibs  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_2_2_0_U  |conv_1_conv_1_weijbC  |        1|  0|   0|    0|    32|   32|     1|         1024|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                   |                      |       10|  0|   0|    0|   320|  320|    10|        10240|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln11_fu_688_p2        |     +    |      0|  0|  13|           1|          11|
    |add_ln26_11_fu_589_p2     |     +    |      0|  0|  15|           1|           5|
    |add_ln26_12_fu_621_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln26_13_fu_730_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln26_14_fu_781_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln26_15_fu_632_p2     |     +    |      0|  0|  15|           2|           5|
    |add_ln26_16_fu_650_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln26_17_fu_786_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln26_18_fu_795_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln26_19_fu_661_p2     |     +    |      0|  0|  15|           2|           5|
    |add_ln26_20_fu_743_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln26_21_fu_800_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln26_22_fu_809_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln26_3_fu_457_p2      |     +    |      0|  0|  15|           5|           2|
    |add_ln26_fu_527_p2        |     +    |      0|  0|  15|           2|           5|
    |add_ln35_7_fu_851_p2      |     +    |      0|  0|  23|          16|          16|
    |add_ln35_fu_549_p2        |     +    |      0|  0|  15|           5|           5|
    |add_ln8_fu_469_p2         |     +    |      0|  0|  21|          15|           1|
    |c_fu_451_p2               |     +    |      0|  0|  15|           5|           1|
    |f_fu_826_p2               |     +    |      0|  0|  15|           1|           6|
    |r_fu_445_p2               |     +    |      0|  0|  15|           5|           1|
    |sub_ln26_1_fu_724_p2      |     -    |      0|  0|  13|          11|          11|
    |sub_ln26_2_fu_775_p2      |     -    |      0|  0|  13|          11|          11|
    |sub_ln26_fu_521_p2        |     -    |      0|  0|  13|          11|          11|
    |and_ln34_fu_898_p2        |    and   |      0|  0|   2|           1|           1|
    |and_ln35_fu_583_p2        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_475_p2       |   icmp   |      0|  0|  13|          11|          10|
    |icmp_ln14_fu_577_p2       |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln34_2_fu_886_p2     |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln34_fu_880_p2       |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_463_p2        |   icmp   |      0|  0|  13|          15|          15|
    |or_ln34_fu_892_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln35_fu_595_p2         |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0               |  select  |      0|  0|  32|           1|          32|
    |select_ln11_fu_694_p3     |  select  |      0|  0|  11|           1|           1|
    |select_ln35_10_fu_489_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_11_fu_533_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_12_fu_541_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln35_13_fu_555_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln35_14_fu_563_p3  |  select  |      0|  0|   5|           1|           2|
    |select_ln35_15_fu_601_p3  |  select  |      0|  0|   6|           1|           1|
    |select_ln35_16_fu_609_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_17_fu_638_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_18_fu_667_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_fu_481_p3     |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln35_fu_571_p2        |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 517|         273|         303|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter4                    |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_363_p4               |   9|          2|    5|         10|
    |ap_phi_mux_f_0_phi_fu_374_p4               |   9|          2|    6|         12|
    |ap_phi_mux_indvar_flatten30_phi_fu_330_p4  |   9|          2|   15|         30|
    |ap_phi_mux_indvar_flatten_phi_fu_352_p4    |   9|          2|   11|         22|
    |ap_phi_mux_r_0_phi_fu_341_p4               |   9|          2|    5|         10|
    |c_0_reg_359                                |   9|          2|    5|         10|
    |f_0_reg_370                                |   9|          2|    6|         12|
    |grp_fu_381_p0                              |  21|          4|   32|        128|
    |grp_fu_381_p1                              |  33|          6|   32|        192|
    |grp_fu_386_p0                              |  21|          4|   32|        128|
    |grp_fu_386_p1                              |  33|          6|   32|        192|
    |grp_fu_390_p0                              |  33|          6|   32|        192|
    |grp_fu_397_p0                              |  27|          5|   32|        160|
    |indvar_flatten30_reg_326                   |   9|          2|   15|         30|
    |indvar_flatten_reg_348                     |   9|          2|   11|         22|
    |input_0_address0                           |  33|          6|   10|         60|
    |input_0_address1                           |  27|          5|   10|         50|
    |r_0_reg_337                                |   9|          2|    5|         10|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 368|         72|  298|       1280|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln26_14_reg_1115              |  11|   0|   11|          0|
    |add_ln26_18_reg_1125              |  11|   0|   11|          0|
    |add_ln26_22_reg_1135              |  11|   0|   11|          0|
    |add_ln35_reg_948                  |   5|   0|    5|          0|
    |add_ln8_reg_926                   |  15|   0|   15|          0|
    |ap_CS_fsm                         |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |c_0_reg_359                       |   5|   0|    5|          0|
    |conv_1_bias_load_reg_1205         |  32|   0|   32|          0|
    |conv_1_weights_0_2_0_2_reg_1080   |  32|   0|   32|          0|
    |conv_1_weights_1_0_0_2_reg_1085   |  32|   0|   32|          0|
    |conv_1_weights_1_1_0_2_reg_1090   |  32|   0|   32|          0|
    |conv_1_weights_1_2_0_2_reg_1095   |  32|   0|   32|          0|
    |conv_1_weights_2_0_0_2_reg_1100   |  32|   0|   32|          0|
    |conv_1_weights_2_1_0_2_reg_1105   |  32|   0|   32|          0|
    |conv_1_weights_2_2_0_2_reg_1110   |  32|   0|   32|          0|
    |f_0_reg_370                       |   6|   0|    6|          0|
    |f_reg_1175                        |   6|   0|    6|          0|
    |icmp_ln8_reg_922                  |   1|   0|    1|          0|
    |indvar_flatten30_reg_326          |  15|   0|   15|          0|
    |indvar_flatten_reg_348            |  11|   0|   11|          0|
    |r_0_reg_337                       |   5|   0|    5|          0|
    |reg_419                           |  32|   0|   32|          0|
    |reg_425                           |  32|   0|   32|          0|
    |reg_430                           |  32|   0|   32|          0|
    |reg_435                           |  32|   0|   32|          0|
    |reg_440                           |  32|   0|   32|          0|
    |select_ln11_reg_1043              |  11|   0|   11|          0|
    |select_ln35_10_reg_931            |   5|   0|    5|          0|
    |select_ln35_11_reg_942            |   5|   0|    5|          0|
    |select_ln35_15_reg_954            |   6|   0|    6|          0|
    |select_ln35_16_reg_960            |   5|   0|    5|          0|
    |select_ln35_18_reg_988            |   5|   0|    5|          0|
    |sub_ln26_1_reg_1048               |   9|   0|   11|          2|
    |sub_ln26_reg_937                  |   9|   0|   11|          2|
    |tmp_7_0_1_reg_1140                |  32|   0|   32|          0|
    |tmp_7_1_1_reg_1165                |  32|   0|   32|          0|
    |tmp_7_1_1_reg_1165_pp0_iter1_reg  |  32|   0|   32|          0|
    |tmp_7_1_2_reg_1170                |  32|   0|   32|          0|
    |tmp_7_1_2_reg_1170_pp0_iter1_reg  |  32|   0|   32|          0|
    |tmp_7_1_reg_1155                  |  32|   0|   32|          0|
    |tmp_7_2_1_reg_1185                |  32|   0|   32|          0|
    |tmp_7_2_2_reg_1190                |  32|   0|   32|          0|
    |tmp_7_2_reg_1180                  |  32|   0|   32|          0|
    |tmp_7_2_reg_1180_pp0_iter2_reg    |  32|   0|   32|          0|
    |w_sum_4_1_1_reg_1195              |  32|   0|   32|          0|
    |zext_ln26_reg_993                 |   6|   0|   64|         58|
    |zext_ln35_15_reg_966              |   5|   0|   11|          6|
    |zext_ln35_16_reg_977              |   5|   0|   11|          6|
    |zext_ln35_17_reg_1059             |   5|   0|   11|          6|
    |icmp_ln8_reg_922                  |  64|  32|    1|          0|
    |select_ln35_10_reg_931            |  64|  32|    5|          0|
    |select_ln35_15_reg_954            |  64|  32|    6|          0|
    |select_ln35_16_reg_960            |  64|  32|    5|          0|
    |tmp_7_2_1_reg_1185                |  64|  32|   32|          0|
    |tmp_7_2_2_reg_1190                |  64|  32|   32|          0|
    |zext_ln26_reg_993                 |  64|  32|   64|         58|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1406| 224| 1183|        138|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done            | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    conv_1    | return value |
|input_0_address0   | out |   10|  ap_memory |    input_0   |     array    |
|input_0_ce0        | out |    1|  ap_memory |    input_0   |     array    |
|input_0_q0         |  in |   32|  ap_memory |    input_0   |     array    |
|input_0_address1   | out |   10|  ap_memory |    input_0   |     array    |
|input_0_ce1        | out |    1|  ap_memory |    input_0   |     array    |
|input_0_q1         |  in |   32|  ap_memory |    input_0   |     array    |
|conv_out_address0  | out |   15|  ap_memory |   conv_out   |     array    |
|conv_out_ce0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0        | out |   32|  ap_memory |   conv_out   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

