#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Aug  9 08:36:55 2020
# Process ID: 15108
# Current directory: /media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1
# Command line: vivado -log axis_dma_96mhz_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source axis_dma_96mhz_wrapper.tcl
# Log file: /media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/axis_dma_96mhz_wrapper.vds
# Journal file: /media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source axis_dma_96mhz_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/tcmichals/hdisk/Xilinx/Vivado/2020.1/data/ip'.
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2426.676 ; gain = 312.152 ; free physical = 1193 ; free virtual = 7877
Command: synth_design -top axis_dma_96mhz_wrapper -part xc7s25csga225-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Device 21-403] Loading part xc7s25csga225-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15277
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2426.676 ; gain = 0.000 ; free physical = 724 ; free virtual = 7334
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'axis_dma_96mhz_wrapper' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/hdl/axis_dma_96mhz_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'axis_dma_96mhz' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:13]
INFO: [Synth 8-6157] synthesizing module 'axis_dma_96mhz_axi_bram_ctrl_0_0' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_dma_96mhz_axi_bram_ctrl_0_0' (1#1) [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axis_dma_96mhz_axi_bram_ctrl_0_bram_0' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_axi_bram_ctrl_0_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_dma_96mhz_axi_bram_ctrl_0_bram_0' (2#1) [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_axi_bram_ctrl_0_bram_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'axis_dma_96mhz_axi_bram_ctrl_0_bram_0' is unconnected for instance 'axi_bram_ctrl_0_bram' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:421]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'axis_dma_96mhz_axi_bram_ctrl_0_bram_0' is unconnected for instance 'axi_bram_ctrl_0_bram' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:421]
WARNING: [Synth 8-7023] instance 'axi_bram_ctrl_0_bram' of module 'axis_dma_96mhz_axi_bram_ctrl_0_bram_0' has 16 connections declared, but only 14 given [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:421]
INFO: [Synth 8-6157] synthesizing module 'axis_dma_96mhz_axi_dma_0_1' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_axi_dma_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_dma_96mhz_axi_dma_0_1' (3#1) [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_axi_dma_0_1_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'axis_dma_96mhz_axi_dma_0_1' is unconnected for instance 'axi_dma_0' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:436]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tkeep' of module 'axis_dma_96mhz_axi_dma_0_1' is unconnected for instance 'axi_dma_0' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:436]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tlast' of module 'axis_dma_96mhz_axi_dma_0_1' is unconnected for instance 'axi_dma_0' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:436]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'axis_dma_96mhz_axi_dma_0_1' is unconnected for instance 'axi_dma_0' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:436]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'axis_dma_96mhz_axi_dma_0_1' is unconnected for instance 'axi_dma_0' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:436]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'axis_dma_96mhz_axi_dma_0_1' has 94 connections declared, but only 89 given [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:436]
INFO: [Synth 8-6157] synthesizing module 'axis_dma_96mhz_axi_gpio_0_0' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_dma_96mhz_axi_gpio_0_0' (4#1) [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axis_dma_96mhz_axi_timer_1_0' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_axi_timer_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_dma_96mhz_axi_timer_1_0' (5#1) [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_axi_timer_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'generateout0' of module 'axis_dma_96mhz_axi_timer_1_0' is unconnected for instance 'axi_pwm_decode_1_2' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:548]
WARNING: [Synth 8-7071] port 'generateout1' of module 'axis_dma_96mhz_axi_timer_1_0' is unconnected for instance 'axi_pwm_decode_1_2' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:548]
WARNING: [Synth 8-7071] port 'pwm0' of module 'axis_dma_96mhz_axi_timer_1_0' is unconnected for instance 'axi_pwm_decode_1_2' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:548]
WARNING: [Synth 8-7023] instance 'axi_pwm_decode_1_2' of module 'axis_dma_96mhz_axi_timer_1_0' has 26 connections declared, but only 23 given [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:548]
INFO: [Synth 8-6157] synthesizing module 'axis_dma_96mhz_axi_timer_0_0' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_axi_timer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_dma_96mhz_axi_timer_0_0' (6#1) [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_axi_timer_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'generateout0' of module 'axis_dma_96mhz_axi_timer_0_0' is unconnected for instance 'axi_timer_freertos' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:572]
WARNING: [Synth 8-7071] port 'generateout1' of module 'axis_dma_96mhz_axi_timer_0_0' is unconnected for instance 'axi_timer_freertos' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:572]
WARNING: [Synth 8-7071] port 'pwm0' of module 'axis_dma_96mhz_axi_timer_0_0' is unconnected for instance 'axi_timer_freertos' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:572]
WARNING: [Synth 8-7023] instance 'axi_timer_freertos' of module 'axis_dma_96mhz_axi_timer_0_0' has 26 connections declared, but only 23 given [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:572]
INFO: [Synth 8-6157] synthesizing module 'axis_dma_96mhz_axi_timer_2_0' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_axi_timer_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_dma_96mhz_axi_timer_2_0' (7#1) [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_axi_timer_2_0_stub.v:6]
WARNING: [Synth 8-7071] port 'generateout0' of module 'axis_dma_96mhz_axi_timer_2_0' is unconnected for instance 'axi_timer_ping' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:596]
WARNING: [Synth 8-7071] port 'generateout1' of module 'axis_dma_96mhz_axi_timer_2_0' is unconnected for instance 'axi_timer_ping' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:596]
WARNING: [Synth 8-7071] port 'pwm0' of module 'axis_dma_96mhz_axi_timer_2_0' is unconnected for instance 'axi_timer_ping' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:596]
WARNING: [Synth 8-7071] port 'interrupt' of module 'axis_dma_96mhz_axi_timer_2_0' is unconnected for instance 'axi_timer_ping' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:596]
WARNING: [Synth 8-7023] instance 'axi_timer_ping' of module 'axis_dma_96mhz_axi_timer_2_0' has 26 connections declared, but only 22 given [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:596]
INFO: [Synth 8-6157] synthesizing module 'axis_dma_96mhz_axi_uartlite_0_0' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_dma_96mhz_axi_uartlite_0_0' (8#1) [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axis_dma_96mhz_axis_data_fifo_0_0' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_axis_data_fifo_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_dma_96mhz_axis_data_fifo_0_0' (9#1) [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_axis_data_fifo_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axis_dma_96mhz_clk_wiz_0_0' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'axis_dma_96mhz_clk_wiz_0_0' (10#1) [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'axis_dma_96mhz_mdm_1_0' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_dma_96mhz_mdm_1_0' (11#1) [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axis_dma_96mhz_microblaze_0_0' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_dma_96mhz_microblaze_0_0' (12#1) [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axis_dma_96mhz_microblaze_0_axi_intc_0' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_dma_96mhz_microblaze_0_axi_intc_0' (13#1) [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axis_dma_96mhz_microblaze_0_axi_periph_0' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:1067]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1JLUDF4' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:3133]
INFO: [Synth 8-6157] synthesizing module 'axis_dma_96mhz_auto_pc_0' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_dma_96mhz_auto_pc_0' (14#1) [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_auto_pc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'axis_dma_96mhz_auto_pc_0' is unconnected for instance 'auto_pc' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:3356]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'axis_dma_96mhz_auto_pc_0' is unconnected for instance 'auto_pc' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:3356]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'axis_dma_96mhz_auto_pc_0' has 56 connections declared, but only 54 given [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:3356]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1JLUDF4' (15#1) [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:3133]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_KC5R9Z' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:3413]
INFO: [Synth 8-6157] synthesizing module 'axis_dma_96mhz_auto_pc_1' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_dma_96mhz_auto_pc_1' (16#1) [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_auto_pc_1_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'axis_dma_96mhz_auto_pc_1' is unconnected for instance 'auto_pc' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:3636]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'axis_dma_96mhz_auto_pc_1' is unconnected for instance 'auto_pc' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:3636]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'axis_dma_96mhz_auto_pc_1' has 56 connections declared, but only 54 given [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:3636]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_KC5R9Z' (17#1) [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:3413]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_4T1HMN' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:3693]
INFO: [Synth 8-6157] synthesizing module 'axis_dma_96mhz_auto_pc_2' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_auto_pc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_dma_96mhz_auto_pc_2' (18#1) [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_auto_pc_2_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'axis_dma_96mhz_auto_pc_2' is unconnected for instance 'auto_pc' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:3916]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'axis_dma_96mhz_auto_pc_2' is unconnected for instance 'auto_pc' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:3916]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'axis_dma_96mhz_auto_pc_2' has 56 connections declared, but only 54 given [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:3916]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_4T1HMN' (19#1) [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:3693]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1431PAW' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:3973]
INFO: [Synth 8-6157] synthesizing module 'axis_dma_96mhz_auto_pc_3' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_auto_pc_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_dma_96mhz_auto_pc_3' (20#1) [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_auto_pc_3_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'axis_dma_96mhz_auto_pc_3' is unconnected for instance 'auto_pc' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:4196]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'axis_dma_96mhz_auto_pc_3' is unconnected for instance 'auto_pc' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:4196]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'axis_dma_96mhz_auto_pc_3' has 56 connections declared, but only 54 given [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:4196]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1431PAW' (21#1) [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:3973]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_18SJBQN' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:4253]
INFO: [Synth 8-6157] synthesizing module 'axis_dma_96mhz_auto_pc_4' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_auto_pc_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_dma_96mhz_auto_pc_4' (22#1) [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_auto_pc_4_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'axis_dma_96mhz_auto_pc_4' is unconnected for instance 'auto_pc' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:4472]
WARNING: [Synth 8-7071] port 'm_axi_wstrb' of module 'axis_dma_96mhz_auto_pc_4' is unconnected for instance 'auto_pc' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:4472]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'axis_dma_96mhz_auto_pc_4' is unconnected for instance 'auto_pc' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:4472]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'axis_dma_96mhz_auto_pc_4' has 56 connections declared, but only 53 given [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:4472]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_18SJBQN' (23#1) [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:4253]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_8YK8P4' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:4528]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_8YK8P4' (24#1) [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:4528]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_XDXMOW' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:4758]
INFO: [Synth 8-6157] synthesizing module 'axis_dma_96mhz_auto_pc_5' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_auto_pc_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_dma_96mhz_auto_pc_5' (25#1) [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_auto_pc_5_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'axis_dma_96mhz_auto_pc_5' is unconnected for instance 'auto_pc' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:4981]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'axis_dma_96mhz_auto_pc_5' is unconnected for instance 'auto_pc' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:4981]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'axis_dma_96mhz_auto_pc_5' has 56 connections declared, but only 54 given [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:4981]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_XDXMOW' (26#1) [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:4758]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_1X7LU6F' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:5038]
INFO: [Synth 8-6157] synthesizing module 'axis_dma_96mhz_auto_pc_6' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_auto_pc_6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_dma_96mhz_auto_pc_6' (27#1) [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_auto_pc_6_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'axis_dma_96mhz_auto_pc_6' is unconnected for instance 'auto_pc' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:5261]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'axis_dma_96mhz_auto_pc_6' is unconnected for instance 'auto_pc' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:5261]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'axis_dma_96mhz_auto_pc_6' has 56 connections declared, but only 54 given [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:5261]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_1X7LU6F' (28#1) [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:5038]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_2FWBUT' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:5552]
INFO: [Synth 8-6157] synthesizing module 'axis_dma_96mhz_auto_pc_7' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_auto_pc_7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_dma_96mhz_auto_pc_7' (29#1) [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_auto_pc_7_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'axis_dma_96mhz_auto_pc_7' is unconnected for instance 'auto_pc' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:5775]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'axis_dma_96mhz_auto_pc_7' is unconnected for instance 'auto_pc' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:5775]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'axis_dma_96mhz_auto_pc_7' has 56 connections declared, but only 54 given [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:5775]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_2FWBUT' (30#1) [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:5552]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_129KVMQ' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:5832]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_129KVMQ' (31#1) [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:5832]
INFO: [Synth 8-6157] synthesizing module 's02_couplers_imp_1M9AQRU' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:6048]
INFO: [Synth 8-6155] done synthesizing module 's02_couplers_imp_1M9AQRU' (32#1) [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:6048]
INFO: [Synth 8-6157] synthesizing module 's03_couplers_imp_MFALGT' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:6152]
INFO: [Synth 8-6155] done synthesizing module 's03_couplers_imp_MFALGT' (33#1) [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:6152]
INFO: [Synth 8-6157] synthesizing module 'axis_dma_96mhz_xbar_0' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_dma_96mhz_xbar_0' (34#1) [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (3) of port connection 's_axi_arready' does not match port width (4) of module 'axis_dma_96mhz_xbar_0' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:3104]
WARNING: [Synth 8-689] width (96) of port connection 's_axi_rdata' does not match port width (128) of module 'axis_dma_96mhz_xbar_0' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:3121]
WARNING: [Synth 8-689] width (3) of port connection 's_axi_rlast' does not match port width (4) of module 'axis_dma_96mhz_xbar_0' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:3122]
WARNING: [Synth 8-689] width (6) of port connection 's_axi_rresp' does not match port width (8) of module 'axis_dma_96mhz_xbar_0' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:3124]
WARNING: [Synth 8-689] width (3) of port connection 's_axi_rvalid' does not match port width (4) of module 'axis_dma_96mhz_xbar_0' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:3125]
WARNING: [Synth 8-7071] port 's_axi_bid' of module 'axis_dma_96mhz_xbar_0' is unconnected for instance 'xbar' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:3058]
WARNING: [Synth 8-7071] port 's_axi_rid' of module 'axis_dma_96mhz_xbar_0' is unconnected for instance 'xbar' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:3058]
WARNING: [Synth 8-7023] instance 'xbar' of module 'axis_dma_96mhz_xbar_0' has 74 connections declared, but only 72 given [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:3058]
INFO: [Synth 8-6155] done synthesizing module 'axis_dma_96mhz_microblaze_0_axi_periph_0' (35#1) [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:1067]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_1IDWKXS' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:5318]
INFO: [Synth 8-6157] synthesizing module 'axis_dma_96mhz_dlmb_bram_if_cntlr_0' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_dma_96mhz_dlmb_bram_if_cntlr_0' (36#1) [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axis_dma_96mhz_dlmb_v10_0' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_dma_96mhz_dlmb_v10_0' (37#1) [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'axis_dma_96mhz_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:5464]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'axis_dma_96mhz_dlmb_v10_0' has 25 connections declared, but only 24 given [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:5464]
INFO: [Synth 8-6157] synthesizing module 'axis_dma_96mhz_ilmb_bram_if_cntlr_0' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_dma_96mhz_ilmb_bram_if_cntlr_0' (38#1) [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axis_dma_96mhz_ilmb_v10_0' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_dma_96mhz_ilmb_v10_0' (39#1) [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'axis_dma_96mhz_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:5510]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'axis_dma_96mhz_ilmb_v10_0' has 25 connections declared, but only 24 given [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:5510]
INFO: [Synth 8-6157] synthesizing module 'axis_dma_96mhz_lmb_bram_0' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_dma_96mhz_lmb_bram_0' (40#1) [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'axis_dma_96mhz_lmb_bram_0' is unconnected for instance 'lmb_bram' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:5535]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'axis_dma_96mhz_lmb_bram_0' is unconnected for instance 'lmb_bram' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:5535]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'axis_dma_96mhz_lmb_bram_0' has 16 connections declared, but only 14 given [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:5535]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_1IDWKXS' (41#1) [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:5318]
INFO: [Synth 8-6157] synthesizing module 'axis_dma_96mhz_microblaze_0_xlconcat_0' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_microblaze_0_xlconcat_0/synth/axis_dma_96mhz_microblaze_0_xlconcat_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 5 - type: integer 
	Parameter NUM_PORTS bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (42#1) [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'axis_dma_96mhz_microblaze_0_xlconcat_0' (43#1) [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_microblaze_0_xlconcat_0/synth/axis_dma_96mhz_microblaze_0_xlconcat_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axis_dma_96mhz_output_1_0_0' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_output_1_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_dma_96mhz_output_1_0_0' (44#1) [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_output_1_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axis_dma_96mhz_output_1_0_1' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_output_1_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_dma_96mhz_output_1_0_1' (45#1) [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_output_1_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axis_dma_96mhz_output_4_0_0' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_output_4_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_dma_96mhz_output_4_0_0' (46#1) [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_output_4_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axis_dma_96mhz_rst_clk_wiz_0_96M_0' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_rst_clk_wiz_0_96M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_dma_96mhz_rst_clk_wiz_0_96M_0' (47#1) [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_rst_clk_wiz_0_96M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'axis_dma_96mhz_rst_clk_wiz_0_96M_0' is unconnected for instance 'rst_clk_wiz_0_96M' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:1044]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'axis_dma_96mhz_rst_clk_wiz_0_96M_0' is unconnected for instance 'rst_clk_wiz_0_96M' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:1044]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_0_96M' of module 'axis_dma_96mhz_rst_clk_wiz_0_96M_0' has 10 connections declared, but only 8 given [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:1044]
INFO: [Synth 8-6157] synthesizing module 'axis_dma_96mhz_uart_axis_0_0' [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_uart_axis_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_dma_96mhz_uart_axis_0_0' (48#1) [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/.Xil/Vivado-15108-hp/realtime/axis_dma_96mhz_uart_axis_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_dma_96mhz' (49#1) [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/synth/axis_dma_96mhz.v:13]
INFO: [Synth 8-6155] done synthesizing module 'axis_dma_96mhz_wrapper' (50#1) [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/hdl/axis_dma_96mhz_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2426.676 ; gain = 0.000 ; free physical = 820 ; free virtual = 7432
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2426.676 ; gain = 0.000 ; free physical = 826 ; free virtual = 7437
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2426.676 ; gain = 0.000 ; free physical = 826 ; free virtual = 7437
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2426.676 ; gain = 0.000 ; free physical = 818 ; free virtual = 7429
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_clk_wiz_0_0/axis_dma_96mhz_clk_wiz_0_0/axis_dma_96mhz_clk_wiz_0_0_in_context.xdc] for cell 'axis_dma_96mhz_i/clk_wiz_0'
WARNING: [Vivado 12-584] No ports matched ''. [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_clk_wiz_0_0/axis_dma_96mhz_clk_wiz_0_0/axis_dma_96mhz_clk_wiz_0_0_in_context.xdc:1]
WARNING: [Vivado 12-584] No ports matched ''. [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_clk_wiz_0_0/axis_dma_96mhz_clk_wiz_0_0/axis_dma_96mhz_clk_wiz_0_0_in_context.xdc:4]
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_clk_wiz_0_0/axis_dma_96mhz_clk_wiz_0_0/axis_dma_96mhz_clk_wiz_0_0_in_context.xdc] for cell 'axis_dma_96mhz_i/clk_wiz_0'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_microblaze_0_0/axis_dma_96mhz_microblaze_0_0/axis_dma_96mhz_microblaze_0_0_in_context.xdc] for cell 'axis_dma_96mhz_i/microblaze_0'
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_microblaze_0_0/axis_dma_96mhz_microblaze_0_0/axis_dma_96mhz_microblaze_0_0_in_context.xdc] for cell 'axis_dma_96mhz_i/microblaze_0'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_dlmb_v10_0/axis_dma_96mhz_dlmb_v10_0/axis_dma_96mhz_dlmb_v10_0_in_context.xdc] for cell 'axis_dma_96mhz_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_dlmb_v10_0/axis_dma_96mhz_dlmb_v10_0/axis_dma_96mhz_dlmb_v10_0_in_context.xdc] for cell 'axis_dma_96mhz_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_ilmb_v10_0/axis_dma_96mhz_ilmb_v10_0/axis_dma_96mhz_dlmb_v10_0_in_context.xdc] for cell 'axis_dma_96mhz_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_ilmb_v10_0/axis_dma_96mhz_ilmb_v10_0/axis_dma_96mhz_dlmb_v10_0_in_context.xdc] for cell 'axis_dma_96mhz_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_dlmb_bram_if_cntlr_0/axis_dma_96mhz_dlmb_bram_if_cntlr_0/axis_dma_96mhz_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'axis_dma_96mhz_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
WARNING: [Vivado 12-584] No ports matched ''. [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_dlmb_bram_if_cntlr_0/axis_dma_96mhz_dlmb_bram_if_cntlr_0/axis_dma_96mhz_dlmb_bram_if_cntlr_0_in_context.xdc:2]
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_dlmb_bram_if_cntlr_0/axis_dma_96mhz_dlmb_bram_if_cntlr_0/axis_dma_96mhz_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'axis_dma_96mhz_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_ilmb_bram_if_cntlr_0/axis_dma_96mhz_ilmb_bram_if_cntlr_0/axis_dma_96mhz_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'axis_dma_96mhz_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
WARNING: [Vivado 12-584] No ports matched ''. [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_ilmb_bram_if_cntlr_0/axis_dma_96mhz_ilmb_bram_if_cntlr_0/axis_dma_96mhz_ilmb_bram_if_cntlr_0_in_context.xdc:2]
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_ilmb_bram_if_cntlr_0/axis_dma_96mhz_ilmb_bram_if_cntlr_0/axis_dma_96mhz_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'axis_dma_96mhz_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_lmb_bram_0/axis_dma_96mhz_lmb_bram_0/axis_dma_96mhz_lmb_bram_0_in_context.xdc] for cell 'axis_dma_96mhz_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_lmb_bram_0/axis_dma_96mhz_lmb_bram_0/axis_dma_96mhz_lmb_bram_0_in_context.xdc] for cell 'axis_dma_96mhz_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_xbar_0/axis_dma_96mhz_xbar_0/axis_dma_96mhz_xbar_0_in_context.xdc] for cell 'axis_dma_96mhz_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_xbar_0/axis_dma_96mhz_xbar_0/axis_dma_96mhz_xbar_0_in_context.xdc] for cell 'axis_dma_96mhz_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_microblaze_0_axi_intc_0/axis_dma_96mhz_microblaze_0_axi_intc_0/axis_dma_96mhz_microblaze_0_axi_intc_0_in_context.xdc] for cell 'axis_dma_96mhz_i/microblaze_0_axi_intc'
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_microblaze_0_axi_intc_0/axis_dma_96mhz_microblaze_0_axi_intc_0/axis_dma_96mhz_microblaze_0_axi_intc_0_in_context.xdc] for cell 'axis_dma_96mhz_i/microblaze_0_axi_intc'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_mdm_1_0/axis_dma_96mhz_mdm_1_0/axis_dma_96mhz_mdm_1_0_in_context.xdc] for cell 'axis_dma_96mhz_i/mdm_1'
WARNING: [Vivado 12-584] No ports matched ''. [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_mdm_1_0/axis_dma_96mhz_mdm_1_0/axis_dma_96mhz_mdm_1_0_in_context.xdc:2]
WARNING: [Vivado 12-584] No ports matched ''. [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_mdm_1_0/axis_dma_96mhz_mdm_1_0/axis_dma_96mhz_mdm_1_0_in_context.xdc:4]
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_mdm_1_0/axis_dma_96mhz_mdm_1_0/axis_dma_96mhz_mdm_1_0_in_context.xdc] for cell 'axis_dma_96mhz_i/mdm_1'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_rst_clk_wiz_0_96M_0/axis_dma_96mhz_rst_clk_wiz_0_96M_0/axis_dma_96mhz_rst_clk_wiz_0_96M_0_in_context.xdc] for cell 'axis_dma_96mhz_i/rst_clk_wiz_0_96M'
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_rst_clk_wiz_0_96M_0/axis_dma_96mhz_rst_clk_wiz_0_96M_0/axis_dma_96mhz_rst_clk_wiz_0_96M_0_in_context.xdc] for cell 'axis_dma_96mhz_i/rst_clk_wiz_0_96M'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_axi_gpio_0_0/axis_dma_96mhz_axi_gpio_0_0/axis_dma_96mhz_axi_gpio_0_0_in_context.xdc] for cell 'axis_dma_96mhz_i/axi_gpio_leds'
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_axi_gpio_0_0/axis_dma_96mhz_axi_gpio_0_0/axis_dma_96mhz_axi_gpio_0_0_in_context.xdc] for cell 'axis_dma_96mhz_i/axi_gpio_leds'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_axi_uartlite_0_0/axis_dma_96mhz_axi_uartlite_0_0/axis_dma_96mhz_axi_uartlite_0_0_in_context.xdc] for cell 'axis_dma_96mhz_i/axi_uartlite_freertos'
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_axi_uartlite_0_0/axis_dma_96mhz_axi_uartlite_0_0/axis_dma_96mhz_axi_uartlite_0_0_in_context.xdc] for cell 'axis_dma_96mhz_i/axi_uartlite_freertos'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_axi_timer_0_0/axis_dma_96mhz_axi_timer_0_0/axis_dma_96mhz_axi_timer_0_0_in_context.xdc] for cell 'axis_dma_96mhz_i/axi_timer_freertos'
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_axi_timer_0_0/axis_dma_96mhz_axi_timer_0_0/axis_dma_96mhz_axi_timer_0_0_in_context.xdc] for cell 'axis_dma_96mhz_i/axi_timer_freertos'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_uart_axis_0_0/axis_dma_96mhz_uart_axis_0_0/axis_dma_96mhz_uart_axis_0_0_in_context.xdc] for cell 'axis_dma_96mhz_i/uart_axis_0'
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_uart_axis_0_0/axis_dma_96mhz_uart_axis_0_0/axis_dma_96mhz_uart_axis_0_0_in_context.xdc] for cell 'axis_dma_96mhz_i/uart_axis_0'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_axi_dma_0_1/axis_dma_96mhz_axi_dma_0_1/axis_dma_96mhz_axi_dma_0_1_in_context.xdc] for cell 'axis_dma_96mhz_i/axi_dma_0'
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_axi_dma_0_1/axis_dma_96mhz_axi_dma_0_1/axis_dma_96mhz_axi_dma_0_1_in_context.xdc] for cell 'axis_dma_96mhz_i/axi_dma_0'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_axi_bram_ctrl_0_0/axis_dma_96mhz_axi_bram_ctrl_0_0/axis_dma_96mhz_axi_bram_ctrl_0_0_in_context.xdc] for cell 'axis_dma_96mhz_i/axi_bram_ctrl_0'
WARNING: [Vivado 12-584] No ports matched ''. [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_axi_bram_ctrl_0_0/axis_dma_96mhz_axi_bram_ctrl_0_0/axis_dma_96mhz_axi_bram_ctrl_0_0_in_context.xdc:2]
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_axi_bram_ctrl_0_0/axis_dma_96mhz_axi_bram_ctrl_0_0/axis_dma_96mhz_axi_bram_ctrl_0_0_in_context.xdc] for cell 'axis_dma_96mhz_i/axi_bram_ctrl_0'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_axi_bram_ctrl_0_bram_0/axis_dma_96mhz_axi_bram_ctrl_0_bram_0/axis_dma_96mhz_axi_bram_ctrl_0_bram_0_in_context.xdc] for cell 'axis_dma_96mhz_i/axi_bram_ctrl_0_bram'
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_axi_bram_ctrl_0_bram_0/axis_dma_96mhz_axi_bram_ctrl_0_bram_0/axis_dma_96mhz_axi_bram_ctrl_0_bram_0_in_context.xdc] for cell 'axis_dma_96mhz_i/axi_bram_ctrl_0_bram'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_axis_data_fifo_0_0/axis_dma_96mhz_axis_data_fifo_0_0/axis_dma_96mhz_axis_data_fifo_0_0_in_context.xdc] for cell 'axis_dma_96mhz_i/axis_data_fifo_0'
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_axis_data_fifo_0_0/axis_dma_96mhz_axis_data_fifo_0_0/axis_dma_96mhz_axis_data_fifo_0_0_in_context.xdc] for cell 'axis_dma_96mhz_i/axis_data_fifo_0'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_axi_timer_1_0/axis_dma_96mhz_axi_timer_1_0/axis_dma_96mhz_axi_timer_0_0_in_context.xdc] for cell 'axis_dma_96mhz_i/axi_pwm_decode_1_2'
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_axi_timer_1_0/axis_dma_96mhz_axi_timer_1_0/axis_dma_96mhz_axi_timer_0_0_in_context.xdc] for cell 'axis_dma_96mhz_i/axi_pwm_decode_1_2'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_axi_timer_2_0/axis_dma_96mhz_axi_timer_2_0/axis_dma_96mhz_axi_timer_2_0_in_context.xdc] for cell 'axis_dma_96mhz_i/axi_timer_ping'
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_axi_timer_2_0/axis_dma_96mhz_axi_timer_2_0/axis_dma_96mhz_axi_timer_2_0_in_context.xdc] for cell 'axis_dma_96mhz_i/axi_timer_ping'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_output_1_0_0/axis_dma_96mhz_output_1_0_0/axis_dma_96mhz_output_1_0_0_in_context.xdc] for cell 'axis_dma_96mhz_i/output_1_0'
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_output_1_0_0/axis_dma_96mhz_output_1_0_0/axis_dma_96mhz_output_1_0_0_in_context.xdc] for cell 'axis_dma_96mhz_i/output_1_0'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_output_1_0_1/axis_dma_96mhz_output_1_0_1/axis_dma_96mhz_output_1_0_1_in_context.xdc] for cell 'axis_dma_96mhz_i/output_1_1'
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_output_1_0_1/axis_dma_96mhz_output_1_0_1/axis_dma_96mhz_output_1_0_1_in_context.xdc] for cell 'axis_dma_96mhz_i/output_1_1'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_output_4_0_0/axis_dma_96mhz_output_4_0_0/axis_dma_96mhz_output_4_0_0_in_context.xdc] for cell 'axis_dma_96mhz_i/output_4_0'
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_output_4_0_0/axis_dma_96mhz_output_4_0_0/axis_dma_96mhz_output_4_0_0_in_context.xdc] for cell 'axis_dma_96mhz_i/output_4_0'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_auto_pc_7/axis_dma_96mhz_auto_pc_7/axis_dma_96mhz_auto_pc_5_in_context.xdc] for cell 'axis_dma_96mhz_i/microblaze_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_auto_pc_7/axis_dma_96mhz_auto_pc_7/axis_dma_96mhz_auto_pc_5_in_context.xdc] for cell 'axis_dma_96mhz_i/microblaze_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_auto_pc_0/axis_dma_96mhz_auto_pc_0/axis_dma_96mhz_auto_pc_0_in_context.xdc] for cell 'axis_dma_96mhz_i/microblaze_0_axi_periph/m00_couplers/auto_pc'
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_auto_pc_0/axis_dma_96mhz_auto_pc_0/axis_dma_96mhz_auto_pc_0_in_context.xdc] for cell 'axis_dma_96mhz_i/microblaze_0_axi_periph/m00_couplers/auto_pc'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_auto_pc_1/axis_dma_96mhz_auto_pc_1/axis_dma_96mhz_auto_pc_0_in_context.xdc] for cell 'axis_dma_96mhz_i/microblaze_0_axi_periph/m01_couplers/auto_pc'
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_auto_pc_1/axis_dma_96mhz_auto_pc_1/axis_dma_96mhz_auto_pc_0_in_context.xdc] for cell 'axis_dma_96mhz_i/microblaze_0_axi_periph/m01_couplers/auto_pc'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_auto_pc_2/axis_dma_96mhz_auto_pc_2/axis_dma_96mhz_auto_pc_0_in_context.xdc] for cell 'axis_dma_96mhz_i/microblaze_0_axi_periph/m02_couplers/auto_pc'
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_auto_pc_2/axis_dma_96mhz_auto_pc_2/axis_dma_96mhz_auto_pc_0_in_context.xdc] for cell 'axis_dma_96mhz_i/microblaze_0_axi_periph/m02_couplers/auto_pc'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_auto_pc_3/axis_dma_96mhz_auto_pc_3/axis_dma_96mhz_auto_pc_0_in_context.xdc] for cell 'axis_dma_96mhz_i/microblaze_0_axi_periph/m03_couplers/auto_pc'
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_auto_pc_3/axis_dma_96mhz_auto_pc_3/axis_dma_96mhz_auto_pc_0_in_context.xdc] for cell 'axis_dma_96mhz_i/microblaze_0_axi_periph/m03_couplers/auto_pc'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_auto_pc_4/axis_dma_96mhz_auto_pc_4/axis_dma_96mhz_auto_pc_0_in_context.xdc] for cell 'axis_dma_96mhz_i/microblaze_0_axi_periph/m04_couplers/auto_pc'
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_auto_pc_4/axis_dma_96mhz_auto_pc_4/axis_dma_96mhz_auto_pc_0_in_context.xdc] for cell 'axis_dma_96mhz_i/microblaze_0_axi_periph/m04_couplers/auto_pc'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_auto_pc_5/axis_dma_96mhz_auto_pc_5/axis_dma_96mhz_auto_pc_0_in_context.xdc] for cell 'axis_dma_96mhz_i/microblaze_0_axi_periph/m06_couplers/auto_pc'
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_auto_pc_5/axis_dma_96mhz_auto_pc_5/axis_dma_96mhz_auto_pc_0_in_context.xdc] for cell 'axis_dma_96mhz_i/microblaze_0_axi_periph/m06_couplers/auto_pc'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_auto_pc_6/axis_dma_96mhz_auto_pc_6/axis_dma_96mhz_auto_pc_0_in_context.xdc] for cell 'axis_dma_96mhz_i/microblaze_0_axi_periph/m07_couplers/auto_pc'
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_auto_pc_6/axis_dma_96mhz_auto_pc_6/axis_dma_96mhz_auto_pc_0_in_context.xdc] for cell 'axis_dma_96mhz_i/microblaze_0_axi_periph/m07_couplers/auto_pc'
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/constrs_1/imports/CMODS7-25/Cmod-S7-25-Master.xdc]
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/constrs_1/imports/CMODS7-25/Cmod-S7-25-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/constrs_1/imports/CMODS7-25/Cmod-S7-25-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/axis_dma_96mhz_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/axis_dma_96mhz_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2526.680 ; gain = 0.000 ; free physical = 725 ; free virtual = 7338
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2526.680 ; gain = 0.000 ; free physical = 725 ; free virtual = 7337
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'axis_dma_96mhz_i/axi_bram_ctrl_0_bram' at clock pin 'clka' is different from the actual clock period '10.417', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'axis_dma_96mhz_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.417', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2529.648 ; gain = 102.973 ; free physical = 798 ; free virtual = 7411
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25csga225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2529.648 ; gain = 102.973 ; free physical = 798 ; free virtual = 7411
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  /media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_clk_wiz_0_0/axis_dma_96mhz_clk_wiz_0_0/axis_dma_96mhz_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  /media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_clk_wiz_0_0/axis_dma_96mhz_clk_wiz_0_0/axis_dma_96mhz_clk_wiz_0_0_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for axis_dma_96mhz_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axis_dma_96mhz_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axis_dma_96mhz_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axis_dma_96mhz_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axis_dma_96mhz_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axis_dma_96mhz_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axis_dma_96mhz_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axis_dma_96mhz_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axis_dma_96mhz_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axis_dma_96mhz_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axis_dma_96mhz_i/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axis_dma_96mhz_i/microblaze_0_xlconcat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axis_dma_96mhz_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axis_dma_96mhz_i/rst_clk_wiz_0_96M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axis_dma_96mhz_i/axi_gpio_leds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axis_dma_96mhz_i/axi_uartlite_freertos. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axis_dma_96mhz_i/axi_timer_freertos. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axis_dma_96mhz_i/uart_axis_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axis_dma_96mhz_i/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axis_dma_96mhz_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axis_dma_96mhz_i/axi_bram_ctrl_0_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axis_dma_96mhz_i/axis_data_fifo_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axis_dma_96mhz_i/axi_pwm_decode_1_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axis_dma_96mhz_i/axi_timer_ping. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axis_dma_96mhz_i/output_1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axis_dma_96mhz_i/output_1_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axis_dma_96mhz_i/output_4_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axis_dma_96mhz_i/microblaze_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axis_dma_96mhz_i/microblaze_0_axi_periph/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axis_dma_96mhz_i/microblaze_0_axi_periph/m01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axis_dma_96mhz_i/microblaze_0_axi_periph/m02_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axis_dma_96mhz_i/microblaze_0_axi_periph/m03_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axis_dma_96mhz_i/microblaze_0_axi_periph/m04_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axis_dma_96mhz_i/microblaze_0_axi_periph/m06_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axis_dma_96mhz_i/microblaze_0_axi_periph/m07_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2529.648 ; gain = 102.973 ; free physical = 801 ; free virtual = 7414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2529.648 ; gain = 102.973 ; free physical = 801 ; free virtual = 7415
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2529.648 ; gain = 102.973 ; free physical = 787 ; free virtual = 7406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2529.648 ; gain = 102.973 ; free physical = 666 ; free virtual = 7285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2529.648 ; gain = 102.973 ; free physical = 666 ; free virtual = 7285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2529.648 ; gain = 102.973 ; free physical = 666 ; free virtual = 7285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2529.648 ; gain = 102.973 ; free physical = 662 ; free virtual = 7282
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2529.648 ; gain = 102.973 ; free physical = 662 ; free virtual = 7282
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2529.648 ; gain = 102.973 ; free physical = 662 ; free virtual = 7282
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2529.648 ; gain = 102.973 ; free physical = 662 ; free virtual = 7282
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2529.648 ; gain = 102.973 ; free physical = 662 ; free virtual = 7282
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2529.648 ; gain = 102.973 ; free physical = 662 ; free virtual = 7282
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------------+----------+
|      |BlackBox name                          |Instances |
+------+---------------------------------------+----------+
|1     |axis_dma_96mhz_xbar_0                  |         1|
|2     |axis_dma_96mhz_auto_pc_0               |         1|
|3     |axis_dma_96mhz_auto_pc_1               |         1|
|4     |axis_dma_96mhz_auto_pc_2               |         1|
|5     |axis_dma_96mhz_auto_pc_3               |         1|
|6     |axis_dma_96mhz_auto_pc_4               |         1|
|7     |axis_dma_96mhz_auto_pc_5               |         1|
|8     |axis_dma_96mhz_auto_pc_6               |         1|
|9     |axis_dma_96mhz_auto_pc_7               |         1|
|10    |axis_dma_96mhz_axi_bram_ctrl_0_0       |         1|
|11    |axis_dma_96mhz_axi_bram_ctrl_0_bram_0  |         1|
|12    |axis_dma_96mhz_axi_dma_0_1             |         1|
|13    |axis_dma_96mhz_axi_gpio_0_0            |         1|
|14    |axis_dma_96mhz_axi_timer_1_0           |         1|
|15    |axis_dma_96mhz_axi_timer_0_0           |         1|
|16    |axis_dma_96mhz_axi_timer_2_0           |         1|
|17    |axis_dma_96mhz_axi_uartlite_0_0        |         1|
|18    |axis_dma_96mhz_axis_data_fifo_0_0      |         1|
|19    |axis_dma_96mhz_clk_wiz_0_0             |         1|
|20    |axis_dma_96mhz_mdm_1_0                 |         1|
|21    |axis_dma_96mhz_microblaze_0_0          |         1|
|22    |axis_dma_96mhz_microblaze_0_axi_intc_0 |         1|
|23    |axis_dma_96mhz_output_1_0_0            |         1|
|24    |axis_dma_96mhz_output_1_0_1            |         1|
|25    |axis_dma_96mhz_output_4_0_0            |         1|
|26    |axis_dma_96mhz_rst_clk_wiz_0_96M_0     |         1|
|27    |axis_dma_96mhz_uart_axis_0_0           |         1|
|28    |axis_dma_96mhz_dlmb_bram_if_cntlr_0    |         1|
|29    |axis_dma_96mhz_dlmb_v10_0              |         1|
|30    |axis_dma_96mhz_ilmb_bram_if_cntlr_0    |         1|
|31    |axis_dma_96mhz_ilmb_v10_0              |         1|
|32    |axis_dma_96mhz_lmb_bram_0              |         1|
+------+---------------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------------+------+
|      |Cell                                 |Count |
+------+-------------------------------------+------+
|1     |axis_dma_96mhz_auto_pc               |     8|
|9     |axis_dma_96mhz_axi_bram_ctrl_0       |     1|
|10    |axis_dma_96mhz_axi_bram_ctrl_0_bram  |     1|
|11    |axis_dma_96mhz_axi_dma_0             |     1|
|12    |axis_dma_96mhz_axi_gpio_0            |     1|
|13    |axis_dma_96mhz_axi_timer_0           |     1|
|14    |axis_dma_96mhz_axi_timer_1           |     1|
|15    |axis_dma_96mhz_axi_timer_2           |     1|
|16    |axis_dma_96mhz_axi_uartlite_0        |     1|
|17    |axis_dma_96mhz_axis_data_fifo_0      |     1|
|18    |axis_dma_96mhz_clk_wiz_0             |     1|
|19    |axis_dma_96mhz_dlmb_bram_if_cntlr    |     1|
|20    |axis_dma_96mhz_dlmb_v10              |     1|
|21    |axis_dma_96mhz_ilmb_bram_if_cntlr    |     1|
|22    |axis_dma_96mhz_ilmb_v10              |     1|
|23    |axis_dma_96mhz_lmb_bram              |     1|
|24    |axis_dma_96mhz_mdm_1                 |     1|
|25    |axis_dma_96mhz_microblaze_0          |     1|
|26    |axis_dma_96mhz_microblaze_0_axi_intc |     1|
|27    |axis_dma_96mhz_output_1_0            |     2|
|29    |axis_dma_96mhz_output_4_0            |     1|
|30    |axis_dma_96mhz_rst_clk_wiz_0_96M     |     1|
|31    |axis_dma_96mhz_uart_axis_0           |     1|
|32    |axis_dma_96mhz_xbar                  |     1|
|33    |IBUF                                 |     5|
|34    |OBUF                                 |    15|
+------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2529.648 ; gain = 102.973 ; free physical = 662 ; free virtual = 7282
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2529.648 ; gain = 0.000 ; free physical = 714 ; free virtual = 7334
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2529.648 ; gain = 102.973 ; free physical = 714 ; free virtual = 7334
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2529.648 ; gain = 0.000 ; free physical = 789 ; free virtual = 7409
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2529.648 ; gain = 0.000 ; free physical = 735 ; free virtual = 7355
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
116 Infos, 74 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2529.648 ; gain = 102.973 ; free physical = 863 ; free virtual = 7484
INFO: [Common 17-1381] The checkpoint '/media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.runs/synth_1/axis_dma_96mhz_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file axis_dma_96mhz_wrapper_utilization_synth.rpt -pb axis_dma_96mhz_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Aug  9 08:37:44 2020...
