// Seed: 3862266599
module module_0 (
    output wor id_0,
    output tri id_1,
    input wand id_2,
    output wand id_3,
    input tri id_4,
    input supply1 id_5,
    input wor id_6,
    input tri id_7,
    output wand id_8,
    output uwire id_9,
    output tri id_10,
    output uwire id_11
);
  always disable id_13;
endmodule
module module_1 #(
    parameter id_11 = 32'd55,
    parameter id_5  = 32'd90
) (
    output tri0 id_0,
    output supply0 id_1,
    input wor id_2,
    input tri1 id_3,
    output supply0 id_4,
    output tri1 _id_5,
    input supply0 id_6,
    output wor id_7,
    input uwire id_8,
    input wor id_9,
    output uwire id_10,
    output wire _id_11,
    output uwire id_12,
    input tri id_13,
    input supply1 id_14,
    output tri id_15,
    input tri0 id_16,
    input tri1 id_17,
    output wor id_18,
    output supply1 id_19,
    input wor id_20,
    input wire id_21,
    input uwire id_22
);
  logic id_24[id_11 : -1];
  module_0 modCall_1 (
      id_15,
      id_10,
      id_20,
      id_19,
      id_9,
      id_2,
      id_3,
      id_13,
      id_18,
      id_12,
      id_0,
      id_7
  );
  assign modCall_1.id_9 = 0;
  logic [id_5 : -1] id_25 = id_13;
endmodule
