{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 25 09:14:02 2017 " "Info: Processing started: Mon Sep 25 09:14:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off control -c control " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off control -c control" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-beh " "Info: Found design unit 1: control-beh" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "control " "Info: Elaborating entity \"control\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Info: Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "control.vhd" "Mod0" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 88 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "control.vhd" "Mod1" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 90 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "control.vhd" "Div0" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 89 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "control.vhd" "Div1" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 91 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 88 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Info: Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Info: Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Info: Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 88 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vnl.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_vnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vnl " "Info: Found entity 1: lpm_divide_vnl" {  } { { "db/lpm_divide_vnl.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/lpm_divide_vnl.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Info: Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/sign_div_unsign_dkh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_lie.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_lie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_lie " "Info: Found entity 1: alt_u_div_lie" {  } { { "db/alt_u_div_lie.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/alt_u_div_lie.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_e7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e7c " "Info: Found entity 1: add_sub_e7c" {  } { { "db/add_sub_e7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/add_sub_e7c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_f7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f7c " "Info: Found entity 1: add_sub_f7c" {  } { { "db/add_sub_f7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/add_sub_f7c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_g7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g7c " "Info: Found entity 1: add_sub_g7c" {  } { { "db/add_sub_g7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/add_sub_g7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_h7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h7c " "Info: Found entity 1: add_sub_h7c" {  } { { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/add_sub_h7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_i7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i7c " "Info: Found entity 1: add_sub_i7c" {  } { { "db/add_sub_i7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/add_sub_i7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_j7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j7c " "Info: Found entity 1: add_sub_j7c" {  } { { "db/add_sub_j7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/add_sub_j7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_k7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_k7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_k7c " "Info: Found entity 1: add_sub_k7c" {  } { { "db/add_sub_k7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/add_sub_k7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 89 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Info: Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Info: Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 89 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_pvl.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_pvl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_pvl " "Info: Found entity 1: lpm_divide_pvl" {  } { { "db/lpm_divide_pvl.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/lpm_divide_pvl.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Info: Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_fie.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_fie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_fie " "Info: Found entity 1: alt_u_div_fie" {  } { { "db/alt_u_div_fie.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/alt_u_div_fie.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "309 " "Info: Implemented 309 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Info: Implemented 22 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "283 " "Info: Implemented 283 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "242 " "Info: Peak virtual memory: 242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 25 09:14:04 2017 " "Info: Processing ended: Mon Sep 25 09:14:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 25 09:14:05 2017 " "Info: Processing started: Mon Sep 25 09:14:05 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off control -c control " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off control -c control" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "control EPM570T100C5 " "Info: Selected device EPM570T100C5 for design \"control\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100C5 " "Info: Device EPM240T100C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Info: Device EPM240T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Info: Device EPM240T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Info: Device EPM570T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Info: Device EPM570T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "26 26 " "Warning: No exact pin location assignment(s) for 26 pins of 26 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NSR " "Info: Pin NSR not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { NSR } } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 17 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NSR } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NSY " "Info: Pin NSY not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { NSY } } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 17 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NSY } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NSG " "Info: Pin NSG not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { NSG } } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 17 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NSG } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EWR " "Info: Pin EWR not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { EWR } } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 17 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { EWR } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EWY " "Info: Pin EWY not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { EWY } } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 17 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { EWY } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EWG " "Info: Pin EWG not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { EWG } } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 17 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { EWG } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NSunit\[0\] " "Info: Pin NSunit\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { NSunit[0] } } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 18 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NSunit[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NSunit\[1\] " "Info: Pin NSunit\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { NSunit[1] } } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 18 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NSunit[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NSunit\[2\] " "Info: Pin NSunit\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { NSunit[2] } } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 18 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NSunit[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NSunit\[3\] " "Info: Pin NSunit\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { NSunit[3] } } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 18 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NSunit[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EWunit\[0\] " "Info: Pin EWunit\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { EWunit[0] } } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 18 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { EWunit[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EWunit\[1\] " "Info: Pin EWunit\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { EWunit[1] } } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 18 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { EWunit[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EWunit\[2\] " "Info: Pin EWunit\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { EWunit[2] } } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 18 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { EWunit[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EWunit\[3\] " "Info: Pin EWunit\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { EWunit[3] } } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 18 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { EWunit[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NSdecade\[0\] " "Info: Pin NSdecade\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { NSdecade[0] } } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 18 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NSdecade[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NSdecade\[1\] " "Info: Pin NSdecade\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { NSdecade[1] } } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 18 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NSdecade[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NSdecade\[2\] " "Info: Pin NSdecade\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { NSdecade[2] } } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 18 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NSdecade[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NSdecade\[3\] " "Info: Pin NSdecade\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { NSdecade[3] } } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 18 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NSdecade[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EWdecade\[0\] " "Info: Pin EWdecade\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { EWdecade[0] } } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 18 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { EWdecade[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EWdecade\[1\] " "Info: Pin EWdecade\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { EWdecade[1] } } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 18 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { EWdecade[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EWdecade\[2\] " "Info: Pin EWdecade\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { EWdecade[2] } } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 18 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { EWdecade[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EWdecade\[3\] " "Info: Pin EWdecade\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { EWdecade[3] } } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 18 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { EWdecade[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { CLK } } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 14 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Yflash " "Info: Pin Yflash not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { Yflash } } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 16 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Yflash } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RST " "Info: Pin RST not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { RST } } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 15 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rflash " "Info: Pin Rflash not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { Rflash } } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 16 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rflash } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "CLK Global clock in PIN 12 " "Info: Automatically promoted some destinations of signal \"CLK\" to use Global clock in PIN 12" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "NSR~1 " "Info: Destination \"NSR~1\" may be non-global or may not use global clock" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 17 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "NSY~3 " "Info: Destination \"NSY~3\" may be non-global or may not use global clock" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 17 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "NSY~4 " "Info: Destination \"NSY~4\" may be non-global or may not use global clock" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 17 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "EWR~1 " "Info: Destination \"EWR~1\" may be non-global or may not use global clock" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 17 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "EWY~3 " "Info: Destination \"EWY~3\" may be non-global or may not use global clock" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 17 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 14 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "RST Global clock in PIN 14 " "Info: Automatically promoted some destinations of signal \"RST\" to use Global clock in PIN 14" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "light\[3\]~1 " "Info: Destination \"light\[3\]~1\" may be non-global or may not use global clock" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 30 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "state\[2\]~26 " "Info: Destination \"state\[2\]~26\" may be non-global or may not use global clock" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 30 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "state\[0\]~32 " "Info: Destination \"state\[0\]~32\" may be non-global or may not use global clock" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 30 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 15 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "light\[3\]~1 Global clock " "Info: Automatically promoted signal \"light\[3\]~1\" to use Global clock" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 30 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "state\[2\]~26 Global clock " "Info: Automatically promoted signal \"state\[2\]~26\" to use Global clock" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 30 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "24 unused 3.3V 2 22 0 " "Info: Number of I/O pins in group: 24 (unused VREF, 3.3V VCCIO, 2 input, 22 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 34 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 40 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register EWtime\[4\] pin EWunit\[2\] -35.566 ns " "Info: Slack time is -35.566 ns between source register \"EWtime\[4\]\" and destination pin \"EWunit\[2\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-2.959 ns + Largest register pin " "Info: + Largest register to pin requirement is -2.959 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.583 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK\" to source register is 3.583 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns CLK 1 CLK Unassigned 27 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = Unassigned; Fanout = 27; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.533 ns) + CELL(0.918 ns) 3.583 ns EWtime\[4\] 2 REG Unassigned 1 " "Info: 2: + IC(1.533 ns) + CELL(0.918 ns) = 3.583 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'EWtime\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.451 ns" { CLK EWtime[4] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 57.21 % ) " "Info: Total cell delay = 2.050 ns ( 57.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.533 ns ( 42.79 % ) " "Info: Total interconnect delay = 1.533 ns ( 42.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 14 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.583 ns   Longest register " "Info:   Longest clock path from clock \"CLK\" to source register is 3.583 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns CLK 1 CLK Unassigned 27 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = Unassigned; Fanout = 27; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.533 ns) + CELL(0.918 ns) 3.583 ns EWtime\[4\] 2 REG Unassigned 1 " "Info: 2: + IC(1.533 ns) + CELL(0.918 ns) = 3.583 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'EWtime\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.451 ns" { CLK EWtime[4] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 57.21 % ) " "Info: Total cell delay = 2.050 ns ( 57.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.533 ns ( 42.79 % ) " "Info: Total interconnect delay = 1.533 ns ( 42.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 14 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns   " "Info:   Micro clock to output delay of source is 0.376 ns" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "32.607 ns - Longest register pin " "Info: - Longest register to pin delay is 32.607 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns EWtime\[4\] 1 REG Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'EWtime\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { EWtime[4] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.124 ns) + CELL(0.740 ns) 1.864 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\] 2 COMB Unassigned 14 " "Info: 2: + IC(1.124 ns) + CELL(0.740 ns) = 1.864 ns; Loc. = Unassigned; Fanout = 14; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.864 ns" { EWtime[4] lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.978 ns) 3.616 ns lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~COUT 3 COMB Unassigned 1 " "Info: 3: + IC(0.774 ns) + CELL(0.978 ns) = 3.616 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~COUT'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.752 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 4.431 ns lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~27 4 COMB Unassigned 2 " "Info: 4: + IC(0.000 ns) + CELL(0.815 ns) = 4.431 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~27 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.978 ns) 6.183 ns lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~24 5 COMB Unassigned 2 " "Info: 5: + IC(0.774 ns) + CELL(0.978 ns) = 6.183 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~24'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.752 ns" { lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~27 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~24 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 6.306 ns lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~22 6 COMB Unassigned 2 " "Info: 6: + IC(0.000 ns) + CELL(0.123 ns) = 6.306 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~22'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~24 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 6.429 ns lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~18 7 COMB Unassigned 1 " "Info: 7: + IC(0.000 ns) + CELL(0.123 ns) = 6.429 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~18'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~18 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 7.244 ns lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~19 8 COMB Unassigned 9 " "Info: 8: + IC(0.000 ns) + CELL(0.815 ns) = 7.244 ns; Loc. = Unassigned; Fanout = 9; COMB Node = 'lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~18 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~19 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.086 ns) + CELL(0.200 ns) 9.530 ns lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|StageOut\[23\]~46 9 COMB Unassigned 3 " "Info: 9: + IC(2.086 ns) + CELL(0.200 ns) = 9.530 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|StageOut\[23\]~46'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.286 ns" { lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~19 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[23]~46 } "NODE_NAME" } } { "db/alt_u_div_lie.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/alt_u_div_lie.tdf" 63 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.905 ns) + CELL(0.978 ns) 12.413 ns lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~27 10 COMB Unassigned 2 " "Info: 10: + IC(1.905 ns) + CELL(0.978 ns) = 12.413 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.883 ns" { lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[23]~46 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~27 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 12.536 ns lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~25 11 COMB Unassigned 1 " "Info: 11: + IC(0.000 ns) + CELL(0.123 ns) = 12.536 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~27 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~25 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 13.351 ns lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~22 12 COMB Unassigned 12 " "Info: 12: + IC(0.000 ns) + CELL(0.815 ns) = 13.351 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~22'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~25 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.699 ns) + CELL(0.200 ns) 16.250 ns lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|StageOut\[31\]~104 13 COMB Unassigned 3 " "Info: 13: + IC(2.699 ns) + CELL(0.200 ns) = 16.250 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|StageOut\[31\]~104'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.899 ns" { lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[31]~104 } "NODE_NAME" } } { "db/alt_u_div_lie.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/alt_u_div_lie.tdf" 63 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.839 ns) + CELL(1.244 ns) 19.333 ns lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~36 14 COMB Unassigned 2 " "Info: 14: + IC(1.839 ns) + CELL(1.244 ns) = 19.333 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~36'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.083 ns" { lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[31]~104 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~36 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 20.567 ns lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~27 15 COMB Unassigned 11 " "Info: 15: + IC(0.000 ns) + CELL(1.234 ns) = 20.567 ns; Loc. = Unassigned; Fanout = 11; COMB Node = 'lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~36 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.049 ns) + CELL(0.200 ns) 22.816 ns lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|StageOut\[36\]~19 16 COMB Unassigned 3 " "Info: 16: + IC(2.049 ns) + CELL(0.200 ns) = 22.816 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|StageOut\[36\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.249 ns" { lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[36]~19 } "NODE_NAME" } } { "db/alt_u_div_lie.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/alt_u_div_lie.tdf" 63 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.172 ns) + CELL(0.978 ns) 24.966 ns lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~35 17 COMB Unassigned 2 " "Info: 17: + IC(1.172 ns) + CELL(0.978 ns) = 24.966 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.150 ns" { lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[36]~19 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~35 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 25.089 ns lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~37 18 COMB Unassigned 1 " "Info: 18: + IC(0.000 ns) + CELL(0.123 ns) = 25.089 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~35 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~37 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 25.488 ns lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~45 19 COMB Unassigned 1 " "Info: 19: + IC(0.000 ns) + CELL(0.399 ns) = 25.488 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~37 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~45 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 26.722 ns lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~32 20 COMB Unassigned 3 " "Info: 20: + IC(0.000 ns) + CELL(1.234 ns) = 26.722 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~32'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~45 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~32 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.740 ns) 27.905 ns lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|StageOut\[44\]~99 21 COMB Unassigned 1 " "Info: 21: + IC(0.443 ns) + CELL(0.740 ns) = 27.905 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|StageOut\[44\]~99'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~32 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[44]~99 } "NODE_NAME" } } { "db/alt_u_div_lie.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/alt_u_div_lie.tdf" 63 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.380 ns) + CELL(2.322 ns) 32.607 ns EWunit\[2\] 22 PIN Unassigned 0 " "Info: 22: + IC(2.380 ns) + CELL(2.322 ns) = 32.607 ns; Loc. = Unassigned; Fanout = 0; PIN Node = 'EWunit\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.702 ns" { lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[44]~99 EWunit[2] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.362 ns ( 47.11 % ) " "Info: Total cell delay = 15.362 ns ( 47.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.245 ns ( 52.89 % ) " "Info: Total interconnect delay = 17.245 ns ( 52.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "32.607 ns" { EWtime[4] lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~27 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~24 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~18 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~19 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[23]~46 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~27 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~25 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[31]~104 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~36 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[36]~19 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~35 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~37 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~45 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~32 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[44]~99 EWunit[2] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "32.607 ns" { EWtime[4] lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~27 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~24 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~18 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~19 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[23]~46 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~27 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~25 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[31]~104 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~36 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[36]~19 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~35 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~37 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~45 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~32 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[44]~99 EWunit[2] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "32.607 ns register pin " "Info: Estimated most critical path is register to pin delay of 32.607 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns EWtime\[4\] 1 REG LAB_X7_Y6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X7_Y6; Fanout = 1; REG Node = 'EWtime\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { EWtime[4] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.124 ns) + CELL(0.740 ns) 1.864 ns lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\] 2 COMB LAB_X7_Y6 14 " "Info: 2: + IC(1.124 ns) + CELL(0.740 ns) = 1.864 ns; Loc. = LAB_X7_Y6; Fanout = 14; COMB Node = 'lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.864 ns" { EWtime[4] lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.978 ns) 3.616 ns lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~COUT 3 COMB LAB_X7_Y6 1 " "Info: 3: + IC(0.774 ns) + CELL(0.978 ns) = 3.616 ns; Loc. = LAB_X7_Y6; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~COUT'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.752 ns" { lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 4.431 ns lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~27 4 COMB LAB_X7_Y6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.815 ns) = 4.431 ns; Loc. = LAB_X7_Y6; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~27 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.978 ns) 6.183 ns lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~24 5 COMB LAB_X7_Y6 2 " "Info: 5: + IC(0.774 ns) + CELL(0.978 ns) = 6.183 ns; Loc. = LAB_X7_Y6; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~24'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.752 ns" { lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~27 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~24 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 6.306 ns lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~22 6 COMB LAB_X7_Y6 2 " "Info: 6: + IC(0.000 ns) + CELL(0.123 ns) = 6.306 ns; Loc. = LAB_X7_Y6; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~22'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~24 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 6.429 ns lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~18 7 COMB LAB_X7_Y6 1 " "Info: 7: + IC(0.000 ns) + CELL(0.123 ns) = 6.429 ns; Loc. = LAB_X7_Y6; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~18'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~18 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 7.244 ns lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~19 8 COMB LAB_X7_Y6 9 " "Info: 8: + IC(0.000 ns) + CELL(0.815 ns) = 7.244 ns; Loc. = LAB_X7_Y6; Fanout = 9; COMB Node = 'lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~18 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~19 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.086 ns) + CELL(0.200 ns) 9.530 ns lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|StageOut\[23\]~46 9 COMB LAB_X6_Y5 3 " "Info: 9: + IC(2.086 ns) + CELL(0.200 ns) = 9.530 ns; Loc. = LAB_X6_Y5; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|StageOut\[23\]~46'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.286 ns" { lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~19 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[23]~46 } "NODE_NAME" } } { "db/alt_u_div_lie.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/alt_u_div_lie.tdf" 63 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.905 ns) + CELL(0.978 ns) 12.413 ns lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~27 10 COMB LAB_X6_Y7 2 " "Info: 10: + IC(1.905 ns) + CELL(0.978 ns) = 12.413 ns; Loc. = LAB_X6_Y7; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.883 ns" { lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[23]~46 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~27 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 12.536 ns lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~25 11 COMB LAB_X6_Y7 1 " "Info: 11: + IC(0.000 ns) + CELL(0.123 ns) = 12.536 ns; Loc. = LAB_X6_Y7; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~27 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~25 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 13.351 ns lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~22 12 COMB LAB_X6_Y7 12 " "Info: 12: + IC(0.000 ns) + CELL(0.815 ns) = 13.351 ns; Loc. = LAB_X6_Y7; Fanout = 12; COMB Node = 'lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~22'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~25 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.699 ns) + CELL(0.200 ns) 16.250 ns lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|StageOut\[31\]~104 13 COMB LAB_X8_Y5 3 " "Info: 13: + IC(2.699 ns) + CELL(0.200 ns) = 16.250 ns; Loc. = LAB_X8_Y5; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|StageOut\[31\]~104'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.899 ns" { lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[31]~104 } "NODE_NAME" } } { "db/alt_u_div_lie.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/alt_u_div_lie.tdf" 63 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.839 ns) + CELL(1.244 ns) 19.333 ns lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~36 14 COMB LAB_X5_Y5 2 " "Info: 14: + IC(1.839 ns) + CELL(1.244 ns) = 19.333 ns; Loc. = LAB_X5_Y5; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~36'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.083 ns" { lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[31]~104 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~36 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 20.567 ns lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~27 15 COMB LAB_X5_Y5 11 " "Info: 15: + IC(0.000 ns) + CELL(1.234 ns) = 20.567 ns; Loc. = LAB_X5_Y5; Fanout = 11; COMB Node = 'lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~36 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.049 ns) + CELL(0.200 ns) 22.816 ns lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|StageOut\[36\]~19 16 COMB LAB_X8_Y5 3 " "Info: 16: + IC(2.049 ns) + CELL(0.200 ns) = 22.816 ns; Loc. = LAB_X8_Y5; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|StageOut\[36\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.249 ns" { lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[36]~19 } "NODE_NAME" } } { "db/alt_u_div_lie.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/alt_u_div_lie.tdf" 63 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.172 ns) + CELL(0.978 ns) 24.966 ns lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~35 17 COMB LAB_X7_Y5 2 " "Info: 17: + IC(1.172 ns) + CELL(0.978 ns) = 24.966 ns; Loc. = LAB_X7_Y5; Fanout = 2; COMB Node = 'lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.150 ns" { lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[36]~19 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~35 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 25.089 ns lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~37 18 COMB LAB_X7_Y5 1 " "Info: 18: + IC(0.000 ns) + CELL(0.123 ns) = 25.089 ns; Loc. = LAB_X7_Y5; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~35 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~37 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 25.488 ns lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~45 19 COMB LAB_X7_Y5 1 " "Info: 19: + IC(0.000 ns) + CELL(0.399 ns) = 25.488 ns; Loc. = LAB_X7_Y5; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~37 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~45 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 26.722 ns lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~32 20 COMB LAB_X7_Y5 3 " "Info: 20: + IC(0.000 ns) + CELL(1.234 ns) = 26.722 ns; Loc. = LAB_X7_Y5; Fanout = 3; COMB Node = 'lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~32'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~45 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~32 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.740 ns) 27.905 ns lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|StageOut\[44\]~99 21 COMB LAB_X7_Y5 1 " "Info: 21: + IC(0.443 ns) + CELL(0.740 ns) = 27.905 ns; Loc. = LAB_X7_Y5; Fanout = 1; COMB Node = 'lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|StageOut\[44\]~99'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~32 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[44]~99 } "NODE_NAME" } } { "db/alt_u_div_lie.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/alt_u_div_lie.tdf" 63 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.380 ns) + CELL(2.322 ns) 32.607 ns EWunit\[2\] 22 PIN PIN_30 0 " "Info: 22: + IC(2.380 ns) + CELL(2.322 ns) = 32.607 ns; Loc. = PIN_30; Fanout = 0; PIN Node = 'EWunit\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.702 ns" { lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[44]~99 EWunit[2] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.362 ns ( 47.11 % ) " "Info: Total cell delay = 15.362 ns ( 47.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.245 ns ( 52.89 % ) " "Info: Total interconnect delay = 17.245 ns ( 52.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "32.607 ns" { EWtime[4] lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~27 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~24 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~18 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~19 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[23]~46 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~27 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~25 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[31]~104 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~36 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[36]~19 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~35 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~37 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~45 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~32 lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[44]~99 EWunit[2] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "16 " "Info: Average interconnect usage is 16% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X0_Y0 X13_Y8 " "Info: Peak interconnect usage is 16% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.fit.smsg " "Info: Generated suppressed messages file C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "254 " "Info: Peak virtual memory: 254 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 25 09:14:06 2017 " "Info: Processing ended: Mon Sep 25 09:14:06 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 25 09:14:07 2017 " "Info: Processing started: Mon Sep 25 09:14:07 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off control -c control " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off control -c control" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 25 09:14:08 2017 " "Info: Processing ended: Mon Sep 25 09:14:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 25 09:14:09 2017 " "Info: Processing started: Mon Sep 25 09:14:09 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off control -c control " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off control -c control" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 14 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register state\[1\] register EWtime\[4\] 70.25 MHz 14.235 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 70.25 MHz between source register \"state\[1\]\" and destination register \"EWtime\[4\]\" (period= 14.235 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.526 ns + Longest register register " "Info: + Longest register to register delay is 13.526 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state\[1\] 1 REG LC_X8_Y7_N6 29 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y7_N6; Fanout = 29; REG Node = 'state\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[1] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.542 ns) + CELL(0.511 ns) 5.053 ns state~33 2 COMB LC_X12_Y7_N8 5 " "Info: 2: + IC(4.542 ns) + CELL(0.511 ns) = 5.053 ns; Loc. = LC_X12_Y7_N8; Fanout = 5; COMB Node = 'state~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.053 ns" { state[1] state~33 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.229 ns) + CELL(0.740 ns) 9.022 ns NStime~49 3 COMB LC_X3_Y7_N5 4 " "Info: 3: + IC(3.229 ns) + CELL(0.740 ns) = 9.022 ns; Loc. = LC_X3_Y7_N5; Fanout = 4; COMB Node = 'NStime~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.969 ns" { state~33 NStime~49 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.519 ns) + CELL(0.200 ns) 11.741 ns EWtime~71 4 COMB LC_X7_Y6_N0 1 " "Info: 4: + IC(2.519 ns) + CELL(0.200 ns) = 11.741 ns; Loc. = LC_X7_Y6_N0; Fanout = 1; COMB Node = 'EWtime~71'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.719 ns" { NStime~49 EWtime~71 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(1.061 ns) 13.526 ns EWtime\[4\] 5 REG LC_X7_Y6_N7 1 " "Info: 5: + IC(0.724 ns) + CELL(1.061 ns) = 13.526 ns; Loc. = LC_X7_Y6_N7; Fanout = 1; REG Node = 'EWtime\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.785 ns" { EWtime~71 EWtime[4] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.512 ns ( 18.57 % ) " "Info: Total cell delay = 2.512 ns ( 18.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.014 ns ( 81.43 % ) " "Info: Total interconnect delay = 11.014 ns ( 81.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.526 ns" { state[1] state~33 NStime~49 EWtime~71 EWtime[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.526 ns" { state[1] {} state~33 {} NStime~49 {} EWtime~71 {} EWtime[4] {} } { 0.000ns 4.542ns 3.229ns 2.519ns 0.724ns } { 0.000ns 0.511ns 0.740ns 0.200ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.681 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 27 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 27; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns EWtime\[4\] 2 REG LC_X7_Y6_N7 1 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X7_Y6_N7; Fanout = 1; REG Node = 'EWtime\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { CLK EWtime[4] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK EWtime[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} EWtime[4] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.681 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 27 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 27; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns state\[1\] 2 REG LC_X8_Y7_N6 29 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X8_Y7_N6; Fanout = 29; REG Node = 'state\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { CLK state[1] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK state[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} state[1] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK EWtime[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} EWtime[4] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK state[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} state[1] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.526 ns" { state[1] state~33 NStime~49 EWtime~71 EWtime[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.526 ns" { state[1] {} state~33 {} NStime~49 {} EWtime~71 {} EWtime[4] {} } { 0.000ns 4.542ns 3.229ns 2.519ns 0.724ns } { 0.000ns 0.511ns 0.740ns 0.200ns 1.061ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK EWtime[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} EWtime[4] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK state[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} state[1] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK NSunit\[2\] NStime\[4\] 37.116 ns register " "Info: tco from clock \"CLK\" to destination pin \"NSunit\[2\]\" through register \"NStime\[4\]\" is 37.116 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.681 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 27 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 27; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns NStime\[4\] 2 REG LC_X11_Y4_N9 1 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X11_Y4_N9; Fanout = 1; REG Node = 'NStime\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { CLK NStime[4] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK NStime[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} NStime[4] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "33.059 ns + Longest register pin " "Info: + Longest register to pin delay is 33.059 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns NStime\[4\] 1 REG LC_X11_Y4_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y4_N9; Fanout = 1; REG Node = 'NStime\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NStime[4] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.914 ns) 2.790 ns lpm_divide:Div0\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\] 2 COMB LC_X11_Y4_N0 14 " "Info: 2: + IC(1.876 ns) + CELL(0.914 ns) = 2.790 ns; Loc. = LC_X11_Y4_N0; Fanout = 14; COMB Node = 'lpm_divide:Div0\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.790 ns" { NStime[4] lpm_divide:Div0|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.747 ns) 4.267 ns lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~COUT 3 COMB LC_X11_Y4_N3 1 " "Info: 3: + IC(0.730 ns) + CELL(0.747 ns) = 4.267 ns; Loc. = LC_X11_Y4_N3; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~COUT'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.477 ns" { lpm_divide:Div0|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 5.082 ns lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~27 4 COMB LC_X11_Y4_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.815 ns) = 5.082 ns; Loc. = LC_X11_Y4_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~27 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.694 ns) + CELL(0.978 ns) 6.754 ns lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~24 5 COMB LC_X11_Y4_N5 2 " "Info: 5: + IC(0.694 ns) + CELL(0.978 ns) = 6.754 ns; Loc. = LC_X11_Y4_N5; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~24'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.672 ns" { lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~27 lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~24 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 6.877 ns lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~22 6 COMB LC_X11_Y4_N6 2 " "Info: 6: + IC(0.000 ns) + CELL(0.123 ns) = 6.877 ns; Loc. = LC_X11_Y4_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~22'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~24 lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 7.000 ns lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~18 7 COMB LC_X11_Y4_N7 1 " "Info: 7: + IC(0.000 ns) + CELL(0.123 ns) = 7.000 ns; Loc. = LC_X11_Y4_N7; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~18'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~18 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 7.815 ns lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~19 8 COMB LC_X11_Y4_N8 9 " "Info: 8: + IC(0.000 ns) + CELL(0.815 ns) = 7.815 ns; Loc. = LC_X11_Y4_N8; Fanout = 9; COMB Node = 'lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~18 lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~19 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.360 ns) + CELL(0.200 ns) 10.375 ns lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|StageOut\[23\]~46 9 COMB LC_X12_Y3_N2 3 " "Info: 9: + IC(2.360 ns) + CELL(0.200 ns) = 10.375 ns; Loc. = LC_X12_Y3_N2; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|StageOut\[23\]~46'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.560 ns" { lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~19 lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[23]~46 } "NODE_NAME" } } { "db/alt_u_div_lie.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/alt_u_div_lie.tdf" 63 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.654 ns) + CELL(0.747 ns) 12.776 ns lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~27 10 COMB LC_X10_Y3_N7 2 " "Info: 10: + IC(1.654 ns) + CELL(0.747 ns) = 12.776 ns; Loc. = LC_X10_Y3_N7; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.401 ns" { lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[23]~46 lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~27 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 12.899 ns lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~25 11 COMB LC_X10_Y3_N8 1 " "Info: 11: + IC(0.000 ns) + CELL(0.123 ns) = 12.899 ns; Loc. = LC_X10_Y3_N8; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~27 lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~25 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 13.714 ns lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~22 12 COMB LC_X10_Y3_N9 12 " "Info: 12: + IC(0.000 ns) + CELL(0.815 ns) = 13.714 ns; Loc. = LC_X10_Y3_N9; Fanout = 12; COMB Node = 'lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~22'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~25 lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.352 ns) + CELL(0.200 ns) 16.266 ns lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|StageOut\[31\]~104 13 COMB LC_X11_Y2_N8 3 " "Info: 13: + IC(2.352 ns) + CELL(0.200 ns) = 16.266 ns; Loc. = LC_X11_Y2_N8; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|StageOut\[31\]~104'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.552 ns" { lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[31]~104 } "NODE_NAME" } } { "db/alt_u_div_lie.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/alt_u_div_lie.tdf" 63 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.836 ns) + CELL(0.954 ns) 19.056 ns lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~36 14 COMB LC_X11_Y3_N4 2 " "Info: 14: + IC(1.836 ns) + CELL(0.954 ns) = 19.056 ns; Loc. = LC_X11_Y3_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~36'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.790 ns" { lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[31]~104 lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~36 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 20.031 ns lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~27 15 COMB LC_X11_Y3_N6 11 " "Info: 15: + IC(0.000 ns) + CELL(0.975 ns) = 20.031 ns; Loc. = LC_X11_Y3_N6; Fanout = 11; COMB Node = 'lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~36 lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.059 ns) + CELL(0.914 ns) 23.004 ns lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|StageOut\[40\]~22 16 COMB LC_X11_Y2_N4 2 " "Info: 16: + IC(2.059 ns) + CELL(0.914 ns) = 23.004 ns; Loc. = LC_X11_Y2_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|StageOut\[40\]~22'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.973 ns" { lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[40]~22 } "NODE_NAME" } } { "db/alt_u_div_lie.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/alt_u_div_lie.tdf" 63 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.553 ns) + CELL(0.978 ns) 25.535 ns lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~39 17 COMB LC_X12_Y2_N6 1 " "Info: 17: + IC(1.553 ns) + CELL(0.978 ns) = 25.535 ns; Loc. = LC_X12_Y2_N6; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.531 ns" { lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[40]~22 lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~39 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 26.350 ns lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~32 18 COMB LC_X12_Y2_N7 3 " "Info: 18: + IC(0.000 ns) + CELL(0.815 ns) = 26.350 ns; Loc. = LC_X12_Y2_N7; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~32'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~39 lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~32 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.802 ns) + CELL(0.511 ns) 27.663 ns lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|StageOut\[44\]~99 19 COMB LC_X12_Y2_N0 1 " "Info: 19: + IC(0.802 ns) + CELL(0.511 ns) = 27.663 ns; Loc. = LC_X12_Y2_N0; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|StageOut\[44\]~99'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~32 lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[44]~99 } "NODE_NAME" } } { "db/alt_u_div_lie.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/db/alt_u_div_lie.tdf" 63 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.074 ns) + CELL(2.322 ns) 33.059 ns NSunit\[2\] 20 PIN PIN_43 0 " "Info: 20: + IC(3.074 ns) + CELL(2.322 ns) = 33.059 ns; Loc. = PIN_43; Fanout = 0; PIN Node = 'NSunit\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.396 ns" { lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[44]~99 NSunit[2] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.069 ns ( 42.56 % ) " "Info: Total cell delay = 14.069 ns ( 42.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "18.990 ns ( 57.44 % ) " "Info: Total interconnect delay = 18.990 ns ( 57.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "33.059 ns" { NStime[4] lpm_divide:Div0|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~27 lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~24 lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~18 lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~19 lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[23]~46 lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~27 lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~25 lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[31]~104 lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~36 lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[40]~22 lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~39 lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~32 lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[44]~99 NSunit[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "33.059 ns" { NStime[4] {} lpm_divide:Div0|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] {} lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT {} lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~27 {} lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~24 {} lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 {} lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~18 {} lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~19 {} lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[23]~46 {} lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~27 {} lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~25 {} lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 {} lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[31]~104 {} lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~36 {} lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 {} lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[40]~22 {} lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~39 {} lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~32 {} lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[44]~99 {} NSunit[2] {} } { 0.000ns 1.876ns 0.730ns 0.000ns 0.694ns 0.000ns 0.000ns 0.000ns 2.360ns 1.654ns 0.000ns 0.000ns 2.352ns 1.836ns 0.000ns 2.059ns 1.553ns 0.000ns 0.802ns 3.074ns } { 0.000ns 0.914ns 0.747ns 0.815ns 0.978ns 0.123ns 0.123ns 0.815ns 0.200ns 0.747ns 0.123ns 0.815ns 0.200ns 0.954ns 0.975ns 0.914ns 0.978ns 0.815ns 0.511ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK NStime[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} NStime[4] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "33.059 ns" { NStime[4] lpm_divide:Div0|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~27 lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~24 lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~18 lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~19 lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[23]~46 lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~27 lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~25 lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[31]~104 lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~36 lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[40]~22 lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~39 lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~32 lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[44]~99 NSunit[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "33.059 ns" { NStime[4] {} lpm_divide:Div0|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] {} lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT {} lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~27 {} lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~24 {} lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 {} lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~18 {} lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~19 {} lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[23]~46 {} lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~27 {} lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~25 {} lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 {} lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[31]~104 {} lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~36 {} lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 {} lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[40]~22 {} lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~39 {} lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~32 {} lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[44]~99 {} NSunit[2] {} } { 0.000ns 1.876ns 0.730ns 0.000ns 0.694ns 0.000ns 0.000ns 0.000ns 2.360ns 1.654ns 0.000ns 0.000ns 2.352ns 1.836ns 0.000ns 2.059ns 1.553ns 0.000ns 0.802ns 3.074ns } { 0.000ns 0.914ns 0.747ns 0.815ns 0.978ns 0.123ns 0.123ns 0.815ns 0.200ns 0.747ns 0.123ns 0.815ns 0.200ns 0.954ns 0.975ns 0.914ns 0.978ns 0.815ns 0.511ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "CLK EWY 10.772 ns Longest " "Info: Longest tpd from source pin \"CLK\" to destination pin \"EWY\" is 10.772 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 27 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 27; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.481 ns) + CELL(0.914 ns) 4.558 ns NSY~3 2 COMB LC_X7_Y7_N1 2 " "Info: 2: + IC(2.481 ns) + CELL(0.914 ns) = 4.558 ns; Loc. = LC_X7_Y7_N1; Fanout = 2; COMB Node = 'NSY~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.395 ns" { CLK NSY~3 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.740 ns) 6.048 ns EWY~3 3 COMB LC_X7_Y7_N0 1 " "Info: 3: + IC(0.750 ns) + CELL(0.740 ns) = 6.048 ns; Loc. = LC_X7_Y7_N0; Fanout = 1; COMB Node = 'EWY~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { NSY~3 EWY~3 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.402 ns) + CELL(2.322 ns) 10.772 ns EWY 4 PIN PIN_96 0 " "Info: 4: + IC(2.402 ns) + CELL(2.322 ns) = 10.772 ns; Loc. = PIN_96; Fanout = 0; PIN Node = 'EWY'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.724 ns" { EWY~3 EWY } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/control/control.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.139 ns ( 47.71 % ) " "Info: Total cell delay = 5.139 ns ( 47.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.633 ns ( 52.29 % ) " "Info: Total interconnect delay = 5.633 ns ( 52.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.772 ns" { CLK NSY~3 EWY~3 EWY } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.772 ns" { CLK {} CLK~combout {} NSY~3 {} EWY~3 {} EWY {} } { 0.000ns 0.000ns 2.481ns 0.750ns 2.402ns } { 0.000ns 1.163ns 0.914ns 0.740ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 25 09:14:09 2017 " "Info: Processing ended: Mon Sep 25 09:14:09 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 3 s " "Info: Quartus II Full Compilation was successful. 0 errors, 3 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
