commit 86bbbbc68b4ae0efe6926206f8477b82886dddc8
Author: BrighterW <16307110083@fudan.edu.cn>
Date:   Fri Dec 10 21:00:09 2021 +0800

    vlxseg is ok. vsxseg passes p test

commit c2760929da13253c49c18f0ced0b8526974967fd
Author: BrighterW <16307110083@fudan.edu.cn>
Date:   Fri Dec 10 19:48:40 2021 +0800

    vlsseg and vssseg pass p test

commit 536b54340c44ad73cbe6aa0bcf1c8357b330b139
Author: BrighterW <16307110083@fudan.edu.cn>
Date:   Fri Dec 10 18:59:11 2021 +0800

    vsseg passes p test

commit 1085275fe8ad33163e51cd4bb2b14faa3f31201b
Author: BrighterW <16307110083@fudan.edu.cn>
Date:   Fri Dec 10 15:44:08 2021 +0800

    vlxei and vsxei are ok

commit 110e44abdcbce843c765851f7b2ea7990a301dc1
Author: Shenwei Hu <shenweihu@outlook.com>
Date:   Wed Dec 8 15:37:11 2021 +0800

    Add vlre, vlxei, vlxseg 64 tests

commit 2ce1f30e788fb9e15c9c3560eac6e71923ef8459
Author: xinze wang <wangxinzecool@163.com>
Date:   Mon Dec 6 16:50:46 2021 +0800

    update macros

commit fc138a5b6ba556f2d1b357aaa482194dcab42556
Merge: 0f0c5e2 c441d21
Author: BrighterW <16307110083@fudan.edu.cn>
Date:   Wed Dec 1 23:10:23 2021 +0800

    Merge branch 'vector' of https://gitlab.com/kvu1/riscv-tests-vector into vector

commit 0f0c5e2210bcbfd6a662b18a110f87078e5ba0a0
Author: BrighterW <16307110083@fudan.edu.cn>
Date:   Wed Dec 1 23:07:36 2021 +0800

    viota, vmre, vmrl, vsfmb pass p test

commit c441d2195261aba2f64645ba813979385f23523d
Author: xinze wang <wangxinzecool@163.com>
Date:   Wed Dec 1 21:21:05 2021 +0800

    Add VSEW = 64 vmre_64

commit 1a7294f9252cb20f63e7ad2bfa75503292182682
Author: xinze wang <wangxinzecool@163.com>
Date:   Tue Nov 30 15:45:55 2021 +0800

    debug vsew==64 vcompress, viota, vsfmb, vsxei, (vid.v in viota.s still have problem when vsew==64)

commit 97d8f227269b67066d1162f530146bcdb9fcc1a4
Author: yifei zhu <b224hisl@yandex.com>
Date:   Tue Nov 30 12:01:04 2021 +0800

    vlre passes p test

commit 7d0010969af752d62cbb08322bfac8b61026faf9
Author: BrighterW <16307110083@fudan.edu.cn>
Date:   Mon Nov 29 21:31:59 2021 +0800

    vpopc passes p test

commit 3d90ab0d50b950e2f9165d4edc011a96a7a8c7ce
Author: BrighterW <16307110083@fudan.edu.cn>
Date:   Mon Nov 29 20:21:15 2021 +0800

    vmadc_32 is ok

commit d64402bd7caebc16864a291fbf23ccd05fb35ef2
Author: BrighterW <16307110083@fudan.edu.cn>
Date:   Mon Nov 29 19:22:44 2021 +0800

    vmulh(s)(u)_32, vadc, vdivu_32 are ok

commit 1dad0a89d525fac7e5c3f9f8186e875cee31776d
Merge: 4813094 0bc2ceb
Author: yifei zhu <b224hisl@yandex.com>
Date:   Mon Nov 29 17:49:39 2021 +0800

    Merge branch 'temp' into vector

commit 0bc2cebc685a12091072fef100c176a23e082254
Author: BrighterW <16307110083@fudan.edu.cn>
Date:   Mon Nov 29 16:25:22 2021 +0800

    vcompress and vslide pass p test

commit 481309446843d865f6b0a4ea5bccca61d6716d9f
Author: yifei zhu <b224hisl@yandex.com>
Date:   Sun Nov 28 22:47:11 2021 +0800

    vlseg is ok

commit 52f9cb23e5a4f547728c30b9d2b52009f1db205d
Author: xinze wang <wangxinzecool@163.com>
Date:   Thu Nov 25 19:15:34 2021 +0800

    Add vsew=64, vpopc, vrem, vslide_64, vmrl_64

commit a0af0f8d819e2c6695727339703e230c1598e1aa
Author: Shenwei Hu <shenweihu@outlook.com>
Date:   Thu Nov 25 08:34:35 2021 +0800

    Add batch excute spike tests scripts.

commit 19bbd4db00001886598e254c319dfbce51bae469
Author: yifei zhu <b224hisl@yandex.com>
Date:   Tue Nov 23 22:51:00 2021 +0800

    vse is ok

commit 181d3c71199af48064ed46cf053a3fde63e263cb
Author: yifei zhu <b224hisl@yandex.com>
Date:   Mon Nov 22 22:55:08 2021 +0800

    vleff are almost ok

commit f0afceab8b07eee4b6e3e1937b58145a45d85d2d
Author: yifei zhu <b224hisl@yandex.com>
Date:   Mon Nov 22 22:42:56 2021 +0800

    vsse is ok

commit 29e75818d6101a99fe25517c33c3311f1dc64cfd
Author: yifei zhu <b224hisl@yandex.com>
Date:   Fri Nov 19 19:11:49 2021 +0800

    vle-p is ok, update vleff, vslidedown, vset instructions(please use this new vset instr)

commit 594d05bef13ce06c0d44ed690950df9224983ecc
Author: BrighterW <16307110083@fudan.edu.cn>
Date:   Fri Nov 19 14:05:17 2021 +0800

    v(s)srl/sra are ok

commit 10c5855e1afd5ad459e1dc17d71e7070908e9602
Author: Shenwei Hu <shenweihu@outlook.com>
Date:   Fri Nov 19 12:35:20 2021 +0800

    Fix vleff tests

commit c68d7e640c3bc98567da247c3094b819022adb50
Author: BrighterW <16307110083@fudan.edu.cn>
Date:   Thu Nov 18 22:51:20 2021 +0800

    vsadd/sub/mul(u) are ok

commit 08fde1ad6f03b74957ba5a970170a4332f3b433e
Author: BrighterW <16307110083@fudan.edu.cn>
Date:   Thu Nov 18 18:23:38 2021 +0800

    vaadd/sub(u) are ok

commit b8f54fa58893621458878cef681b0544147fd51a
Author: Shenwei Hu <shenweihu@outlook.com>
Date:   Thu Nov 18 09:03:31 2021 +0800

    Add fixed-point-64 tests

commit 7f3f93073c807c37e45bfb2765f62e40787792fc
Author: yifei zhu <b224hisl@yandex.com>
Date:   Wed Nov 17 19:54:50 2021 +0800

    vlse is ok

commit 63fbefbb8ab713324ff5c7083b466fd990949a78
Author: BrighterW <16307110083@fudan.edu.cn>
Date:   Wed Nov 17 16:24:30 2021 +0800

    vnclip(u) are ok

commit 8c05bfe017cc45aacaaa9f664f1a015c0d9e0e6e
Author: BrighterW <16307110083@fudan.edu.cn>
Date:   Wed Nov 17 14:21:04 2021 +0800

    vrgather and vmv are ok

commit 0b8a81213c0f0f777ac8ddec618a79da652dde60
Author: BrighterW <16307110083@fudan.edu.cn>
Date:   Mon Nov 15 16:08:23 2021 +0800

    vfred*, vwred*, vfwredsum are ok

commit 9d6e59ef72c0bf67f7e13fe10e6eb26c356813d3
Author: BrighterW <16307110083@fudan.edu.cn>
Date:   Mon Nov 15 15:29:18 2021 +0800

    vred* are ok

commit ceb0a1dd3781b04289265952440b7cd71a2cc272
Author: BrighterW <16307110083@fudan.edu.cn>
Date:   Mon Nov 15 14:48:45 2021 +0800

    vwadd/sub(u) are ok

commit ad69801d9d6e4d709a2358ce01f230fe75dce984
Author: BrighterW <16307110083@fudan.edu.cn>
Date:   Mon Nov 15 14:06:21 2021 +0800

    vfncvt, vfwadd/mul/sub are ok

commit fe35d64688eaa31bdf5b69a02372dfecf70f4ff5
Author: Shenwei Hu <shenweihu@outlook.com>
Date:   Mon Nov 15 10:58:10 2021 +0800

    Add vl/s1/2/4/8 load store tests

commit b801b9674320178f624b2f1e76395cf70ff7c5bf
Author: Shenwei Hu <shenweihu@outlook.com>
Date:   Sun Nov 14 11:28:00 2021 +0800

    Add vsre, vid tests

commit 03200218e94eec85cb511d8949f82a39c7b830cf
Author: Shenwei Hu <shenweihu@outlook.com>
Date:   Sun Nov 14 10:55:30 2021 +0800

    Fix load inst. to check 2 elements

commit 2f0120915309bae45e79fef6b90042966500bafa
Author: Shenwei Hu <shenweihu@outlook.com>
Date:   Sun Nov 14 09:39:53 2021 +0800

    Add vfwadd, vnclip tests

commit 7ae2faf8f32c3f1d17cf983baedb9c17949fd4d8
Merge: 9e32101 da1af0e
Author: Shenwei Hu <shenweihu@outlook.com>
Date:   Sun Nov 14 09:14:34 2021 +0800

    Merge branch 'vector' of https://gitlab.com/kvu1/riscv-tests-vector into vector

commit da1af0e9ad65c0f686028aa142b90449612da6a1
Author: BrighterW <16307110083@fudan.edu.cn>
Date:   Sat Nov 13 14:23:49 2021 +0800

    vwmacc(u/su/us) are ok

commit b058480ecd1231dc672eb783dfee0b99786c2d6d
Author: BrighterW <16307110083@fudan.edu.cn>
Date:   Sat Nov 13 14:02:21 2021 +0800

    vfw(n)macc/sac are ok

commit e4ef7cb97c632353b13bd42efa194992c439dba7
Author: BrighterW <16307110083@fudan.edu.cn>
Date:   Sat Nov 13 13:44:53 2021 +0800

    vf(n)macc/sac/add/sub are ok

commit 9e3210162cb665df767149d686ae659198be9461
Author: Shenwei Hu <shenweihu@outlook.com>
Date:   Sat Nov 13 11:04:06 2021 +0800

    Add vwadd, vwsub, vnsra, vnsrl tests

commit a9b89c1b990a6967e27400510988df27735552bb
Author: BrighterW <16307110083@fudan.edu.cn>
Date:   Fri Nov 12 21:58:21 2021 +0800

    vfadd/sub/mul, vf(n)macc/sac are ok

commit 765a1eda342dc8b5f7b8390e4a5564d6663b977b
Author: Shenwei Hu <shenweihu@outlook.com>
Date:   Fri Nov 12 16:01:48 2021 +0800

    Add vfwredosum test

commit e2897e053819db68845de863c831836a413db87a
Author: little-blue <wangxinzecool@163.com>
Date:   Fri Nov 12 07:25:46 2021 +0000

    Update available_tests.md

commit 3de33c2701db04f75ab4cceb4fb16111a23fbe7f
Author: xinze wang <wangxinzecool@163.com>
Date:   Fri Nov 12 13:55:10 2021 +0800

    Add vwredsum vwredsumu

commit 2c4d687e814fd604400fabe2eb3fb7b0129e8b77
Author: Shenwei Hu <shenweihu@outlook.com>
Date:   Thu Nov 11 20:38:34 2021 +0800

    add vwadd.vv/vx test

commit 90f6b99c559da5903b617376a19c396b1e9e34dc
Author: BrighterW <16307110083@fudan.edu.cn>
Date:   Thu Nov 11 18:25:38 2021 +0800

    vfmerge and vmfeq are ok

commit c759327fd626e841e76cc31a5928f1a28933f273
Author: BrighterW <16307110083@fudan.edu.cn>
Date:   Thu Nov 11 16:34:36 2021 +0800

    vfmax and vfmin are ok

commit 79ab1ef9414b16cb49fbdc8dfd0106d01f1fc418
Merge: 2bc7a2e d962a87
Author: BrighterW <16307110083@fudan.edu.cn>
Date:   Wed Nov 10 16:43:55 2021 +0800

    vfclass, vfrec, vfsqrt, vfcvt, vfwcvt are ok

commit 2bc7a2e1f156f68045f8fe41905a61592cd07b8a
Author: BrighterW <16307110083@fudan.edu.cn>
Date:   Wed Nov 10 16:42:11 2021 +0800

    vfclass, vfrec, vfsqrt, vfcvt, vfwcvt are ok

commit d962a87a65665f593c7144c43f9116e0e47c920c
Author: Shenwei Hu <shenweihu@outlook.com>
Date:   Wed Nov 10 16:38:21 2021 +0800

    Add vmv, vside, vmre tests

commit 5ae76ed6a39d916485c55ee03d6473413dffe6a6
Merge: ccbd020 36a037e
Author: BrighterW <16307110083@fudan.edu.cn>
Date:   Wed Nov 10 15:35:31 2021 +0800

    Merge branch 'vector' of https://gitlab.com/kvu1/riscv-tests-vector into vector

commit ccbd02031b42af3267d6e472d55bb5d087a4b1c0
Author: BrighterW <16307110083@fudan.edu.cn>
Date:   Wed Nov 10 15:34:07 2021 +0800

    vfsgnj, vmflt, vmfgt are ok

commit 36a037e94d0ff0c0df1e3ac0916b8f08fdcc798c
Author: Shenwei Hu <shenweihu@outlook.com>
Date:   Wed Nov 10 09:12:56 2021 +0800

    Add viota, vcompress, vpopc, vrgather tests

commit 206e03a159d5b2c9b4646286a0b8a3fd8b3d1309
Author: Shenwei Hu <shenweihu@outlook.com>
Date:   Tue Nov 9 11:49:58 2021 +0800

    Add TEST_CASE_LOOP, viota test

commit 28527ff6edc3f2bb901318420f1418bed709225a
Author: Shenwei Hu <shenweihu@outlook.com>
Date:   Tue Nov 9 10:59:55 2021 +0800

    Add vmrl vsfmb(15.1, 15.4-6) tests.

commit 1d579a276cf2271e8d050db2f96e06aaba7eef04
Author: BrighterW <16307110083@fudan.edu.cn>
Date:   Mon Nov 8 20:52:43 2021 +0800

    vfdiv is ok

commit 048cc2151f6cd30eb7cf134226c7fc1458e4279d
Merge: 303e859 729841f
Author: BrighterW <16307110083@fudan.edu.cn>
Date:   Mon Nov 8 20:12:48 2021 +0800

    Merge branch 'vector' of https://gitlab.com/kvu1/riscv-tests-vector into vector

commit 303e8599b4d80dee91cf4470c9a6fbb152c68ce2
Author: BrighterW <16307110083@fudan.edu.cn>
Date:   Mon Nov 8 20:06:44 2021 +0800

    vext is ok

commit 729841f562e0621aecb88e9d9bc6f0a7f099e993
Merge: 38561e7 5f22ac0
Author: Shenwei Hu <shenweihu@outlook.com>
Date:   Mon Nov 8 12:02:57 2021 +0800

    Merge branch 'vector' of https://gitlab.com/kvu1/riscv-tests-vector into vector

commit 38561e7c2f9d70dc718a497b4f105dd63b4eb28d
Author: Shenwei Hu <shenweihu@outlook.com>
Date:   Mon Nov 8 12:01:55 2021 +0800

    Add vsre, vadc, vmadc test

commit 5f22ac0e9dc10ae9ddb839d3d07346957baa83e0
Author: yifei zhu <b224hisl@yandex.com>
Date:   Mon Nov 8 11:48:04 2021 +0800

    vlse is ok

commit c49e7357aa4454375394207387fc7f15f1705cad
Author: Shenwei Hu <shenweihu@outlook.com>
Date:   Mon Nov 8 11:03:46 2021 +0800

    Add vssrl, vnclipu tests

commit 76be4974f32173a7e06158a595a3c7152fd5dbfa
Author: Shenwei Hu <shenweihu@outlook.com>
Date:   Fri Nov 5 11:57:59 2021 +0800

    Add vsmul, vssrl, vssra tests

commit 865a654058f86daec8f7f43af087476d8f37db7d
Author: yifei zhu <b224hisl@yandex.com>
Date:   Thu Nov 4 19:58:19 2021 +0800

    update available_tests.md

commit 61eb2646428635d11ce2edbce7a56195c1c537f7
Author: Shenwei Hu <shenweihu@outlook.com>
Date:   Thu Nov 4 16:19:58 2021 +0800

    Add vaadd, vasub test

commit 6bb67d5b31bae7b56e9b014a8191a0fe165ab584
Author: Shenwei Hu <shenweihu@outlook.com>
Date:   Thu Nov 4 11:10:09 2021 +0800

    Add vsadd, vssub tests

commit 9c87fbc2a35d311d22530a32a92dfc33860aa377
Author: Shenwei Hu <shenweihu@outlook.com>
Date:   Wed Nov 3 16:58:34 2021 +0800

    Add vlre test

commit 7c62191d321419c89b7d60614fce2f1b1dbed642
Author: Shenwei Hu <shenweihu@outlook.com>
Date:   Tue Nov 2 20:50:40 2021 +0800

    Add 7.4-7.8 tests

commit cd4edec90bc046956aba8e9c1984b8d90f1ad606
Author: Shenwei Hu <shenweihu@outlook.com>
Date:   Tue Nov 2 16:28:37 2021 +0800

    Add vlxei, vsxei tests

commit 90e587a58ce8ee85e0b24b2c93f6fb5feb3b857c
Author: Shenwei Hu <shenweihu@outlook.com>
Date:   Tue Nov 2 12:07:58 2021 +0800

    Fix vfcvt bug

commit 043a58ab3d7a8cad29f3361b878bb68c659d9c0f
Author: Shenwei Hu <shenweihu@outlook.com>
Date:   Tue Nov 2 11:05:39 2021 +0800

    Add vle, vse tests, fix vlse, vsse

commit 00047ff297b763edf2f7ab1a2ab202129d6e7ada
Author: Shenwei Hu <shenweihu@outlook.com>
Date:   Tue Nov 2 08:51:53 2021 +0800

    Fix vext, vsse

commit 558656d8ea2c76e43c6d17ab25a3c8120b0a525c
Author: Shenwei Hu <shenweihu@outlook.com>
Date:   Mon Nov 1 19:02:35 2021 +0800

    Add vfwcvt.f.f.v, vfrec tests

commit 6e0203d94d431fb5b297973fdd4cfbed4b5a0584
Author: Shenwei Hu <shenweihu@outlook.com>
Date:   Mon Nov 1 17:14:51 2021 +0800

    Add vfcvt, vfwcvt tests

commit 06bf836acfb71c80510e893a5f7f4c2ca5c161f9
Author: Shenwei Hu <shenweihu@outlook.com>
Date:   Mon Nov 1 10:27:18 2021 +0800

    Add vfclass, vfmerge tests

commit 3f8645dac0b40da1038d2018a34055a2a0f4ab34
Author: Shenwei Hu <shenweihu@outlook.com>
Date:   Mon Nov 1 09:05:31 2021 +0800

    Add vfsqrt test

commit b7b6140be842fd9866bb52dff5067acb39326b0c
Author: BrighterW <16307110083@fudan.edu.cn>
Date:   Fri Oct 29 16:23:30 2021 +0800

    vsll is ok

commit a7cd158ebebf805a866060e4ade28fb7b2758806
Author: yifei zhu <b224hisl@yandex.com>
Date:   Fri Oct 29 15:58:47 2021 +0800

    vmseq,vmsgt,vmsgtu,vmsle,vmsleu,vmslt,vmsltu,vmsne are ok

commit 0ae581ee4dd6ef8cdbbf291c92fab0ec625132d6
Author: BrighterW <16307110083@fudan.edu.cn>
Date:   Thu Oct 28 18:43:30 2021 +0800

    vand, vor, vxor are ok

commit 5556179a7963e6d2906cbf111d5fdb1f94bf518c
Author: BrighterW <16307110083@fudan.edu.cn>
Date:   Thu Oct 28 17:08:05 2021 +0800

    vmax, vmaxu, vmin, vminu are ok

commit 5a536884615388043063f663a15d37920ab8190b
Author: Shenwei Hu <shenweihu@outlook.com>
Date:   Thu Oct 28 10:38:19 2021 +0800

    Add floating-point compare instructions tests

commit cefcb381228e245db51d82874f2562d8634eac76
Author: yifei zhu <b224hisl@yandex.com>
Date:   Wed Oct 27 21:21:35 2021 +0800

    vmacc,vmadd,vnmsac,vnmsub are ok

commit d871a0d76cedc1a0d2a5ad28a32c7d87ef657f12
Author: Shenwei Hu <shenweihu@outlook.com>
Date:   Wed Oct 27 17:07:57 2021 +0800

    Add vfmax, vfmin, vfsgnj tests

commit 7f2a56035647fedfd1179f5cda4d099f839e9fc7
Author: little-blue <wangxinzecool@163.com>
Date:   Wed Oct 27 07:34:21 2021 +0000

    Update available_tests.md

commit 820776646ad46ed3e8470227ff56e1f64bdadf7d
Author: xinze wang <wangxinzecool@163.com>
Date:   Wed Oct 27 15:26:09 2021 +0800

    Add vfredmax vfredmin vfredosum vfredusum

commit 8b28cf12b67d41bb3c55cef0d60547cefc8249a3
Author: xinze wang <wangxinzecool@163.com>
Date:   Wed Oct 27 14:08:45 2021 +0800

    Add vredmax vredmin vredor

commit e698de8dbf91f1b85541029612408f25e95c364c
Author: BrighterW <16307110083@fudan.edu.cn>
Date:   Wed Oct 27 13:41:00 2021 +0800

    vrem and vremu are ok

commit 263c8b18ef8b6ed6a6509f2540c79a2d56abffb8
Author: yifei zhu <b224hisl@yandex.com>
Date:   Tue Oct 26 21:41:54 2021 +0800

    vwmul is ok

commit ecd7e30a0fad54d6c38e9e56d0344f737627cee1
Author: Shenwei Hu <shenweihu@outlook.com>
Date:   Tue Oct 26 17:35:54 2021 +0800

    Add vfsqrt test

commit b79f62d454954ddfb803f17c4da33caef2a8454b
Merge: cdf6d7f 95fe240
Author: Shenwei Hu <shenweihu@outlook.com>
Date:   Tue Oct 26 17:32:46 2021 +0800

    Merge branch 'vector' of https://gitlab.com/kvu1/riscv-tests-vector into vector

commit 95fe24079a5beac835a5e6a18c3b60c1a38d731e
Author: BrighterW <16307110083@fudan.edu.cn>
Date:   Tue Oct 26 16:55:02 2021 +0800

    vdiv is ok

commit cdf6d7fbe1ed8501b649c4f85f9d0888e818a840
Author: Shenwei Hu <shenweihu@outlook.com>
Date:   Tue Oct 26 16:00:55 2021 +0800

    Add floating-point multiply-add tests (13.6-7)

commit 08d5668f8c0d05c812c1687c571234c8dffe1345
Author: Shenwei Hu <shenweihu@outlook.com>
Date:   Tue Oct 26 15:06:22 2021 +0800

    Add vfwmul.vv/vf, vfwsub.vv/vf tests

commit 3d9e66cd3f6dc864d03fdaa4f9fbf6ad496e9e2d
Author: yifei zhu <b224hisl@yandex.com>
Date:   Tue Oct 26 14:53:25 2021 +0800

    vmul is ok

commit 3195084d14c7728ed8e6926c25c2c79d50b9d07b
Author: yifei zhu <b224hisl@yandex.com>
Date:   Tue Oct 26 13:27:48 2021 +0800

    update available_test.md

commit 1b67acbbd2e175004077d1c90a13a8b9f9abc2b9
Author: Shenwei Hu <shenweihu@outlook.com>
Date:   Tue Oct 26 09:53:31 2021 +0800

    Add vfwadd.vv/vf tests

commit 27f341e65bf70a7684135855cf737c8078414b59
Merge: 3d4c950 d5897ec
Author: Shenwei Hu <shenweihu@outlook.com>
Date:   Sun Oct 24 19:50:33 2021 +0800

    Merge branch 'vector' of https://gitlab.com/kvu1/riscv-tests-vector into vector

commit 3d4c9501b54694b6950e3e6b87d8fe00cab887d3
Author: Shenwei Hu <shenweihu@outlook.com>
Date:   Sun Oct 24 19:42:10 2021 +0800

    Add vfsub, vfmul, vfdiv tests

commit e3a240957aeaf35487ef68fa62393f227c934ac4
Author: Shenwei Hu <shenweihu@outlook.com>
Date:   Sun Oct 24 19:34:29 2021 +0800

    Fix FP_TEST_CASE, using feq to compare correctval

commit d5897ec31a06f7cd8fe57f21a35a234acdc42182
Author: yifei zhu <b224hisl@yandex.com>
Date:   Sun Oct 24 15:26:02 2021 +0800

    vsub, vrsub is ok

commit a26df8029b190aed9fe4c6e433543ae8053da967
Author: yifei zhu <b224hisl@yandex.com>
Date:   Sun Oct 24 13:33:52 2021 +0800

    update available_tests.md (Mark passed tests as green)

commit 47033adbd601814c92151d693ecc0509b5c9190d
Author: xinze wang <wangxinzecool@163.com>
Date:   Fri Oct 22 18:43:51 2021 +0800

    ./rv64uv/vredand

commit 2c8e8e053720e2d85f5e8cd974701f0d7f64cafb
Author: Shenwei Hu <shenweihu@outlook.com>
Date:   Fri Oct 22 13:43:40 2021 +0800

    Upload available_tests.md

commit fccee3368afc316be9ed0277dc01d4f623b517c9
Author: Shenwei Hu <shenweihu@outlook.com>
Date:   Fri Oct 22 12:15:03 2021 +0800

    Fix vfadd, vlse, vsse bugs.

commit d52be235462ae5dddbe0bc1d393f23814b969627
Author: Shenwei Hu <shenweihu@outlook.com>
Date:   Fri Oct 22 12:00:38 2021 +0800

    Fix vdivu, vmulh tests, 2 editions for 32/64 vsew

commit 0084a1d6a741de00fff8ca945e70d2628247c04f
Author: kvu1 <kvu@rivai.tech>
Date:   Thu Oct 21 14:22:16 2021 -0700

    Added vfadd, vlse, vsse tests

commit 6e126ea0c6225f14984cad452e6fd86bad4c229b
Author: yifei zhu <b224hisl@yandex.com>
Date:   Thu Oct 21 07:24:24 2021 +0000

    Upload available tests.xlsx

commit 450cd5a5e0b29def0005bec06cee6c6f9edae7a8
Author: yifei zhu <b224hisl@yandex.com>
Date:   Thu Oct 21 07:23:53 2021 +0000

    Delete available tests.xlsx

commit b643f0142ac786ff999e88ba112ef7f30e761fc9
Author: yifei zhu <b224hisl@yandex.com>
Date:   Thu Oct 21 12:30:16 2021 +0800

    add an excle to track available tests

commit bdf4cf9d1d02ccd9b2cc1660da42b6672ce61e7d
Author: Shenwei Hu <shenweihu@outlook.com>
Date:   Wed Oct 20 22:32:23 2021 +0800

    Fix test files bugs.

commit 38b8f858b5418c516c63248e73a496d760ceaa52
Author: Shenwei Hu <shenweihu@outlook.com>
Date:   Wed Oct 20 22:29:42 2021 +0800

    Change all operands of widen instrctions to 32-bits.

commit 9dc21e9fd82b345eabacbfb8bbbf3afa04848a9c
Author: Shenwei Hu <shenweihu@outlook.com>
Date:   Wed Oct 20 22:27:16 2021 +0800

    Update TEST_CASE to compare only low VSEW-bits. Fix Sign-Extend macro bug.

commit e885506fccf908a642f23eefaa6519bd95f6e3e7
Author: kvu1 <kvu@rivai.tech>
Date:   Mon Oct 18 17:42:08 2021 -0700

    Added vwmacc, vwmaccu, vwmaccus, vwmavvsu tests

commit 28015fd993acfc2c05573eb313fb28b17c0c4197
Author: kvu1 <kvu@rivai.tech>
Date:   Mon Oct 18 16:35:43 2021 -0700

    Fixed all tests for instructions with widened results

commit 479efe0e4bae7e21adfa08886e4144c9927b1d89
Author: kvu1 <kvu@rivai.tech>
Date:   Mon Oct 18 16:13:11 2021 -0700

    Changed vsew target to 32, added vector enable code and vset vsew 32 code to all tests

commit 0ceb975f359be108c91cd39bd79523f1b8f1ca9b
Author: Shenwei Hu <shenweihu@outlook.com>
Date:   Thu Oct 14 10:22:03 2021 +0800

    Added vmacc, vmadd, vnmsac, vnmsub tests.

commit 09bfddd918aad1a85d92b4bba78cfaf189b5c79f
Merge: 65ae2e3 1ccd08c
Author: Shenwei Hu <shenweihu@outlook.com>
Date:   Thu Oct 14 10:10:35 2021 +0800

    Merge branch 'vector' of https://gitlab.com/kvu1/riscv-tests-vector into vector

commit 1ccd08c8b4e7059ce7f44964fd42aaa597f53057
Author: kvu <kvu@rivai.tech>
Date:   Wed Oct 13 15:25:31 2021 -0700

    Added vmseq, vmsne, vmsltu, vmslt, vmsleu, vmsle, vmsgtu, vmsgt tests

commit 3400702e01da13fb9d115a8815d390bdf5c99d85
Author: kvu <kvu@rivai.tech>
Date:   Wed Oct 13 14:32:32 2021 -0700

    Added vmin, vminu, vmax, vmaxu tests

commit 65ae2e35e7594b6b42dcd610de7b58757a01f272
Author: Shenwei Hu <shenweihu@outlook.com>
Date:   Tue Oct 12 09:10:38 2021 +0800

    Added vwmul, vwmulu, vwmulsu tests

commit 15c6bf514a7962066fd781b2aa78d0e9d7fb399f
Author: kvu <kvu@rivai.tech>
Date:   Mon Oct 11 15:33:57 2021 -0700

    Added vnsrl, vnsra tests

commit c37ecab7a2c3ff1710edf804854e04492c271861
Author: kvu <kvu@rivai.tech>
Date:   Mon Oct 11 15:08:15 2021 -0700

    Added vsll, vsra, vsrl tests

commit 199707fd4d5c780ad34b10f705e03e6d432e8f45
Author: kvu <kvu@rivai.tech>
Date:   Mon Oct 11 14:46:10 2021 -0700

    Added vand, vor, vxor tests

commit de2bba4a2b56ccdec53d2da361e54355d93ad108
Author: Shenwei Hu <shenweihu@outlook.com>
Date:   Sat Oct 9 10:05:56 2021 +0800

    Added vdiv, vdivu, vrem, vremu tests.

commit 0424812433fd17fa32ae131a3abfeb1b05755969
Author: Shenwei Hu <shenweihu@outlook.com>
Date:   Sat Oct 9 10:05:14 2021 +0800

    Fixed vmul, vmulhu, vmulhsu bugs.

commit 8d041a949f09d3c8336c7921c820e27f5f50f342
Author: Shenwei Hu <shenweihu@outlook.com>
Date:   Fri Oct 8 09:47:42 2021 +0800

    Added vmul, vmulh, vmulhu, vmulhsu tests

commit ba4904065bf533a69e1b3c567ae10f0bbdbbacbe
Author: kvu <kvu@rivai.tech>
Date:   Thu Oct 7 15:17:15 2021 -0700

    Added vext tests

commit a479cae775135712fe7fb2e64324db116d5d0fd3
Author: kvu <kvu@rivai.tech>
Date:   Tue Oct 5 17:33:56 2021 -0700

    Updated vwadd, vwaddu, vsub, vrsub, vwsub, vwsubu tests

commit a7f0bfe6efc198769e09280a9be502d08a03d699
Author: kvu <kvu@rivai.tech>
Date:   Tue Oct 5 16:28:31 2021 -0700

    Updated vadd, vwadd, vwaddu tests

commit 1f6d6cd08d1098b27b628393413a750249cc6d78
Author: kvu <kvu@rivai.tech>
Date:   Tue Oct 5 14:30:15 2021 -0700

    Updated vector test macros and vadd tests

commit 4901943ece56c93158d6755b0dd8e1c8d84940ca
Merge: 0b654e0 b1a59bb
Author: kvu <kvu@rivai.tech>
Date:   Tue Oct 5 13:12:57 2021 -0700

    Merge branch 'vector' of https://gitlab.com/kvu1/riscv-tests-vector into vector

commit 0b654e085463a8ba18e31e162e136bb27ce2b324
Author: kvu1 <kvu@rivai.tech>
Date:   Mon Oct 4 15:41:28 2021 -0700

    Started adding rv64uv tests/macros for arith instrs

commit b1a59bbb2cc3c1b5f6da13fb5583d1330f377599
Author: jin.xia-rivai <jin.xia@rivai-ic.com.cn>
Date:   Mon Oct 4 15:41:28 2021 -0700

    Started adding rv64uv tests/macros for arith instrs

commit e30978a71921159aec38eeefd848fca4ed39a826
Author: Daniel Lustig <dlustig@nvidia.com>
Date:   Thu Jul 22 18:02:17 2021 -0400

    Fix #352 (#353)
    
    Thanks to @pdonahue-ventana for pointing this out

commit ba136064eeb7d68d735deb2346c77812212927d3
Author: Daniel Lustig <dlustig@nvidia.com>
Date:   Wed Jul 21 17:50:43 2021 -0400

    Move the Svnapot test to its own folder (#351)
    
    ...since not all implementations will support it

commit 133856db5b8b3c0db249cae574154cdc2e50f3a5
Author: Andrew Waterman <andrew@sifive.com>
Date:   Mon Jul 19 18:16:58 2021 -0700

    Bump env
    
    Fixes #350

commit fb2d8ecfc7eea169879faa619bd605ccba4fcf6e
Author: Daniel Lustig <dlustig@nvidia.com>
Date:   Mon Jul 19 19:09:41 2021 -0400

    Add a test for Svnapot (#349)

commit eeacd5507db7a0f50ca8c4f27aff220fcbb60bdf
Author: Luke Wren <wren6991@gmail.com>
Date:   Mon Jul 19 22:58:15 2021 +0100

    Debug tests: catch write to nonexistent trigger registers in entry.S (#348)

commit 5ce1c35621b19b62fc02b74c27995fb7be74a11c
Author: mymatin <38979403+mymatin@users.noreply.github.com>
Date:   Wed Jun 30 03:05:33 2021 +0800

    Update README.md (#342)

commit 30e15bf5e7bab7af7153aa9234613b12135304f2
Author: Tim Newsome <tim@sifive.com>
Date:   Tue Jun 8 10:54:11 2021 -0700

    Tweaks for multispike. (#339)
    
    1. Don't run all tests in multi-spike. Extra coverage is negligible, and
    it just takes too long.
    2. Increase a few timeouts.

commit 1b2c3ea84a7f8d8a833fca4d2b9aebb7d1ba4269
Author: Andrew Waterman <andrew@sifive.com>
Date:   Tue Jun 1 23:52:43 2021 -0700

    Enable access to cycle counter before trying to write it
    
    There are two reasons that writing the cycle counter might trap:
    - Because it's a read-only CSR
    - Because mcounteren.CY=0 or scounteren.CY=0
    
    We want to make sure we're testing the first property, so set up
    the other bits accordingly.

commit 3e175a094ff15ea28ae173af8f00a36c5ed9d296
Author: Andrew Waterman <andrew@sifive.com>
Date:   Tue Jun 1 23:50:30 2021 -0700

    Test all four ways of reading a read-only CSR

commit 09cfdaacd9322cf0ac94818d8c852e1f4dc5bc4f
Author: Tim Newsome <tim@sifive.com>
Date:   Thu May 20 11:52:21 2021 -0700

    Test multiple heterogeneous spike instances. (#338)

commit 069ccc6b8677889f24c259a6b8b267f2233a7dfe
Author: SLAMET RIANTO <59614506+slametr-sifive@users.noreply.github.com>
Date:   Wed May 12 16:47:04 2021 -0500

    Fix for rv64mi/sbreak and rv64mi/scall that I broke in my previous commit: (#337)
    
    Added "#define stvec mtvec" under __MACHINE_MODE ifdef.
    
    Co-authored-by: Slamet Rianto <slametr@gamma04.internal.sifive.com>

commit c22b105d5a333cce3b2bef1ef3a0d2b773a54dd5
Author: SLAMET RIANTO <59614506+slametr-sifive@users.noreply.github.com>
Date:   Mon May 10 17:25:00 2021 -0500

    Fixes for illegal.S to support Bare-SMode and sbreak.S & scall.S to support CLIC mode. (#336)
    
    illegal.S:
    - After the test enters supervisor mode, check if paging is supported.
    - If paging is NOT supported (i.e. Bare S-mode), jump to a new section of code that checks the following:
    -- SFENCE.VMA causing illegal instruction trap regardless of TVM.
    -- Access to SATP does not trap.
    -- Jump to the same TSR check as regular S-mode
    -- End test
    
    sbreak.S & scall.S:
    - Before checking for scause, check if the core is in CLIC-mode (mtvec[1]).
    - If we're in CLIC-mode, mask off scause bits[(XLEN-1):8] before checing its value.
    - Otherwise, don't mask off any scause bits as in the original test.
    
    Co-authored-by: Slamet Rianto <slametr@gamma04.internal.sifive.com>

commit c9f43c1652c1d8abf85f3466f41ffd5ec4d911d6
Author: Tim Newsome <tim@sifive.com>
Date:   Fri May 7 11:49:42 2021 -0700

    Test daisy chained homogeneous spike instances. (#334)
    
    * Test debugging multiple spikes in a daisy chain.
    
    * Hugely speed up rbb_daisychain.
    
    Now 2 dual-hart spikes are less than 4x slower than a single dual-hart
    spike.
    
    * WIP
    
    * Test daisy chained homogeneous spike instances.
    
    For OpenOCD, this means we're checking that we can talk to multiple
    TAPs. Next up is heterogeneous testing.
    
    * Enable Sv48Test.
    
    Didn't mean to disable it with this commit.
    
    * Test authentication again.
    
    Another change I hadn't meant to push...

commit 1b05661baa79f03830f5ddefa999dc7aaf7b1ce1
Author: Tim Newsome <tim@sifive.com>
Date:   Tue Apr 13 14:41:45 2021 -0700

    Add FreeRTOS smoke tests. (#333)
    
    * Add FreeRTOS smoke tests.
    
    Make sure that OpenOCD can access all threads in a FreeRTOS binary on
    single-hart RV32 and RV64.
    
    * Also test `-rtos FreeRTOS`.

commit 1ce128fa78c24bb0ed399c647e7139322b5353a7
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Feb 11 10:04:25 2021 -0800

    Add early_applicable() to a few tests. (#325)
    
    It's faster to figure out there that the test is going to N/A.

commit 8b90534d16ed57ba3a41645aee0d045ba83c3e05
Author: Andrew Waterman <andrew@sifive.com>
Date:   Mon Feb 1 16:27:20 2021 -0800

    Align mtvec in rv32mi-p-shamt test
    
    Resolves #323

commit ea85805fe1fbdd68a76a3d8634dbe8ecf980141b
Author: Andrew Waterman <andrew@sifive.com>
Date:   Mon Feb 1 16:23:17 2021 -0800

    Prevent GCC from pattern-matching the memset implementation
    
    Otherwise, we get infinite recursion.
    
    Resolves #321
    Resolves #322

commit e75931826097c741f274212a49302e39ca597168
Author: Tim Newsome <tim@sifive.com>
Date:   Mon Jan 25 11:26:51 2021 -0800

    Smoketest that vl and vtype can be modified. (#320)

commit e35ee2822f3ffa3c24e7c857c3688f8f260cd98c
Author: Paul Donahue <48959409+pdonahue-ventana@users.noreply.github.com>
Date:   Fri Jan 8 18:32:03 2021 -0800

    Don't rely on the implementation-specific WFI time limit (#318)
    
    * Bump riscv-test-env
    
    * Merge master
    
    * Don't assume that mscratch is initialized to a particular value on reset
    
    * Remove testcase that relies on the implementation-specific WFI time limit being 0.

commit 474323978e1773c4dcefbe085933daa5e955665b
Author: Tim Newsome <tim@sifive.com>
Date:   Fri Jan 8 13:04:47 2021 -0800

    Disable V extension when compiler doesn't support it. (#317)
    
    This allows the vast majority of these tests to work with compilers that
    don't support the V extension yet, which is helpful for people who
    aren't using a vector branch of the compiler.
    
    Specifically, this will hopefully allow us to run regression tests
    against OpenOCD on every change, per
    https://github.com/riscv/riscv-openocd/pull/563.

commit cd6ebbc31cea80d396b8d6ecaebf96925a8937aa
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Jan 7 16:12:14 2021 -0800

    Park other harts in TranslateTest. (#313)
    
    This fixes an intermitten failure when running these tests.

commit 363e5cf20ec969e983f4ea1d86ab77838df122e3
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Jan 7 12:50:46 2021 -0800

    Stop testing `-rtos riscv`. (#314)
    
    As of tomorrow that feature is officially no longer supported in
    OpenOCD, so stop testing it.

commit 94be3245041c5102f5fdd8016b4ca98a578d6512
Author: Ben Marshall <ben-marshall@users.noreply.github.com>
Date:   Mon Jan 4 23:22:53 2021 +0000

    Disable rv32ua/rv64ua LR/SC test case 4 (#316)
    
    - After discussion in riscv/riscv-tests#315, disable this test case, as it
      makes implementation assumptions which are not valid with respect to the
      specification.
    
    - Leave code present but commented out.
    
     On branch dev/benm-disable-lrsc-test-4
     Changes to be committed:
            modified:   isa/rv64ua/lrsc.S

commit 7d069666a5841e5e5b3ba1723c6af26925a35a9c
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Dec 31 12:48:19 2020 -0800

    Make HiFiveUnleashed tests clean.
    
    HiFiveUnleashed-flash fails som address translation tests. Possibly that
    would be fixed when https://github.com/riscv/riscv-tests/pull/313
    merges.

commit 3496243928e3dbd562dd84bcf9e6222221d423e5
Author: Tim Newsome <tim@sifive.com>
Date:   Fri Dec 18 15:16:47 2020 -0800

    Add test for new OpenOCD `riscv info` command. (#310)

commit f7e9ef1008cbdf1c04ad9eb0ccf14e09ed53f3b2
Author: Tim Newsome <tim@sifive.com>
Date:   Fri Dec 18 12:56:13 2020 -0800

    Revive and expand invalid read test. (#309)
    
    This test would have found
    https://github.com/riscv/riscv-openocd/issues/559.

commit b0b3d24db5e85fd07a608f179de1714cef2ae944
Author: Kathlene Hurt <kathlenerose.hurt@sifive.com>
Date:   Wed Dec 16 16:54:30 2020 -0600

    Refactor rv64ud structural test to match format of other tests (#311)
    
    * Refactored rv64ud structural test to use pass/fail macros and test numbers
    
    * More clean up so test actually jumps to fail label

commit 67cb46859f51e71d4fc17df22673d7410056fbb7
Author: Tim Newsome <tim@sifive.com>
Date:   Mon Dec 14 12:40:54 2020 -0800

    Add tests for memory sampling feature. (#300)

commit cbeadfda33ba8bc04b620a49bda8873fd52b9f1c
Author: Takahiro <hogehoge@gachapin.jp>
Date:   Tue Dec 8 00:08:46 2020 -0800

    Add rd=x0 test case to csr test (#308)

commit 4a54e2b7d89343798fcbbdf07d9a061d8a5b651e
Author: Takahiro <hogehoge@gachapin.jp>
Date:   Mon Dec 7 16:15:49 2020 -0800

    Fix minor typo (#307)

commit 58eb560a84ea2d6a392f7e75bba649a0c5946617
Author: Andrew Waterman <andrew@sifive.com>
Date:   Fri Nov 20 19:22:53 2020 -0800

    Only attempt to build tests supported by compiler
    
    Resolves #303

commit 5f8a4918c6482e65c67a2b7decd5c2af3e3fe0e5
Author: Chih-Min Chao <48193236+chihminchao@users.noreply.github.com>
Date:   Wed Nov 11 17:09:15 2020 +0800

    add zfh (float16) test case and related macros (#301)
    
    * ext: add zfh extension test case and related macro
    
    Signed-off-by: Chih-Min Chao <chihmin.chao@sifive.com>
    
    * build: add zfh to target
    
    Signed-off-by: Chih-Min Chao <chihmin.chao@sifive.com>

commit c4217d88bce9f805a81f42e86ff56ed363931d69
Author: Sandeep Rajendran <41020830+SandeepRajendran@users.noreply.github.com>
Date:   Mon Oct 19 13:23:43 2020 -0700

    use registers present on rv32e (#299)

commit 44b343d191b9154801f712968ac0e1a22b458da0
Author: Sandeep Rajendran <41020830+SandeepRajendran@users.noreply.github.com>
Date:   Thu Oct 15 16:34:56 2020 -0700

    bump env (#298)

commit ce7ec3b6b113f81f2afd362b4ea330d37e3b3df1
Author: Samuel Obuch <samuel.obuch17@gmail.com>
Date:   Thu Oct 8 20:52:47 2020 +0200

    Expose registers on all harts in openocd cfgs (#297)

commit f1d5f44abc6fd7fc7b9edf65d61cb2154900157f
Author: Moritz Schneider <Moschn@users.noreply.github.com>
Date:   Fri Oct 2 18:52:42 2020 +0200

    Modify PMP benchmark to detect granularity (#295)

commit a5d8386eb08cd47df56bf8170bcaf9e1f9b92c13
Author: Tim Newsome <tim@sifive.com>
Date:   Mon Aug 31 13:23:18 2020 -0700

    Add test for `riscv repeat_read`. (#293)

commit 14f08f823f58a0d707766a7d1fc7943efb5967b3
Author: Tim Newsome <tim@sifive.com>
Date:   Wed Aug 12 09:04:01 2020 -0700

    Point people at a compiler that supports vectors. (#290)
    
    Addresses #289.

commit f68760e7e0295a03ccf3147571f4254cc352e4fc
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Aug 6 08:50:43 2020 -0700

    Add enable_rtos_riscv (#288)
    
    This is now required to use `-rtos riscv`.
    Addresses the aside mentioned in #287.

commit 3261a3107b7b921dfcc577282e715e2e2fba60ea
Author: Andrew Waterman <andrew@sifive.com>
Date:   Tue Jul 14 13:04:54 2020 -0700

    bump env to fix #286

commit f92842f91644092960ac7946a61ec2895e543cec
Author: Tim Newsome <tim@sifive.com>
Date:   Wed Jul 1 08:28:11 2020 -0700

    Make pylint happy. (#285)

commit 08674a7bca3456d8c7dd5aff32e01203b4c02496
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Jun 25 15:34:27 2020 -0700

    Add manual hwbp test. (#283)
    
    Make sure OpenOCD cooperates when a user sets a trigger by writing
    tselect/tdata* directly.

commit 944704e224e534d5371fe6da246552c7f7fe831a
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Jun 25 15:34:08 2020 -0700

    Create a more sophisticated vector test (#284)
    
    * WIP
    
    * WIP
    
    * Vector test seems to work well with spike.
    
    * Check a0 in case the program didn't work right.
    
    * Return not applicable if compile doesn't support V

commit fbe74f48e16be28a2b360e8a9e845b01d9e4b167
Author: Tim Newsome <tim@sifive.com>
Date:   Tue May 26 12:37:09 2020 -0700

    Test semihosting calls (#280)
    
    * Add a basic semihosting test.
    
    * Need to configure semihosting on each target.
    
    * WIP
    
    * Parse "cannot insert breakpoint" message.
    
    Also use sys.exit instead of exit, per new pylint's suggestion.

commit bc4c1d2866b896f6234d19111993fae4a9f47d74
Author: Tim Newsome <tim@sifive.com>
Date:   Mon May 18 14:43:01 2020 -0700

    Parse "cannot insert breakpoint" message. (#279)
    
    Also use sys.exit instead of exit, per new pylint's suggestion.

commit 92c91718ae46f28441018e1d4054a196f381a412
Author: Paul Donahue <48959409+pdonahue-ventana@users.noreply.github.com>
Date:   Wed May 13 16:00:46 2020 -0700

    Update env (#275)

commit 3d3f29e39e627fc7556e558ed321ee63195f4e18
Author: Adrian Harris <48252020+aharris-ventana@users.noreply.github.com>
Date:   Fri Apr 17 15:26:56 2020 -0700

    The HTIF device must live in its own page since it is (generally) a bus/hardware device (#274)

commit 2a869e0c73053ac9c3628de4f5f0d41b5fda0aaf
Author: Tim Newsome <tim@sifive.com>
Date:   Fri Apr 10 13:40:20 2020 -0700

    Make TooManyHwbp more thorough. (#272)
    
    Test the behavior described in
    https://github.com/riscv/riscv-openocd/issues/76.

commit f2107b6def72e7d7d7eba22712b04c8747547b83
Author: Tim Newsome <tim@sifive.com>
Date:   Fri Apr 10 13:30:41 2020 -0700

    Change slen to a value that spike supports. (#271)

commit 19bfdab48c2a6da4a2c67d5779757da7b073811d
Author: Andrew Waterman <andrew@sifive.com>
Date:   Sun Mar 29 18:07:13 2020 -0700

    Add debug-check-fast target for
    
    This isn't appropriate for regression-testing the debug infrastructure,
    but is useful as a quick sanity check for unrelated CI runs, where we're
    just trying to make sure integration isn't totally borked.

commit 7351b31ffa1c72e16d2d8da3021c9ff5edbbf821
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Mar 26 09:09:34 2020 -0700

    Improve address translation tests (#261)
    
    * Improve address translation tests.
    
    Check that the mode we're testing is supported by hardware before
    running the test.
    Test with high address bits set, which catches a bug in OpenOCD.
    
    * Turn off PMP for address translation test.
    
    Otherwise it doesn't pass on HiFive Unleashed.
    
    * Run TranslateTest on random hart.
    
    Once https://github.com/riscv/riscv-openocd/pull/459 merges that will work.

commit 094985d1cfafe00548751285271bf8aab40f8d6d
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Mar 26 09:09:07 2020 -0700

    Write a NOP program in PrivRw test. (#260)
    
    Otherwise it only passes intermittently when I change _start, which is
    very confusing.

commit 5fe6092f9917d80f4d1bfd02ce36275a87c89910
Author: Andrew Waterman <andrew@sifive.com>
Date:   Sat Mar 21 15:43:01 2020 -0700

    Fix regression introduced by 24d7d6b68c5581c36cbdef354b1882a7a8dd52c5

commit 8333b4f40beddae0e1a8f9e5654cc1d8304c9db5
Author: WRansohoff <WRansohoff@users.noreply.github.com>
Date:   Sat Mar 21 18:31:24 2020 -0400

    Move self-modifying 'fence.i' ops to .data memory section (#269)
    
    Co-authored-by: WRR <-@->

commit 08cbae437108ef2e5b61a9c34bdb6ccf50f26bf4
Author: Mohanson <mohanson@outlook.com>
Date:   Fri Mar 20 01:42:19 2020 +0800

    Fix comments error in fmin.S (#267)

commit 6c53e59231b3834d98c124e54e3dcef822038b7f
Author: Tim Newsome <tim@sifive.com>
Date:   Wed Mar 18 12:25:02 2020 -0700

    Spike changed --varch syntax (#257)
    
    This was changed by https://github.com/riscv/riscv-isa-sim/pull/417

commit b436c737c52ff1a5e2957ffc588114f9415e3b3a
Author: Tim Newsome <tim@sifive.com>
Date:   Wed Mar 18 12:24:49 2020 -0700

    Specify misa for HiFive Unleashed. (#259)
    
    This saves a few seconds every time I run any test.

commit 24d7d6b68c5581c36cbdef354b1882a7a8dd52c5
Author: Takahiro <hogehoge@gachapin.jp>
Date:   Wed Mar 18 10:41:53 2020 -0700

    Have both rs=rd and rs!=rd cases in csr.S (#263)

commit f04e824143c43b42b740f66c5d2a60b3fc627b9b
Author: Takahiro <hogehoge@gachapin.jp>
Date:   Wed Mar 18 07:28:59 2020 -0700

    Fix shamt.S header (#264)

commit b59b7b8417e36894caa1d4c64265ff4c74fa2738
Author: Takahiro <hogehoge@gachapin.jp>
Date:   Mon Mar 16 13:23:38 2020 -0700

    Add a test case rs = rd to jalr.S (#258)

commit 272093f3281b54cbf0a14c3ccdd3c0cb47a28fb5
Author: Andrew Waterman <andrew@sifive.com>
Date:   Wed Mar 11 16:35:35 2020 -0700

    Add comment explaining convoluted rv64mi-p-scall behavior

commit ee576c08929905b07692f2e4c8a6b032752ae102
Author: Andrew Waterman <andrew@sifive.com>
Date:   Wed Mar 11 16:25:24 2020 -0700

    Revert "scall: make the intention of the test in machine mode more clear (#246)"
    
    This reverts commit 6fa1896b2a3f581359f0b6a952542f814e30602c.
    
    Resolves #256

commit 72d284b28c9b728fd978b5c17a1fefc1888623db
Author: Cedric Orban <53445936+cedric-orban@users.noreply.github.com>
Date:   Wed Mar 11 15:55:42 2020 -0700

    Setup a multilevel page table to avoid misaligned superpages caused by variable DRAM_BASE (#255)
    
    * setup a multilevel page table to avoid misaligned superpages
    
    * Revert "setup a multilevel page table to avoid misaligned superpages"
    
    This reverts commit 73c142df7dbdd3a5347ef228a368fb58b0b12be5.
    
    * statically fail if DRAM_BASE is not superpage-aligned

commit 60e314e4d2a776b9356e47aef4f9fe5863a0c799
Author: Paul Donahue <48959409+pdonahue-ventana@users.noreply.github.com>
Date:   Fri Mar 6 16:24:17 2020 -0800

    Don't assume reset state of mscratch (#254)
    
    * Bump riscv-test-env
    
    * Merge master
    
    * Don't assume that mscratch is initialized to a particular value on reset

commit 0ab4c3c1e2ea1a9ee8ada7cc0216532b840d8166
Author: Han-Kuan Chen <hankuan.chen@sifive.com>
Date:   Fri Mar 6 12:22:09 2020 +0800

    bump env (#253)

commit b751373948be21c8966661732e7ee64f3b15d7a0
Author: Andrew Waterman <andrew@sifive.com>
Date:   Thu Mar 5 16:09:54 2020 -0800

    Bump riscv-test-env (#252)

commit 3109b4d7f4d8234c41e4ee4eec9f962e7461e40e
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Mar 5 11:51:20 2020 -0800

    Clean up gdb parsing code. (#247)
    
    Also fix bug in parsing nan.

commit 34b02fde809bca37c76630986c08ea910c547a69
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Mar 5 11:28:22 2020 -0800

    Add a simple mechanism to skip tests on targets. (#251)

commit fb0510f8495173dbebe3d0cf926bae81938fc387
Author: Cedric Orban <53445936+cedric-orban@users.noreply.github.com>
Date:   Mon Mar 2 17:41:41 2020 -0800

    enable rv32e compatability by replacing reg x29 with reg x7 (#250)

commit a46bbcfe065d72123ebf4a80e79bb22fef76c84d
Author: Andrew Waterman <andrew@sifive.com>
Date:   Thu Feb 27 18:01:04 2020 -0800

    bump env

commit 6fa1896b2a3f581359f0b6a952542f814e30602c
Author: Nils Asmussen <nils@os.inf.tu-dresden.de>
Date:   Fri Feb 21 21:24:50 2020 +0100

    scall: make the intention of the test in machine mode more clear (#246)

commit b6f7299a2df870b14cd437c555e048dfe49a2ba9
Author: Andrew Waterman <andrew@sifive.com>
Date:   Thu Feb 20 10:54:15 2020 -0800

    Fix rv64mi-p-csr on systems with FPUs
    
    3a98ec2e306938cce07ab15e3678d670611aa66d introduced a subtle bug because
    of the value of TESTNUM at the point an expected exception was taken.  Fix
    by moving the new tests earlier in the program.

commit 10706c544e9bca0cf2dc3867c9d3dbb77c53fa3b
Author: Tim Newsome <tim@sifive.com>
Date:   Fri Feb 14 14:54:07 2020 -0800

    Add tests for vector register access (#244)
    
    * WIP
    
    * Add vector register smoketest.
    
    Also redo the gdb value parsing code to accommodate the more complicated
    way that vector registers look.
    
    * Test vector access a little more thoroughly.
    
    * Revert unnecessary changes.

commit abfa60c8c94d40d726d2f4bd03222ac8cff585aa
Author: Tim Newsome <tim@sifive.com>
Date:   Tue Feb 11 14:28:25 2020 -0800

    Generate very different values on different harts. (#238)
    
    This way if you end up reading a value that you suspect might be coming
    from another hart/register, you can clearly see where it came from.

commit 43b02e63bfdce7110e3623388a4ba85484b25e5c
Author: Tim Newsome <tim@sifive.com>
Date:   Tue Feb 11 14:28:09 2020 -0800

    Run OpenOCD output through spike-dasm. (#239)
    
    If it's in the path, at least. This way you get human readable assembly
    in the log instead of hex values.

commit 67af8d6beeaecfdcb05aea5013fba71484b3927f
Author: Tim Newsome <tim@sifive.com>
Date:   Tue Feb 11 14:17:37 2020 -0800

    Look for \bmain\b instead of ' main '. (#237)

commit 0796441a53050f2dd92f7dbad47dfbe5a103d53d
Author: Sho Nakatani <lay.sakura@gmail.com>
Date:   Sun Feb 9 01:52:40 2020 +0900

    Solves https://github.com/riscv/riscv-tests/issues/241 : Each mhartid has the same size of stack & TLS. (#242)

commit 3a98ec2e306938cce07ab15e3678d670611aa66d
Author: Torbjørn Viem Ness <tovine@users.noreply.github.com>
Date:   Fri Jan 31 20:35:19 2020 +0100

    Added CSR test cases on whether writing 0 to CSR works, as that might get overlooked by implementors because some CSR operations should ignore writes if source is x0 (#236)

commit 32274e0ce949d9c97647d86e82146c46e3515e90
Author: Tim Newsome <tim@sifive.com>
Date:   Wed Jan 15 12:11:08 2020 -0800

    Force DMI busy in all tests. (#235)
    
    This catches more corner cases where this may be a problem.

commit 6db6ab8680ea493bacbdd58adb2227894615afdc
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Jan 9 15:42:05 2020 -0800

    Smoke test virtual address translation support. (#233)
    
    * WIP
    
    * Smoke test virtual address support.
    
    Tests sv32, sv39, and sv48. Only explicitly tests 4K pages, but uses as
    large as possible pages to 1:1 map the rest of RAM so those sizes do get
    minimal coverage as well.

commit d081949d96d374949e3ac5b849608dda251825d0
Author: Albert Ou <aou@eecs.berkeley.edu>
Date:   Sat Dec 28 01:44:48 2019 -0800

    benchmarks: Disassemble .text.init section (#230)

commit b757ff06f373ff2394de03e9d8e48cef31d6eb93
Author: Chih-Min Chao <48193236+chihminchao@users.noreply.github.com>
Date:   Tue Dec 24 19:11:04 2019 +0800

    submodule: bump env version (#229)
    
    Signed-off-by: Chih-Min Chao <chihmin.chao@sifive.com>

commit 3b357c1d01eb94a21d4cf172bd309f1a84f7ae15
Author: Tim Newsome <tim@sifive.com>
Date:   Wed Dec 18 13:01:33 2019 -0800

    Hardcode misa values for all spike targets. (#227)
    
    `make` now takes 31s, `make all` takes 1m53s.
    The new CheckMisa test ensures that the misa value specified in the
    configuration is correct.

commit d2cbf66868ce66ae9cca22485e73d979532e428f
Author: Tim Newsome <tim@sifive.com>
Date:   Wed Dec 18 10:22:08 2019 -0800

    Tell people where to get software. (#226)

commit e3327dd12411678eadcb961718cb4feccce082b2
Author: James Clarke <jrtc27@jrtc27.com>
Date:   Wed Dec 11 00:10:41 2019 +0000

    benchmarks: Simplify TLS initialisation (#224)
    
    The symbols used to query the size of .tdata and .tbss need not be
    thread-local themselves; instead, make them linker script-provided
    non-thread-local symbols.

commit 9e3decb78644b7fce690acb217b295a40b86ef12
Author: Tim Newsome <tim@sifive.com>
Date:   Tue Dec 10 13:22:58 2019 -0800

    Improve parallellism in debug test Makefile (#223)
    
    * Improve parallellism in debug test Makefile
    
    Now each test is an individual make target, so you can get the most out
    of however many cores you have. On my 12-core system, `make` went from
    2m45s to 42s, and `make all` went from `3m25s` to `2m39s`.
    
    If you have few cores, this change may actually slow things down a bit,
    because ExamineTarget is run for every gdbserver.py invocation.
    
    * Remove test target.

commit 39234b7491c05e98f84d981f1c7bb6aea005ab30
Author: Tim Newsome <tim@sifive.com>
Date:   Mon Dec 2 11:53:37 2019 -0800

    Use a small binary to set up HiFive Unleashed. (#221)
    
    This binary comes from
    https://github.com/timsifive/freedom-u540-c000-bootloader/tree/board_setup2,
    which will hopefully be accepted upstream.

commit 053c956619ace234de7257f4503d921efd80074e
Author: Tim Newsome <tim@sifive.com>
Date:   Fri Nov 22 11:38:02 2019 -0800

    Move to Python 3. (#218)
    
    The impetus for this was mostly that after my Ubuntu upgrade, pylint
    suddenly starting to apply python3 rules, and I suppose it's time to
    adopt python 3 now that it's been released for more than a decade.

commit c56451fc5ab672d2ec49663ff83d0dc51c61aa57
Author: Andrew Waterman <andrew@sifive.com>
Date:   Mon Nov 4 13:44:22 2019 -0800

    Remove cruft from icache-alias test

commit 2fc2416094314a4253fe096fead078b75d361bbf
Author: Andrew Waterman <andrew@sifive.com>
Date:   Mon Nov 4 13:20:22 2019 -0800

    Add rv64si-p-icache-alias
    
    This test checks that an I$ appears to be physically indexed.

commit ec6537fc4a527ca88be2f045e01c460e640ab9c5
Author: Tim Newsome <tim@sifive.com>
Date:   Tue Oct 15 09:58:42 2019 -0700

    Add support to run all tests against HiFive Unleashed. (#212)
    
    * Parse inf/nan floats.
    
    * Enable mstatus.fs in SimpleF18Test
    
    Also accept "unable to fetch" message when FPRs aren't supported.
    
    * Add config files for HiFive Unleashed.
    
    * Add configs to flash HiFive Unleashed.
    
    All tests pass.

commit 80250f88cecd9cd0f6e23923487c10ae0be8c76b
Author: Tim Newsome <tim@sifive.com>
Date:   Wed Oct 9 11:40:30 2019 -0700

    Remove ocd_ prefix. (#210)
    
    The latest OpenOCD doesn't need (nor support) this anymore.

commit 249796cec94d75ff10ca034153e206a319e87158
Author: Tim Newsome <tim@sifive.com>
Date:   Tue Sep 24 10:41:09 2019 -0700

    Redo the debug README. (#205)
    
    Hopefully this is enough information that I can simply point people who
    submit OpenOCD changes to it, and they can run the tests themselves.

commit e459cb616a832227f885e6e34e1d5f260002b501
Author: Tim Newsome <tim@sifive.com>
Date:   Tue Sep 24 10:39:55 2019 -0700

    Look for binaries in $PATH. (#208)
    
    Instead of relying on $RISCV.  Using $RISCV was common in the early
    days, but nowadays many tools are simply installed alongside the rest of
    the system.

commit 38150659656069bf5069073d515bb4699a38e2e2
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Sep 19 12:03:39 2019 -0700

    Small debug test improvements. (#204)
    
    * Let the debugger enable mstatus.F if necessary.
    
    * Ignore (some) gdb debug output.
    
    * Increase timeout.
    
    * Make newer version of pylint happy.

commit a278033e489abb39476433f3e3fc496df9150464
Author: Tim Newsome <tim@sifive.com>
Date:   Fri Aug 2 12:49:37 2019 -0700

    Miscellaneous minor test improvements (#199)
    
    * Let the debugger enable mstatus.F if necessary.
    
    * Ignore (some) gdb debug output.
    
    * Increase timeout.
    
    * Make newer version of pylint happy.

commit 00dc081ced7a841eefb2ebd8830e797adb1e8561
Author: Leway Colin <colin4124@gmail.com>
Date:   Tue Jul 30 13:59:03 2019 +0800

    Support RV32E. Fixed #198 (#200)

commit 419dcecc7a9eb0b8efc2e8c82d37364a724e2227
Author: Tim Newsome <tim@sifive.com>
Date:   Mon Jul 15 10:31:23 2019 -0700

    Make tests work with RV32E targets. (#196)

commit 92862bcb27a53f246126c95203b44153d324bbd7
Author: Tim Newsome <tim@sifive.com>
Date:   Mon Jul 15 10:30:06 2019 -0700

    Use work area in spike-1 to cover CRC algorithm. (#195)

commit fad99cec99c30a1ef79d0daa53bbd796c632e538
Author: Pentin Alexander Sergeevich <30556064+pentin-as@users.noreply.github.com>
Date:   Mon Jul 1 23:52:37 2019 +0500

    pmp: first set the address, then cfg (#194)

commit a2456ef50d41bb5679b1cd73372bbc1ea1c1268a
Author: Tim Newsome <tim@sifive.com>
Date:   Fri Jun 14 16:04:57 2019 -0700

    Work better with mainline gdb (#192)
    
    * Parse floats the way mainline gdb prints them.
    
    For 64-bit floats, it shows both float and double results. Now more
    tests pass using mainline gdb.
    
    * Disable ANSI when talking to gdb.
    
    Helps more tests pass with mainline gdb.
    
    * Parse {float=...,double=...} in "info registers"
    
    Makes tests work better with mainline gdb.

commit b7a0a80210c77c1d817243963ce35fba3ec97851
Author: Tim Newsome <tim@sifive.com>
Date:   Thu May 16 14:39:28 2019 -0700

    Cover with/without halt groups. (#191)
    
    Also work with the new command line options that were renamed in
    https://github.com/riscv/riscv-isa-sim/pull/299

commit fbf5f3a2589c61d34569524dbf353beda0b6b4de
Merge: d817704 a6e2c0d
Author: Andrew Waterman <andrew@sifive.com>
Date:   Sat Apr 20 16:19:47 2019 -0700

    Merge branch 'neelgala-master'

commit a6e2c0dff5cd546cdea704c6122a0250ce096e56
Author: Neel <neelgala@gmail.com>
Date:   Sat Apr 20 18:18:39 2019 +0530

    masking no longer required.

commit a6ea2aeca2cae2c2ddac39085217e36c45d1e18b
Author: Neel <neelgala@gmail.com>
Date:   Sat Apr 20 18:18:29 2019 +0530

    removing check for reset value of type in mcontrol

commit 266b2f950e43395e7e6ef5ec3a0d6494ce951edd
Author: Neel <neelgala@gmail.com>
Date:   Sat Apr 20 18:06:06 2019 +0530

    fix for #159 #158

commit d8177046a0809eb29241641c040eff81ead8a8de
Author: Tim Newsome <tim@sifive.com>
Date:   Mon Apr 8 10:59:55 2019 -0700

    Test lack of abstract CSR access. (#187)

commit 74aecdcce266d2d7f73df415cb83b6e7816e0dc5
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Apr 4 11:40:08 2019 -0700

    Test simultaneous resume using hasel. (#186)
    
    Passes on spike and Arty. Won't merge until
    https://github.com/riscv/riscv-openocd/pull/364 merges.

commit 91b6f8fdda47323fd6af16320b6560d325ac6317
Author: Pavel I. Kryukov <kryukov@frtk.ru>
Date:   Sun Mar 17 19:43:25 2019 +0300

    Rename TEST_SRL to TEST_SRLI to avoid conflicts with another TEST_SRL (#183)

commit 4f784ca9b8d3536c16061518c1c2b66e3118cc5c
Author: Tim Newsome <tim@sifive.com>
Date:   Mon Mar 11 08:43:14 2019 -0700

    Add SmpSimultaneousRunHalt test. (#181)
    
    This test confirms that in SMP configurations OpenOCD halts the harts
    near-simulatenously. (It'll also check for resume, but that's not
    implemented yet so commented out for now.)

commit 26d821d126fd0e36bf286420452f5628c946e7cb
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Feb 14 14:53:57 2019 -0800

    Test `-rtos hwthread` (#178)
    
    * WIP
    
    * Use hwthread everywhere.
    
    * Test `-rtos hwthread`.
    
    Also tweak timeouts a bit so that we don't have ridiculous timeouts for
    simple operations.
    
    * Tweak timeouts so tests pass on a loaded system.

commit 353b55bc233ef314dd27b547af0a6bdee217b3f4
Author: takeoverjp <takeoverjp@gmail.com>
Date:   Sun Jan 27 04:36:36 2019 +0900

    Fix comments for shift amount. (#177)

commit 4469fecaaefe273848c46885153dfadeb2ed70ed
Merge: a77db03 a5d2809
Author: Carsten Gosvig <40368726+cgsfv@users.noreply.github.com>
Date:   Fri Jan 25 11:27:12 2019 +0100

    Merge pull request #175 from riscv/test_rti
    
    Add testing of run-test/idle cases.

commit a77db03bf0344cfc102d9957e1d58f0d2ece58d5
Merge: 6f3260c 7dfe7f4
Author: Tim Newsome <tim@sifive.com>
Date:   Mon Jan 7 13:06:17 2019 -0800

    Merge pull request #174 from riscv/MemTestBlock
    
    Fix MemTestBlock

commit 7dfe7f45aac18064d3fb082e53d8b5c88d1cd9f8
Author: Tim Newsome <tim@sifive.com>
Date:   Mon Jan 7 12:30:49 2019 -0800

    Fail on unsupported SREC type.

commit 6f3260c9181d0c18a1e6ff089328ae925bb098fd
Author: Andrew Waterman <andrew@sifive.com>
Date:   Fri Jan 4 11:29:14 2019 -0800

    bump env

commit a5d280990e7d258b76d2154c83ecae271511426c
Author: Tim Newsome <tim@sifive.com>
Date:   Mon Dec 31 13:10:29 2018 -0800

    Add testing of run-test/idle cases.

commit 0f826bb722482170844f65188bcf6cfa53543bec
Author: Tim Newsome <tim@sifive.com>
Date:   Mon Dec 31 12:46:58 2018 -0800

    Fix MemTestBlock
    
    This test used to false pass on 64-bit targets because gdb doesn't like
    using Intel hex files on 64-bit targets.

commit d2b8b97afbc7317cc9d67cf360819935df1efef4
Author: zhonghochen <zhonghochen@gmail.com>
Date:   Tue Dec 18 21:16:48 2018 +0800

    Avoid using t3 and t4 for supporting RV32E (#173)

commit 3b90c1f894ee4aa78a44c2ecb0cce26e46ef3baa
Author: Tim Newsome <tim@sifive.com>
Date:   Mon Dec 3 15:26:11 2018 -0800

    Reduce download size a bit.
    
    Increase some timeouts in case memory access is slow.

commit 58d61ef95ff6d5c6738eabd1cf6a8d91b3df337d
Merge: 7cc76ea 9ab668e
Author: Tim Newsome <tim@sifive.com>
Date:   Mon Dec 3 12:29:49 2018 -0800

    Merge pull request #172 from riscv/downloadtest
    
    Use more than 1KB for download test.

commit 9ab668e8a98428d023bcc2cbee576c5aa8b55842
Author: Tim Newsome <tim@sifive.com>
Date:   Fri Nov 30 13:08:14 2018 -0800

    Use more than 1KB for download test.
    
    This is a pretty old bug. I limited the size to 256KB because against
    spike my machine gets about 8KB/s, and I don't want to wait forever for
    `make` to pass.

commit 7cc76ea83b4f827596158c8ba0763e93da65de8f
Author: Tim Newsome <tim@sifive.com>
Date:   Fri Nov 16 12:06:49 2018 -0800

    Make pylint happy.

commit 980711c00ec47abf98a746b3b78368fe3595a283
Author: Florian Zaruba <zarubaf@iis.ee.ethz.ch>
Date:   Fri Nov 16 19:03:17 2018 +0100

    Test memory content on failing SC (#171)

commit 8a2b5bb543bcfa5e92c2cac1e2cfa7ee6602d7ce
Merge: 4dc6acb cfab417
Author: Tim Newsome <tim@sifive.com>
Date:   Wed Nov 14 13:11:46 2018 -0800

    Merge pull request #165 from riscv/flash
    
    Tweak debug tests to run out of flash.

commit 4dc6acb33b4b8ebf1caa3e19c006ebc41f548d85
Merge: ee6c720 8a46e6b
Author: Carsten Gosvig <40368726+cgsfv@users.noreply.github.com>
Date:   Wed Nov 14 21:34:24 2018 +0100

    Merge pull request #169 from riscv/eclipse_memory_read
    
    Added MemTestBlockReadInvalid verifying the corresponding OpenOCD fix

commit 8a46e6b0064239805855ea9519b327fdb61c4203
Author: cgsfv <cgsfv@users.noreply.github.com>
Date:   Wed Nov 14 10:55:36 2018 +0100

    Cleanup and renamed test flag to invalid_memory_returns_zero

commit 94a29da063eecda0f37f9f6a97ffb39a47825b35
Author: cgsfv <cgsfv@users.noreply.github.com>
Date:   Tue Nov 13 11:56:10 2018 +0100

    Added MemTestBlockReadInvalid verifying the corresponding OpenOCD fix

commit cfab417615b101e1834fe56bcfe9b11b91a6eaea
Author: Tim Newsome <tim@sifive.com>
Date:   Mon Nov 12 14:07:26 2018 -0800

    Simpler/more idiomatic way to keep string on stack

commit 8312d916002aae641cb845c0c6591bbab03b2c92
Author: Tim Newsome <tim@sifive.com>
Date:   Wed Oct 31 14:33:27 2018 -0700

    Add HiFive1-flash target configuration.

commit b3c5d7a07f2a08d11f316c39d6cce5374cdcbfd3
Author: Tim Newsome <tim@sifive.com>
Date:   Wed Oct 31 14:31:21 2018 -0700

    Fix remaining tests to work from flash:
    
    TriggerDmode, ProgramHwWatchpoint, ProgramSwWatchpoint.

commit ba5ead7a023a5b959bf0f51135ed0ab7cae15102
Author: Tim Newsome <tim@sifive.com>
Date:   Wed Oct 10 09:40:40 2018 -0700

    Almost all tests pass with HiFive1-flash
    
    Only TriggerDmode still fails.

commit 5ee2425151112bd7d17afc6321a1fbf9efd21116
Author: Tim Newsome <tim@sifive.com>
Date:   Mon Oct 8 15:47:09 2018 -0700

    Tweak debug tests to run out of flash.
    
    Not all tests pass when run out of flash yet, but it's getting a lot
    closer. The ones still failing on HiFive1-flash are: DebugSymbols,
    Hwbp2, InstantHaltTest, TriggerDmode, TriggerLoadAddressInstant, and
    TriggerStoreAddressInstant.

commit ee6c720e4db50b73dd8f45c70a6868b88cd4a8b1
Merge: acc87e1 cfe78c7
Author: Tim Newsome <tim@sifive.com>
Date:   Wed Oct 24 16:39:18 2018 -0700

    Merge branch 'TriggerLoadAddressInstant'

commit cfe78c775598b9d9a77cd4012df025512a62be19
Author: Tim Newsome <tim@sifive.com>
Date:   Wed Oct 24 15:49:33 2018 -0700

    Re-enable TriggerStoreAddressInstant
    
    Gdb and OpenOCD were fixed so we don't have to accept broken behavior
    anymore.

commit acc87e14d9a6e4e6c3f019e79cb5c047162228c1
Author: Tim Newsome <tim@sifive.com>
Date:   Fri Oct 5 12:28:32 2018 -0700

    Make HwWatchpoint test fail on incorrect result.
    
    Also tiny cleanups, making pylint happy.

commit 6ac2c6350757a07b4469f37eca61bf44854f41c6
Author: cgsfv <cgsfv@users.noreply.github.com>
Date:   Wed Oct 3 15:58:00 2018 +0200

    Added tests for hw and sw watchpoints

commit fbd7e037ec947c6e9dddc9b78c1cd6bc0fce9993
Author: Andrew Waterman <andrew@sifive.com>
Date:   Sun Sep 23 21:12:23 2018 -0700

    bump env

commit f94342b7d6e06e35e521d184b7b3570dfe512409
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Sep 13 16:02:22 2018 -0700

    Assert if HiFive1 program is too large.

commit a96f32d19d65123a5cf4e43aa25e503530f910b9
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Sep 13 15:55:17 2018 -0700

    Put debug test stack in data instead of text

commit 0c0d77c594305417cd8305e17950f86da14e71c4
Merge: 9d3bc86 ab4f35d
Author: Andrew Waterman <andrew@sifive.com>
Date:   Sat Sep 8 15:10:44 2018 -0700

    Merge branch 'tommythorn-master'

commit ab4f35d0300e5dcfc62837d79b0c59d309f2ebfc
Author: Tommy Thorn <tommy-git@thorn.ws>
Date:   Sat Sep 8 09:00:04 2018 -0700

    RV64 s{ll,ra,rl}w tests with non-canonical values

commit 9d3bc86d85d935f498065d54ead7e568f03b2824
Author: Andrew Waterman <andrew@sifive.com>
Date:   Thu Sep 6 18:45:14 2018 -0700

    Revert "breakpoint.S: Don't assume trigger is hardwired to breakpoint (#158) (#159)"
    
    This reverts commit 901a2694d5384e4ef9af8e4fb0c9a07eb24d0028,
    under the advisement of @tommythorn in #158.

commit 901a2694d5384e4ef9af8e4fb0c9a07eb24d0028
Author: Tommy Thorn <tommy-github-email@thorn.ws>
Date:   Thu Sep 6 11:07:42 2018 -0700

    breakpoint.S: Don't assume trigger is hardwired to breakpoint (#158) (#159)

commit 79064081503b53fdb44094e32ff54a3ab20a9bf2
Merge: 705c51e ce2b91b
Author: Tim Newsome <tim@sifive.com>
Date:   Mon Sep 3 15:03:50 2018 -0700

    Merge pull request #156 from riscv/PrivChange
    
    Reset address translation/perms before PrivChange

commit 705c51ef7c478d537c6c7c391b0e3442810a7114
Author: Tim Newsome <tim@sifive.com>
Date:   Fri Aug 31 12:53:25 2018 -0700

    Fix CustomRegisterTest.
    
    gdb in riscv-tools doesn't automatically create a "custom" group like
    mainline gdb does.

commit 4dddbc79ada7f0a836cf538676c57c8df103ccf6
Author: Tim Newsome <tim@sifive.com>
Date:   Mon Aug 27 13:17:51 2018 -0700

    Add test case for `riscv expose_custom`.
    
    Only works against spike, where I've implemented some custom debug
    registers to test against.

commit ce2b91bad31742fffb8377cf24f43f5a2b429a17
Author: Tim Newsome <tim@sifive.com>
Date:   Tue Aug 28 13:56:25 2018 -0700

    Reset address translation/perms before PrivChange
    
    We already did this for PrivTest.
    
    Hopefully solves #155, but I haven't been able to reproduce it.

commit 40dbc5118c9ac4beb4fc0a28cf4ad4cb56536111
Author: Tim Newsome <tim@sifive.com>
Date:   Mon Aug 27 17:02:37 2018 -0700

    Neuter TriggerStoreAddressInstant
    
    Now that OpenOCD can tell gdb exactly which watchpoint was hit, this
    test exposes another problem:
    https://github.com/riscv/riscv-openocd/issues/295
    
    For now neuter the test so the testsuite can still be useful.

commit 44fd9fdc29f2d9dddd034c9f0e9720befd1dbacb
Author: Tim Newsome <tim@sifive.com>
Date:   Mon Aug 27 13:58:09 2018 -0700

    Make pylint happy.

commit c37ac4c0a6d7523c96864861a1c9a1181b5cccd5
Author: Andrew Waterman <andrew@sifive.com>
Date:   Sat Aug 25 04:33:01 2018 -0700

    Temporarily disabling PrivChange test
    
    @timsifive we are debugging intermittent failures.

commit c0aa8a601202a5de0d3334cb74f75105df627eee
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Aug 23 17:08:18 2018 -0700

    Make pylint happy with change d1d2d953b5016b465.

commit 3e972b3d78bc62914d6920c06cc9e99ef82ed492
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Aug 23 17:04:57 2018 -0700

    Get all of the log into the final log file
    
    This allows me to see the final valgrind output on OpenOCD, so I can
    watch for memory leaks when using --server_cmd "valgrind
    --leak-check=full openocd".

commit ec9250bb49897c3f2483b6aafb6158fa413a12e7
Merge: 995207c d1d2d95
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Aug 23 16:52:39 2018 -0700

    Merge pull request #153 from dmitryryzhov/rtos-switch-active-thread
    
    Add debug test, which checks that openocd correctly switch active thread on any hart halt.

commit 995207c1196d970173e1513535e8341542111102
Merge: 51ec34e 5b4eb41
Author: Tim Newsome <tim@sifive.com>
Date:   Wed Aug 22 13:47:26 2018 -0700

    Merge branch 'master' of https://github.com/riscv/riscv-tests

commit 51ec34e28541f8c89cd89a6a9c137bd32ba71c29
Author: Tim Newsome <tim@sifive.com>
Date:   Wed Aug 22 13:46:32 2018 -0700

    Disable MulticoreRunHaltStepiTest
    
    It's failing (intermittently?). See eg.
    https://travis-ci.org/riscv/riscv-tools/builds/418928412?utm_source=github_status&utm_medium=notification

commit d1d2d953b5016b4659ee6b57eea66b8ba9b23dc3
Author: Dmitry Ryzhov <dmitry.ryzhov@cloudbear.ru>
Date:   Wed Aug 22 18:09:33 2018 +0300

    Add debug test, which checks that openocd correctly switch active thread on any hart halt.

commit 5b4eb413c2620d4f29af1a8954871a74be8dee25
Author: Srivatsa Yogendra <36861801+srivatsa611y@users.noreply.github.com>
Date:   Tue Aug 21 13:14:07 2018 -0700

    Changing the register mstatus is read into (#152)
    
    The mstatus reading overwrites the expected user mode cause value.

commit eebc9c3dd9c96c461ff3304b1cdfb1f2a0f35b41
Author: Andrew Waterman <andrew@sifive.com>
Date:   Mon Aug 20 19:10:05 2018 -0700

    Revert "Fix to solve the failing tests shamt, csr and scall (#151)"
    
    This reverts commit 31a91823b7c7becacd06c9c32e44180eea5e4fe7.
    
    These changes should be made to the test environment, not the tests
    themselves.

commit 31a91823b7c7becacd06c9c32e44180eea5e4fe7
Author: Srivatsa Yogendra <36861801+srivatsa611y@users.noreply.github.com>
Date:   Fri Aug 17 18:49:16 2018 -0700

    Fix to solve the failing tests shamt, csr and scall (#151)
    
    * making mtvec_handler global
    
    * Adding the pmp configuration inst
    
    The PMP config instructions are added as the test jumps to user mode
    
    * Adding pmp config inst
    
    Adding pmp config instructions as the test jumps to user mode
    
    * changing to PMP macros
    
    * changing to PMP Macros
    
    * moving the #endif after pmp initialization
    
    * Removing the unwanted label

commit d76db2aa6c28ad3e7a66205fb33a39873a9f95c1
Author: Srivatsa Yogendra <36861801+srivatsa611y@users.noreply.github.com>
Date:   Fri Aug 17 12:02:57 2018 -0700

    making mtvec_handler global (#150)

commit b37a57cbafe620601102dab278d6e3e11dcb2b81
Author: Tim Newsome <tim@sifive.com>
Date:   Wed Aug 8 14:33:50 2018 -0700

    Add jump/hbreak test.

commit 294bfce8a1ca2fc501b8939292146e44f813a2b8
Author: Andrew Waterman <andrew@sifive.com>
Date:   Mon Jul 9 14:25:46 2018 -0700

    Check that SC yields the load reservation
    
    https://github.com/riscv/riscv-isa-manual/commit/03a5e722fc0fe7b94dd0a49f550ff7b41a63f612

commit 8519aa3f0ccf4032249b346fbd67855da99b5f3c
Author: Tim Newsome <tim@sifive.com>
Date:   Tue Jul 3 13:54:13 2018 -0700

    rwatch/watch on explicit address
    
    Newer gdb requires more debug info in order to "watch data" in this
    test. I'm not sure how to make that debug info happen, so instead we
    tell it the address to use.

commit 9862522869fb126371482b6802482c5e451d8333
Author: Tim Newsome <tim@sifive.com>
Date:   Mon Jun 18 15:03:05 2018 -0700

    Add reproduce line to the end of debug test logs

commit 73a4ba0b3a218f31b2e1db9c438a13c951d640a3
Merge: f9db928 016147c
Author: Tim Newsome <tim@sifive.com>
Date:   Mon May 21 11:56:39 2018 -0700

    Merge pull request #141 from riscv/mrhstest
    
    Fix MulticoreRunHaltStepiTest

commit 016147c6167f714c95dbfe9d99d6b983e6202507
Author: Tim Newsome <tim@sifive.com>
Date:   Fri May 18 18:12:00 2018 -0700

    Fix MulticoreRunHaltStepiTest
    
    The test actually wasn't checking interrupt counts at all. Fixing it
    required some other changes:
    Make sure all harts get to run
    Add some retries, since on a loaded machine against spike both harts
    might not get to run, even if you give spike a generous amount of time
    to do so.

commit f9db9282d7db202dc6bd5e29f4745d9932292ac4
Merge: 67500e2 bd8f01b
Author: Megan Wachs <megan@sifive.com>
Date:   Tue May 15 10:19:08 2018 -0700

    Merge pull request #139 from riscv/debug-tests-more-single
    
    Mark more Debug tests as "Single Hart"

commit bd8f01b7942177911208fff916492ad4539638fb
Merge: fc661cd e0ce10a
Author: Megan Wachs <megan@sifive.com>
Date:   Mon May 14 16:04:10 2018 -0700

    Merge remote-tracking branch 'origin/downloadtest' into debug-tests-more-single

commit e0ce10a4148d4087e46252584b85b2fff3a0dbd7
Author: Tim Newsome <tim@sifive.com>
Date:   Mon May 14 15:14:47 2018 -0700

    Make DownloadTest properly park other harts.

commit fc661cde26cfc3e07e74310ff73e1affaf047fd9
Author: Megan Wachs <megan@sifive.com>
Date:   Mon May 14 14:34:58 2018 -0700

    debug: remove some unintentionally added newlines

commit 6513bdb6f8ed77cd6a333ebc166e964e15357065
Author: Megan Wachs <megan@sifive.com>
Date:   Mon May 14 08:46:03 2018 -0700

    debug: Fixing the non-RTOS behavior for DownloadTest

commit 6bf953c27e387df205ada4a30cb30fbb185e7754
Author: Megan Wachs <megan@sifive.com>
Date:   Fri May 11 09:40:10 2018 -0700

    debug: mark more tests as single-hart tests

commit 5b1cac645fd867174e1ca23934c0d5f80445e88c
Author: Megan Wachs <megan@sifive.com>
Date:   Fri May 11 09:39:48 2018 -0700

    debug: output some more useful info into the post-mortem data

commit 67500e2f200619bcd8ca3a8e5d396ea3021a7e27
Author: Christopher Celio <celio@eecs.berkeley.edu>
Date:   Mon Apr 30 17:03:50 2018 -0700

    [rv64ua/lrsc] Initialize memory read out. (#135)
    
    * [rv64ua/lrsc] Initialize memory read out.
    
    Even though the load contents are discarded, this un-initialized memory value
    can lead to a divergence for co-simulation between two different RISC-V designs.
    
    * [rv64ua/lrsc] Use .skip instead of .align.

commit 35a6b67f48782994d7a62cf46e0aef9190d5d7d9
Author: Tim Newsome <tim@sifive.com>
Date:   Mon Apr 30 12:54:03 2018 -0700

    Fix formatting to make pylint happy.

commit 835f252ebe59ef782e96f467462a03754ea87936
Merge: bfa3b7d 65b4e2e
Author: Megan Wachs <megan@sifive.com>
Date:   Sat Apr 28 20:38:37 2018 -0700

    Merge pull request #132 from riscv/debug-clear-satp
    
    debug: need to clear satp before changing priv

commit 65b4e2e93c7cee0a53143c661e1347363e6d6194
Author: Megan Wachs <megan@sifive.com>
Date:   Fri Apr 27 16:52:43 2018 -0700

    debug: need to clear satp before changing priv
    
    ISA Manual does not require this register to be reset, and attempting to execute code with VM on when VM hasn't been set up is going to just lead to sadness.

commit bfa3b7d34bca67435d91786a81c9df8963bcccae
Merge: 5c512f0 8787722
Author: Megan Wachs <megan@sifive.com>
Date:   Fri Apr 27 15:18:57 2018 -0700

    Merge pull request #125 from riscv/debug-delete-sim
    
    Delete E300Sim.py

commit 5c512f0ad5219802d7fcb483b5779dbe04be0c4d
Merge: 7ba428b c9601d0
Author: Megan Wachs <megan@sifive.com>
Date:   Fri Apr 27 15:18:44 2018 -0700

    Merge pull request #130 from riscv/trap_entry_align-1
    
    debug: add missing align directive on trap_entry

commit c9601d0b39a17d6c1ac82650f01f5401aa0f9dd6
Author: Megan Wachs <megan@sifive.com>
Date:   Fri Apr 27 14:42:34 2018 -0700

    debug: add missing align directive on trap_entry

commit 7ba428b5d1d3c6d56a2e534daf7b3983cf3f46bf
Author: Tim Newsome <tim@sifive.com>
Date:   Tue Apr 24 11:21:27 2018 -0700

    Fix race when making logs directory

commit 8787722890867519a2abb0f170423310fc7718a1
Author: Megan Wachs <megan@sifive.com>
Date:   Thu Apr 19 10:46:23 2018 -0700

    Delete E300Sim.py
    
    This file is wrong (the .cfg file isn't right) and not used by anything.

commit fc8268fb59f0d017073a31a076800c8b7111db93
Merge: d63a6a4 df93b0d
Author: Tim Newsome <tim@sifive.com>
Date:   Mon Apr 16 12:14:13 2018 -0700

    Merge pull request #123 from riscv/gdb_timeout
    
    Compute gdb command timeout based on ops estimate

commit df93b0dc9a6580b4f74a10c50190e008d57f41f4
Author: Tim Newsome <tim@sifive.com>
Date:   Mon Apr 9 13:09:55 2018 -0700

    Compute gdb command timeout based on ops estimate
    
    The caller of gdb.command() should estimate how much work gdb needs to
    do, and testlib then scales this up proportional to the general gdb
    timeout we configured. This hopefully allows us to configure a tighter
    timeout, so we don't have to have a multi-hour timeout just for
    something that takes long like `load` on a really slow simulator.
    
    Hopefully this addresses #122.

commit d63a6a4ad0057614d1c838c1b506b6fa0032de01
Author: Andrei Tatarnikov <andrewt0301@gmail.com>
Date:   Mon Apr 9 21:24:04 2018 +0300

    Fix #120: Instructions 'sll' are replaced with 'slli' in rv64ui/slli.S (#121)

commit 4ab18e0f8e6381f0a16e8b812d4ee202e9465192
Author: Tim Newsome <tim@sifive.com>
Date:   Mon Apr 2 14:56:45 2018 -0700

    Use `gdb_report_register_access_error enable`

commit 45380af7d42ee3302fc229030694f8ea4506d79f
Author: Tim Newsome <tim@sifive.com>
Date:   Tue Feb 27 14:28:26 2018 -0800

    Test debug authentication.
    
    Also halt instead of reset spike targets, which tests a more complicated
    code path.

commit efb44a9a906e2281be7a199ca799d0256e921f1f
Author: Tim Newsome <tim@sifive.com>
Date:   Fri Mar 23 13:27:52 2018 -0700

    Print log filename at the end of the log.
    
    This makes it much easier to look at a log if you see a failure
    scrolling by on your terminal.

commit 45351b73c557e587b6eaf574074535d73cd6b56b
Author: Andrew Waterman <andrew@sifive.com>
Date:   Wed Mar 21 16:54:08 2018 -0700

    Make misa.C test conform to Hauser proposal
    
    See https://github.com/riscv/riscv-isa-manual/commit/0472bcdd166f45712492829a250e228bb45fa5e7

commit 2ef39e7ae1f8237c6e36f39087ab84c58d70ca9a
Merge: fc3d7e8 d25e386
Author: Palmer Dabbelt <palmer@dabbelt.com>
Date:   Tue Mar 20 18:14:18 2018 -0700

    Merge pull request #119 from rishikhan/master
    
    Update Makefile to allow for RISCV_PREFIX to be set by the configure

commit d25e3867dbf01cb9f931704b5e844c63da6e4102
Author: rishi <rishi@extreme-scale.com>
Date:   Mon Mar 19 12:02:53 2018 -0400

    Update Makefile to allow for RISCV_PREFIX to be set by the configure --target

commit fc3d7e8196dfb567a9b6c34dd97c1b43260b4cd5
Author: Tim Newsome <tim@sifive.com>
Date:   Mon Feb 19 13:31:40 2018 -0800

    Test debugging with/without a program buffer

commit 208298c733a0e5ba9e4f7f892123745bdc7156c1
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Mar 1 15:05:45 2018 -0800

    Ensure an error when reading a non-existent CSR.

commit 8f9f628b84826b7fbd1d91b24c56f634cef91cf4
Author: Andrew Waterman <aswaterman@gmail.com>
Date:   Tue Feb 27 01:25:34 2018 -0600

    Add test for clearing misa.C while PC is misaligned (#117)
    
    See https://github.com/riscv/riscv-isa-manual/pull/139

commit ba39c5fc2885eb1400d6f9e13ae6c7588c1c1241
Author: Tim Newsome <tim@sifive.com>
Date:   Fri Feb 9 08:54:59 2018 -0800

    Test resuming from a trigger.

commit 1637fcbfd1b25b7341767ab7caa7a8173f471a51
Author: Tim Newsome <tim@sifive.com>
Date:   Wed Feb 7 13:48:54 2018 -0800

    Link scripts shouldn't be executable.

commit 6d97e25f4da3e92dee131b1836184836ef280b26
Author: Tim Newsome <tim@sifive.com>
Date:   Mon Jan 8 12:36:49 2018 -0800

    Deal with gdb reporting pmpcfg0 not existing.
    
    It's an optional register.

commit c2e2e06836b597d983c98f33a7ea38e8e4889935
Author: Tim Newsome <tim@sifive.com>
Date:   Fri Jan 5 14:25:57 2018 -0800

    Add test for multicore failure
    
    Specifically, make sure that after resuming all cores, and halting core
    0, that OpenOCD's poll() doesn't mess up the currently selected hart to
    the point where memory accesses intended for core 0 go to core 1.

commit 03447f08863f1f25243c52a2139d0c968157a9f8
Author: Andrew Waterman <aswaterman@gmail.com>
Date:   Tue Jan 2 21:13:38 2018 -0800

    Test access exception behavior for illegal addresses (#111)
    
    OK'd by @palmer-dabbelt

commit d359b6252eceb5e28f1048591750954d09efd12b
Author: Tim Newsome <tim@sifive.com>
Date:   Wed Dec 27 15:41:45 2017 -0800

    Test FPRs that aren't XLEN in size.
    
    Cover all combinations of 32,64 bit XLEN with F and FD extensions.
    
    Finishes Issue https://github.com/riscv/riscv-openocd/issues/110

commit ffa920340430f62e767fb2397f4ee41ffaf441ce
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Dec 21 16:00:01 2017 -0800

    Add all-tests target.
    
    I hope to use this in riscv-tools' regression.sh.

commit 6ef5e456799592c18a88f1056d8401fece319cba
Merge: 9eb3b8d e19b70f
Author: Megan Wachs <megan@sifive.com>
Date:   Thu Dec 21 15:35:15 2017 -0800

    Merge pull request #110 from riscv/bump_env
    
    tests: bump env to pick up new names for CSRs

commit e19b70f877492f8cf2e545fa434c55f6d9298ef7
Author: Megan Wachs <megan@sifive.com>
Date:   Thu Dec 21 15:23:38 2017 -0800

    tests: bump env to pick up new names for CSRs

commit 9eb3b8d3fcc7a491121c186e3a35022e11bb5653
Author: Tim Newsome <tim@sifive.com>
Date:   Wed Dec 20 15:00:01 2017 -0800

    Remove `set arch riscv:rv%d`
    
    gdb gets target XLEN from register width now, so this is taken care of
    automatically.

commit 30b70b7ed988fa06ab423e05b272898a1527ba11
Author: Tim Newsome <tim@sifive.com>
Date:   Wed Dec 20 12:17:05 2017 -0800

    Verify that F18 does not exist on FPU-less targets

commit aaf4df2371624744bd90e2c9e71cabab2d91d9e1
Author: Tim Newsome <tim@sifive.com>
Date:   Tue Dec 12 08:02:38 2017 -0800

    Display env variables used when invoking OpenOCD
    
    This makes it a little easier to just cut and paste from the log when
    reproducing a failure. (The port number still needs changing though.)

commit b747a10a7dd789620ebcde2197581ef8bf0fda33
Author: Tim Newsome <tim@sifive.com>
Date:   Fri Dec 1 14:29:11 2017 -0800

    Ensure there are no unnamed registers.

commit fda427b8110777add52890641c49155f363d39ae
Merge: 32bf8cb e9433dd
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Nov 30 12:24:32 2017 -0800

    Merge pull request #109 from riscv/vcssim
    
    Clean up VcsSim init()

commit e9433dddac3ae61451a5747fa70c6ed6b5f49611
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Nov 30 11:50:18 2017 -0800

    Clean up VcsSim init()
    
    Use a unique log file, so you can run multiple instances at once.
    Add time out to waiting for the simulator to be ready.

commit 32bf8cb2e7f76736896dc17fcb7996db24ec2320
Author: Andrew Waterman <andrew@sifive.com>
Date:   Mon Nov 27 14:37:58 2017 -0800

    Rename sbadaddr to satp

commit 49f478416cec9f73801fdc5dedf9955494be8c66
Author: Torbjørn <tovine@users.noreply.github.com>
Date:   Mon Nov 27 06:56:53 2017 +0100

    Rv32ud tests (#108)
    
    * Probably implemented the changes required to support fadd test for rv32ud
    
    * Created test files in rv32ud, implemented working(?) test for ldst
    
    * fclass, fcvt_w, fmin and recoding seem to be working now
    
    * Got fdiv (and sqrt) tests working
    
    * fmadd tests seem to work
    
    * fcmp works
    
    * [WIP] fcvt working, but lacks a 32-bit implementation of the final test
    
    * Renamed macro TEST_LDST_D32 to TEST_CASE_D32 to indicate that it can be used for more than just LDST
    
    * Added Makefrag for rv32ud tests and included in main isa Makefile
    
    * Don't run 64-bit tests if the defined XLEN is 32

commit 018aea17aca9abb6221e1a59d943ecdd386cc8ec
Author: Christopher Celio <celio@eecs.berkeley.edu>
Date:   Wed Nov 22 14:01:26 2017 -0800

    Check sepc for rv64si/scall test. (#107)
    
    Closes #105.

commit ea53b10a55e523672340af4bf5ae710e3e314a32
Author: Andrew Waterman <aswaterman@gmail.com>
Date:   Mon Nov 20 11:59:28 2017 -0800

    Check mtval in rv64mi-p-illegal (#104)
    
    Closes #103

commit 669ac25d0db3888f2c41e3f50344d728be29a701
Author: Tim Newsome <tim@sifive.com>
Date:   Sun Nov 19 20:54:33 2017 -0800

    Ensure log file is fully written before reading it
    
    Fixes --print-failures sometimes not actually printing out details about
    failures.

commit 8e0f6a0b1a33d35f2248628af7333ede093341d0
Author: Tim Newsome <tim@sifive.com>
Date:   Sun Nov 19 20:54:14 2017 -0800

    Make pylint happy.

commit 3714cacfdd8f1a20f58e7e217e1d737cecdf5340
Merge: 4590b79 1142791
Author: Megan Wachs <megan@sifive.com>
Date:   Fri Nov 17 13:43:33 2017 -0800

    Merge pull request #102 from riscv/xlen_fix
    
    debug: Fix the XLEN command line check

commit 11427914d498f36907963506ce2ace0e07143557
Author: Megan Wachs <megan@sifive.com>
Date:   Fri Nov 17 11:27:04 2017 -0800

    debug: Fix the XLEN command line check

commit 4590b79bc7241f3fa2424f96b4c6666a864fb6a9
Author: Megan Wachs <megan@sifive.com>
Date:   Thu Nov 16 16:34:02 2017 -0800

    Debug: Use the --32 and --64 command line arguments (#97)
    
    * Debug: Actually use the --32 and --64 command line arguments
    
    * debug: make XLEN mismatch message clearer

commit 96b21fa7b8912cc2ecc86f6b0e91d19a65103a55
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Nov 16 15:40:27 2017 -0800

    Disable PMP for PrivRw test.

commit 60c5dd3ffbde1383b54ab66088e85a91ebe3e324
Author: Tim Newsome <tim@sifive.com>
Date:   Wed Nov 15 16:51:49 2017 -0800

    Clarify PrivTest detail.

commit 6cd865488a4ef49f0f68f46ef619f097a0ae9ec0
Author: Andrew Waterman <aswaterman@gmail.com>
Date:   Sat Nov 11 16:15:22 2017 -0800

    Make sure that code is 4-byte aligned before disabling rvc (#100)

commit d9b4071ea4a9a2fe84a51443250184f51e931ac2
Author: Andrew Waterman <andrew@sifive.com>
Date:   Thu Nov 9 19:25:22 2017 -0800

    Make rv64mi-p-ecall work when U-mode is not present

commit 652ec8c0c98bfc64bbc8d036d89c61066aebee91
Author: Andrew Waterman <andrew@sifive.com>
Date:   Thu Nov 9 17:12:49 2017 -0800

    Use mstatus.MPP to check existence of U-mode
    
    misa is allowed to be hardwired to 0, so checking its U bit could
    incorrectly suggest that U-mode is not supported.

commit 6f7ebb610d6bb8817a9592cc06a7d108381f1761
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Nov 2 15:14:40 2017 -0700

    Add --print-log-names to print temp log names ASAP
    
    When not passed, they are no longer printed out.

commit d2bf7e8007f2f8972f3974ab985c26cba38c18ec
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Nov 2 13:11:50 2017 -0700

    Ensure gdb connection failures end up in main log.

commit 82da8bccd1903c766f3a29f2b6a671cc059f0bce
Author: Megan Wachs <megan@sifive.com>
Date:   Thu Nov 2 08:46:24 2017 -0700

    debug: Need to apply remotetimeout before connecting to remote target (#94)
    
    * debug: Need to apply remotetimeout before connecting to remote target
    
    * debug: whitespace cleanup

commit f281625313e9ebd7bcae918ae4abe8bd0bd63b81
Author: Christopher Celio <celio@eecs.berkeley.edu>
Date:   Wed Nov 1 13:46:34 2017 -0700

    SBREAK test now checks EPC value. (#92)
    
    Closes #89

commit cc4fb603a4c6c1c1ba92262763b68bbb91092ed3
Author: Tim Newsome <tim@sifive.com>
Date:   Wed Nov 1 12:36:36 2017 -0700

    Make pylint 1.6.5 happy.

commit 97f13c98e7306882f013ab2f6524e483ce1dcceb
Author: Tim Newsome <tim@sifive.com>
Date:   Wed Nov 1 12:19:16 2017 -0700

    Test register aliases in the simple register tests

commit caa79b71bfc1f42e70a48980c81f8811df57811f
Author: Tim Newsome <tim@sifive.com>
Date:   Wed Nov 1 11:43:04 2017 -0700

    Fix MulticoreRegTest.
    
    This test would fail intermittently if gdb on the first hart managed to
    set a breakpoint, resume, halt, and clear the breakpoint before the
    second hart got a chance to resume.

commit a98122fc00d8a7178f41d27cb801a8c9069a7d05
Merge: 4a6edda 452853f
Author: Palmer Dabbelt <palmer@dabbelt.com>
Date:   Tue Oct 31 16:07:21 2017 -0700

    Merge pull request #90 from richardxia/comment-out-multicore-reg-test
    
    Temporarily comment out MulticoreRegTest due to flakiness.

commit 452853f0f96be65cde0900265b654c01b35f321d
Author: Richard Xia <rxia@sifive.com>
Date:   Tue Oct 31 13:19:21 2017 -0700

    Temporarily comment out MulticoreRegTest due to flakiness.

commit 4a6eddab8ec709180e6294ce3794768a511baf82
Author: Richard Xia <richardxia@richardxia.com>
Date:   Mon Oct 30 15:44:21 2017 -0700

    Remove cache miss test from last AMO test. (#88)
    
    Follow-up to b68b39031a730ecc155ed87fba2ed5f111d0ab07.
    
    The 64KiB allocated by the code to force a cache miss makes it impossible to run
    the test from any memories that are smaller 64KiB, such as scratchpad memories
    or LIMs. Since this is trying to test microarchitectural behavior, they don't
    belong in these ISA tests anyway.

commit dc87148473bc407d91ab8b4a6e69f7eade79bfa0
Author: Richard Xia <richardxia@richardxia.com>
Date:   Mon Oct 30 12:18:49 2017 -0700

    Declare trap handlers as global symbols. (#87)
    
    This allows them to be referenced by other files, such as a test environment
    that lives in a separate compilation unit.

commit 7b4922e130bb520f9328dca77cf7330df96ce2f9
Author: Andrew Waterman <andrew@sifive.com>
Date:   Wed Sep 20 10:47:11 2017 -0700

    Verify that mtval/stval is written correctly on misaligned fetch

commit bb14a75c0b938dcbb308a5304ea0c3f30c3fceef
Author: Richard Xia <richardxia@richardxia.com>
Date:   Thu Oct 26 21:33:49 2017 -0700

    Fix rv64mi-csr for the case where U-mode is not available. (#86)

commit 3d284202d1440fe7aa029fa667aec9d45b4c4892
Author: Tim Newsome <tim@sifive.com>
Date:   Tue Oct 24 11:55:01 2017 -0700

    Increase dual-core RV64 timeouts.
    
    I need this for CompareSections to pass when I instrument spike to be
    really slow.

commit 4e240fc239ea96243c15d21f69d46493c2802a40
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Oct 19 13:21:26 2017 -0700

    Get helpful gdb output in MemTestBlock.

commit 7d1ff043bbd917e33065a2de8a4f59df4f79c0f9
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Oct 12 11:53:22 2017 -0700

    Pay attention to server_timeout_sec
    
    Fixes #83.

commit 9091137e4a4797a91179ab73886697c7fe270da2
Author: Tim Newsome <tim@sifive.com>
Date:   Sat Sep 30 14:48:15 2017 -0700

    Resurrect priv tests.

commit bf90ee0cf31a7cd0b2c535592f9970a300a8f1a5
Merge: 76029e5 49fc83a
Author: Tim Newsome <tim@sifive.com>
Date:   Wed Oct 4 12:40:30 2017 -0700

    Merge pull request #79 from riscv/multigdb
    
    Multigdb support

commit 76029e5a96545c6cc97bce17b69f99dcb51c5f6c
Author: Tim Newsome <tim@sifive.com>
Date:   Fri Sep 29 15:41:30 2017 -0700

    Make ExamineTarget multi-core aware.
    
    Now on multi-core targets it only runs once, wasting less time.

commit 49fc83aa23045abee5d396ef5a9d96b80c03178d
Author: Tim Newsome <tim@sifive.com>
Date:   Fri Sep 29 13:20:30 2017 -0700

    Fix tests to work in multi-gdb mode.
    
    The Gdb class now can handle connecting to more than one gdb. It
    enumerates the harts across all connections, and when asked to select a
    hart, it transparently sends future gdb commands to the correct
    instance.
    
    Multicore tests still have to be aware of some differences. The main one
    is that when executing 'c' in RTOS mode, all harts resume, while in
    multi-gdb mode only the current one resumes. Additionally, gdb doesn't
    set breakpoints until 'c' is issued, so the hart where breakpoints are
    set needs to be resumed before other harts might see them.

commit b9957ef9690dc83c684e113294b068fe676b468a
Author: Tim Newsome <tim@sifive.com>
Date:   Fri Sep 22 12:57:51 2017 -0700

    Remove unused function.

commit 35c41f1391b51d4d9c4e0ab40fdfc45dbea346b2
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Sep 21 15:19:47 2017 -0700

    Add coverage for single-core non-rtos OpenOCD.

commit fcd0e956339560021e2a16a143697b8123f227d6
Author: Tim Newsome <tim@sifive.com>
Date:   Tue Sep 19 17:10:36 2017 -0700

    Allow multiple reset vectors.
    
    Some boards have jumpers that control the reset vector, and forcing them
    one way or another is more annoying than dealing with it in software.

commit 51b823c7ed8391756a83cab854cd4c646dd13acf
Author: Andrew Waterman <andrew@sifive.com>
Date:   Tue Sep 19 14:34:42 2017 -0700

    Link against libm for fma()

commit a69be1a4320136e2d4284974c39fa0fb9dd76db8
Merge: e087d97 a025933
Author: Tim Newsome <tim@sifive.com>
Date:   Tue Sep 19 14:12:12 2017 -0700

    Merge pull request #76 from riscv/multicore
    
    Add interrupts to MulticoreRunHaltStepiTest.

commit e087d97b130ec0a04c8d3498a66503c1746dadd3
Author: Tim Newsome <tim@sifive.com>
Date:   Tue Sep 19 11:23:35 2017 -0700

    Forgot to commit this earlier.
    
    Fixes #77.

commit a0259333dcd4bbba2dbfaeb7bfb9145c56cf96ca
Author: Tim Newsome <tim@sifive.com>
Date:   Mon Sep 18 11:31:08 2017 -0700

    Add interrupts to MulticoreRunHaltStepiTest.
    
    Just to hammer on anything at once, and hopefully catch weird
    interactions if they exist.

commit 38fc7c6a96f47499b738835b0f01a42edf093d39
Author: Tim Newsome <tim@sifive.com>
Date:   Fri Sep 15 12:03:52 2017 -0700

    Don't read entire log into RAM just to print it.

commit 910f39c9b46a883d58f0b77ae847c535834a48da
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Sep 14 16:26:51 2017 -0700

    misa is stored in the hart now, not the target

commit 28265b69cf55ebc783189a1371bcb49e4d9927e0
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Sep 14 12:59:08 2017 -0700

    When spike fails to launch, display its output.

commit 6c2ad1c5c27f5e19e005541f7665a32814d32e0f
Author: Tim Newsome <tim@sifive.com>
Date:   Tue Sep 12 18:48:44 2017 -0700

    Test debugging code with interrupts.

commit 706b6476a2eb320a84fef39716a7c19a83b68a39
Author: Tim Newsome <tim@sifive.com>
Date:   Tue Sep 12 11:21:06 2017 -0700

    Call postMortem() when a test fails.

commit b6bc6a7c84188d2be78c69a345c884f76e7b4c38
Author: Tim Newsome <tim@sifive.com>
Date:   Tue Sep 12 11:20:27 2017 -0700

    Clarify timeout units.

commit e0b295faa65c8e6bae880fc17a53d481ef74402f
Author: Andrew Waterman <andrew@sifive.com>
Date:   Thu Sep 14 11:11:44 2017 -0700

    Move link options to end of gcc command line

commit 7ab046f286a5356049221946dea36ee755a13346
Merge: c2bcbb1 a7238f6
Author: Tim Newsome <tim@sifive.com>
Date:   Tue Sep 12 09:36:34 2017 -0700

    Merge pull request #69 from riscv/multicore
    
    Proper multicore support for debug tests

commit c2bcbb1a30a1513cc79b9899d41f46870f92a2f3
Author: Andrew Waterman <andrew@sifive.com>
Date:   Fri Sep 1 11:15:44 2017 -0700

    Improve ma_fetch test to cover JAL and branches

commit a7238f6f683705a92a3216562d91cfc8979c75ed
Author: Tim Newsome <tim@sifive.com>
Date:   Fri Sep 1 12:31:15 2017 -0700

    Add some infrastructure for multicore tests.
    
    When compiling, define the number of harts. This means we only need to
    allocate a lot of stack if there are a lot of harts.

commit 5acbf6414ddaa6552ead5099868897a161bd945f
Author: Tim Newsome <tim@sifive.com>
Date:   Fri Sep 1 12:03:40 2017 -0700

    Use 32-bit link script for 32-bit target.

commit ea039ea3cec43fefa1df96339bea93a5dcb06d5a
Author: Tim Newsome <tim@sifive.com>
Date:   Mon Aug 28 13:40:15 2017 -0700

    This file isn't ready yet.

commit 1bfc5f01ffb5bb838416a621770ae9d102c9a715
Author: Tim Newsome <tim@sifive.com>
Date:   Mon Aug 28 12:43:08 2017 -0700

    Forgot to add this file.

commit 6650f4e3f7b11d581a8be07a2beb16f69530fb36
Author: Tim Newsome <tim@sifive.com>
Date:   Mon Aug 28 12:17:37 2017 -0700

    Increase remotetimeout for spike targets.
    
    On overloaded systems, when executing compare-sections, otherwise gdb
    might hit a timeout and the compare-sections code doesn't deal with it.
    (You get an error message complaining that 130 is not a valid hex
    digit.)

commit b8646a70258674f7de88145dbd2a7ab8938b77ae
Author: Tim Newsome <tim@sifive.com>
Date:   Tue Aug 15 15:32:24 2017 -0700

    Fix rebase bug.

commit 4ea3f0be40f1ed31dabfc060865d5af863106cfe
Author: Tim Newsome <tim@sifive.com>
Date:   Sun Aug 13 13:56:44 2017 -0700

    Make MemTestBlock output a more descriptive error.

commit 46352a740f8d932411dcc21e420c77d9b804ae34
Author: Tim Newsome <tim@sifive.com>
Date:   Sun Aug 13 12:50:39 2017 -0700

    Fix MemTest* after sloppy rebase.

commit 732d871e2af7b405f3f4a24ec1625c2fc8cfd1e1
Author: Tim Newsome <tim@sifive.com>
Date:   Fri Aug 11 13:25:06 2017 -0700

    Rename test to MulticoreRunHaltStepiTest.

commit 28fbcac967d6c2a0085faa2007c98d64d3203491
Author: Tim Newsome <tim@sifive.com>
Date:   Fri Aug 11 12:55:25 2017 -0700

    Make pylint happy.

commit efe2f16d12c23eca1e66d2a304d89aafb22f005f
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Aug 10 11:27:04 2017 -0700

    WIP multicore testing.

commit 5d6b15402a5402239dee9bad68e3d57d5c1e430e
Author: Tim Newsome <tim@sifive.com>
Date:   Mon Aug 7 15:13:09 2017 -0700

    WIP towards multiple gdb instances.

commit 3a44725d27f6b2c77f0ca912d792b6856fde6a17
Author: Tim Newsome <tim@sifive.com>
Date:   Mon Aug 7 12:51:42 2017 -0700

    Make the debug tests aware of multicore.
    
    Targets now contain an array of harts. When running a regular test, one
    hart is selected to run the test on while the remaining harts are parked
    in a safe infinite loop.
    
    There's currently only one test that tests multicore behavior, but there
    could be more.
    
    The infrastructure should be able to support heterogeneous multicore,
    but I don't have a target like that to test with.

commit ab6c2ccaec192684cf4649d5d69bd105d738d1c7
Author: Tim Newsome <tim@sifive.com>
Date:   Mon Aug 28 12:11:49 2017 -0700

    Increase delay in UserInterrupt.
    
    When a machine is very loaded, otherwise it could happen that we send
    the interrupt before the resume has actually happened.

commit d80764d4638dee078c33faac827fe77ddcd268ab
Merge: 311680c 4b34476
Author: Palmer Dabbelt <palmer@dabbelt.com>
Date:   Wed Aug 16 13:42:50 2017 -0700

    Merge pull request #67 from riscv/sfence_vma
    
    Inform GCC that "sfence.vma" clobbers memory

commit 4b34476937b494f5dfe1a229008585017e958194
Author: Palmer Dabbelt <palmer@dabbelt.com>
Date:   Wed Aug 16 12:26:25 2017 -0700

    Inform GCC that "sfence.vma" clobbers memory

commit 311680cad866d9a2a13aec44a1b615eb6cebe6a5
Author: Tim Newsome <tim@sifive.com>
Date:   Mon Aug 14 15:24:41 2017 -0700

    Put logfile code back so everything works again.
    
    I don't exactly understand why it has to be the way it is, but I just
    want it to work.
    
    Also fix a pylint complaint.

commit 489838cc68e8c332ed49d189be13212c46716445
Merge: 3736301 572ccda
Author: Megan Wachs <megan@sifive.com>
Date:   Mon Aug 14 13:33:31 2017 -0700

    Merge pull request #66 from riscv/debug_user_niceness
    
    Debug: Usability Features

commit 572ccda6a47f051db4f28f9ed87cbbf8491a517c
Author: Megan Wachs <megan@sifive.com>
Date:   Mon Aug 14 13:26:02 2017 -0700

    debug: clean up Temporary Log File messages

commit 65c17453e2fb90064dc8e566eb3ef391a90c2e15
Author: Megan Wachs <megan@sifive.com>
Date:   Mon Aug 14 13:24:04 2017 -0700

    debug: Avoid None type error

commit c689ccb0e52f03a5bf469ddc6a5faf4f6c21870a
Author: Megan Wachs <megan@sifive.com>
Date:   Mon Aug 14 10:59:34 2017 -0700

    debug: Revert change to print backtrace, as that is actually already printed

commit b9bb681d565fea9ffaafa5bfae39cbfd627b1567
Author: Megan Wachs <megan@sifive.com>
Date:   Mon Aug 14 10:58:22 2017 -0700

    debug: Allow OpenOCD startup timeout to be specified. Print out path to log files.

commit d4ddf772abf13e0fcd02d8c1fd7ffb34560873d0
Author: Megan Wachs <megan@sifive.com>
Date:   Mon Aug 14 10:17:01 2017 -0700

    When a test fails with exception, actually print out the reason why.

commit 373630164e91cefbd104c132b9b400d10d9e193b
Author: Tim Newsome <tim@sifive.com>
Date:   Sun Aug 13 12:33:07 2017 -0700

    Make MemTest* catch reading too many words.
    
    For one of the test addresses, use the highest possible one to ensure
    that OpenOCD isn't secretly reading/writing more words than requested.

commit 72ce7880805bdafaccb89f935a8ea6dd7e2acc61
Author: Tim Newsome <tim@sifive.com>
Date:   Fri Aug 11 14:56:36 2017 -0700

    Show the OpenOCD log in all(?) failure cases.

commit 3ada0967edb2e3d91cba0328dd6b5d0ddb5e61c5
Author: Tim Newsome <tim@sifive.com>
Date:   Fri Aug 11 14:33:54 2017 -0700

    Print out name of logfile when debug test is run.

commit e31bdb1d210ed0f6f87a578bf16c97a94be192c4
Author: Tim Newsome <tim@sifive.com>
Date:   Fri Aug 11 14:13:41 2017 -0700

    When make fails to run a test, print out the log.

commit 68d65fa9a44885bbe8d93673655e8c5ad98ed628
Author: Tim Newsome <tim@sifive.com>
Date:   Fri Aug 11 11:15:11 2017 -0700

    Don't use `set pipefail` which is a bashism.
    
    Instead, just give up on making the log files altogether now. Since
    gdbserver.py makes its own log files it's not as necessary in any case.
    
    This is yet another commit in an attempt to get the riscv-tools build to
    actually fail if these tests fail.

commit 6ff97655e7c6922a0e855c030b9f28a2eeba1fe0
Author: Tim Newsome <tim@sifive.com>
Date:   Fri Aug 11 10:48:19 2017 -0700

    Don't eat errors in debug Makefile.

commit b6e0c83dbbb4041da325097d5e3b6a592bd2b812
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Aug 10 14:23:29 2017 -0700

    Don't run debug tests as part of build.
    
    Testing is a separate step.
    
    Also fix Issue #64 by adding src_dir to the path to the targets file.

commit d97ba09c601887c57e9ec37234fe76346b25b16d
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Aug 10 13:30:37 2017 -0700

    Pylint target files as well.
    
    This would have prevented some bugs I committed earlier.

commit d44ebb21c0131c661575539771a1d97fc9afa4c1
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Aug 10 11:43:49 2017 -0700

    Give these sim targets a chance of passing.
    
    Also make sure vsim.log makes it into the generated log file.

commit 130702297a010b4a2e7452bb48f0da88c0b30aa9
Merge: c26d7f3 de8fd3d
Author: Palmer Dabbelt <palmer@dabbelt.com>
Date:   Tue Aug 8 15:37:26 2017 -0700

    Merge pull request #62 from richardxia/only-emit-f-instructions-when-compiled-for-f
    
    rv64[ms]i-csr: Only emit F instructions when compiled for F.

commit de8fd3d35667d84a6de3aa5cd91d3da3b437b00e
Author: Richard Xia <rxia@sifive.com>
Date:   Mon Aug 7 16:57:14 2017 -0700

    rv64[ms]i-csr: Only emit F instructions when compiled for F.

commit c26d7f39e6fabde07f16fd35d67a2414e674d488
Author: Andrew Waterman <andrew@sifive.com>
Date:   Fri Aug 4 10:20:00 2017 -0700

    RV32 div tests should use -2^31 for min value, not -2^63

commit 7ab7ad44e66ba9bc2d91e04773efa4f87a1d8a3b
Author: Andrew Waterman <andrew@sifive.com>
Date:   Fri Aug 4 00:23:04 2017 -0700

    Improve RVC test
    
    Make the page-crossing instruction non-idempotent to detect erroneously
    executing the first 16 bits of the instruction with garbage MSBs.

commit ea9e37ff1411a8648710b5539b0971bb5ae9571f
Author: Tim Newsome <tim@sifive.com>
Date:   Mon Jul 31 13:49:34 2017 -0700

    Fix the end of MulticoreTest.
    
    Now it actually confirms that we're talking to two different cores which
    have different values in their registers. Previously it could have been
    fooled if eg. the thread command was a nop.

commit ccdbc82219827853a4152ff37fc1eab6602bf83e
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Jul 27 13:34:54 2017 -0700

    Make pylint happy.

commit a1609f1fbc6f3cebc9e7626bda9bd888a553662a
Author: Tim Newsome <tim@sifive.com>
Date:   Wed Jul 26 07:56:35 2017 -0700

    Use new OpenOCD messages to determine gdb port.
    
    This is simpler and more reliable than playing around with lsof.
    Specifically, it works if the OpenOCD command is "strace openocd" while
    the previous code did not.

commit 452f7bc39b33d71e3de12a5f866b3c14cd69501d
Author: Tim Newsome <tim@sifive.com>
Date:   Fri Jul 21 11:49:15 2017 -0700

    Only clean up logfiles that we know we created.

commit e9de1c77dda6c191cf871d1ad2b43448e83077b7
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Jul 20 20:43:18 2017 -0700

    Add back code to clean up triggers in entry.S
    
    Then for targets that can't handle this because they don't implement
    hmode, add a target setting that allows that to be specified.

commit 8ec0e8c02d1b1db0112c8564888f2d8dd88cbe15
Author: Tim Newsome <tim@sifive.com>
Date:   Tue Jul 18 11:35:59 2017 -0700

    Check all PCs after reset.

commit cf95e52b21a842cb77d39d25a2c1796c6a5be2a2
Author: Tim Newsome <tim@sifive.com>
Date:   Wed Jul 12 20:26:21 2017 -0700

    Print out logs in more failure cases.

commit 14dfde33927bead9d08409e2d2b70c8bf5023095
Merge: cfe2798 0d211cd
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Jul 6 15:09:09 2017 -0700

    Merge pull request #58 from riscv/fpga_reset_halt
    
    debug: Make the 'out of reset' tests apply reset

commit 0d211cd3885c2b98c4a2cfe01daff80b921e63fb
Author: mwachs5 <megan@sifive.com>
Date:   Thu Jul 6 15:04:27 2017 -0700

    debug: Make the 'out of reset' tests actually apply reset

commit cfe2798748bd8fa4db21124026ad4ea35e310006
Author: Tim Newsome <tim@sifive.com>
Date:   Mon Jul 3 10:48:58 2017 -0700

    Add gdb_setup to target for arbitrary gdb commands
    
    I'm using this for a target where misa is at an old address, to
    set riscv use_compressed_breakpoints off

commit a744e98f528355335801d9a434fb95f8ad4a5aed
Author: Tim Newsome <tim@sifive.com>
Date:   Mon Jul 3 10:36:03 2017 -0700

    Don't clear triggers during execution.
    
    This shouldn't affect triggers set by the debugger, because running code
    can't change those. When it does affect them, it breaks Hwbp1 which sets
    the breakpoint before running the program.

commit 0bca79a33e902a7c43626ef89c51ecb9efd2125e
Author: Tim Newsome <tim@sifive.com>
Date:   Tue Jun 27 10:53:16 2017 -0700

    Tolerate missing misa register.
    
    At least in the test programs. There are other places where this causes
    trouble as well.

commit a0d927de2db60e20cd05ea245aa01f85aa99db94
Merge: 9063527 3e5ff84
Author: Tim Newsome <tim@sifive.com>
Date:   Tue Jun 27 10:28:10 2017 -0700

    Merge pull request #55 from riscv/debug
    
    Test gdb/OpenOCD during regular test run.

commit 9063527a90e35c6d788823667d0280ad2f2db616
Merge: 806deb8 272e12e
Author: Tim Newsome <tim@sifive.com>
Date:   Tue Jun 27 10:27:41 2017 -0700

    Merge pull request #56 from riscv/config
    
    Move target definition into individual files.

commit 272e12eb177c662826f901d536f685a4abf62123
Author: Tim Newsome <tim@sifive.com>
Date:   Mon Jun 26 10:00:34 2017 -0700

    Move target definition into individual files.
    
    Instead of defining each target in targets.py, now each target gets its
    own .py file. This means people can easily keep their own target files
    around that they may not want to put into the main test source. As part
    of that, I removed the freedom-u500-sim target since I assume it's only
    used internally at SiFive.
    
    Added a few cleanups as well:
    * Update README examples, mostly --sim_cmd instead of --cmd.
    * Allow defining misa in a target, to skip running of ExamineTarget.
    * Rename target.target() to target.create(), which is less confusing.
    * Default --sim_cmd to `spike`
    * Got rid of `use_fpu`, instead looking at F or D in $misa.

commit 3e5ff840185922223e5ed3b71f99da477361508b
Author: Tim Newsome <tim@sifive.com>
Date:   Fri Jun 23 12:15:25 2017 -0700

    Test gdb/OpenOCD during regular test run.

commit 806deb8e53e029df31defc88d09c6c2c2b08e8f3
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Jun 22 18:37:55 2017 -0700

    Add basic multicore test.

commit 9ff4594d26f485495f47d4473905af9c4f10caa8
Author: Tim Newsome <tim@sifive.com>
Date:   Tue Jun 20 15:02:28 2017 -0700

    Smoketest multicore.
    
    When connecting to gdb, select a random thread and use that for the
    current test.
    
    Also replace infinite_loop with something that will later allow
    smoketesting of more than one thread.

commit 9e313f30205b8172290831c3af18b0779e9b15f2
Author: Tim Newsome <tim@sifive.com>
Date:   Mon Jun 19 09:13:51 2017 -0700

    Write OpenOCD log when it crashes early.

commit 9a29eb3052235207ba9403ec52220e2c51ee43d8
Author: Tim Newsome <tim@sifive.com>
Date:   Fri Jun 16 11:30:46 2017 -0700

    Store logs for all tests in logs/
    
    This creates a record of passing as well as failing tests, and gets rid
    of the log clutter that you previously ended up with in the current
    directory.

commit e9d129ab0fd2c2ce9e5ce4a409bacbf1b0b3a81c
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Jun 15 12:58:40 2017 -0700

    Test 64-bit addressing.
    
    The spike64 target now links all test programs at 0x7fff_ffff_ffff_0000.
    
    Also a minor change to log file naming so that 'make all' works again.
    I'll fix this better later.

commit 9ce37f9542f2a38edc837c1d05f4a19c18580cc4
Author: Tim Newsome <tim@sifive.com>
Date:   Fri Jun 9 16:54:22 2017 -0700

    Add final echo to E300/U500 OpenOCD scripts

commit 48611c513b2348c3e934449649d57932dd5bfe24
Author: Tim Newsome <tim@sifive.com>
Date:   Fri Jun 9 14:09:35 2017 -0700

    Make HiFive1 testing (mostly) work again
    
    Currently failing:
        DebugChangeString
        DebugFunctionCall
        InstantHaltTest

commit 023f25cc3f09eafb9b8c80c258d58e437b859b16
Author: Tim Newsome <tim@sifive.com>
Date:   Fri Jun 9 14:08:42 2017 -0700

    Fix using defaults for --server_cmd and --sim_cmd

commit 6de31e5361b48afc2b1bfe4e6d2af72559f37e70
Author: Tim Newsome <tim@sifive.com>
Date:   Fri Jun 9 10:59:43 2017 -0700

    Default to openocd, not riscv-openocd
    
    AFAICT the normal build process never builds a binary called
    riscv-openocd.

commit 12b8a1a45d62c00cc4f1bc9d6d44948352c9615f
Author: Tim Newsome <tim@sifive.com>
Date:   Mon Jun 5 11:46:39 2017 -0700

    Make pylint happy.
    
    If we want we can start using print(), but if so let's consistently use
    it instead of piecemeal. See also
    https://stackoverflow.com/questions/28694380/pylint-says-unnecessary-parens-after-r-keyword

commit a9433c4daa287fbe101025f2a079261a10149225
Merge: a4576d3 3cd7f37
Author: Palmer Dabbelt <palmer@dabbelt.com>
Date:   Thu May 25 12:14:06 2017 -0700

    Merge pull request #53 from richardxia/fail-if-simulator-exits-early
    
    Fail if simulator exits early.

commit 3cd7f374258f7c4ddaa4e0d835a149f185308d28
Author: Richard Xia <rxia@sifive.com>
Date:   Tue May 23 13:38:08 2017 -0700

    Fail if simulator exits early.

commit a4576d335b11378abce1989b6c158bb479fe5fa9
Author: Andrew Waterman <andrew@sifive.com>
Date:   Mon May 22 13:40:52 2017 -0700

    minNum -> minimumNumber

commit 5ff7b723976b3736daa0f0ad5df71d40576a674a
Merge: 019192f d74b266
Author: Megan Wachs <megan@sifive.com>
Date:   Thu May 18 12:14:07 2017 -0700

    Merge pull request #52 from riscv/vcs_sim_cmd
    
    debug: Correct the calling for a 32-bit simulation target

commit d74b266e4fa780ec0b42663b752deaa58fda91ae
Author: Megan Wachs <megan@sifive.com>
Date:   Thu May 18 12:09:40 2017 -0700

    debug: Correct the calling for a 32-bit simulation target

commit 019192fead976af698d16b090d75be2dc7da053e
Author: Andrew Waterman <andrew@sifive.com>
Date:   Wed May 17 15:26:27 2017 -0700

    Manually assemble bad shift amount, since assembler rejects
    
    Resolves #51

commit 2b0193de9f7cb43d3b3c519fe8eff497ea738598
Author: Palmer Dabbelt <palmer@dabbelt.com>
Date:   Wed May 17 10:50:55 2017 -0700

    Shorten the debug tests

commit b19bb8cb2c3a274f8e3996535f307d9584e88302
Merge: 4c8a335 f7eef9c
Author: Palmer Dabbelt <palmer@dabbelt.com>
Date:   Wed May 17 10:50:28 2017 -0700

    Merge pull request #49 from riscv/no_examine_target
    
    No Examine Target

commit 4c8a335f6aabd6c05577aceb31eb9b16142eb67c
Author: Palmer Dabbelt <palmer@dabbelt.com>
Date:   Wed May 17 08:28:16 2017 -0700

    Show the debug logs to stdout, to avoid travis timeouts

commit f7eef9c837acf79fe2616620a094a7f358002c10
Author: Megan Wachs <megan@sifive.com>
Date:   Tue May 16 14:43:43 2017 -0700

    debug: remove unused auto_int function

commit d8c989dbdcc2616e928eb12f06a2c55c957a8558
Author: Megan Wachs <megan@sifive.com>
Date:   Tue May 16 14:40:29 2017 -0700

    debug: Allow skipping the ExamineTarget task.

commit e341f6ceb8f2de55c60a56ce36ab5b021d569457
Author: Megan Wachs <megan@sifive.com>
Date:   Tue May 16 14:25:39 2017 -0700

    debug: Allow skipping the ExamineTarget step by specifying misa

commit 8ae9de3b4d8987de55dc56164429c9d31668b1bb
Merge: bb8f777 50e52c7
Author: Palmer Dabbelt <palmer@dabbelt.com>
Date:   Tue May 16 13:48:55 2017 -0700

    Merge pull request #47 from riscv/debug-0.13
    
    Debug 0.13 Tests

commit 50e52c73766bae4919b83e06e53fde4cb20e2ff2
Author: Palmer Dabbelt <palmer@dabbelt.com>
Date:   Tue May 16 12:47:39 2017 -0700

    Change Spike's RAM location to match the linker script

commit 771bb94e09ad1915c18a581ba35edd75c8903837
Author: Palmer Dabbelt <palmer@dabbelt.com>
Date:   Tue May 16 12:34:45 2017 -0700

    Link the infinate loop at 0x10000000
    
    Spike appears to have a problem geterating DTS at 0x80000000.

commit cfa5b6dbf36e5e08749fa8b0792271d02196504d
Author: Palmer Dabbelt <palmer@dabbelt.com>
Date:   Tue May 16 12:33:39 2017 -0700

    Link in encoding.h instead of providing a path to it

commit 8dc1490a5a86549a89cc8276477a158da68840b5
Author: Megan Wachs <megan@sifive.com>
Date:   Tue May 16 10:01:30 2017 -0700

    debug: Update OpenOCD configs.

commit e9b05d45f9be47016133a4dcd75cd135e8edb396
Author: Palmer Dabbelt <palmer@dabbelt.com>
Date:   Mon May 15 19:24:56 2017 -0700

    Copy debug/programs to the build dir, so debug-check runs

commit 14511b8316f11effd93ae71bfcd1413ef127e1bf
Merge: f7095ba e73b730
Author: Palmer Dabbelt <palmer@dabbelt.com>
Date:   Mon May 15 17:45:17 2017 -0700

    Merge pull request #48 from riscv/tests
    
    Get the test running on Spike again

commit e73b73034d706cf52b499b1e69c69e3da3925e6d
Author: Palmer Dabbelt <palmer@dabbelt.com>
Date:   Mon May 15 16:54:00 2017 -0700

    Disable another PRIV mention, for now

commit 22576f7ccb3e82a66e212d602f8cc9aa0d156509
Author: Palmer Dabbelt <palmer@dabbelt.com>
Date:   Mon May 15 16:38:01 2017 -0700

    Disable the tests that touch PRIV, it's not implemented yet

commit f23e837c57fba0de2412f1b459fc8e172ca5aa30
Author: Palmer Dabbelt <palmer@dabbelt.com>
Date:   Mon May 15 16:27:30 2017 -0700

    Have the openocd invocation match the spike invocation

commit 5f43d1b141bb4edf5e705887d7718d1cbf4300d8
Author: Palmer Dabbelt <palmer@dabbelt.com>
Date:   Mon May 15 15:37:07 2017 -0700

    Disable some failing tests for now

commit d60088a014c2da5253e88144b2574ec4b87fd0dc
Author: Palmer Dabbelt <palmer@dabbelt.com>
Date:   Mon May 15 15:36:55 2017 -0700

    Don't rely on Spike's default ISA

commit bf6049ed15c8a96472ad33dc9a1ad666ed2cba68
Author: Palmer Dabbelt <palmer@dabbelt.com>
Date:   Mon May 15 15:36:34 2017 -0700

    Don't use the RTOS, and do "reset halt"
    
    This is the most reliable way to run the tests for now.

commit 39b657d2831147636f29d7f3ec8ee339753892b8
Author: Palmer Dabbelt <palmer@dabbelt.com>
Date:   Mon May 15 15:36:14 2017 -0700

    Let Spike have the default amount of RAM
    
    Without this programs won't run.

commit 26b288f1ef047a0dc76dfdb7f69d44e17ecb4ce7
Author: Palmer Dabbelt <palmer@dabbelt.com>
Date:   Mon May 15 15:35:17 2017 -0700

    Don't build openocd here, it's in riscv-tools now

commit f7095baa9d9a23ad096084380a9457730ea2ac68
Author: Megan Wachs <megan@sifive.com>
Date:   Mon May 15 10:17:58 2017 -0700

    debug: fix the make target for debug-check

commit 46fdf4920da71f3f8690349d72fe6a516fd97735
Author: Megan Wachs <megan@sifive.com>
Date:   Mon May 15 00:54:41 2017 -0700

    debug: Use consistent 'sim_cmd' argument.

commit 201fc773aef7f93107cbe098b9531ba6e18cd913
Merge: a56ccdc af832bf
Author: Megan Wachs <megan@sifive.com>
Date:   Sun May 14 19:41:07 2017 -0700

    Merge remote-tracking branch 'origin/priv-1.10' into HEAD

commit bb8f7775294e612a8ba91d65d5097b19cb00394a
Author: Andrew Waterman <andrew@sifive.com>
Date:   Fri May 5 16:28:06 2017 -0700

    Check UXL in sstatus

commit aec2a5b9dd4cb10b40a1c37d531ed4b8712227d1
Author: Andrew Waterman <andrew@sifive.com>
Date:   Fri May 5 14:40:01 2017 -0700

    Test that superpage PTEs trap when PPN LSBs are set

commit b831fe7f4723ae745c4c31ca0bc628277dba94ef
Author: Andrew Waterman <andrew@sifive.com>
Date:   Fri May 5 14:11:42 2017 -0700

    Regularize control flow in dirty-bit test

commit af832bf8fd7ed43631e1d1ceb66b10027419a4e6
Author: Andrew Waterman <andrew@sifive.com>
Date:   Mon May 1 14:42:42 2017 -0700

    Set ELF entry point correctly

commit a56ccdc256e75defdc14e4263bfbff4e2bbebfa6
Author: Palmer Dabbelt <palmer@dabbelt.com>
Date:   Wed Apr 26 09:17:15 2017 -0700

    Set FS before reading F registers

commit b3999a33b7bf9c115b095b56976394b19f825ff3
Author: Andrew Waterman <andrew@sifive.com>
Date:   Wed Apr 26 12:25:01 2017 -0700

    Add abort() for benefit of benchmark code

commit 7f95e1ce843149e5af1525ffb76d88671f73d52e
Author: Megan Wachs <megan@sifive.com>
Date:   Tue Apr 18 17:24:10 2017 -0700

    bump OpenOCD version

commit 2b116f9fb820641cb0a3a04e51164f2ef76478d6
Author: Megan Wachs <megan@sifive.com>
Date:   Tue Apr 18 15:09:55 2017 -0700

    debug: Don't halt out of reset. It's unrealistic. Use a program which loops (actually it just gets an exception anyway).

commit b9cc9c27522499f91709d2ea6814692ed6131069
Author: Megan Wachs <megan@sifive.com>
Date:   Tue Apr 18 11:33:35 2017 -0700

    debug: Use RTOS OpenOCD for Spike for now.

commit 2091a5bfc777c2d3edc167148802f2e928960d5f
Author: Megan Wachs <megan@sifive.com>
Date:   Mon Apr 17 14:20:53 2017 -0700

    debug: Checkpoint restoring Spike functionality

commit eca66b135bbbc4fb804ac49a93fb2bf70f6e739f
Merge: d76b30d 3429eb6
Author: Megan Wachs <megan@sifive.com>
Date:   Mon Apr 17 11:34:33 2017 -0700

    Merge remote-tracking branch 'origin/newprogram' into debug-0.13

commit d76b30df333659baf81b8411c7144378b735062a
Merge: a5f84ee 0d53d12
Author: Megan Wachs <megan@sifive.com>
Date:   Mon Apr 17 11:33:46 2017 -0700

    Merge remote-tracking branch 'origin/priv-1.10' into HEAD

commit 0d53d12133bd3f7dce0e3731a5bc7dc0c1facc9d
Author: Andrew Waterman <andrew@sifive.com>
Date:   Fri Apr 14 18:11:49 2017 -0700

    Fix illegal-instruction test when S-mode is not implemented

commit 3429eb68637ff9e25d678d7e2b5f636ab409543c
Author: Megan Wachs <megan@sifive.com>
Date:   Fri Apr 14 10:26:11 2017 -0700

    debug: checkpoint trying to get 64 bit programs to compile as well.

commit 584af13876fc0a9d2225df376059b627ed5e56d7
Author: Megan Wachs <megan@sifive.com>
Date:   Fri Apr 14 10:24:32 2017 -0700

    debug: checkpoint of trying to get simulation tests working

commit 69b1dda5d9b184ff39d4e9c134f66a5bfe5bcef6
Author: Megan Wachs <megan@sifive.com>
Date:   Fri Apr 14 07:56:32 2017 -0700

    debug: working with newprogram branch

commit 2f4a65844606861aa2aec43db9a49997d0e02a5f
Author: Andrew Waterman <andrew@sifive.com>
Date:   Mon Apr 10 17:27:38 2017 -0700

    Improve fp ldst/move tests; remove redundant fsgnj tests

commit ba6d88466a96ec3147b96a57f746a137085764f9
Author: Andrew Waterman <andrew@sifive.com>
Date:   Fri Apr 7 16:20:27 2017 -0700

    Retrofit rv64mi-p-illegal to test vectored interrupts

commit fd4769977e79953fcf0decb68475d34f1d4c2d2a
Author: Andrew Waterman <andrew@sifive.com>
Date:   Fri Apr 7 16:19:47 2017 -0700

    Remove defunct IPI tests

commit ce4b19d7b75cd024b81c09fb98c99bf4298ae7ad
Author: Andrew Waterman <andrew@sifive.com>
Date:   Wed Apr 5 21:45:34 2017 -0700

    Make ma_addr test work for systems with misaligned ld/st

commit c066a09ce18eb9252892d105386b40fa80242120
Author: Andrew Waterman <andrew@sifive.com>
Date:   Thu Mar 30 00:30:29 2017 -0700

    Expand dirty-bit test to test MPRV and SUM

commit f84441c926756579f2108f6e3ab17e54c24954ed
Author: Andrew Waterman <andrew@sifive.com>
Date:   Thu Mar 30 00:30:14 2017 -0700

    New PMP encoding

commit d5f7bd296f72c1a75a910aff6dd9c43f4365a188
Author: Palmer Dabbelt <palmer@dabbelt.com>
Date:   Fri Mar 17 15:39:02 2017 -0700

    Prohibit relaxing the initial gp generation
    
    I've added an additional linker relaxation that relaxes two instruction
    pc-relative sequences to one instruction gp relative sequences when
    possible.  This sequence now optimizes the initial gp generation to
    
      mv gp, gp
    
    which is obviously bogus.  The fix is to disable relaxations when
    setting up gp, preventing the linker from relaxing away this setup code.

commit 610e0cb499a807287320fb13701cdee373a0a091
Author: Palmer Dabbelt <palmer@dabbelt.com>
Date:   Fri Mar 17 15:37:29 2017 -0700

    Change the global pointer symbol to __global_pointer$
    
    This changed a while ago in binutils.

commit 1b78e242657f80250292f39e1f41bad2b1ab9d6c
Author: Andrew Waterman <andrew@sifive.com>
Date:   Mon Mar 27 14:26:09 2017 -0700

    Separate page faults from physical memory access exceptions

commit f9e8b267a273eb704f6def6f0fa04140d0654d18
Author: Andrew Waterman <andrew@sifive.com>
Date:   Sat Mar 25 16:07:25 2017 -0700

    Fix FPU initialization code

commit 8aebc7e29009096e0c5bd2a3ab7bc31271647020
Author: Andrew Waterman <andrew@sifive.com>
Date:   Fri Mar 24 12:51:24 2017 -0700

    Like tests, pass the benchmarks if XLEN disagrees

commit fd03c714d638d826bcff8e3c80c58a01ba39510d
Author: Andrew Waterman <andrew@sifive.com>
Date:   Thu Mar 23 12:34:34 2017 -0700

    bump env

commit e263bd80c97d3a376af15bf0018b2d0d3569b372
Author: Andrew Waterman <andrew@sifive.com>
Date:   Wed Mar 22 19:17:34 2017 -0700

    Add PMP test

commit 3f1859129af6d26a3357cc1120c75e89d2aa8aaf
Author: Andrew Waterman <andrew@sifive.com>
Date:   Wed Mar 22 03:43:15 2017 -0700

    Clean up benchmarks build

commit a83e3b9243e57a50de283fc07d5b6c81c0443b3d
Author: Andrew Waterman <andrew@sifive.com>
Date:   Tue Mar 21 18:12:45 2017 -0700

    Clean up bmarks build

commit 9fbc573597c8087ab0aa8e20d8835cfc2c5097a4
Author: Andrew Waterman <andrew@sifive.com>
Date:   Tue Mar 21 17:04:49 2017 -0700

    Remove smips/host-debugging cruft

commit d2bd84a096a97ff4b8f41035c984991d0df922c1
Author: Andrew Waterman <andrew@sifive.com>
Date:   Tue Mar 21 16:47:04 2017 -0700

    Allow supervisor access to user pages in dirty-bit test

commit 96ef658f1fce0f1b4cce468ad7fa3ff453b9ebac
Author: Andrew Waterman <andrew@sifive.com>
Date:   Tue Mar 21 16:46:43 2017 -0700

    Avoid x3 (gp), which is now TESTNUM

commit 33a1beb24e65c32aa8e2f2547da27eb3e24c4cc9
Author: Andrew Waterman <andrew@sifive.com>
Date:   Mon Mar 13 15:40:06 2017 -0700

    Test mstatus.TW, mstatus.TVM, and mstatus.TSR features

commit db0b30ac92e3f5b639d0a9eda73e20cddc4e85a9
Author: Andrew Waterman <andrew@sifive.com>
Date:   Thu Mar 9 12:43:54 2017 -0800

    Don't link ISA tests against libc

commit fa02d39baff17799670a15975388c8e563c1a780
Author: Andrew Waterman <andrew@sifive.com>
Date:   Thu Mar 9 12:43:36 2017 -0800

    Permit flexible dirty-bit behavior

commit 7f5d59f657b25bdd5bebdc6c8875c8cd629dd330
Author: Andrew Waterman <andrew@sifive.com>
Date:   Thu Mar 9 12:43:01 2017 -0800

    Check mbadaddr in ma_addr test

commit a5f84eecc4f7ffc698d57724f49d6aa8ce996e5c
Author: Palmer Dabbelt <palmer@dabbelt.com>
Date:   Fri Mar 3 15:13:11 2017 -0800

    Resurrect spike debug support

commit 6d30dcee896fd464a2c880a3372706226eedba6a
Author: Palmer Dabbelt <palmer@dabbelt.com>
Date:   Fri Mar 3 14:11:14 2017 -0800

    Print an error message when the OpenOCD config file can't be read

commit 2d9d6e87125e79f99c3c65fcb160f97c8e6f23d0
Author: Tim Newsome <tim@sifive.com>
Date:   Fri Feb 24 13:52:50 2017 -0800

    Add assert to save me from myself.
    
    spike passes the download test, but needs a 15 minute timeout. That's
    too ridiculous to put in here, but 60s is reasonable.

commit 41afc80e8b816e361388e0025a42108bde55b6a1
Author: Tim Newsome <tim@sifive.com>
Date:   Fri Feb 24 12:46:57 2017 -0800

    Keep the DownloadTest source if the test fails.

commit e553aeaefa5590c7036d5ba8f771aa201e8812bc
Author: Tim Newsome <tim@sifive.com>
Date:   Fri Feb 24 12:43:54 2017 -0800

    Make pylint happy.

commit f6eb7e9f880cb153bd4001d062f493886c0c5c06
Author: Tim Newsome <tim@sifive.com>
Date:   Tue Feb 21 13:07:14 2017 -0800

    Talk to spike using OpenOCD instead of directly.

commit 7dfc16ad687186faa57368a251489e56b72b6f91
Author: Tim Newsome <tim@sifive.com>
Date:   Fri Feb 17 09:45:53 2017 -0800

    Add HiFive1 target.

commit e9951fc39dff4f4030cdfaaf479b936ae37799e2
Author: Andrew Waterman <andrew@sifive.com>
Date:   Wed Feb 1 23:18:00 2017 -0800

    Use NaN macros

commit 367a13f0c2bd8d6e5a5ed71dbd3c9d46c6e21c3c
Author: Andrew Waterman <andrew@sifive.com>
Date:   Wed Feb 1 23:17:17 2017 -0800

    Test FMIN/FMAX NaN behavior
    
    See https://github.com/riscv/riscv-isa-sim/issues/76

commit b4e820b5a0007d5ca8ab1a5de2327d247a81a9aa
Author: Andrew Waterman <andrew@sifive.com>
Date:   Tue Jan 31 19:48:41 2017 -0800

    Test qNaN and sNaN inputs to FP comparisons

commit cd3e71592208d79ee303ac9ab7dec879c2f8f7a9
Author: Andrew Waterman <andrew@sifive.com>
Date:   Fri Jan 20 19:25:28 2017 -0800

    Use correct macro to guard floating-point initialization

commit 08380798fab6285bfddb406344e21a671b6a02f9
Author: Andrew Waterman <andrew@sifive.com>
Date:   Fri Jan 20 19:21:24 2017 -0800

    Fix build with glibc

commit 6a1a38d421fd3e24bdc179d58d33572636b903b2
Author: Andrew Waterman <andrew@sifive.com>
Date:   Wed Jan 4 11:45:18 2017 -0800

    Specify Spike ISA explicitly

commit acc35f32c788fdcbb854f8fb6d74026050ced273
Author: Andrew Waterman <andrew@sifive.com>
Date:   Wed Jan 4 11:42:25 2017 -0800

    Remove Hwacha macros

commit 2129261a6567a0d9705f7b7c7609d22b1d183b00
Author: Andrew Waterman <andrew@sifive.com>
Date:   Wed Jan 4 11:41:08 2017 -0800

    Mask off large constants for RV32

commit 46eced18f0e0808e778deeb21f2db4ae0e546395
Author: Andrew Waterman <andrew@sifive.com>
Date:   Wed Jan 4 11:33:09 2017 -0800

    "make clean" shouldn't fail if "make" wasn't first run

commit 876d1055bfc238c6b23da89f24b8bdefdfdbc957
Author: Tim Newsome <tim@sifive.com>
Date:   Mon Jan 2 12:59:41 2017 -0800

    Increase delay in UserInterrupt.
    
    This makes the test pass reliably (10/10) against the Arty board.
    Previously it failed intermittently.

commit 4ec77dde62f8c14df9403abf7b10a2455ea72125
Author: Tim Newsome <tim@sifive.com>
Date:   Tue Dec 27 11:34:50 2016 -0800

    Use compressed code if the target supports it.
    
    The main change was to read misa before running any other test. If misa
    indicates C is supported, then use compressed code. This required
    changing some tests, mostly to ensure correct alignment.  The single
    step test also needs to know the correct addresses to step through in
    compressed code.
    
    Only print at most 1000 lines from each log file.

commit b986817eebe9bd810be371dc84ee94e8f654de42
Author: Tim Newsome <tim@sifive.com>
Date:   Tue Dec 27 11:19:10 2016 -0800

    Clean up .pyc files.

commit 992e40f7fd4140ad56c01dd01878731713118eda
Author: Tim Newsome <tim@sifive.com>
Date:   Tue Dec 13 11:12:56 2016 -0800

    Fix WriteCsrs test.
    
    At some point the program changed to use a different register and this
    test was never updated. If $x1 pointed somewhere bad, that would result
    in an exception.

commit 6855cddc0ff7bcc06e71aa24a0417fc0656e75fb
Author: Andrew Waterman <andrew@sifive.com>
Date:   Mon Dec 12 22:51:27 2016 -0800

    Pass newly updated -march, -mabi options to gcc

commit f8910f9e782dbc1752a7d1b94c7b18bbc04178d3
Merge: c5b9927 9cf2b55
Author: Tim Newsome <tim@sifive.com>
Date:   Mon Dec 12 16:06:31 2016 -0800

    Merge pull request #38 from richardxia/disable_tcl_and_telnet_servers
    
    Disable tcl and telnet servers when running OpenOCD

commit 9cf2b5516384c47a1e26a9e87738e1ca2050a48e
Author: Richard Xia <rxia@sifive.com>
Date:   Mon Dec 12 13:14:53 2016 -0800

    Disable tcl and telnet servers when running OpenOCD because the port numbers might conflict with other processes.

commit c5b99270af1deed953ac856b7b5bf3e5f84dd9e6
Author: Tim Newsome <tim@sifive.com>
Date:   Fri Dec 9 09:25:03 2016 -0800

    Add test of compare-sections command.

commit b0e409142ae6984ce1f25126c66ee755c5fe3da1
Author: Tim Newsome <tim@sifive.com>
Date:   Wed Dec 7 20:42:31 2016 -0800

    Use XLEN macro for these sources as well.
    
    All tests pass on spike32 and spike64 again.

commit 6427012c6de3daf4a108cbda17d4ceb6a79a9d91
Author: Tim Newsome <tim@sifive.com>
Date:   Wed Dec 7 20:03:36 2016 -0800

    Use our own XLEN macro.
    
    Relying on something that the compiler automatically sets is apparently
    not reliable.

commit 0949ce92a07ee76ad15907b0021addd8a9b053e5
Author: Tim Newsome <tim@sifive.com>
Date:   Wed Dec 7 19:52:00 2016 -0800

    We *do* need the FPU to compile 64-bit code.

commit 2a9e7a9fb66dddbb40e59887450fba4a1ca6c14b
Author: Tim Newsome <tim@sifive.com>
Date:   Wed Dec 7 19:51:05 2016 -0800

    Put env back where it was.
    
    Fixes #37.

commit 78d282890b61022f1576524d7daf87f4c65cd9c5
Author: Tim Newsome <tim@sifive.com>
Date:   Wed Dec 7 18:32:15 2016 -0800

    Don't compile with FPU support for now.
    
    It's not Just Working, and none of the tests so far actually care.

commit 5202a2bc1aa46f1c0c4a4f4a84daf8fc11bd15cf
Author: Tim Newsome <tim@sifive.com>
Date:   Wed Dec 7 18:21:11 2016 -0800

    Nicely display compile failures.

commit 1d307720898fe54b1a6bdc8bbf1a03933940c59b
Author: Tim Newsome <tim@sifive.com>
Date:   Wed Dec 7 18:00:13 2016 -0800

    Don't eat compile errors.

commit 5cf0fec72a613b5a64971c4e862b4d239471bf4b
Author: Tim Newsome <tim@sifive.com>
Date:   Wed Dec 7 17:52:26 2016 -0800

    Fix race when finding the port OpenOCD is using.

commit 56f46aa0f9688c87ce9ebd7658e19b884b018b6b
Author: Andrew Waterman <andrew@sifive.com>
Date:   Tue Dec 6 17:04:14 2016 -0800

    avoid non-standard predefined macros

commit b68b39031a730ecc155ed87fba2ed5f111d0ab07
Author: Andrew Waterman <andrew@sifive.com>
Date:   Mon Nov 21 15:29:09 2016 -0800

    Remove cache miss test from all but one AMO test
    
    This doesn't reduce coverage for cache-based RV64 systems, but will
    improve test runtime and work around the need for smaller test footprint
    for scratchpad-based RV32 systems.
    
    I would argue that these microarchitectural tests should be in the
    domain of torture, and that the last one should be removed, too.

commit e135e91b72ea79df1d023262d772cbc4759a4738
Author: Andrew Waterman <andrew@sifive.com>
Date:   Mon Nov 14 23:26:32 2016 -0800

    Attempt to work around hard-float linking problem

commit 98a7fc66ec9342d6e3f1e3477c2e30d75f78c294
Merge: f7bb852 da7763c
Author: Tim Newsome <tim@sifive.com>
Date:   Fri Nov 11 12:19:46 2016 -0800

    Merge pull request #35 from richardxia/have-openocd-pick-gdb-server-port
    
    Tell OpenOCD to pick an unused port for gdb server

commit da7763c222260acc4b5807a25c316f8710b80923
Author: Richard Xia <rxia@sifive.com>
Date:   Thu Nov 10 14:24:08 2016 -0800

    Decrease sleep time to 0.1s.

commit 14b56c155ded80ba7f5a5f6194cef83d654c16d8
Author: Richard Xia <rxia@sifive.com>
Date:   Fri Nov 4 16:18:38 2016 -0700

    Tell OpenOCD to pick an unused port, and use lsof to figure out which one it picked.

commit f7bb852141c107722bdb0302d11b6f992a6991d5
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Tue Nov 1 00:34:54 2016 -0700

    Make sure FP stores don't write memory if mstatus.FS=0.

commit ce405b436277a52f764aa15551603e6dce3f568f
Author: Tim Newsome <tim@sifive.com>
Date:   Mon Oct 31 13:30:44 2016 -0700

    Add basic floating point register test.

commit f204b5c2b6b8914060614cd77ea10509968c3fa4
Author: Tim Newsome <tim@sifive.com>
Date:   Fri Oct 21 10:51:44 2016 -0700

    Improve reg test a little.

commit 30d113085a08b0cde585c7e0d8b19e0cc6cbc046
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Oct 20 14:49:44 2016 -0700

    Test OpenOCD step and resume.

commit df47c4655a50983d03db186f524f50af0dc828c8
Author: Tim Newsome <tim@sifive.com>
Date:   Wed Oct 19 13:38:26 2016 -0700

    Fix conflict: JTAG VPI changes vs openocd refactor

commit 3308ca71bb3a3f196cd55b2f75119586a4a51994
Author: Tim Newsome <tim@sifive.com>
Date:   Wed Oct 19 13:16:47 2016 -0700

    Actually test something in regs test.

commit 6a64f119fbda35f415d0c8238909aba70acc1654
Merge: 5cd2b39 2faa3c0
Author: Tim Newsome <tim@sifive.com>
Date:   Wed Oct 19 10:52:59 2016 -0700

    Merge pull request #34 from richardxia/use-port-randomization
    
    Use port randomization for VCS and OpenOCD

commit 2faa3c064a9ac4704976fc06c2ed9c0eda842438
Author: Richard Xia <rxia@sifive.com>
Date:   Tue Oct 18 14:38:24 2016 -0700

    Pull port number from VCS output and pass to OpenOCD.

commit 5cd2b39a28c2c77debce4b55c140917c55dc1189
Author: Tim Newsome <tim@sifive.com>
Date:   Tue Oct 18 14:21:02 2016 -0700

    Add framework to test OpenOCD directly.
    
    This took a lot of refactoring to make it look reasonable.
    There isn't actually any functional OpenOCD test yet. But a dummy test
    runs a command (and fails).

commit c5e29cf553799b0434e2635e3f42314af337a5b2
Author: Richard Xia <rxia@sifive.com>
Date:   Tue Oct 18 11:31:25 2016 -0700

    Randomize gdb port.

commit f59770c98f8f3a7762e8a1751cca922ba8afe870
Author: Tim Newsome <tim@sifive.com>
Date:   Fri Oct 14 12:41:41 2016 -0700

    Wait for OpenOCD to start fully before connecting.
    
    Requires OpenOCD change 4eba841bfee4b6c347423ac28851ab7ee7e75532

commit 801ef9108dacda662435d193ca7477244475e531
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Oct 13 11:32:02 2016 -0700

    Add MemTestWriteInvalid.

commit dbfc84ea469acd3fc97b9da3ddf3d3ff1165b289
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Sun Oct 9 22:13:31 2016 -0700

    Align FP data sections

commit acb593160f2f7e22bfd6a480570f2c5094634165
Author: Tim Newsome <tim@sifive.com>
Date:   Mon Oct 3 10:40:17 2016 -0700

    Add test for memory read from invalid address.

commit ead84fbc720db4c8f42bb6a7ae979dbb4f8f6c5d
Author: Tim Newsome <tim@sifive.com>
Date:   Fri Sep 30 12:11:03 2016 -0700

    Tolerate remotes that return memory read errors.

commit 3a5ca22f5cc6044ae6cdfb2874f62b3e6a9878ad
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Sep 29 11:42:41 2016 -0700

    Update dmode test to match spec.
    
    M-mode writes to triggers with dmode set are now ignored instead of
    raising an exception.
    
    Also added -f/--fail-fast option to gdbserver.

commit ad4010d4b7147a6607c2fd30c7885ca6b464abbc
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Sep 29 11:38:54 2016 -0700

    Clear triggers during entry.
    
    If the last test leaves some triggers set they should be cleaned up.

commit e7878124b84adf0bbd985ce6f39ab8dd203b5dbd
Author: Tim Newsome <tim@sifive.com>
Date:   Wed Sep 28 08:18:14 2016 -0700

    Disable TriggerDmode while spike is changed.

commit 690cd59bb28efdc4db8609b582db44497251c488
Author: Tim Newsome <tim@sifive.com>
Date:   Wed Sep 21 10:23:35 2016 -0700

    Move debug testing from all into debug-check target.
    
    Fixes issue #30.

commit 923f62fc1dec4244180c00e0b1f8a845aeaa90e8
Author: Tim Newsome <tim@sifive.com>
Date:   Tue Sep 20 09:47:11 2016 -0700

    Minor tweaks to trigger tests for openocd.

commit ce10cc711f00df9fc97df39094c1cddd49ae212e
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Sep 15 13:11:56 2016 -0700

    Rewrite debug testing.
    
    No longer use unittest. Now tests can return not_applicable if eg. a
    desired execution mode isn't implemented on a target. Also we do a
    better job killing spike processes when a test fails.
    
    Did a lot of code cleanup, partly by using pylint.
    
    Fix the Makefile so that if the test fails, 'make' actually fails too.

commit d2aeeedd0727804bf3a7d07b5efb4d00b67f0f33
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Tue Sep 6 23:58:57 2016 -0700

    Add rv32uf tests

commit 2c1ebadc2cf7c07824b76694f7cc7ed2b8d9891a
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Fri Sep 2 15:42:02 2016 -0700

    Make RVC test fit in 16 KiB

commit 8f70e91e5413306cd6da3ea4730921f65dac9c7c
Author: Tim Newsome <tim@sifive.com>
Date:   Fri Sep 2 12:27:14 2016 -0700

    Fix/add to instant trigger tests.

commit 08a051d3037c1b3232b74f8b105151f7f908fd8f
Author: Tim Newsome <tim@sifive.com>
Date:   Fri Sep 2 09:12:32 2016 -0700

    Limit spike RAM so I can run valgrind on it.

commit 55d31b6f933bda107a399fdd169bd01a7ea5da6c
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Sep 1 13:17:56 2016 -0700

    Add some immediate trigger tests.

commit 83e90dd49da860c4af50325dec13355abe5386bb
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Sep 1 10:07:54 2016 -0700

    Create TriggerTest.

commit 1099c0dadd3c315d81ba5ef2e8712b6c08076ae2
Author: Tim Newsome <tim@sifive.com>
Date:   Mon Aug 22 17:54:51 2016 -0700

    Add test for address triggers.

commit 7567f1e8ce206226bc596cb88405939eb558ae6c
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Sep 1 13:18:29 2016 -0700

    Remove "import ." notation.
    
    Doesn't work with Python 2.7.9 which is the default in latest Debian.

commit 0df537769074dfd948cbcf6966f2d6e8af2add3f
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Sep 1 09:38:26 2016 -0700

    Add .pyc to .gitignore.

commit 419d983eaf33a202fef760a6ca233fb064867521
Author: Brett Cannon <brettcannon@users.noreply.github.com>
Date:   Wed Aug 31 11:59:23 2016 -0700

    Change accidental use of SLTIU in SLTI tests (#26)

commit 8c633e9e80d0b3e3764ebc3651e9cc09ab9413c9
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Tue Aug 30 13:02:59 2016 -0700

    Share code between rv32ui and rv64ui tests
    
    They were almost identical, so I made them actually identical.  This
    will reduce the burden of writing further tests that span base ISAs.
    
    Tests can still be specialized for XLEN with ifdefs on e.g. __riscv64.

commit 2a9cd2c6cc19863c781bcaa8b276de6e528fba8e
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Tue Aug 30 11:11:08 2016 -0700

    Add missing RV32 slt[i]u tests
    
    Closes #12.

commit 7b00a0caf23507faa66206fa260fe1eb991c5cc0
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Mon Aug 29 13:42:37 2016 -0700

    On RV32, zero-extend pointers for HTIF

commit 3bef79ea985205ae9eb7dbf1c6a07169c2b1993d
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Mon Aug 29 13:41:16 2016 -0700

    Don't explicitly use atomics in rsort
    
    This is a pattern GCC should pick up for targets where AMOADD is faster
    than LW/ADD/SW.

commit 05f70dc4925262713355bba0cedfd3f5c0d485e5
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Fri Aug 26 19:53:25 2016 -0700

    Update to new breakpoint & counter spec

commit 5ad886f909376920d345c7cf1f7b70c7ef37392f
Merge: 6a2e451 de9053b
Author: Tim Newsome <tim@sifive.com>
Date:   Tue Aug 23 14:34:59 2016 -0700

    Merge pull request #24 from richardxia/declare-dependencies
    
    Add requirements.txt and reorder imports by type.

commit de9053b96294acbcf2c2de46634720881f09f3a3
Author: Richard Xia <richardxia@richardxia.com>
Date:   Tue Aug 23 14:25:47 2016 -0700

    Use a version range.

commit 03c18639caa0c26bb58e81d20cc05175011b313e
Author: Richard Xia <richardxia@richardxia.com>
Date:   Mon Aug 22 18:16:53 2016 -0700

    Add requirements.txt and reorder imports by type.

commit 6a2e45157df2e4c20540be04e42f9ff13a5ce7f8
Author: Tim Newsome <tim@sifive.com>
Date:   Mon Aug 22 17:59:41 2016 -0700

    Use env shebang so for virtualenv compatibility.

commit c8c14a5c4f29655465296fd8e3b2371c6899f604
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Wed Aug 17 00:37:17 2016 -0700

    Improve AMO tests
    
    - avoid code duplication between RV32 and RV64 variants
    - make LR/SC do something interesting on uniprocessors
    - avoid requiring M extension

commit ef84dc3a8d7a95f3324662f9fb167d24b9dc900a
Author: Tim Newsome <tim@sifive.com>
Date:   Tue Aug 16 10:44:16 2016 -0700

    Fix missing setup in test_turbostep.

commit 87b55cae7014a375588a3d24d03903ca170f6d7e
Author: Tim Newsome <tim@sifive.com>
Date:   Mon Aug 15 12:52:03 2016 -0700

    Simplify test_function_call.
    
    Now it doesn't rely on malloc, which can be tricky to get to work in and
    of itself.

commit 22541b6099cb176fd3ec34f9e893da9e2baaa297
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Tue Aug 16 11:01:27 2016 -0700

    bump env

commit 84b2d377283780a365188599aeb324d22003e1e8
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Tue Aug 16 00:46:27 2016 -0700

    Make ENTROPY deterministic
    
    Base it on the output filename, not the pid.  This still gets decent
    coverage, but is deterministic.

commit fb04a8de58a593029c55ac2dc433b7402cf6489a
Author: Tim Newsome <tim@sifive.com>
Date:   Mon Aug 15 10:28:01 2016 -0700

    Add --32 and --64 options to gdbserver.py.

commit b83c1a818f1abbf893d2742f6718c2a72b36f59a
Author: Tim Newsome <tim@sifive.com>
Date:   Mon Aug 15 10:54:34 2016 -0700

    Fix cut and paste bug.
    
    Also minor style changes.

commit 37a93a9f86521aea2758271a1cc87c23bca06f59
Merge: b974a55 71c5774
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Aug 11 18:43:46 2016 -0700

    Merge pull request #21 from sifive/add_freedom_sim_targets
    
    Add freedom sim targets

commit 71c5774174e72602f0501eaf1a09b3eba162a7c1
Author: Megan Wachs <megan@sifive.com>
Date:   Thu Aug 11 13:43:04 2016 -0700

    Add FreedomU500 & incorporate feedback

commit b974a55ac40030fc61120b8881f16ef1abc20e34
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Aug 11 12:15:04 2016 -0700

    Make simple memory test errors more readable.

commit ac905c1ae59d30a3a8e2d68411d5fd90fa9536a9
Author: Colin Schmidt <colins@berkeley.edu>
Date:   Mon Aug 8 16:08:32 2016 -0700

    move fclass macros into the same file as the rest (#22)

commit b00a402f5d921fda37a7e5e59b8d4c566467f0a4
Author: Megan Wachs <megan@sifive.com>
Date:   Mon Aug 8 12:24:44 2016 -0700

    By default debug=False

commit 57a2595e46680771d8341e68679592c291ea024c
Author: Megan Wachs <megan@sifive.com>
Date:   Mon Aug 8 11:34:32 2016 -0700

    Add U500 Target

commit 8196dec66a338dcd9cfa3dd6118f440dae46ee45
Author: Megan Wachs <megan@sifive.com>
Date:   Fri Aug 5 14:50:14 2016 -0700

    Some code cleanup

commit 1d9383f6a7b1a31406dd86adc0975775eb1442a1
Author: Megan Wachs <megan@sifive.com>
Date:   Thu Aug 4 14:21:37 2016 -0700

    Added FreedomE300 Simulator target

commit 99ea2bfc87739eb62a8eb1012e6b38d123feede5
Merge: 0cf74a5 eb60ed4
Author: Megan Wachs <megan@sifive.com>
Date:   Mon Aug 8 11:41:25 2016 -0700

    Merge remote-tracking branch 'origin/master'

commit eb60ed426347614dfbdcbe4dcd6ed5bae8b7968a
Author: Tim Newsome <tim@sifive.com>
Date:   Mon Aug 1 10:37:03 2016 -0700

    Re-enable debug testing. (#20)
    
    Manually ran all the steps travis does, and the tests pass.

commit 4117bf6b12b2de928ca19e9638376f75f7be6d7e
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Fri Jul 29 14:47:26 2016 -0700

    Add RV32 RVC and breakpoint tests

commit 84ffef7369bff65a60034ed847d3813ea8bc9c90
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Fri Jul 29 13:59:33 2016 -0700

    Add an RVC test

commit 7b3fcbe9a9d336b67b914b842ff656aaafe7d939
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Jul 28 14:47:12 2016 -0700

    Add tests for virtual priv register.
    
    Users can use this register to inspect and change the privilege level of
    the core. It doesn't make any assumptions about the actual underlying
    debug mechanism (as opposed to having the user change DCSR directly,
    which may not exist in all debug implementations).

commit 553f2a265fe62b514cb97fdbd80ea1743de6e3cf
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Jul 28 10:26:47 2016 -0700

    Add --gdb argument so I can run valgrind on gdb.

commit 402d4538783ee7a048809dfa0ce923eca9d3f868
Author: Tim Newsome <tim@sifive.com>
Date:   Wed Jul 27 16:05:09 2016 -0700

    Rename m2gl_m2s to freedom-e300. (#19)
    
    It's possible to flash the Freedom E300 onto different FPGA boards, and
    then debug them in the exact same way.

commit 0cf74a5e9aaf249fad226f129198663333f95c9d
Author: Tim Newsome <tim@sifive.com>
Date:   Wed Jul 27 14:34:40 2016 -0700

    Rename m2gl_m2s to freedom-e300.
    
    It's possible to flash the Freedom E300 onto different FPGA boards, and
    then debug them in the exact same way.

commit 97cffefa6ebeb5fdc174fc51c7d642f714daa559
Merge: 7704a62 bd1caac
Author: Andrew Waterman <waterman@eecs.berkeley.edu>
Date:   Mon Jul 25 11:32:15 2016 -0700

    Merge pull request #18 from sifive/master
    
    Display log file during build if debug testing fails.

commit bd1caacb3d912c51dfe428b99719f9454c744941
Author: Tim Newsome <tim@sifive.com>
Date:   Mon Jul 25 11:19:06 2016 -0700

    Display log file during build if testing fails.
    
    That way somebody doesn't need to spend forever trying to reproduce a
    travis failure when all they really need is the logfile.

commit 7704a62c78afc2c95a61d63deb7da31ccac5b814
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Fri Jul 22 15:16:29 2016 -0700

    Temporarily stop building debug tests, as they fail in travis
    
    @timsifive can you look into why?
    
    https://travis-ci.org/riscv/riscv-tools/builds/146759105

commit 8ad0c87b54dc1b52548c62834d2597b573e60848
Author: Howard Mao <zhehao.mao@gmail.com>
Date:   Fri Jul 22 14:20:28 2016 -0700

    skip user-mode trap tests in rv32mi/rv64mi-p-csr if no user mode

commit 702d796abdf0e91fa942a46474af9e1ebb1ff343
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Fri Jul 22 11:58:18 2016 -0700

    Move rv32mi dirty bit test to rv32si

commit d5fb1309c80bf57cb33e53b7fa6010fe6a374062
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Fri Jul 22 11:25:52 2016 -0700

    Move dirty bit test to rv64si directory
    
    Not sure this is quite right, since the test technically runs in M-mode.
    
    Also, remove unused rdnpc/example tests.

commit d7bd2474c4474f0ca69c6d0adc4dd3501c91c5bc
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Tue Jul 19 18:15:01 2016 -0700

    Simplify fence.i test for RVC

commit a442bdafac1ae7a03bc6ac0e4354165b01ba5ddd
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Tue Jul 19 12:23:22 2016 -0700

    Make ma_fetch test robust against code size changes

commit a27ddca0570517e7e40a91c16e4c96c6c5f329e1
Merge: 0849aad edfe598
Author: Andrew Waterman <waterman@eecs.berkeley.edu>
Date:   Tue Jul 19 17:10:24 2016 -0700

    Merge pull request #17 from timsifive/debug
    
    Add end-to-end debug tests

commit edfe598fd06366170628e88aa6dee762d2c37bbc
Author: Tim Newsome <tim@sifive.com>
Date:   Tue Jul 19 11:07:03 2016 -0700

    Run debug tests from main Makefile.

commit b3cb7cb55c3461c6891caa023220553cf903fcf6
Author: Tim Newsome <tim@sifive.com>
Date:   Mon Jul 18 18:41:57 2016 -0700

    Use unique filenames for block test.
    
    Fixes occasional failure when multiple tests are run at once.

commit 519794c8e91d1362dca8add5077277cc9bdc1611
Author: Tim Newsome <tim@sifive.com>
Date:   Mon Jul 18 18:33:10 2016 -0700

    Add 32-bit support.

commit 713f6a3089ac8b656d0a18874782e26d3039b22e
Author: Tim Newsome <tim@sifive.com>
Date:   Mon Jul 18 18:32:45 2016 -0700

    Be verbose, since output is going to a log file.

commit f254dce79dc5a278328699d65da2516545f5d31c
Author: Tim Newsome <tim@sifive.com>
Date:   Mon Jul 18 09:57:37 2016 -0700

    Add Makefile.
    
    Add --isolate argument which enables the 32- and 64-bit spikes to be
    tested simultaneously.

commit dc3bfcbc943ea9b3fc50c5737490d51865fbc8ab
Author: Tim Newsome <tim@sifive.com>
Date:   Fri Jul 15 17:10:47 2016 -0700

    Fix test_instant_halt.
    
    Only check for things that the spec guarantees when coming out of reset.

commit 20b8019ab691ab6c327f157626a1f67a65ac9094
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Jul 14 14:52:55 2016 -0700

    Fix test_block for 64-bit targets.

commit efabfaba3004f9fb454dca0c27205ea3c8a45297
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Jul 14 14:49:23 2016 -0700

    Fix test_32 on 64-bit targets.

commit 6e10e06b0b5b3ba2325dc39ef2c4c1df0ef85ee6
Author: Tim Newsome <tim@sifive.com>
Date:   Wed Jul 13 11:25:42 2016 -0700

    Only run hwbp tests on targets that support them.

commit 8d04a081afdc1bddf5f60192692f6a7de50ed1c8
Author: Tim Newsome <tim@sifive.com>
Date:   Wed Jul 13 10:51:05 2016 -0700

    Tell gdb what xlen is when there's no ELF file.
    
    This makes several spike32 tests pass that used to fail. Ideally gdb
    wouldn't need to be told, but that's a project for another day.

commit fd866d07b277dd3ed8e9888a262dd134c59345e5
Author: Tim Newsome <tim@sifive.com>
Date:   Wed Jul 13 10:37:53 2016 -0700

    flush spike log after initial write.
    
    This makes sure the execution line is the first one in the logfile.

commit 3ed5afdc5b7e2c32bc6facf410c8fa091dd55470
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Jun 30 18:57:24 2016 -0700

    I think I've finally got malloc working right.
    
    Now gdb can call functions and change strings.

commit a8f4c20794b4eff8089f7fedb2d1bb4eff0a08d4
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Jun 30 13:11:20 2016 -0700

    Make variables local again, now that gdb is "fixed."

commit bc2dac07529b05e438ab93d8fcbc495741675d32
Author: Tim Newsome <tim@sifive.com>
Date:   Mon Jun 27 17:10:09 2016 -0700

    Add test for gdb function calls.

commit 7c9510e7a7e224ee3d51ebe736a58f81017a71a0
Author: Tim Newsome <tim@sifive.com>
Date:   Tue Jun 21 19:20:27 2016 -0700

    Test step over invalid instruction.

commit 78991b2a1d8e48b7280101d3a69128ff24dc4305
Author: Tim Newsome <tim@sifive.com>
Date:   Tue Jun 21 13:59:19 2016 -0700

    Turn off debugging.

commit 6aa5ac06c704ea822bd1150e5c2d8900ce380807
Author: Tim Newsome <tim@sifive.com>
Date:   Tue Jun 21 13:56:32 2016 -0700

    Remove hardware breakpoints so future tests work.

commit 72822ba60b710dc2ce0c9cffbc990d99e93490c1
Author: Tim Newsome <tim@sifive.com>
Date:   Mon Jun 20 17:38:20 2016 -0700

    Make DownloadTest pass on boards with little RAM.

commit 1147b6cc3de277e63744d25e8d6adcbd5ed55856
Author: Tim Newsome <tim@sifive.com>
Date:   Mon Jun 20 17:25:53 2016 -0700

    Increase TCK speed.

commit 3b90da94dcf6b79f8a6fc0dbe6f3225ef9d34c9e
Author: Tim Newsome <tim@sifive.com>
Date:   Sun Jun 19 13:31:51 2016 -0700

    Write command to logfile.

commit a37f84f7e20f67d50dfc759b3baae1f146df603b
Author: Tim Newsome <tim@sifive.com>
Date:   Sat Jun 18 11:07:06 2016 -0700

    Add test for debuginfo symbols.
    
    Currently fails with 32-bit tools.

commit 34341c9500c0a0a2520826b6eaf0095c3f9ce9fc
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Jun 16 13:03:19 2016 -0700

    Add explicit test for stepping over branches/jumps.

commit d3db738f442df95dd0c074a3e90c62c22e0f9a58
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Jun 16 10:07:15 2016 -0700

    Improve formatting. Add examples.

commit 36b305709080d84b5d4516ab344acb09349ae6d8
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Jun 16 10:06:38 2016 -0700

    Increase "load" timeout.

commit 1fab0e2bfdd441e5b8e11348d7db520286f64289
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Jun 16 10:06:17 2016 -0700

    Bump up speed.

commit 9ecc5021698fcf7632e4364cf97a7c20e606ac4f
Author: Tim Newsome <tim@sifive.com>
Date:   Mon Jun 13 17:56:53 2016 -0700

    Add a few tips.

commit 64f81a5af53119ccc33a46aa98450ffb41dc948b
Author: Tim Newsome <tim@sifive.com>
Date:   Fri Jun 10 16:41:24 2016 -0700

    Update IDCODE.

commit 868b2112753be7c1dd8d071e47614fd0dec6649f
Author: Tim Newsome <tim@sifive.com>
Date:   Fri Jun 10 16:38:37 2016 -0700

    Add test_hwbp_2.

commit 675faf3d5e4f6e59b461dd95e1925f1bd9c4ed71
Author: Tim Newsome <tim@sifive.com>
Date:   Fri Jun 10 16:30:49 2016 -0700

    Add test_too_many_hwbp.

commit 440f54715a4a4335a371c61bc79079ead8c3c6fe
Author: Tim Newsome <tim@sifive.com>
Date:   Fri Jun 10 15:37:47 2016 -0700

    Fix hwbp test.

commit 7ce8ad62d7f1a1e183665418151d7c655c29642a
Author: Tim Newsome <tim@sifive.com>
Date:   Fri Jun 10 14:29:37 2016 -0700

    Add hwbp test (currently doesn't pass).

commit 549b4d2c1a7d304c1a23f77a95e8eb0afdd1ddfd
Author: Tim Newsome <tim@sifive.com>
Date:   Fri Jun 10 14:10:31 2016 -0700

    Fix cut and paste bug in test_change_pc

commit c11808e013c7c34161d9f343cd97d5f2440c4c2e
Author: Tim Newsome <tim@sifive.com>
Date:   Fri Jun 10 14:06:13 2016 -0700

    Make tests work with broken 32-bit compiler.
    
    Apparently the 32-bit compiler doesn't generate good enough debug info
    for gdb to know what function we're in, which also means it doesn't know
    where the local variables in those functions are stored.

commit 6ccc0bdde5eea898e88961f49e755bd2b4577792
Author: Tim Newsome <tim@sifive.com>
Date:   Fri Jun 10 10:45:27 2016 -0700

    Add simple register tests.
    
    Make the RegsTest case a bit more comprehensible.

commit 2088d1bce6558a101c42861dc578f4c7d7f4f6b4
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Jun 9 14:39:30 2016 -0700

    Add block test.

commit dbc23e8c09b5bf5c34e11d00332552cdf8288a0b
Author: Tim Newsome <tim@sifive.com>
Date:   Thu Jun 9 09:25:21 2016 -0700

    Test all memory access sizes.

commit e291177a1cbeb6cef46aa5f8f019346c3202c3ef
Author: Tim Newsome <tim@sifive.com>
Date:   Wed Jun 8 19:53:57 2016 -0700

    All tests pass with spike now.
    
    I did comment out a couple.

commit 6990284b8eab8d4e4f57f82ac8918913c5c63e97
Author: Tim Newsome <tim@sifive.com>
Date:   Tue Jun 7 16:59:26 2016 -0700

    Made some progress towards working with spike.
    
    I'm writing all the tests so they should just work on real hardware,
    too.

commit f29d14a877d4873c12fa80c9df5b265474a85b05
Author: Tim Newsome <tim@sifive.com>
Date:   Sat Jun 4 13:19:45 2016 -0700

    WIP on debug testing.
    
    ./gdbserver.py --m2gl_m2s --openocd "$HOME/SiFive/openocd/src/openocd -s
    $HOME/SiFive/openocd/tcl" -- RegsTest.test_write_gprs
    doesn't fail in a completely crazy way.

commit 0849aad0c23f24ed7728128873fc852839e988b1
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Mon Jul 18 17:43:15 2016 -0700

    Default to XLEN=64 when building in-place

commit 7f3b666f55c9f01c2f2fd725c1686e1a509df173
Author: Palmer Dabbelt <palmer@dabbelt.com>
Date:   Tue Jul 12 11:17:10 2016 -0700

    Add a "--with-xlen" configure argument (#16)
    
    The tools had riscv64-unknown-elf-gcc hard-coded all over the place.
    This lets users override that if they have a 32-bit toolchain.

commit b6c8a03dcd7ed3c109d2c9da797b295f160f051d
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Mon Jul 11 21:22:53 2016 -0700

    Remove deprecated uarch counters; support RVC for benchmarks

commit d5fa5fa7c233a219d9b2c1b1d0fbcab9bba986c7
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Mon Jul 11 17:51:33 2016 -0700

    Merge rv32ua tests into rv64ua

commit 089f4aae4836af1f3f530fbedc3a43a685eae0d1
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Mon Jul 11 17:45:16 2016 -0700

    Remove instruction width assumptions to support RVC

commit a5b7f805c111e14a1478153147a57283a0b9e45d
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Mon Jul 11 17:41:59 2016 -0700

    Remove vestigial j instruction test; improve jal test

commit 3dc00e7b04834f862a074ac8822892e1ecfc009c
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Thu Jul 7 19:29:03 2016 -0700

    Update WFI test for priv v1.9

commit aff36b0963e6eee63906b3d8622be5a98ba27a43
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Thu Jul 7 19:28:47 2016 -0700

    Don't use FPU in benchmarks that don't need to use the FPU

commit d05da334979f92f10054a21fb5f98cac87484271
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Thu Jul 7 15:27:40 2016 -0700

    Delete unused benchmark

commit a33293e38b42ef0c8ef9f932a2721dfd5b95a622
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Wed Jul 6 03:25:04 2016 -0700

    Update to new PTE format

commit 795c81a287bde70c6d8029a812f0a76e83823d68
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Wed Jun 22 22:55:30 2016 -0700

    Mark RV32 tests as such
    
    @zhemao make sure to do "make run" in isa/ before committing

commit 51671844c2588386ce3eacedf40d385e3c2b1484
Author: Howard Mao <zhehao.mao@gmail.com>
Date:   Wed Jun 22 15:53:38 2016 -0700

    separate ua and um tests from ui tests

commit b6b5e81217c1f2a70ecb6883b1756859cd7bb999
Author: Howard Mao <zhehao.mao@gmail.com>
Date:   Wed Jun 22 15:37:33 2016 -0700

    split up rv64uf and rv64ud isa tests

commit 26cfab585c781f06e977800000efe097dee4613d
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Fri Jun 17 21:06:37 2016 -0700

    Fix breakpoint test when only one breakpoint present

commit 0c4cfe09da4c66c70eec7de680c9612fe9aa3e4a
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Fri Jun 17 21:00:02 2016 -0700

    bump env

commit 190d9f8416b03a6b073d483ef181ee6fb3bad40d
Author: Sebastian Bøe <sebastianbooe@gmail.com>
Date:   Wed Jun 15 02:17:16 2016 +0200

    rv32ui: sh: Added side effect test (#14)
    
    From the test comment:
    sh to a word aligned address should only affect the 2 lower bytes
    and should leave the 2 upper bytes unmodified.
    
    In this test we write 2 bytes to the lower 2 bytes of the word
    tdat11 and then ensure that the both the upper 2 bytes and lower
    2 bytes are as expected.

commit 654a7a4a85918b73de6e301d7220a6e09bb6587a
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Fri Jun 10 14:30:58 2016 -0700

    Test more than one breakpoint at a time, if present

commit d1669596573c72906ac90b3c24525b9be17c4ebb
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Thu Jun 9 19:02:41 2016 -0700

    Update breakpoint spec

commit 7dbb601634d3ebd011f06a0083f120e8a4b96c22
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Wed Jun 8 20:51:41 2016 -0700

    Don't arm breakpoint before setting break address

commit cacfb9ab5f4cb3359ee1ed769e7f1989409c2c1d
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Wed Jun 8 20:03:03 2016 -0700

    Add HW breakpoint test

commit 959218673db6737d65014f93208b9240c85eb8a6
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Wed May 25 15:36:46 2016 -0700

    Keep tohost/fromhost at deterministic address

commit 7917324486685f738ea165642e25bfb997a69c2d
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Sun May 22 18:19:48 2016 -0700

    Enable LR/SC tests, even for uniprocessors

commit d4ab58796d5787bef6617e0fc760292ec3a4a79d
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Sun May 22 16:18:29 2016 -0700

    Use -mcmodel=medany, not -fpie
    
    We shouldn't generate a GOT.

commit d9c32d288b69197814c4d5e0bae93da55649c377
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Wed May 4 18:20:05 2016 -0700

    speed up mt-matmul and spmv tests

commit af7b8f8e8c41f0d1f887ee72427e3bf37abc38c1
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Wed May 4 00:56:42 2016 -0700

    Speed up benchmarks that take a long time to run

commit 6ce623a7b9c37d70772d03529cd80c7952ef6ccf
Author: Howard Mao <zhehao.mao@gmail.com>
Date:   Tue May 3 17:25:46 2016 -0700

    get rid of empty benchmark

commit 4c08364e68da0a6d7e218378acf8894f8289a56f
Author: Howard Mao <zhehao.mao@gmail.com>
Date:   Tue May 3 16:58:45 2016 -0700

    get rid of empty asm test

commit 32eee44a25a5511a11ec50a7f210fe7d2ffcd841
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Tue May 3 11:17:24 2016 -0700

    Update env, fixing multicore VM tests

commit c164404d0511ba386ba0a1aebb09955ca0448719
Author: Howard Mao <zhehao.mao@gmail.com>
Date:   Mon May 2 20:09:49 2016 -0700

    add empty benchmark

commit 82a9395e97dadc87e3dce289895ff88ef7e2fd51
Author: Howard Mao <zhehao.mao@gmail.com>
Date:   Mon May 2 18:32:29 2016 -0700

    add empty ISA test

commit ef625f6968e0a862b324d0d855f5edde13191e1f
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Mon May 2 15:05:38 2016 -0700

    Remove incorrect M-mode WFI test
    
    MSIP isn't supposed to be writable locally!

commit e38b55f9b10204171b74343a5a73d041b7186caf
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Mon May 2 14:29:41 2016 -0700

    Stop using tohost/fromhost registers

commit 22742246287feda0be2666ba14ca6f4a6bc73bb2
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Sat Apr 30 20:45:27 2016 -0700

    ERET -> xRET; new memory map
    
    For now, we no longer build hex files, because the programs don't
    start at address 0.  This decision will likely be revisited.

commit 8dda7b2034197109a2387ac3dd03c7ad1e8c0b65
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Wed Apr 6 10:29:08 2016 -0700

    Don't use stats register; refer to uarch counters by number

commit f1d87fd119cbdca5c5f2016e0a156ac4f0d2347d
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Wed Apr 6 10:22:20 2016 -0700

    Fix expected misa register value for RV32

commit 35c6ac438af5086510fe120b575090cf8e9b917b
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Mon Mar 14 17:47:25 2016 -0700

    Rework benchmarks to run in M-mode
    
    This broadens their utility and lets them use the M-mode counters directly.

commit 79e7914a4f33997b110c4a9dfe844561d927b9c0
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Mon Mar 14 17:03:09 2016 -0700

    Update .gitignore

commit e3f64eb4fa0bf94f4ffa063aaf182f092d1e166e
Merge: f4681ef 7626b7f
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Mon Mar 14 17:01:44 2016 -0700

    Merge branch 'priv-1.9'

commit 7626b7f616803be5105f497aa5732a5d5cb001c6
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Mon Mar 14 16:57:50 2016 -0700

    More RV32 tests

commit 057b1432679ded5dce4149797fa624205baee62e
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Thu Mar 10 14:47:44 2016 -0800

    Add missing rv32mi/rv32si tests

commit f4681ef71892da18df003cc8d11d29d3155f332e
Author: Howard Mao <zhehao.mao@gmail.com>
Date:   Mon Mar 7 15:14:48 2016 -0800

    revert install rule to the old correct way

commit 31f39a39dffbdb810b18721bece5c233b91577eb
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Thu Mar 3 10:49:57 2016 -0800

    Undo accidental Makefile modification

commit c9cafde3d3b8075031c0786a589a05ad54732a5d
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Wed Mar 2 23:19:58 2016 -0800

    Make WFI test more strict

commit 4d1491df727e9aeb5fdfeac25c22eaf24cafb908
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Wed Mar 2 22:33:37 2016 -0800

    Some S-mode tests really only belong in M-mode

commit a0a3ae4841308010c6437e0f47467af97a140cda
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Wed Mar 2 22:34:19 2016 -0800

    Make JALR test sensible in RISC-V, rather than SMIPS

commit 75b207b9c964d409dd3dfc54aca01c4a95cff0ac
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Wed Mar 2 21:42:17 2016 -0800

    Fix ma_fetch to work with or without RVC

commit 6906f6f470765b8165735ed06f864e00e8d9d5ec
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Sun Feb 28 23:47:09 2016 -0800

    WIP on priv spec v1.9

commit 9fc686ae1488a596d0bed561a750396911e71b01
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Sun Feb 28 23:24:46 2016 -0800

    WIP on priv spec v1.9

commit 08486cb632ef704709a89fc6bab5842bec4c2547
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Thu Mar 3 11:02:24 2016 -0800

    Fix ./configure in root
    
    This Makefile is still super ghetto!

commit c9022d2f63f50388b2ab1192966f30dbe7819a59
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Tue Mar 1 16:32:25 2016 -0800

    Negative float -> unsigned int conversions return 0

commit f4f57d572fb547e6202e16079afcec51208f3085
Merge: fb9e416 5634d6c
Author: Colin Schmidt <colins@berkeley.edu>
Date:   Mon Feb 29 16:55:12 2016 -0800

    Merge pull request #8 from riscv/sqrt-171
    
    What is the square root of 171?

commit 5634d6ce8a5d7023b14da86bdaab6a5f10a5440c
Author: Colin Schmidt <colins@eecs.berkeley.edu>
Date:   Mon Feb 29 16:54:36 2016 -0800

    remove comments now that tests pass

commit fb9e416be46e8018c8333553136b91401bdd74a6
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Sun Feb 28 23:28:32 2016 -0800

    Fix capitalization of XLEN variable

commit e2f81e97281915d15fdec0713de1003095d2ae17
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Sun Feb 28 23:18:19 2016 -0800

    Strip big-endian tests
    
    These tests will likely never support non-standard big-endian systems.

commit 0e17d07550ab5f4b2f83af6c4e3dc00ddf875ce7
Merge: 9ab937b 0a4d762
Author: Palmer Dabbelt <palmer@dabbelt.com>
Date:   Sat Feb 27 12:42:46 2016 -0800

    Merge pull request #10 from riscv/travis-dev
    
    Support multi configuration travis builds

commit 0a4d7624d35b3a42ae0945d447f7c7e0a012cf82
Author: Colin Schmidt <colins@eecs.berkeley.edu>
Date:   Fri Feb 26 22:01:37 2016 -0800

    only build the rv32 bit tests if xlen is 32

commit 240a4b23e0791283fbae34ced137ce644ac140b5
Author: Colin Schmidt <colins@eecs.berkeley.edu>
Date:   Fri Feb 26 22:00:31 2016 -0800

    remove malloc declaration from dhrystone
    
    it was unused and causing issues when building
    with the linux toolchain

commit b75c550fda837f41d606d8f0b6e6794d9ef30c41
Author: Colin Schmidt <colins@eecs.berkeley.edu>
Date:   Fri Feb 26 15:44:54 2016 -0800

    allow make variables to be overwritten update configure
    
    configure now respects the host flag, rather than hardcoding the risc-v
    compiler

commit 0816cba59572c16147aae72bd89e290b88e68c3b
Author: Colin Schmidt <colins@eecs.berkeley.edu>
Date:   Wed Feb 24 17:18:42 2016 -0800

    add new failing fsqrt test case
    
    when using testfloat the correct format is
    input output unknown value
    This comment requested by palmer

commit 9ab937b3460e7003856277ddf5dd95ba60245916
Author: Howard Mao <zhehao.mao@gmail.com>
Date:   Tue Feb 23 23:11:27 2016 -0800

    make install rule copy the right things to the right places

commit e3b9cdbc49aed585322d14b5b695840bbaa21376
Author: Howard Mao <zhehao.mao@gmail.com>
Date:   Tue Feb 23 22:18:00 2016 -0800

    fix install rule

commit d5731f746dd653e6eb629f8acf4d2f63dbdf1d08
Author: Palmer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>
Date:   Thu Feb 18 00:29:02 2016 -0800

    What is the square root of 171?
    
    I get differnt answers on Rocket and Spike.  The Spike answer matches my Intel
    machine.  This fails when I compute both the single precision and double
    precision answer.

commit ac467e16fd16fa3039cd89cb7a6d1f2032f4339f
Merge: fc00079 41be377
Author: Andrew Waterman <waterman@eecs.berkeley.edu>
Date:   Fri Jan 29 18:22:10 2016 -0800

    Merge pull request #7 from riscv/nan2
    
    Two extra NaN test cases

commit 41be3777b6f484f241248bc50d762c9da98ad0e9
Author: Palmer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>
Date:   Fri Jan 29 16:54:18 2016 -0800

    Test that fcvt canonicalizes NaNs
    
    I believe this is entirely within the RISC-V ISA spec:
    
     * fmv is defined to move IEEE floats
     * All otherwise-unspeficied floating-point operations canonicalize NaNs
    
    This test fails on Spike, but passes on Rocket.  I believe this is the source
    of my current torture failures.

commit 210c0e6e363026e0de03e7f7bc61612b9cd44533
Author: Palmer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>
Date:   Fri Jan 29 11:33:40 2016 -0800

    Check NAN values in fdiv tests
    
    The new RISC-V ISA spec mandates NAN bit patterns.  This test checks to make
    sure that those bit patterns come out of fsqrt(-1).  These pass on both spike
    and Rocket.
    
    An additional _DWORD_RESULT version of the FP test macros is added to
    facilitate floating-point tests that compare against particular bit patterns.

commit fc000796c11f84a5e1997c67fcfac751aa64a916
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Tue Jan 12 16:16:58 2016 -0800

    Use new NaN handling for conversions to integer

commit 0c58c7f906ddedf91a5f204df77321ebde0b9837
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Tue Jan 12 16:16:49 2016 -0800

    Use new canonical NaN

commit 9975974d7bde9fc7421dd03e28db3958602c11aa
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Tue Jan 12 16:16:14 2016 -0800

    Write 1, not 0, to MIPI

commit 64f63c17cbe7abdabb7a4ae73d8bd924d811d712
Author: Howard Mao <zhehao.mao@gmail.com>
Date:   Mon Dec 14 09:54:13 2015 -0800

    change la to li as appropriate in test macros

commit 35cbc0eb62e016907152cd64657a16513a7fa658
Merge: caf75e5 feb75e8
Author: Andrew Waterman <waterman@eecs.berkeley.edu>
Date:   Fri Dec 4 14:45:28 2015 -0800

    Merge pull request #4 from pmundkur/devel
    
    Add a top-level make clean target.

commit caf75e56098456eb89ce1071e87eef398d8f26fd
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Mon Nov 16 14:16:05 2015 -0800

    Update IPI test to work with new mechanism

commit 0fa9aa8a786584cf7e6f488d96ff875c3e57c651
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Fri Nov 6 00:23:47 2015 -0800

    update env

commit 3aa6fab85f56ac9a23728ea9bc01b32c2ba7dbaf
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Mon Oct 19 12:25:23 2015 -0700

    Avoid REMU in timer test

commit 1c8495d95280d95a28696ee20ff75794e6c19cc4
Author: Howard Mao <zhehao.mao@gmail.com>
Date:   Mon Sep 28 13:49:41 2015 -0700

    fix to riscv_test.h in env

commit 695b86a6fcbe06ffbed8891af7e6fe7bf2062543
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Thu Sep 24 11:49:11 2015 -0700

    Add another recoding test

commit f7b53478d493910620153f959181a19defed352e
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Mon Sep 21 12:21:11 2015 -0700

    Add another recoding test case

commit e136fc3ce9e87e686e87f34e7dcb202cc23a3406
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Sun Sep 20 23:38:38 2015 -0700

    Remove executable permissions from source files

commit 7155726ad6612a7f87318d84ac496672f9bbc8ce
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Sun Sep 20 23:38:00 2015 -0700

    Remove Hwacha v3 tests

commit f66d9faeca28d491115eb60a8f5b6b747f255a09
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Sun Sep 20 14:57:19 2015 -0700

    Add another FP recoding test case

commit 017320312f1bc1adf22390f8692a1c4d2d06268f
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Wed Sep 16 13:45:07 2015 -0700

    Add test for FP recoding corner cases

commit feb75e8be84e8a491486d89fb8a9fd19f5543408
Author: Prashanth Mundkur <prashanth.mundkur@gmail.com>
Date:   Thu Aug 6 13:27:10 2015 -0700

    Add a top-level make clean target.

commit f99d03cb43d8350dd35672cd9e1b872628882727
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Mon Aug 3 18:20:54 2015 -0700

    Use medany code model, not PIC, for ISA tests

commit daeb3cddd02e31c678d35197bc66570ecd106721
Author: Yunsup Lee <yunsup@cs.berkeley.edu>
Date:   Fri Jul 17 12:31:14 2015 -0700

    don't pass fpu/vector tests when fpu/vector not present

commit 3b1a075e871d7c14ba9b2983183eb8a4a3916f5e
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Mon Jul 6 17:07:02 2015 -0700

    Coherence torture test for VM tests
    
    VM tests only support one core, so have the other cores hammer on the
    memory system to attempt to catch simple coherence regressions.

commit 94e0a82bde96bc203bd854efa8ba06c49d16fe75
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Sun Jul 5 16:57:07 2015 -0700

    New M-mode timers

commit d6f8add254375a8005794320ed66d40a58f43dac
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Thu Jul 2 17:14:06 2015 -0700

    Fix RV32 handling of syscall arguments

commit bd0e7cdcfeca6be730f8b15959b8c5369bde3906
Author: Christopher Celio <celio@eecs.berkeley.edu>
Date:   Wed Jul 1 15:59:11 2015 -0700

    Add _hard_float check in crt.S.

commit 80538e49f76fca845e1aa45e6033cd7648975779
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Tue May 19 02:28:59 2015 -0700

    Add basic WFI test

commit f63ce2ad06a4d4e5d35c75fbdeec8b1ab00f3d87
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Thu May 14 02:18:59 2015 -0700

    Fix VM, MIP encoding

commit a60626553be99d69f879464dbeb71ffe1ff80c75
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Sat May 9 16:39:39 2015 -0700

    Update to privileged architecture version 1.7

commit 5ce97df1c97b4ef39b94041350b910d12f782328
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Fri May 1 15:16:55 2015 -0700

    Fix dhrystone timing code

commit 4bead73f52ad5a43a5400179928aa0aa97b79b35
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Fri May 1 00:56:39 2015 -0700

    Make dhrystone report correct-ish numbers

commit e9c88267da591b8b60d3b2e7bd790b6a01ab6ec5
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Tue Apr 21 14:58:47 2015 -0700

    Don't rely on reset values of MSTATUS_UA/SA

commit bcf83a88846468dcb294e2646270f433d967cf26
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Tue Apr 21 14:57:42 2015 -0700

    Fix benchmark compilation/execution on RV32

commit 4496a12c2f0bca74d47c633cc5f970d214a3433a
Merge: 74fa7fb 075745d
Author: Andrew Waterman <waterman@eecs.berkeley.edu>
Date:   Mon Apr 13 14:43:18 2015 -0700

    Merge pull request #3 from joerchan/master
    
    Better coverage of mul high instructions

commit 075745d1ee9c0437dcc2400630faf10168aecd10
Author: Joakim Andersson <joerchan@gmail.com>
Date:   Mon Apr 13 22:57:04 2015 +0200

    Correct expected high value of multiplication

commit 75f9bc244d43359750bf53660b6a7a36ee11e4ed
Author: Joakim Andersson <joerchan@gmail.com>
Date:   Sun Apr 12 23:50:05 2015 +0200

    Better coverage of mul high instructions

commit 74fa7fbd09701e8a63b616cd9a8f78c23a43cbb3
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Fri Apr 3 22:16:00 2015 -0700

    Run RV32 tests on spike with --isa=RV32

commit 7b8a00a3fba965bf8d0e332cd6f274503289fa2f
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Mon Mar 30 22:00:00 2015 -0700

    Update env

commit 4303ce356626a1bb6cf18d62e5395274f478a21b
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Fri Mar 27 16:17:36 2015 -0700

    New virtual memory implementation (Sv39)

commit 9e4b081d4a219c4eea1a7e979c316a0ff1cd7cdc
Author: Yunsup Lee <yunsup@cs.berkeley.edu>
Date:   Wed Mar 25 16:25:42 2015 -0700

    split out S-mode tests and M-mode tests

commit a398a9baeccebbf7b8c7bd04edaac5e0d02cd7bf
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Tue Mar 24 19:30:14 2015 -0700

    Don't assume PRV1/2 and IE1/2 are reset

commit c3378e8d37d38432947451ab26a93bb5ae7eb3a1
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Fri Mar 20 23:14:10 2015 -0700

    Merge rv64si and rv32si tests

commit 74bc584aa5be5d52ded54e44dbf465f63b03a629
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Fri Mar 20 22:16:44 2015 -0700

    Add fdiv test

commit 211e4fcdc93654fc810cff0b6864fdc7097919dc
Author: Yunsup Lee <yunsup@cs.berkeley.edu>
Date:   Tue Mar 17 14:38:04 2015 -0700

    need fence before scall for vector mm

commit ca4f7ce11774eac3f03465f8d9243ce6b23c815b
Author: Yunsup Lee <yunsup@cs.berkeley.edu>
Date:   Tue Mar 17 05:00:42 2015 -0700

    push env

commit f84936393dccd1367d3cb2a1fa060e77eb7babec
Author: Yunsup Lee <yunsup@cs.berkeley.edu>
Date:   Tue Mar 17 04:35:24 2015 -0700

    relay hwacha cause/aux to scause/sbadaddr

commit 211d78276b07b17f831cefaf79961d3e6dad3c90
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Tue Mar 17 01:18:36 2015 -0700

    Merge [shm]call into ecall, [shm]ret into eret

commit dd0d4036430dc812c9168fad8870d58ce151f498
Author: Yunsup Lee <yunsup@cs.berkeley.edu>
Date:   Mon Mar 16 02:10:17 2015 -0700

    revamp vector tests with new privileged spec, and add scalar pt tests

commit 62f8f78b5fc18e2f89e4b6429352ca4c980908c7
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Sat Mar 14 02:08:03 2015 -0700

    Add PTE dirty bit test

commit cbb938f57d7f609ee6bb2e8b2151a2b041b700aa
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Thu Mar 12 23:09:22 2015 -0700

    Use hcall instead of mcall

commit 7864b6441aad0bca337eb70fcd12394cc68bddc6
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Thu Mar 12 17:39:44 2015 -0700

    Update to new privileged spec

commit d7dba3cbb448b2deeefa54653c7fcaab7e22940f
Author: Christopher Celio <celio@eecs.berkeley.edu>
Date:   Mon Feb 23 16:07:56 2015 -0800

    Added more +/- NaN/inf tests for fcvt.{w/l/wu/lu}.{s/d}

commit 9007da4c2be61608429360c1906a0cf6442b0d68
Author: Christopher Celio <celio@eecs.berkeley.edu>
Date:   Sun Feb 22 19:36:40 2015 -0800

    Added -NaN test for fcvt.{w/h}.s

commit e0532426bcd8634041be23457ff78a90e78db466
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Thu Feb 19 12:25:14 2015 -0800

    Unify rv32/rv64 timer tests

commit d7aa5a3443f7a91d108be67f91900261e94d0ccd
Author: Yunsup Lee <yunsup@cs.berkeley.edu>
Date:   Tue Feb 17 11:31:28 2015 -0800

    change organization to riscv

commit becf30a3fb01da768c984ba60720811e4513320e
Author: Andrew Waterman <aswaterman@gmail.com>
Date:   Sun Feb 15 16:13:18 2015 -0800

    Make rv64uf-p-ldst test the sign bit, too

commit 42573800bfc29efd7dd98ca1e88a44eb807ae33c
Author: Palmer Dabbelt <palmer.dabbelt@eecs.berkeley.edu>
Date:   Sat Feb 7 11:53:29 2015 -0800

    Change submodule pointers to github.com/riscv
    
    This new organization is designed to make it easier for external
    collaborators to contribute.

commit 94537321a456c65c4a14e005de03fced33e0a43b
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Tue Jan 27 00:33:47 2015 -0800

    Fix matmul performance on gcc 4.9
    
    It's just loop interchange in the register blocking loop.

commit 160bdaa323bc8f8e651f9f546822336cf17d92f5
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Fri Jan 9 17:57:12 2015 -0800

    Add LICENSE

commit 350b03e6dd18616146cf43b9d5daa98db059822b
Author: Andrew Waterman <aswaterman@gmail.com>
Date:   Sun Jan 4 21:31:18 2015 -0800

    Avoid deprecated "b" pseudo-op; use "j" instead

commit 6eb500024591670cb1ecbab19d2dce9266e2d8bf
Author: Andrew Waterman <aswaterman@gmail.com>
Date:   Fri Jan 2 22:33:32 2015 -0800

    On misaligned fetch, EPC = branch target, not source
    
    We can revert this commit if we decide to change the EPC behavior.

commit f108f3a6c2c16beb1b12389cfa4ee517faa79945
Author: Henry Cook <hcook@eecs.berkeley.edu>
Date:   Wed Dec 17 19:12:08 2014 -0800

    minor mt updates

commit 4fbf574543fe76c2ca75c9a524782449d8ff135a
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Mon Dec 15 18:10:13 2014 -0800

    Remove dependence on machine/syscall.h

commit 74c924f975b966f4c7b67bae135548dc837ae299
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Sat Dec 13 03:53:49 2014 -0800

    Initialize static TLS for the benchmarks

commit 984abbe6e67503c93dbb13d9a305960f11c4ba7b
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Fri Dec 12 18:17:31 2014 -0800

    Add more entropy to matrix multiplication input
    
    This will exercise the floating-point units more thoroughly.

commit 1d8e02859be502647b52a71623f543712c869b2f
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Fri Dec 12 16:07:46 2014 -0800

    Use user stack in supervisor mode
    
    This fixes a race condition, as there was only one kernel stack.

commit 834cd6bd0b65360515ba205ace61c96f83f81867
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Wed Dec 3 17:50:37 2014 -0800

    Use new toolchain and calling convention

commit edc9979273352afaa3e0a3dd2a2495d60e2a9a1e
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Wed Dec 3 17:48:17 2014 -0800

    Rely on assembler to relax far branches

commit bba63543865e3edf1fd739164ea46dd3059f2240
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Wed Dec 3 17:47:55 2014 -0800

    Make timer test more thorough

commit 666481fb4cb84d3f796c2a75125562e79316d4f6
Author: Yunsup Lee <yunsup@cs.berkeley.edu>
Date:   Sat Nov 22 10:29:44 2014 -0800

    push env

commit bebcfb0747bb31b0e2f4834f61afcf089135d3cc
Author: Yunsup Lee <yunsup@cs.berkeley.edu>
Date:   Sat Nov 22 10:29:30 2014 -0800

    relax rv32si timer test a bit

commit d15d7a7bdb316d8b0008654b5d965ba4f1c2c7da
Author: Yunsup Lee <yunsup@cs.berkeley.edu>
Date:   Thu Nov 13 11:45:25 2014 -0800

    remove zscale specific tests

commit c80aa6556e4e478b9f3eb7fd2842393ab68e564e
Author: Yunsup Lee <yunsup@cs.berkeley.edu>
Date:   Thu Nov 13 11:44:29 2014 -0800

    enable make subsets

commit 726a546463d5674205f1e8905cc082c6c807e79b
Author: Yunsup Lee <yunsup@cs.berkeley.edu>
Date:   Thu Nov 13 03:11:05 2014 -0800

    make rv32si fault load/store test stronger

commit edbd1cfa27faa0b5fe51e4708f4fce102a512b16
Author: Yunsup Lee <yunsup@cs.berkeley.edu>
Date:   Wed Nov 12 23:09:10 2014 -0800

    beef up rv32si tests

commit 8d6a0e0da4c228659077e56fc3988e6b3d321dc4
Author: Henry Cook <hcook@eecs.berkeley.edu>
Date:   Tue Nov 11 16:03:24 2014 -0800

    blocked mt-matmul

commit fda55d7c908f7679d468c38c853571027d3669c3
Author: Henry Cook <hcook@eecs.berkeley.edu>
Date:   Fri Nov 7 17:08:37 2014 -0800

    forgot barrier in mt-matmul

commit d537de7deffa6036dab573ff174b7f8c8e470437
Author: Henry Cook <hcook@eecs.berkeley.edu>
Date:   Thu Nov 6 17:24:39 2014 -0800

    Clean up canonical mt benchmarks and reorganize extra versions in /mt. All versions support support at least 1/2/4 threads.

commit 5afc6b9bc2e3685220cffb3da66ad9f5f1f7b14f
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Thu Nov 6 18:17:42 2014 -0800

    Fix build with riscv-gcc version 4.9

commit c897f34a637fc38137eaf56f3d785ea4fce7a3bd
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Thu Nov 6 18:16:48 2014 -0800

    Don't access memory outside of the binary's range

commit dcf8a205dce59d9249bfd67c7f6145621a188c12
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Thu Nov 6 17:30:28 2014 -0800

    Fix TLS in benchmarks
    
    Linker relaxations were screwing up loading the thread pointer.

commit 7febd37556e28c92610fea90ecb138efddc1fe97
Author: Yunsup Lee <yunsup@cs.berkeley.edu>
Date:   Fri Oct 24 10:12:03 2014 -0700

    push env

commit 9f7ed92e1aeb91593ceb8baf26ff4fe0a1a9efa6
Author: Henry Cook <hcook@eecs.berkeley.edu>
Date:   Wed Sep 24 18:11:42 2014 -0700

    Updated mt tests

commit dbde501592ce20c536cbc97e99d03f54f3e30294
Author: Christopher Celio <celio@eecs.berkeley.edu>
Date:   Wed Sep 10 14:17:01 2014 -0700

    Enable interrupts in bmarks

commit 3af71c779ae5f34c16c1133b972b99ee9c2338b5
Author: Christopher Celio <celio@eecs.berkeley.edu>
Date:   Thu Aug 28 03:52:17 2014 -0700

    Added "simple" test to rv32ui.

commit b6bcab870b1eaf0ed7b75e5458f9880510d26100
Author: Yunsup Lee <yunsup@cs.berkeley.edu>
Date:   Wed Aug 6 17:26:58 2014 -0700

    updates

commit 0169cffd9364d2c70d556cc8ad3c083c79c8aeb1
Author: Yunsup Lee <yunsup@cs.berkeley.edu>
Date:   Wed Aug 6 17:13:47 2014 -0700

    update readme

commit fdacf3ef39a54c5248cfc1c4b2601718efcd9325
Author: Yunsup Lee <yunsup@cs.berkeley.edu>
Date:   Wed Aug 6 16:43:25 2014 -0700

    update readme

commit 5ac142238c3e43158969360b3002bdb0bbd21a1f
Author: Sagar Karandikar <karandikarsagar@gmail.com>
Date:   Tue Aug 5 16:39:47 2014 -0700

    cleanup README.md for web

commit 7a2751c421e61bc1a501e7e0c1e0557cec3c7b0c
Author: Sagar Karandikar <karandikarsagar@gmail.com>
Date:   Wed Jul 30 09:41:33 2014 -0700

    prep-for-public: change to https ref for env

commit 675a808aab7fcaafb44290a7705f5e3006814d65
Author: Andrew Waterman <waterman@eecs.berkeley.edu>
Date:   Wed May 7 18:03:37 2014 -0700

    Add timer interrupt test

commit bc3505ed0b7ae151ac47f4073137b59d5fe0b5e6
Author: Christopher Celio <celio@eecs.berkeley.edu>
Date:   Fri Apr 18 16:42:03 2014 -0700

    Added a new test case to REMW.

commit 83ed3f519de9929b6551b98677047228a8ab4d0c
Author: Yunsup Lee <yunsup@cs.berkeley.edu>
Date:   Mon Apr 14 21:15:15 2014 -0700

    commit high-performance mm (scalar and vector versions)

commit 8f6e2420926471a7bd9a660305ab3d6a22f22dc9
Author: Stephen Twigg <sdtwigg@eecs.berkeley.edu>
Date:   Tue Apr 8 21:53:19 2014 -0700

    Adjust hwacha misaligned instruction test to ignore lower 2 bits in comparisons to account for impl differences.

commit 8a86a3e45d2ca91ea218b92d3e7a1b73d00872e7
Author: Stephen Twigg <sdtwigg@eecs.berkeley.edu>
Date:   Mon Apr 7 16:17:08 2014 -0700

    Resync env with riscv-opcodes

commit 629d7edf826573a9bf297486999e23a7b745c44d
Author: Andrew Waterman <waterman@eecs.berkeley.edu>
Date:   Mon Apr 7 16:03:37 2014 -0700

    Add radix sort benchmark

commit b961c327162755de390b9175c792ffeb309f82a6
Author: Stephen Twigg <sdtwigg@eecs.berkeley.edu>
Date:   Thu Apr 3 16:47:43 2014 -0700

    setStats in benchmarks now should set and unset the stats register. Also, removed legacy SET_STATS macro.

commit 542e4095a2e5c72546a4922399a9f7e056eaa022
Author: Stephen Twigg <sdtwigg@eecs.berkeley.edu>
Date:   Thu Apr 3 16:47:06 2014 -0700

    Sync env with opcodes

commit fbb1991ef9cbe404b83a8b22239c97442b5729ac
Author: Andrew Waterman <waterman@eecs.berkeley.edu>
Date:   Tue Mar 25 21:40:02 2014 -0700

    Make qsort input size more reasonable

commit e00aaf2a45352f1f52c5c3694fa7f5aaba66d9a7
Author: Andrew Waterman <waterman@eecs.berkeley.edu>
Date:   Tue Mar 25 21:27:30 2014 -0700

    Make qsort benchmark more meaningful
    
    Before, we were sorting a sorted array :\

commit 7e1460032cf6f522ce4bc7e8a347c1f08a4476d2
Author: Andrew Waterman <waterman@eecs.berkeley.edu>
Date:   Tue Mar 18 16:38:57 2014 -0700

    Check FP corner cases and flags

commit b3b1ebc672d3cc83cfda5799c05d39f97a9796a1
Author: Andrew Waterman <waterman@eecs.berkeley.edu>
Date:   Thu Mar 6 18:23:05 2014 -0800

    Add fclass.{s|d} test

commit ed3b9560a17aee8d1fe4ecaa520aeec8a7355a67
Author: Yunsup Lee <yunsup@cs.berkeley.edu>
Date:   Mon Mar 3 21:17:02 2014 -0800

    update env

commit ea6edc71edb84d9eb9241decd04ee3374a895f0c
Author: Yunsup Lee <yunsup@cs.berkeley.edu>
Date:   Sun Mar 2 02:46:07 2014 -0800

    push env

commit bcebb088e573ed9fc90babaf5f0eae588d605cdc
Author: Yunsup Lee <yunsup@cs.berkeley.edu>
Date:   Sun Mar 2 02:43:04 2014 -0800

    add vfmsv.{s,d} tests

commit 681745071f7427b9b65919214547e20a12834360
Author: Yunsup Lee <yunsup@cs.berkeley.edu>
Date:   Thu Feb 27 20:21:44 2014 -0800

    push env

commit 241c14dc57c71e45e0b3b9c90141ecc3404ecd05
Author: Yunsup Lee <yunsup@cs.berkeley.edu>
Date:   Thu Feb 27 16:09:10 2014 -0800

    add keepcfg test

commit 3e400b04627aacf42cfc6bc05efce22f67bdd788
Author: Yunsup Lee <yunsup@cs.berkeley.edu>
Date:   Wed Feb 26 21:20:11 2014 -0800

    test to see whether vector unit is able to take 2 fmas in parallel

commit 32f14433d48215501d2fccf02614d1879abfbdb1
Author: Yunsup Lee <yunsup@cs.berkeley.edu>
Date:   Tue Feb 25 03:46:08 2014 -0800

    push env

commit 3a7405d21a359924ff87a8143a8def4392ececf1
Author: Eric Love <ericlove@a1.Millennium.Berkeley.EDU>
Date:   Sat Feb 22 17:13:57 2014 -0800

    Sort fixes: support for repeated trials.

commit cbb31a7d840b4509c1aa17c57736dadfd612dc73
Merge: d9d10ad 0661b47
Author: Eric Love <ericlove@a1.Millennium.Berkeley.EDU>
Date:   Thu Feb 20 11:53:19 2014 -0800

    Merge commit '0661b47765081c710af3df66ec698aa58ff14d5d'

commit 0661b47765081c710af3df66ec698aa58ff14d5d
Author: Eric Love <ericlove@a1.Millennium.Berkeley.EDU>
Date:   Thu Feb 20 11:51:21 2014 -0800

    Added TAV sort benchmarks

commit d9d10ada1e5ade369128c4fd12fcfe1693288eed
Author: Andrew Waterman <waterman@a3.Millennium.Berkeley.EDU>
Date:   Tue Feb 11 17:51:08 2014 -0800

    Run benchmarks in user mode

commit 0c98ef833db1f6eead3bd9ad083d9408d2d8decb
Merge: 2ee709b c50db79
Author: Adam Izraelevitz <adamiz@a5.Millennium.Berkeley.EDU>
Date:   Tue Feb 11 14:26:50 2014 -0800

    Merge branch 'master' of github.com:ucb-bar/riscv-tests
    
    Conflicts:
            README.md

commit 2ee709bf9de12bb57a3c79f72560180cea72227e
Author: Adam Izraelevitz <adamiz@a5.Millennium.Berkeley.EDU>
Date:   Tue Feb 11 14:25:36 2014 -0800

    Updated README to recursively initialize repos

commit c50db79a8e549d7dd2112ff22d48be5e4b501fea
Author: Andrew Waterman <waterman@eecs.berkeley.edu>
Date:   Mon Feb 10 19:02:28 2014 -0800

    Revert to old AUIPC definition

commit 65487f641d7ca228938106d7c4d36a78e3990055
Author: Scott Beamer <sbeamer@eecs.berkeley.edu>
Date:   Thu Feb 6 15:54:35 2014 -0800

    with env as a submodule, now have to populate it

commit c14db8a34bb427406b5900de0bfa770ec0978623
Author: Yunsup Lee <yunsup@cs.berkeley.edu>
Date:   Thu Feb 6 11:23:09 2014 -0800

    fix recursive interrupts, and more improvements to code

commit e5d9d1af2e54d50ff2756a8a868c6e7436739311
Author: Andrew Waterman <waterman@eecs.berkeley.edu>
Date:   Thu Feb 6 03:06:33 2014 -0800

    Improve VM trap entry code

commit 71330800b89cb4c6ae8716a7e78bdcf574fe04ab
Author: Andrew Waterman <waterman@eecs.berkeley.edu>
Date:   Thu Feb 6 01:36:26 2014 -0800

    Clean up benchmarks; support uarch-specific counters

commit 6fdd12c130d0c0c13934364a4dfe12d8dcf28e27
Author: Yunsup Lee <yunsup@cs.berkeley.edu>
Date:   Thu Feb 6 00:11:52 2014 -0800

    push env

commit 767a5e2483e411785838a379f56a923f043badd2
Author: Quan Nguyen <quannguyen@berkeley.edu>
Date:   Tue Feb 4 21:11:40 2014 -0800

    Add Stephen's vector FFT code

commit f6d8b4850e6c10804059fe94489cdf9455e208af
Author: Quan Nguyen <quannguyen@berkeley.edu>
Date:   Mon Feb 3 20:10:06 2014 -0800

    Add vfmsv instruction test, change vsetprec to vsetucfg

commit 7d399dc71f1679f53dc5b12acded2b8e84cebdc5
Author: Andrew Waterman <waterman@eecs.berkeley.edu>
Date:   Fri Jan 31 18:55:44 2014 -0800

    Shrink hex dumps

commit cdd27919a7314324aece473270364e358c89f54f
Author: Andrew Waterman <waterman@eecs.berkeley.edu>
Date:   Fri Jan 31 18:10:35 2014 -0800

    Add rv32si tests, including illegality of shamt[5]

commit 6ff9837501d34c1c8f87ded1fb05fe95987dba2d
Author: Henry Cook <hcook@eecs.berkeley.edu>
Date:   Fri Jan 31 16:00:49 2014 -0800

    Minor Makefile improvements

commit 7bf1cfb4bc537f8854b298cf4565974dcc2b85b9
Author: Andrew Waterman <waterman@eecs.berkeley.edu>
Date:   Fri Jan 31 01:02:09 2014 -0800

    Make CSR test much more robust

commit 1e014a8528f0362eb02437ec7b1273ba21ee3ba9
Author: Andrew Waterman <waterman@eecs.berkeley.edu>
Date:   Fri Jan 31 01:01:34 2014 -0800

    Reference TESTNUM instead of x28 directly

commit df4967acd1a511517977feb63eabd647e6a00701
Author: Eric Love <ericlove@s144.Millennium.Berkeley.EDU>
Date:   Thu Jan 23 16:45:09 2014 -0800

    Done with rv32ui asm test ports

commit 68b9b6b1e83af86bff8c4a36c3e2d186e21bbb90
Author: Eric Love <ericlove@s144.Millennium.Berkeley.EDU>
Date:   Thu Jan 23 16:42:19 2014 -0800

    Fixed srl, srli

commit 53f417a9acfc2f2517aa93be38875d17b408ec59
Author: Eric Love <ericlove@s144.Millennium.Berkeley.EDU>
Date:   Thu Jan 23 16:20:35 2014 -0800

    srl and srai

commit 197479964e99ee9a0b196c9cc1a3249812477bd3
Author: Eric Love <ericlove@s144.Millennium.Berkeley.EDU>
Date:   Thu Jan 23 15:23:08 2014 -0800

    First round of rv32ui asm tests

commit a481561500f43c8a022cfc0ba1695914e1df4d57
Author: Andrew Waterman <waterman@eecs.berkeley.edu>
Date:   Tue Jan 21 16:07:05 2014 -0800

    Add CSRRx/CSRRxI test

commit 7356626efe5c331f77202e6e1d875c85c4b4588a
Author: Quan Nguyen <quannguyen@berkeley.edu>
Date:   Mon Jan 20 17:29:28 2014 -0800

    Add packed vvadd test for confprec Hwacha

commit 7d552a008486a00dad9b71d49b2f10786de242f2
Author: Quan Nguyen <quannguyen@berkeley.edu>
Date:   Mon Jan 20 17:28:56 2014 -0800

    Push env

commit d710b4ba5d3405a338d133f77f5d19bd12a4e8b7
Author: Andrew Waterman <waterman@eecs.berkeley.edu>
Date:   Thu Jan 16 00:12:38 2014 -0800

    Make LR/SC test more thorough

commit f9d44cfc5d48f1bb21ef5910da3e3dfbba7de075
Author: Andrew Waterman <waterman@eecs.berkeley.edu>
Date:   Mon Jan 13 16:27:35 2014 -0800

    Update v env

commit ff6367618cc7217769cd0e4e592e9a68f126f72e
Author: Albert Ou <a_ou@eecs.berkeley.edu>
Date:   Thu Nov 28 17:57:00 2013 -0800

    Fix load offsets for the vvadd_fw test

commit b374fd10b2b36124bb6813211a7ec690e1fa8350
Author: Andrew Waterman <waterman@eecs.berkeley.edu>
Date:   Mon Nov 25 02:25:42 2013 -0800

    Update benchmarks to new privileged ISA

commit 2e4376c4acf1e9460ca714102dd955a9bd10c488
Author: Andrew Waterman <waterman@eecs.berkeley.edu>
Date:   Sun Nov 24 14:33:35 2013 -0800

    Update to new privileged ISA

commit fdf5e6f97d53722d7ec44c4591f1ab740a092808
Author: Quan Nguyen <quannguyen@berkeley.edu>
Date:   Tue Nov 19 22:46:40 2013 -0800

    Add rv64uv-p-amoxor_{w,d} tests

commit 59127ea6ea04954673a763505b9b62730dc049ed
Author: Yunsup Lee <yunsup@cs.berkeley.edu>
Date:   Tue Nov 19 18:01:45 2013 -0800

    fix rv64uv/vvadd_fd test to correctly check results

commit c2d41351c42fe8e78c24f27ac5f0d0b6d1c87516
Author: Yunsup Lee <yunsup@cs.berkeley.edu>
Date:   Wed Nov 13 18:10:38 2013 -0800

    added riscv-test-env as a submodule

commit f4e14a7a3a45ff4ef2af09696e0a2238f1227ca2
Author: Yunsup Lee <yunsup@cs.berkeley.edu>
Date:   Wed Nov 13 18:09:40 2013 -0800

    split out envs from riscv-tests

commit ecd97be4c4993b586cd15b5096ab614142fe4db4
Author: Yunsup Lee <yunsup@cs.berkeley.edu>
Date:   Tue Nov 5 21:03:58 2013 -0800

    add accelerator disabled cause

commit ce471c7f6845e26aa27af1c132458de68ab0bde9
Author: Yunsup Lee <yunsup@cs.berkeley.edu>
Date:   Tue Nov 5 20:59:06 2013 -0800

    correctly set SR_EA bit for all vector physical supervisor tests

commit 8d64e7a32c62d2239007fb6dcc274751c629b7f8
Author: Yunsup Lee <yunsup@cs.berkeley.edu>
Date:   Tue Nov 5 17:24:07 2013 -0800

    correctly set SR_EA bit for all vector physical tests

commit 532db85c68d3517ed46f2d9203a3e72db5c8dec3
Author: Yunsup Lee <yunsup@cs.berkeley.edu>
Date:   Fri Oct 18 22:28:58 2013 -0700

    revamp pt tests as well

commit 792f662458e79eac92556dc66f826932e2ca1b2d
Author: Yunsup Lee <yunsup@cs.berkeley.edu>
Date:   Fri Oct 18 19:22:33 2013 -0700

    hwacha virtual tests working

commit 2f00c0c1f26a10f93f4a133bec69f4d0b95df685
Author: Yunsup Lee <yunsup@cs.berkeley.edu>
Date:   Thu Oct 17 19:35:34 2013 -0700

    add hwacha exception support

commit ddf8212714fcb6dc240a71bd1e1f52e02fc208b0
Author: Yunsup Lee <yunsup@cs.berkeley.edu>
Date:   Thu Oct 17 01:02:55 2013 -0700

    disable vector bank tests

commit c35d6ad90af2f8b4be7b9d83636f88de9d989e4f
Author: Yunsup Lee <yunsup@cs.berkeley.edu>
Date:   Wed Oct 16 14:28:55 2013 -0700

    add passing physical vector tests back in

commit b37759445cd18d56eaa3a7705de6e6ff4c79038d
Author: Yunsup Lee <yunsup@cs.berkeley.edu>
Date:   Wed Oct 16 14:27:59 2013 -0700

    update out-of-date floating-point test in rv64uv

commit 5d153bd4fadf9ca331f0cafec820602bb047abf5
Author: Yunsup Lee <yunsup@cs.berkeley.edu>
Date:   Wed Oct 16 14:27:34 2013 -0700

    fix broken amoor_w rv64uv test

commit 995c0da477a875a3c47ae1839e76ae45e803c940
Merge: 26015d8 57f2254
Author: Christopher Celio <celio@eecs.berkeley.edu>
Date:   Thu Oct 10 15:07:05 2013 -0700

    Merge branch 'master' of github.com:ucb-bar/riscv-tests

commit 26015d8c21fe1e8e34e36ffd1c83de7b08ad4902
Author: Christopher Celio <celio@eecs.berkeley.edu>
Date:   Thu Oct 10 15:00:57 2013 -0700

    Benchmarks now run in user-mode.
    
       - Jump to main performed by eret.
       - Nano trap handler added.
       - FinishTest refactored to perform SYS_exit, placed in util.h.
       - Only SYS_exit with test_result=1 results in a passed test.
       - Any other exceptions/syscalls/test_results end program with FAILED test.
       - PCR status set to S64/U64 if compiled in 64b.

commit 57f2254feaf4e3595a5b6cce48ebcfbebaaa3c67
Author: Yunsup Lee <yunsup@cs.berkeley.edu>
Date:   Thu Oct 10 12:04:58 2013 -0700

    revamp hwacha tests

commit 8dd97c2e7af399bc04b9d132bd1f1a4bdbbfec57
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Sat Sep 21 06:32:12 2013 -0700

    Re-enable virtual memory tests

commit ccc285d2f196a717bb639ef1a9a0a005d7527975
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Sat Sep 21 06:31:53 2013 -0700

    New AUIPC semantics

commit 324c290f32f9c6e8953f14529d1e86659b2a2239
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Sun Sep 15 04:24:39 2013 -0700

    Don't emit vector instructions for now

commit 728924ea6db6f6c3ee11554c3ad79d9bdabbe57e
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Wed Sep 11 04:12:05 2013 -0700

    Add AMOXOR test

commit 9524bec17a6a2813be11292b9f5fbb0fb0b915c3
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Sun Aug 25 16:55:15 2013 -0700

    Don't build vector benchmarks for now

commit 0bdadcbd6590caf3adaaa97d89482813c64b04a9
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Sat Aug 24 17:34:27 2013 -0700

    don't emit vvcfg for now

commit e6d377ae10ac5ecea621e2aaca7dd9b29e42fd3b
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Fri Aug 23 20:06:16 2013 -0700

    Add autoconf-generated configure

commit 5fe2ce69dcd1d0ddb42c4edffac7ab11d939ca45
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Fri Aug 23 20:02:02 2013 -0700

    Reflect changes to ISA
    
    Conflicts:
    
            isa/Makefile

commit 5b13eb6cd5aa3e73fb477414f1866e7b9cbeaf3f
Merge: 3fa12e5 18a9957
Author: Sebastien Mirolo <smirolo@fortylines.com>
Date:   Fri Aug 23 18:20:06 2013 -0700

    Merge pull request #1 from smirolo/configure
    
    feature: add autoconf

commit 18a9957e993a4ebfcf4c4a2fedfd7d1ada20b0a2
Merge: 1f66845 3fa12e5
Author: Sebastien Mirolo <smirolo@fortylines.com>
Date:   Mon Aug 12 15:38:27 2013 -0700

    Merge branch 'master' of git://github.com/ucb-bar/riscv-tests into configure

commit 3fa12e5225c8c0f661b9e7c668e6e2d899e1b2f1
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Thu Jul 25 23:05:39 2013 -0700

    Remove JALR static hints

commit 1f66845b35b4e59e4fb232085f0738913527d0d6
Author: Sebastien Mirolo <smirolo@fortylines.com>
Date:   Wed Jul 24 12:52:24 2013 -0700

    feature: add autoconf

commit c31d7c5eb4109fdcce58d27b132e20596ece2d07
Author: Henry Cook <hcook@eecs.berkeley.edu>
Date:   Fri Jun 14 00:12:52 2013 -0700

    removed bad mt test

commit 60f056880ec6929c5f23af4d66aea0f0cb7b0245
Author: Henry Cook <hcook@eecs.berkeley.edu>
Date:   Thu Jun 13 15:30:16 2013 -0700

    multithreading tests from 152 lab 5

commit 4412b96c81ca09dcce6305579dd86d4bf3b808da
Author: Andrew Waterman <waterman@eecs.berkeley.edu>
Date:   Mon Jun 10 00:55:35 2013 -0700

    Don't disassemble zeros
    
    It's gratuitous.

commit c4e3da6be335f85482c1cbd85b6c507c48652bc8
Author: Yunsup Lee <yunsup@cs.berkeley.edu>
Date:   Thu May 16 00:50:19 2013 -0700

    add failing multiply test

commit acfd33c09183a71b4a84a038bd4aa0e401202aaa
Author: Yunsup Lee <yunsup@cs.berkeley.edu>
Date:   Mon May 13 19:12:38 2013 -0700

    change riscv-isa-run to spike

commit 1dd1e13180dd65ffe3075cbdc5c12fda8c3e755f
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Thu May 2 04:41:37 2013 -0700

    use RVTEST_RV64UF macro for FPU tests

commit be72d6bacf1a14b85b142092bc47e4bfe68b38fd
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Wed May 1 21:02:15 2013 -0700

    pass all FP tests if FPU not present

commit 24d2144a30a06bea49ffd3010d43b152a5b50580
Author: Andrew Waterman <waterman@cs.berkeley.edu>
Date:   Mon Apr 29 23:45:34 2013 -0700

    add first RV32 tests

commit 1f25cfbde65518f6e7b43d49451eb3ae1f9d2811
Author: Yunsup Lee <yunsup@cs.berkeley.edu>
Date:   Mon Apr 29 19:28:21 2013 -0700

    add benchmarks gitignore

commit 23507d668862dff15a898f20e109a46c6e95780d
Author: Yunsup Lee <yunsup@cs.berkeley.edu>
Date:   Mon Apr 29 18:44:21 2013 -0700

    benchmarks initial commit

commit f8ea498f79ab4d6495f2966d1e5c3dd42f567752
Author: Yunsup Lee <yunsup@cs.berkeley.edu>
Date:   Wed Apr 24 01:30:39 2013 -0700

    add gitignore

commit 29e87c25a0f5d43760a453611317acb3f92f10ce
Author: Yunsup Lee <yunsup@cs.berkeley.edu>
Date:   Wed Apr 24 01:04:17 2013 -0700

    cleanup Makefiles in isa

commit 1c60c6609d8ca165add0edfa5b25bbbf19590338
Author: Yunsup Lee <yunsup@cs.berkeley.edu>
Date:   Wed Apr 24 01:03:13 2013 -0700

    add missing RVTEST_CODE_END macros

commit ceec0f940e649ce246a56d0b473cc02b86c04e7b
Author: Yunsup Lee <yunsup@cs.berkeley.edu>
Date:   Wed Apr 24 01:02:46 2013 -0700

    add more header information to test_macros

commit daf52cc068c12c3276c8d903259af2bfbb221918
Author: Yunsup Lee <yunsup@cs.berkeley.edu>
Date:   Wed Apr 24 01:02:23 2013 -0700

    change label names to avoid conflicts with test code

commit d6df54dfc3deecde86b4314e84fc0904607290f6
Author: Yunsup Lee <yunsup@cs.berkeley.edu>
Date:   Mon Apr 22 15:00:10 2013 -0700

    get rid of RVTEST_PASS_NOFP

commit 81ad66f25ce4c15180e558696961bd8eaf967fea
Author: Yunsup Lee <yunsup@cs.berkeley.edu>
Date:   Mon Apr 22 14:56:59 2013 -0700

    initial commit
