{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1511833355986 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511833355986 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 20:42:35 2017 " "Processing started: Mon Nov 27 20:42:35 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511833355986 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1511833355986 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1511833355986 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1511833357339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "milestone2.v 1 1 " "Found 1 design units, including 1 entities, in source file milestone2.v" { { "Info" "ISGN_ENTITY_NAME" "1 milestone2 " "Found entity 1: milestone2" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511833357449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511833357449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convert_hex_to_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file convert_hex_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 convert_hex_to_seven_segment " "Found entity 1: convert_hex_to_seven_segment" {  } { { "convert_hex_to_seven_segment.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/convert_hex_to_seven_segment.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511833357449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511833357449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_sram_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_sram_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_SRAM_interface " "Found entity 1: UART_SRAM_interface" {  } { { "UART_SRAM_interface.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/UART_SRAM_interface.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511833357464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511833357464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sram_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_sram_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_SRAM_interface " "Found entity 1: VGA_SRAM_interface" {  } { { "VGA_SRAM_interface.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/VGA_SRAM_interface.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511833357464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511833357464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_100_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_100_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_100_PLL " "Found entity 1: Clock_100_PLL" {  } { { "Clock_100_PLL.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/Clock_100_PLL.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511833357480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511833357480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.v 1 1 " "Found 1 design units, including 1 entities, in source file project.v" { { "Info" "ISGN_ENTITY_NAME" "1 project " "Found entity 1: project" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511833357480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511833357480 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "milestone1.v(102) " "Verilog HDL information at milestone1.v(102): always construct contains both blocking and non-blocking assignments" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 102 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1511833357496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "milestone1.v 1 1 " "Found 1 design units, including 1 entities, in source file milestone1.v" { { "Info" "ISGN_ENTITY_NAME" "1 milestone1 " "Found entity 1: milestone1" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511833357496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511833357496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_Controller " "Found entity 1: SRAM_Controller" {  } { { "SRAM_Controller.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/SRAM_Controller.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511833357511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511833357511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/VGA_Controller.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511833357511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511833357511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file pb_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PB_Controller " "Found entity 1: PB_Controller" {  } { { "PB_Controller.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/PB_Controller.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511833357527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511833357527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_receive_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_receive_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Receive_Controller " "Found entity 1: UART_Receive_Controller" {  } { { "UART_Receive_Controller.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/UART_Receive_Controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511833357527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511833357527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_sram_emulator.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_sram_emulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_SRAM_Emulator " "Found entity 1: tb_SRAM_Emulator" {  } { { "tb_SRAM_Emulator.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/tb_SRAM_Emulator.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511833357542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511833357542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_project_m2.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_project_m2.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_project_M2 " "Found entity 1: tb_project_M2" {  } { { "tb_project_M2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/tb_project_M2.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511833357542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511833357542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_port_ram0.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_port_ram0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_RAM0 " "Found entity 1: dual_port_RAM0" {  } { { "dual_port_RAM0.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM0.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511833357558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511833357558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_port_ram1.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_port_ram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_RAM1 " "Found entity 1: dual_port_RAM1" {  } { { "dual_port_RAM1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM1.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511833357558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511833357558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_port_ram2.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_port_ram2.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_RAM2 " "Found entity 1: dual_port_RAM2" {  } { { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511833357558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511833357558 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project " "Elaborating entity \"project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1511833358179 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 project.v(297) " "Verilog HDL assignment warning at project.v(297): truncated value with size 10 to match size of target (9)" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358210 "|project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SEVEN_SEGMENT_N_O project.v(29) " "Output port \"SEVEN_SEGMENT_N_O\" at project.v(29) has no driver" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1511833358210 "|project"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB_Controller PB_Controller:PB_unit " "Elaborating entity \"PB_Controller\" for hierarchy \"PB_Controller:PB_unit\"" {  } { { "project.v" "PB_unit" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SRAM_interface VGA_SRAM_interface:VGA_unit " "Elaborating entity \"VGA_SRAM_interface\" for hierarchy \"VGA_SRAM_interface:VGA_unit\"" {  } { { "project.v" "VGA_unit" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\"" {  } { { "VGA_SRAM_interface.v" "VGA_unit" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/VGA_SRAM_interface.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_SRAM_interface UART_SRAM_interface:UART_unit " "Elaborating entity \"UART_SRAM_interface\" for hierarchy \"UART_SRAM_interface:UART_unit\"" {  } { { "project.v" "UART_unit" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Receive_Controller UART_SRAM_interface:UART_unit\|UART_Receive_Controller:UART_RX " "Elaborating entity \"UART_Receive_Controller\" for hierarchy \"UART_SRAM_interface:UART_unit\|UART_Receive_Controller:UART_RX\"" {  } { { "UART_SRAM_interface.v" "UART_RX" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/UART_SRAM_interface.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_Controller SRAM_Controller:SRAM_unit " "Elaborating entity \"SRAM_Controller\" for hierarchy \"SRAM_Controller:SRAM_unit\"" {  } { { "project.v" "SRAM_unit" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_100_PLL SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst " "Elaborating entity \"Clock_100_PLL\" for hierarchy \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\"" {  } { { "SRAM_Controller.v" "Clock_100_PLL_inst" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/SRAM_Controller.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\"" {  } { { "Clock_100_PLL.v" "altpll_component" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/Clock_100_PLL.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358354 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\"" {  } { { "Clock_100_PLL.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/Clock_100_PLL.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833358354 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358354 ""}  } { { "Clock_100_PLL.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/Clock_100_PLL.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1511833358354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "milestone1 milestone1:milestone1_unit " "Elaborating entity \"milestone1\" for hierarchy \"milestone1:milestone1_unit\"" {  } { { "project.v" "milestone1_unit" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358370 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(242) " "Verilog HDL assignment warning at milestone1.v(242): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(253) " "Verilog HDL assignment warning at milestone1.v(253): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(272) " "Verilog HDL assignment warning at milestone1.v(272): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(282) " "Verilog HDL assignment warning at milestone1.v(282): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(292) " "Verilog HDL assignment warning at milestone1.v(292): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(302) " "Verilog HDL assignment warning at milestone1.v(302): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(518) " "Verilog HDL assignment warning at milestone1.v(518): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(523) " "Verilog HDL assignment warning at milestone1.v(523): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(527) " "Verilog HDL assignment warning at milestone1.v(527): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(671) " "Verilog HDL assignment warning at milestone1.v(671): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(728) " "Verilog HDL assignment warning at milestone1.v(728): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 728 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(733) " "Verilog HDL assignment warning at milestone1.v(733): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 733 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(737) " "Verilog HDL assignment warning at milestone1.v(737): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 737 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(745) " "Verilog HDL assignment warning at milestone1.v(745): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(750) " "Verilog HDL assignment warning at milestone1.v(750): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 750 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(754) " "Verilog HDL assignment warning at milestone1.v(754): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 754 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(760) " "Verilog HDL assignment warning at milestone1.v(760): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 760 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(766) " "Verilog HDL assignment warning at milestone1.v(766): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(920) " "Verilog HDL assignment warning at milestone1.v(920): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 920 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(921) " "Verilog HDL assignment warning at milestone1.v(921): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 921 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(956) " "Verilog HDL assignment warning at milestone1.v(956): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 956 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(957) " "Verilog HDL assignment warning at milestone1.v(957): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 957 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(986) " "Verilog HDL assignment warning at milestone1.v(986): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 986 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(991) " "Verilog HDL assignment warning at milestone1.v(991): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(995) " "Verilog HDL assignment warning at milestone1.v(995): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 995 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1004) " "Verilog HDL assignment warning at milestone1.v(1004): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1004 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1009) " "Verilog HDL assignment warning at milestone1.v(1009): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1009 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1013) " "Verilog HDL assignment warning at milestone1.v(1013): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1013 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(1019) " "Verilog HDL assignment warning at milestone1.v(1019): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1019 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(1020) " "Verilog HDL assignment warning at milestone1.v(1020): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1020 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(1061) " "Verilog HDL assignment warning at milestone1.v(1061): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1061 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(1062) " "Verilog HDL assignment warning at milestone1.v(1062): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1062 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(1101) " "Verilog HDL assignment warning at milestone1.v(1101): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(1102) " "Verilog HDL assignment warning at milestone1.v(1102): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(1137) " "Verilog HDL assignment warning at milestone1.v(1137): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(1138) " "Verilog HDL assignment warning at milestone1.v(1138): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(1174) " "Verilog HDL assignment warning at milestone1.v(1174): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1235) " "Verilog HDL assignment warning at milestone1.v(1235): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1240) " "Verilog HDL assignment warning at milestone1.v(1240): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1244) " "Verilog HDL assignment warning at milestone1.v(1244): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1253) " "Verilog HDL assignment warning at milestone1.v(1253): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1258) " "Verilog HDL assignment warning at milestone1.v(1258): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1262) " "Verilog HDL assignment warning at milestone1.v(1262): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(1268) " "Verilog HDL assignment warning at milestone1.v(1268): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(1277) " "Verilog HDL assignment warning at milestone1.v(1277): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(1278) " "Verilog HDL assignment warning at milestone1.v(1278): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(1426) " "Verilog HDL assignment warning at milestone1.v(1426): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(1427) " "Verilog HDL assignment warning at milestone1.v(1427): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(1462) " "Verilog HDL assignment warning at milestone1.v(1462): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(1463) " "Verilog HDL assignment warning at milestone1.v(1463): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1492) " "Verilog HDL assignment warning at milestone1.v(1492): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1497) " "Verilog HDL assignment warning at milestone1.v(1497): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1501) " "Verilog HDL assignment warning at milestone1.v(1501): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1510) " "Verilog HDL assignment warning at milestone1.v(1510): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1515) " "Verilog HDL assignment warning at milestone1.v(1515): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1519) " "Verilog HDL assignment warning at milestone1.v(1519): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(1525) " "Verilog HDL assignment warning at milestone1.v(1525): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(1526) " "Verilog HDL assignment warning at milestone1.v(1526): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(1567) " "Verilog HDL assignment warning at milestone1.v(1567): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(1568) " "Verilog HDL assignment warning at milestone1.v(1568): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(1607) " "Verilog HDL assignment warning at milestone1.v(1607): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(1608) " "Verilog HDL assignment warning at milestone1.v(1608): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(1643) " "Verilog HDL assignment warning at milestone1.v(1643): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(1644) " "Verilog HDL assignment warning at milestone1.v(1644): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(1680) " "Verilog HDL assignment warning at milestone1.v(1680): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1740) " "Verilog HDL assignment warning at milestone1.v(1740): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1740 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1745) " "Verilog HDL assignment warning at milestone1.v(1745): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1749) " "Verilog HDL assignment warning at milestone1.v(1749): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1749 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1758) " "Verilog HDL assignment warning at milestone1.v(1758): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1763) " "Verilog HDL assignment warning at milestone1.v(1763): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1767) " "Verilog HDL assignment warning at milestone1.v(1767): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1767 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(1918) " "Verilog HDL assignment warning at milestone1.v(1918): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1918 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(1919) " "Verilog HDL assignment warning at milestone1.v(1919): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1919 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(1954) " "Verilog HDL assignment warning at milestone1.v(1954): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1954 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(1955) " "Verilog HDL assignment warning at milestone1.v(1955): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1955 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1984) " "Verilog HDL assignment warning at milestone1.v(1984): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1984 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1989) " "Verilog HDL assignment warning at milestone1.v(1989): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1989 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(1993) " "Verilog HDL assignment warning at milestone1.v(1993): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 1993 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(2002) " "Verilog HDL assignment warning at milestone1.v(2002): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2002 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(2007) " "Verilog HDL assignment warning at milestone1.v(2007): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2007 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(2011) " "Verilog HDL assignment warning at milestone1.v(2011): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2011 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(2017) " "Verilog HDL assignment warning at milestone1.v(2017): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2017 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(2018) " "Verilog HDL assignment warning at milestone1.v(2018): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2018 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(2059) " "Verilog HDL assignment warning at milestone1.v(2059): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2059 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(2060) " "Verilog HDL assignment warning at milestone1.v(2060): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2060 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(2099) " "Verilog HDL assignment warning at milestone1.v(2099): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2099 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(2100) " "Verilog HDL assignment warning at milestone1.v(2100): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(2135) " "Verilog HDL assignment warning at milestone1.v(2135): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(2136) " "Verilog HDL assignment warning at milestone1.v(2136): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(2230) " "Verilog HDL assignment warning at milestone1.v(2230): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(2235) " "Verilog HDL assignment warning at milestone1.v(2235): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(2239) " "Verilog HDL assignment warning at milestone1.v(2239): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(2248) " "Verilog HDL assignment warning at milestone1.v(2248): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(2253) " "Verilog HDL assignment warning at milestone1.v(2253): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(2257) " "Verilog HDL assignment warning at milestone1.v(2257): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(2307) " "Verilog HDL assignment warning at milestone1.v(2307): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(2308) " "Verilog HDL assignment warning at milestone1.v(2308): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(2319) " "Verilog HDL assignment warning at milestone1.v(2319): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(2320) " "Verilog HDL assignment warning at milestone1.v(2320): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(2329) " "Verilog HDL assignment warning at milestone1.v(2329): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358464 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(2334) " "Verilog HDL assignment warning at milestone1.v(2334): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358479 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(2338) " "Verilog HDL assignment warning at milestone1.v(2338): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358479 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(2344) " "Verilog HDL assignment warning at milestone1.v(2344): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358479 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(2345) " "Verilog HDL assignment warning at milestone1.v(2345): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358479 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(2352) " "Verilog HDL assignment warning at milestone1.v(2352): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358479 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(2353) " "Verilog HDL assignment warning at milestone1.v(2353): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358479 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(2360) " "Verilog HDL assignment warning at milestone1.v(2360): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358479 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(2361) " "Verilog HDL assignment warning at milestone1.v(2361): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358479 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 milestone1.v(2369) " "Verilog HDL assignment warning at milestone1.v(2369): truncated value with size 32 to match size of target (18)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358479 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 milestone1.v(2370) " "Verilog HDL assignment warning at milestone1.v(2370): truncated value with size 32 to match size of target (9)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358479 "|project|milestone1:milestone1_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 milestone1.v(2379) " "Verilog HDL assignment warning at milestone1.v(2379): truncated value with size 32 to match size of target (8)" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358479 "|project|milestone1:milestone1_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "milestone2 milestone2:milestone2_unit " "Elaborating entity \"milestone2\" for hierarchy \"milestone2:milestone2_unit\"" {  } { { "project.v" "milestone2_unit" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833358479 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(243) " "Verilog HDL assignment warning at milestone2.v(243): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358495 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(251) " "Verilog HDL assignment warning at milestone2.v(251): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358495 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(262) " "Verilog HDL assignment warning at milestone2.v(262): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358495 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(267) " "Verilog HDL assignment warning at milestone2.v(267): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358495 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(278) " "Verilog HDL assignment warning at milestone2.v(278): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358495 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(283) " "Verilog HDL assignment warning at milestone2.v(283): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358495 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(294) " "Verilog HDL assignment warning at milestone2.v(294): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358495 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(300) " "Verilog HDL assignment warning at milestone2.v(300): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358495 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(311) " "Verilog HDL assignment warning at milestone2.v(311): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358495 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(316) " "Verilog HDL assignment warning at milestone2.v(316): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358495 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(327) " "Verilog HDL assignment warning at milestone2.v(327): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358495 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(332) " "Verilog HDL assignment warning at milestone2.v(332): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358495 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(343) " "Verilog HDL assignment warning at milestone2.v(343): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358495 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(348) " "Verilog HDL assignment warning at milestone2.v(348): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358495 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(349) " "Verilog HDL assignment warning at milestone2.v(349): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358495 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(360) " "Verilog HDL assignment warning at milestone2.v(360): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358495 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(365) " "Verilog HDL assignment warning at milestone2.v(365): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358495 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(376) " "Verilog HDL assignment warning at milestone2.v(376): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358495 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(377) " "Verilog HDL assignment warning at milestone2.v(377): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358495 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(382) " "Verilog HDL assignment warning at milestone2.v(382): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358495 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(393) " "Verilog HDL assignment warning at milestone2.v(393): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358495 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(398) " "Verilog HDL assignment warning at milestone2.v(398): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358495 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(409) " "Verilog HDL assignment warning at milestone2.v(409): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358495 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(414) " "Verilog HDL assignment warning at milestone2.v(414): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358495 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(425) " "Verilog HDL assignment warning at milestone2.v(425): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358495 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(430) " "Verilog HDL assignment warning at milestone2.v(430): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358495 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(446) " "Verilog HDL assignment warning at milestone2.v(446): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358495 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(451) " "Verilog HDL assignment warning at milestone2.v(451): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358495 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(462) " "Verilog HDL assignment warning at milestone2.v(462): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358495 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(467) " "Verilog HDL assignment warning at milestone2.v(467): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358495 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(478) " "Verilog HDL assignment warning at milestone2.v(478): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358495 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(483) " "Verilog HDL assignment warning at milestone2.v(483): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358495 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(484) " "Verilog HDL assignment warning at milestone2.v(484): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358495 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(493) " "Verilog HDL assignment warning at milestone2.v(493): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358511 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(505) " "Verilog HDL assignment warning at milestone2.v(505): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358511 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(506) " "Verilog HDL assignment warning at milestone2.v(506): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358511 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(533) " "Verilog HDL assignment warning at milestone2.v(533): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358511 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(537) " "Verilog HDL assignment warning at milestone2.v(537): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358511 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(559) " "Verilog HDL assignment warning at milestone2.v(559): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358511 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(581) " "Verilog HDL assignment warning at milestone2.v(581): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358511 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(603) " "Verilog HDL assignment warning at milestone2.v(603): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358511 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(625) " "Verilog HDL assignment warning at milestone2.v(625): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 625 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358511 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(647) " "Verilog HDL assignment warning at milestone2.v(647): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 647 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358511 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(669) " "Verilog HDL assignment warning at milestone2.v(669): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358511 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(691) " "Verilog HDL assignment warning at milestone2.v(691): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358511 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(716) " "Verilog HDL assignment warning at milestone2.v(716): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 716 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358511 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(740) " "Verilog HDL assignment warning at milestone2.v(740): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 740 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358511 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(741) " "Verilog HDL assignment warning at milestone2.v(741): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 741 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358511 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(746) " "Verilog HDL assignment warning at milestone2.v(746): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 746 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358511 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(771) " "Verilog HDL assignment warning at milestone2.v(771): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 771 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358511 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(791) " "Verilog HDL assignment warning at milestone2.v(791): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358511 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(796) " "Verilog HDL assignment warning at milestone2.v(796): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 796 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358511 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(821) " "Verilog HDL assignment warning at milestone2.v(821): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358511 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(841) " "Verilog HDL assignment warning at milestone2.v(841): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 841 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358511 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(846) " "Verilog HDL assignment warning at milestone2.v(846): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 846 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358511 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(871) " "Verilog HDL assignment warning at milestone2.v(871): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 871 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358511 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(872) " "Verilog HDL assignment warning at milestone2.v(872): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 872 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358511 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(892) " "Verilog HDL assignment warning at milestone2.v(892): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 892 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358511 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(897) " "Verilog HDL assignment warning at milestone2.v(897): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 897 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358511 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(922) " "Verilog HDL assignment warning at milestone2.v(922): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 922 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358511 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(946) " "Verilog HDL assignment warning at milestone2.v(946): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 946 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358526 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(951) " "Verilog HDL assignment warning at milestone2.v(951): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 951 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358526 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(976) " "Verilog HDL assignment warning at milestone2.v(976): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 976 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358526 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(996) " "Verilog HDL assignment warning at milestone2.v(996): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 996 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358526 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1001) " "Verilog HDL assignment warning at milestone2.v(1001): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1001 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358526 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1026) " "Verilog HDL assignment warning at milestone2.v(1026): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1026 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358526 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1046) " "Verilog HDL assignment warning at milestone2.v(1046): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1046 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358526 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1051) " "Verilog HDL assignment warning at milestone2.v(1051): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1051 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358526 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1076) " "Verilog HDL assignment warning at milestone2.v(1076): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1076 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358526 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1096) " "Verilog HDL assignment warning at milestone2.v(1096): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1096 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358526 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1101) " "Verilog HDL assignment warning at milestone2.v(1101): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358526 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1131) " "Verilog HDL assignment warning at milestone2.v(1131): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358526 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1155) " "Verilog HDL assignment warning at milestone2.v(1155): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358526 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1156) " "Verilog HDL assignment warning at milestone2.v(1156): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358526 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1161) " "Verilog HDL assignment warning at milestone2.v(1161): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358526 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1186) " "Verilog HDL assignment warning at milestone2.v(1186): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358526 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1206) " "Verilog HDL assignment warning at milestone2.v(1206): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358526 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1211) " "Verilog HDL assignment warning at milestone2.v(1211): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358526 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1236) " "Verilog HDL assignment warning at milestone2.v(1236): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358526 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1256) " "Verilog HDL assignment warning at milestone2.v(1256): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358526 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1261) " "Verilog HDL assignment warning at milestone2.v(1261): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358526 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1286) " "Verilog HDL assignment warning at milestone2.v(1286): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358526 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1306) " "Verilog HDL assignment warning at milestone2.v(1306): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358526 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1345) " "Verilog HDL assignment warning at milestone2.v(1345): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358526 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1357) " "Verilog HDL assignment warning at milestone2.v(1357): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358542 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1369) " "Verilog HDL assignment warning at milestone2.v(1369): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358542 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1381) " "Verilog HDL assignment warning at milestone2.v(1381): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358542 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1422) " "Verilog HDL assignment warning at milestone2.v(1422): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358542 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1426) " "Verilog HDL assignment warning at milestone2.v(1426): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358542 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1452) " "Verilog HDL assignment warning at milestone2.v(1452): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358542 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1472) " "Verilog HDL assignment warning at milestone2.v(1472): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358542 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1480) " "Verilog HDL assignment warning at milestone2.v(1480): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358542 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1503) " "Verilog HDL assignment warning at milestone2.v(1503): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358542 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1508) " "Verilog HDL assignment warning at milestone2.v(1508): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358542 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1528) " "Verilog HDL assignment warning at milestone2.v(1528): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358542 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1536) " "Verilog HDL assignment warning at milestone2.v(1536): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358542 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1559) " "Verilog HDL assignment warning at milestone2.v(1559): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358542 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1564) " "Verilog HDL assignment warning at milestone2.v(1564): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358542 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1584) " "Verilog HDL assignment warning at milestone2.v(1584): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358542 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1592) " "Verilog HDL assignment warning at milestone2.v(1592): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358542 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1615) " "Verilog HDL assignment warning at milestone2.v(1615): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358542 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1620) " "Verilog HDL assignment warning at milestone2.v(1620): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358542 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1643) " "Verilog HDL assignment warning at milestone2.v(1643): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358542 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1652) " "Verilog HDL assignment warning at milestone2.v(1652): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1652 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358542 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1676) " "Verilog HDL assignment warning at milestone2.v(1676): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358542 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1677) " "Verilog HDL assignment warning at milestone2.v(1677): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1677 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358542 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1682) " "Verilog HDL assignment warning at milestone2.v(1682): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358542 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1687) " "Verilog HDL assignment warning at milestone2.v(1687): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1687 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358542 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1709) " "Verilog HDL assignment warning at milestone2.v(1709): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1709 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358542 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1717) " "Verilog HDL assignment warning at milestone2.v(1717): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358542 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1737) " "Verilog HDL assignment warning at milestone2.v(1737): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1737 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358542 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1742) " "Verilog HDL assignment warning at milestone2.v(1742): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358542 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1747) " "Verilog HDL assignment warning at milestone2.v(1747): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358542 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1769) " "Verilog HDL assignment warning at milestone2.v(1769): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358542 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1777) " "Verilog HDL assignment warning at milestone2.v(1777): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358542 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1797) " "Verilog HDL assignment warning at milestone2.v(1797): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358557 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1802) " "Verilog HDL assignment warning at milestone2.v(1802): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1802 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358557 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1807) " "Verilog HDL assignment warning at milestone2.v(1807): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358557 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1829) " "Verilog HDL assignment warning at milestone2.v(1829): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1829 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358557 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1830) " "Verilog HDL assignment warning at milestone2.v(1830): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1830 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358557 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1838) " "Verilog HDL assignment warning at milestone2.v(1838): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1838 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358557 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1839) " "Verilog HDL assignment warning at milestone2.v(1839): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1839 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358557 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1859) " "Verilog HDL assignment warning at milestone2.v(1859): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358557 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1864) " "Verilog HDL assignment warning at milestone2.v(1864): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1864 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358557 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1869) " "Verilog HDL assignment warning at milestone2.v(1869): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1869 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358557 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1891) " "Verilog HDL assignment warning at milestone2.v(1891): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1891 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358557 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1899) " "Verilog HDL assignment warning at milestone2.v(1899): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1899 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358557 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1923) " "Verilog HDL assignment warning at milestone2.v(1923): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1923 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358557 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1928) " "Verilog HDL assignment warning at milestone2.v(1928): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1928 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358557 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1929) " "Verilog HDL assignment warning at milestone2.v(1929): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1929 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358557 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1934) " "Verilog HDL assignment warning at milestone2.v(1934): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1934 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358557 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1956) " "Verilog HDL assignment warning at milestone2.v(1956): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1956 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358557 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1964) " "Verilog HDL assignment warning at milestone2.v(1964): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1964 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358557 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1984) " "Verilog HDL assignment warning at milestone2.v(1984): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1984 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358557 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1989) " "Verilog HDL assignment warning at milestone2.v(1989): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1989 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358557 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(1994) " "Verilog HDL assignment warning at milestone2.v(1994): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 1994 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358557 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2016) " "Verilog HDL assignment warning at milestone2.v(2016): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2016 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358557 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2024) " "Verilog HDL assignment warning at milestone2.v(2024): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2024 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358557 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2044) " "Verilog HDL assignment warning at milestone2.v(2044): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2044 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358557 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2049) " "Verilog HDL assignment warning at milestone2.v(2049): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2049 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358557 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2054) " "Verilog HDL assignment warning at milestone2.v(2054): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2054 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358557 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2076) " "Verilog HDL assignment warning at milestone2.v(2076): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2076 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358557 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2084) " "Verilog HDL assignment warning at milestone2.v(2084): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2084 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358557 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2104) " "Verilog HDL assignment warning at milestone2.v(2104): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358557 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2109) " "Verilog HDL assignment warning at milestone2.v(2109): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358557 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2114) " "Verilog HDL assignment warning at milestone2.v(2114): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358557 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2136) " "Verilog HDL assignment warning at milestone2.v(2136): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358557 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2149) " "Verilog HDL assignment warning at milestone2.v(2149): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358557 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2173) " "Verilog HDL assignment warning at milestone2.v(2173): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358573 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2174) " "Verilog HDL assignment warning at milestone2.v(2174): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358573 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2179) " "Verilog HDL assignment warning at milestone2.v(2179): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358573 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2184) " "Verilog HDL assignment warning at milestone2.v(2184): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358573 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2206) " "Verilog HDL assignment warning at milestone2.v(2206): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358573 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2214) " "Verilog HDL assignment warning at milestone2.v(2214): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358573 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2234) " "Verilog HDL assignment warning at milestone2.v(2234): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358573 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2239) " "Verilog HDL assignment warning at milestone2.v(2239): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358573 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2244) " "Verilog HDL assignment warning at milestone2.v(2244): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358573 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2266) " "Verilog HDL assignment warning at milestone2.v(2266): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358573 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2274) " "Verilog HDL assignment warning at milestone2.v(2274): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358573 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2294) " "Verilog HDL assignment warning at milestone2.v(2294): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358573 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2299) " "Verilog HDL assignment warning at milestone2.v(2299): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358573 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2304) " "Verilog HDL assignment warning at milestone2.v(2304): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358573 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2326) " "Verilog HDL assignment warning at milestone2.v(2326): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358573 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2327) " "Verilog HDL assignment warning at milestone2.v(2327): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358573 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2335) " "Verilog HDL assignment warning at milestone2.v(2335): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358573 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2336) " "Verilog HDL assignment warning at milestone2.v(2336): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358573 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2356) " "Verilog HDL assignment warning at milestone2.v(2356): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358573 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2360) " "Verilog HDL assignment warning at milestone2.v(2360): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358573 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2365) " "Verilog HDL assignment warning at milestone2.v(2365): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358573 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2404) " "Verilog HDL assignment warning at milestone2.v(2404): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358573 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2407) " "Verilog HDL assignment warning at milestone2.v(2407): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358573 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2408) " "Verilog HDL assignment warning at milestone2.v(2408): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358573 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2423) " "Verilog HDL assignment warning at milestone2.v(2423): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358573 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2435) " "Verilog HDL assignment warning at milestone2.v(2435): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358573 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2447) " "Verilog HDL assignment warning at milestone2.v(2447): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358573 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2486) " "Verilog HDL assignment warning at milestone2.v(2486): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358573 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2490) " "Verilog HDL assignment warning at milestone2.v(2490): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358573 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2512) " "Verilog HDL assignment warning at milestone2.v(2512): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358573 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2534) " "Verilog HDL assignment warning at milestone2.v(2534): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358573 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2539) " "Verilog HDL assignment warning at milestone2.v(2539): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358573 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2561) " "Verilog HDL assignment warning at milestone2.v(2561): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358573 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2585) " "Verilog HDL assignment warning at milestone2.v(2585): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358589 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2590) " "Verilog HDL assignment warning at milestone2.v(2590): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358589 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2616) " "Verilog HDL assignment warning at milestone2.v(2616): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2616 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358589 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2638) " "Verilog HDL assignment warning at milestone2.v(2638): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358589 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2643) " "Verilog HDL assignment warning at milestone2.v(2643): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358589 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2663) " "Verilog HDL assignment warning at milestone2.v(2663): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358589 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2669) " "Verilog HDL assignment warning at milestone2.v(2669): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358589 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2695) " "Verilog HDL assignment warning at milestone2.v(2695): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2695 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358589 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2701) " "Verilog HDL assignment warning at milestone2.v(2701): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358589 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2725) " "Verilog HDL assignment warning at milestone2.v(2725): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2725 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358589 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2726) " "Verilog HDL assignment warning at milestone2.v(2726): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358589 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2734) " "Verilog HDL assignment warning at milestone2.v(2734): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2734 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358589 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2758) " "Verilog HDL assignment warning at milestone2.v(2758): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358589 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2763) " "Verilog HDL assignment warning at milestone2.v(2763): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358589 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2783) " "Verilog HDL assignment warning at milestone2.v(2783): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358589 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2785) " "Verilog HDL assignment warning at milestone2.v(2785): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2785 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358589 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2791) " "Verilog HDL assignment warning at milestone2.v(2791): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358589 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2817) " "Verilog HDL assignment warning at milestone2.v(2817): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2817 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358589 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2822) " "Verilog HDL assignment warning at milestone2.v(2822): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2822 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358589 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2842) " "Verilog HDL assignment warning at milestone2.v(2842): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2842 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358589 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2850) " "Verilog HDL assignment warning at milestone2.v(2850): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358589 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2874) " "Verilog HDL assignment warning at milestone2.v(2874): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2874 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358589 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2879) " "Verilog HDL assignment warning at milestone2.v(2879): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2879 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358589 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2880) " "Verilog HDL assignment warning at milestone2.v(2880): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2880 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358589 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2900) " "Verilog HDL assignment warning at milestone2.v(2900): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2900 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358589 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2902) " "Verilog HDL assignment warning at milestone2.v(2902): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2902 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358589 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2908) " "Verilog HDL assignment warning at milestone2.v(2908): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2908 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358589 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2934) " "Verilog HDL assignment warning at milestone2.v(2934): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2934 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358589 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2935) " "Verilog HDL assignment warning at milestone2.v(2935): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2935 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358589 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2940) " "Verilog HDL assignment warning at milestone2.v(2940): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2940 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358589 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2964) " "Verilog HDL assignment warning at milestone2.v(2964): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2964 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358604 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2972) " "Verilog HDL assignment warning at milestone2.v(2972): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2972 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358604 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(2996) " "Verilog HDL assignment warning at milestone2.v(2996): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 2996 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358604 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3001) " "Verilog HDL assignment warning at milestone2.v(3001): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3001 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358604 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3021) " "Verilog HDL assignment warning at milestone2.v(3021): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3021 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358604 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3023) " "Verilog HDL assignment warning at milestone2.v(3023): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3023 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358604 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3024) " "Verilog HDL assignment warning at milestone2.v(3024): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3024 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358604 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3030) " "Verilog HDL assignment warning at milestone2.v(3030): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3030 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358604 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3056) " "Verilog HDL assignment warning at milestone2.v(3056): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3056 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358604 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3061) " "Verilog HDL assignment warning at milestone2.v(3061): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3061 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358604 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3081) " "Verilog HDL assignment warning at milestone2.v(3081): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3081 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358604 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3089) " "Verilog HDL assignment warning at milestone2.v(3089): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3089 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358604 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3113) " "Verilog HDL assignment warning at milestone2.v(3113): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358604 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3118) " "Verilog HDL assignment warning at milestone2.v(3118): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358604 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3138) " "Verilog HDL assignment warning at milestone2.v(3138): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358604 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3140) " "Verilog HDL assignment warning at milestone2.v(3140): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358604 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3146) " "Verilog HDL assignment warning at milestone2.v(3146): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358604 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3172) " "Verilog HDL assignment warning at milestone2.v(3172): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358604 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3182) " "Verilog HDL assignment warning at milestone2.v(3182): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358604 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3206) " "Verilog HDL assignment warning at milestone2.v(3206): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358604 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3207) " "Verilog HDL assignment warning at milestone2.v(3207): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358604 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3215) " "Verilog HDL assignment warning at milestone2.v(3215): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358604 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3239) " "Verilog HDL assignment warning at milestone2.v(3239): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358604 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3244) " "Verilog HDL assignment warning at milestone2.v(3244): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358604 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3264) " "Verilog HDL assignment warning at milestone2.v(3264): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358604 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3266) " "Verilog HDL assignment warning at milestone2.v(3266): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358604 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3272) " "Verilog HDL assignment warning at milestone2.v(3272): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358604 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3298) " "Verilog HDL assignment warning at milestone2.v(3298): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358604 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3303) " "Verilog HDL assignment warning at milestone2.v(3303): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358604 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3323) " "Verilog HDL assignment warning at milestone2.v(3323): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358620 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3331) " "Verilog HDL assignment warning at milestone2.v(3331): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358620 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3355) " "Verilog HDL assignment warning at milestone2.v(3355): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358620 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3360) " "Verilog HDL assignment warning at milestone2.v(3360): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358620 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3380) " "Verilog HDL assignment warning at milestone2.v(3380): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358620 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3382) " "Verilog HDL assignment warning at milestone2.v(3382): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358620 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3414) " "Verilog HDL assignment warning at milestone2.v(3414): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358620 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3415) " "Verilog HDL assignment warning at milestone2.v(3415): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358620 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3435) " "Verilog HDL assignment warning at milestone2.v(3435): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358620 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3438) " "Verilog HDL assignment warning at milestone2.v(3438): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358620 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3439) " "Verilog HDL assignment warning at milestone2.v(3439): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358620 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3466) " "Verilog HDL assignment warning at milestone2.v(3466): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358620 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3494) " "Verilog HDL assignment warning at milestone2.v(3494): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358620 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 milestone2.v(3522) " "Verilog HDL assignment warning at milestone2.v(3522): truncated value with size 32 to match size of target (3)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358620 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 milestone2.v(3551) " "Verilog HDL assignment warning at milestone2.v(3551): truncated value with size 32 to match size of target (6)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358620 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 milestone2.v(3552) " "Verilog HDL assignment warning at milestone2.v(3552): truncated value with size 32 to match size of target (6)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358620 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 milestone2.v(3555) " "Verilog HDL assignment warning at milestone2.v(3555): truncated value with size 32 to match size of target (6)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358620 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 milestone2.v(3556) " "Verilog HDL assignment warning at milestone2.v(3556): truncated value with size 32 to match size of target (6)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358620 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 milestone2.v(3571) " "Verilog HDL assignment warning at milestone2.v(3571): truncated value with size 32 to match size of target (6)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358620 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 milestone2.v(3572) " "Verilog HDL assignment warning at milestone2.v(3572): truncated value with size 32 to match size of target (6)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358620 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 milestone2.v(3575) " "Verilog HDL assignment warning at milestone2.v(3575): truncated value with size 32 to match size of target (6)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358620 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 milestone2.v(3576) " "Verilog HDL assignment warning at milestone2.v(3576): truncated value with size 32 to match size of target (6)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511833358620 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SRAM_FETCH_Y_OFFSET milestone2.v(161) " "Verilog HDL Always Construct warning at milestone2.v(161): inferring latch(es) for variable \"SRAM_FETCH_Y_OFFSET\", which holds its previous value in one or more paths through the always construct" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1511833358714 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SRAM_FETCH_UV_OFFSET milestone2.v(161) " "Verilog HDL Always Construct warning at milestone2.v(161): inferring latch(es) for variable \"SRAM_FETCH_UV_OFFSET\", which holds its previous value in one or more paths through the always construct" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1511833358714 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SRAM_YUV_Y_OFFSET milestone2.v(161) " "Verilog HDL Always Construct warning at milestone2.v(161): inferring latch(es) for variable \"SRAM_YUV_Y_OFFSET\", which holds its previous value in one or more paths through the always construct" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1511833358714 "|project|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SRAM_YUV_UV_OFFSET milestone2.v(161) " "Verilog HDL Always Construct warning at milestone2.v(161): inferring latch(es) for variable \"SRAM_YUV_UV_OFFSET\", which holds its previous value in one or more paths through the always construct" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1511833358714 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_UV_OFFSET\[0\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_UV_OFFSET\[0\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358901 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_UV_OFFSET\[1\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_UV_OFFSET\[1\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358901 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_UV_OFFSET\[2\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_UV_OFFSET\[2\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358901 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_UV_OFFSET\[3\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_UV_OFFSET\[3\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358901 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_UV_OFFSET\[4\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_UV_OFFSET\[4\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358901 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_UV_OFFSET\[5\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_UV_OFFSET\[5\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358901 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_UV_OFFSET\[6\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_UV_OFFSET\[6\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358901 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_UV_OFFSET\[7\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_UV_OFFSET\[7\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358901 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_UV_OFFSET\[8\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_UV_OFFSET\[8\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358901 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_UV_OFFSET\[9\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_UV_OFFSET\[9\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358901 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_UV_OFFSET\[10\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_UV_OFFSET\[10\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358901 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_UV_OFFSET\[11\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_UV_OFFSET\[11\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358901 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_UV_OFFSET\[12\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_UV_OFFSET\[12\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358901 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_UV_OFFSET\[13\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_UV_OFFSET\[13\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358901 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_UV_OFFSET\[14\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_UV_OFFSET\[14\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358901 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_UV_OFFSET\[15\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_UV_OFFSET\[15\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358901 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_UV_OFFSET\[16\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_UV_OFFSET\[16\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358901 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_UV_OFFSET\[17\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_UV_OFFSET\[17\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358901 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_Y_OFFSET\[0\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_Y_OFFSET\[0\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358901 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_Y_OFFSET\[1\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_Y_OFFSET\[1\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358901 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_Y_OFFSET\[2\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_Y_OFFSET\[2\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358901 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_Y_OFFSET\[3\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_Y_OFFSET\[3\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358901 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_Y_OFFSET\[4\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_Y_OFFSET\[4\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358901 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_Y_OFFSET\[5\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_Y_OFFSET\[5\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358901 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_Y_OFFSET\[6\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_Y_OFFSET\[6\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358901 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_Y_OFFSET\[7\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_Y_OFFSET\[7\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358901 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_Y_OFFSET\[8\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_Y_OFFSET\[8\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358901 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_Y_OFFSET\[9\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_Y_OFFSET\[9\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358901 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_Y_OFFSET\[10\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_Y_OFFSET\[10\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358901 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_Y_OFFSET\[11\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_Y_OFFSET\[11\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358901 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_Y_OFFSET\[12\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_Y_OFFSET\[12\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358901 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_Y_OFFSET\[13\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_Y_OFFSET\[13\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358901 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_Y_OFFSET\[14\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_Y_OFFSET\[14\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358901 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_Y_OFFSET\[15\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_Y_OFFSET\[15\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358901 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_Y_OFFSET\[16\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_Y_OFFSET\[16\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358901 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_YUV_Y_OFFSET\[17\] milestone2.v(161) " "Inferred latch for \"SRAM_YUV_Y_OFFSET\[17\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358901 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_UV_OFFSET\[0\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_UV_OFFSET\[0\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358901 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_UV_OFFSET\[1\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_UV_OFFSET\[1\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358901 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_UV_OFFSET\[2\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_UV_OFFSET\[2\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358901 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_UV_OFFSET\[3\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_UV_OFFSET\[3\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358901 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_UV_OFFSET\[4\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_UV_OFFSET\[4\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358901 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_UV_OFFSET\[5\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_UV_OFFSET\[5\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358901 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_UV_OFFSET\[6\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_UV_OFFSET\[6\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358901 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_UV_OFFSET\[7\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_UV_OFFSET\[7\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358901 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_UV_OFFSET\[8\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_UV_OFFSET\[8\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358901 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_UV_OFFSET\[9\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_UV_OFFSET\[9\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358901 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_UV_OFFSET\[10\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_UV_OFFSET\[10\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358901 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_UV_OFFSET\[11\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_UV_OFFSET\[11\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358901 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_UV_OFFSET\[12\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_UV_OFFSET\[12\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358901 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_UV_OFFSET\[13\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_UV_OFFSET\[13\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358901 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_UV_OFFSET\[14\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_UV_OFFSET\[14\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358901 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_UV_OFFSET\[15\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_UV_OFFSET\[15\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358901 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_UV_OFFSET\[16\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_UV_OFFSET\[16\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358901 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_UV_OFFSET\[17\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_UV_OFFSET\[17\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358917 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_Y_OFFSET\[0\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_Y_OFFSET\[0\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358917 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_Y_OFFSET\[1\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_Y_OFFSET\[1\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358917 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_Y_OFFSET\[2\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_Y_OFFSET\[2\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358917 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_Y_OFFSET\[3\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_Y_OFFSET\[3\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358917 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_Y_OFFSET\[4\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_Y_OFFSET\[4\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358917 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_Y_OFFSET\[5\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_Y_OFFSET\[5\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358917 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_Y_OFFSET\[6\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_Y_OFFSET\[6\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358917 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_Y_OFFSET\[7\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_Y_OFFSET\[7\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358917 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_Y_OFFSET\[8\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_Y_OFFSET\[8\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358917 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_Y_OFFSET\[9\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_Y_OFFSET\[9\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358917 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_Y_OFFSET\[10\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_Y_OFFSET\[10\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358917 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_Y_OFFSET\[11\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_Y_OFFSET\[11\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358917 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_Y_OFFSET\[12\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_Y_OFFSET\[12\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358917 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_Y_OFFSET\[13\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_Y_OFFSET\[13\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358917 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_Y_OFFSET\[14\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_Y_OFFSET\[14\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358917 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_Y_OFFSET\[15\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_Y_OFFSET\[15\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358917 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_Y_OFFSET\[16\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_Y_OFFSET\[16\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358917 "|project|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_FETCH_Y_OFFSET\[17\] milestone2.v(161) " "Inferred latch for \"SRAM_FETCH_Y_OFFSET\[17\]\" at milestone2.v(161)" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511833358917 "|project|milestone2:milestone2_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_RAM0 milestone2:milestone2_unit\|dual_port_RAM0:dual_port_RAM0_inst0 " "Elaborating entity \"dual_port_RAM0\" for hierarchy \"milestone2:milestone2_unit\|dual_port_RAM0:dual_port_RAM0_inst0\"" {  } { { "milestone2.v" "dual_port_RAM0_inst0" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833361432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram milestone2:milestone2_unit\|dual_port_RAM0:dual_port_RAM0_inst0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"milestone2:milestone2_unit\|dual_port_RAM0:dual_port_RAM0_inst0\|altsyncram:altsyncram_component\"" {  } { { "dual_port_RAM0.v" "altsyncram_component" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM0.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833361495 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "milestone2:milestone2_unit\|dual_port_RAM0:dual_port_RAM0_inst0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"milestone2:milestone2_unit\|dual_port_RAM0:dual_port_RAM0_inst0\|altsyncram:altsyncram_component\"" {  } { { "dual_port_RAM0.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM0.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833361495 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "milestone2:milestone2_unit\|dual_port_RAM0:dual_port_RAM0_inst0\|altsyncram:altsyncram_component " "Instantiated megafunction \"milestone2:milestone2_unit\|dual_port_RAM0:dual_port_RAM0_inst0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833361495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833361495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833361495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833361495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833361495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833361495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dual_port_RAM0.hex " "Parameter \"init_file\" = \"dual_port_RAM0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833361495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833361495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833361495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833361495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833361495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833361495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833361495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833361495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833361495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833361495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833361495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833361495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833361495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833361495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833361495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833361495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833361495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833361495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833361495 ""}  } { { "dual_port_RAM0.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM0.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1511833361495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tq92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tq92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tq92 " "Found entity 1: altsyncram_tq92" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511833361620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511833361620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tq92 milestone2:milestone2_unit\|dual_port_RAM0:dual_port_RAM0_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated " "Elaborating entity \"altsyncram_tq92\" for hierarchy \"milestone2:milestone2_unit\|dual_port_RAM0:dual_port_RAM0_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833361620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_RAM1 milestone2:milestone2_unit\|dual_port_RAM1:dual_port_RAM1_inst1 " "Elaborating entity \"dual_port_RAM1\" for hierarchy \"milestone2:milestone2_unit\|dual_port_RAM1:dual_port_RAM1_inst1\"" {  } { { "milestone2.v" "dual_port_RAM1_inst1" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833361636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_RAM2 milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2 " "Elaborating entity \"dual_port_RAM2\" for hierarchy \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\"" {  } { { "milestone2.v" "dual_port_RAM2_inst2" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833361651 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[8\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 304 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833362401 "|project|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM2_inst2|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[9\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 337 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833362401 "|project|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM2_inst2|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[10\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833362401 "|project|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM2_inst2|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[11\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 403 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833362401 "|project|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM2_inst2|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[12\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 436 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833362401 "|project|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM2_inst2|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[13\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 469 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833362401 "|project|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM2_inst2|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[14\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 502 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833362401 "|project|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM2_inst2|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[15\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833362401 "|project|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM2_inst2|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[16\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833362401 "|project|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM2_inst2|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[17\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 601 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833362401 "|project|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM2_inst2|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[18\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 634 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833362401 "|project|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM2_inst2|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[19\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 667 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833362401 "|project|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM2_inst2|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[20\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 700 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833362401 "|project|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM2_inst2|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[21\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 733 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833362401 "|project|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM2_inst2|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[22\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 766 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833362401 "|project|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM2_inst2|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[23\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 799 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833362401 "|project|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM2_inst2|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[24\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 832 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833362401 "|project|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM2_inst2|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[25\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 865 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833362401 "|project|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM2_inst2|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[26\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 898 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833362401 "|project|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM2_inst2|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[27\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 931 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833362401 "|project|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM2_inst2|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[28\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 964 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833362401 "|project|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM2_inst2|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[29\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 997 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833362401 "|project|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM2_inst2|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[30\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 1030 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833362401 "|project|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM2_inst2|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[31\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM2_inst2\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_tq92.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/altsyncram_tq92.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dual_port_RAM2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/dual_port_RAM2.v" 63 0 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 159 0 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833362401 "|project|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM2_inst2|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1511833362401 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1511833362401 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "milestone1:milestone1_unit\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"milestone1:milestone1_unit\|Mult3\"" {  } { { "milestone1.v" "Mult3" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2400 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833373000 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "milestone1:milestone1_unit\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"milestone1:milestone1_unit\|Mult2\"" {  } { { "milestone1.v" "Mult2" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2397 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833373000 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "milestone1:milestone1_unit\|Add7 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"milestone1:milestone1_unit\|Add7\"" {  } { { "milestone1.v" "Add7" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 397 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833373000 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "milestone1:milestone1_unit\|Add18 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"milestone1:milestone1_unit\|Add18\"" {  } { { "milestone1.v" "Add18" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 594 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833373000 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "milestone1:milestone1_unit\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"milestone1:milestone1_unit\|Mult1\"" {  } { { "milestone1.v" "Mult1" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2394 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833373000 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "milestone1:milestone1_unit\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"milestone1:milestone1_unit\|Mult0\"" {  } { { "milestone1.v" "Mult0" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2391 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833373000 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "milestone2:milestone2_unit\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"milestone2:milestone2_unit\|Mult3\"" {  } { { "milestone2.v" "Mult3" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3599 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833373000 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "milestone2:milestone2_unit\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"milestone2:milestone2_unit\|Mult0\"" {  } { { "milestone2.v" "Mult0" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3590 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833373000 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "milestone2:milestone2_unit\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"milestone2:milestone2_unit\|Mult2\"" {  } { { "milestone2.v" "Mult2" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3596 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833373000 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "milestone2:milestone2_unit\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"milestone2:milestone2_unit\|Mult1\"" {  } { { "milestone2.v" "Mult1" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3593 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833373000 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "milestone1:milestone1_unit\|Add14 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"milestone1:milestone1_unit\|Add14\"" {  } { { "milestone1.v" "Add14" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 552 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833373000 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "milestone1:milestone1_unit\|Add13 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"milestone1:milestone1_unit\|Add13\"" {  } { { "milestone1.v" "Add13" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 541 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833373000 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1511833373000 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "milestone1:milestone1_unit\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"milestone1:milestone1_unit\|lpm_mult:Mult3\"" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2400 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833373078 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "milestone1:milestone1_unit\|lpm_mult:Mult3 " "Instantiated megafunction \"milestone1:milestone1_unit\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833373078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833373078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 50 " "Parameter \"LPM_WIDTHP\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833373078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 50 " "Parameter \"LPM_WIDTHR\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833373078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833373078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833373078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833373078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833373078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833373078 ""}  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2400 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1511833373078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_k8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_k8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_k8t " "Found entity 1: mult_k8t" {  } { { "db/mult_k8t.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/mult_k8t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511833373203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511833373203 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "milestone1:milestone1_unit\|lpm_add_sub:Add7 " "Elaborated megafunction instantiation \"milestone1:milestone1_unit\|lpm_add_sub:Add7\"" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 397 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833373281 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "milestone1:milestone1_unit\|lpm_add_sub:Add7 " "Instantiated megafunction \"milestone1:milestone1_unit\|lpm_add_sub:Add7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833373281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833373281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833373281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833373281 ""}  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 397 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1511833373281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7ri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7ri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7ri " "Found entity 1: add_sub_7ri" {  } { { "db/add_sub_7ri.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/add_sub_7ri.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511833373390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511833373390 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "milestone1:milestone1_unit\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"milestone1:milestone1_unit\|lpm_mult:Mult1\"" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2394 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833373406 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "milestone1:milestone1_unit\|lpm_mult:Mult1 " "Instantiated megafunction \"milestone1:milestone1_unit\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833373406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833373406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833373406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833373406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833373406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833373406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833373406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833373406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833373406 ""}  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 2394 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1511833373406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_77t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_77t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_77t " "Found entity 1: mult_77t" {  } { { "db/mult_77t.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/mult_77t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511833373515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511833373515 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "milestone2:milestone2_unit\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"milestone2:milestone2_unit\|lpm_mult:Mult3\"" {  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3599 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833373547 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "milestone2:milestone2_unit\|lpm_mult:Mult3 " "Instantiated megafunction \"milestone2:milestone2_unit\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833373547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833373547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 44 " "Parameter \"LPM_WIDTHP\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833373547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 44 " "Parameter \"LPM_WIDTHR\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833373547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833373547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833373547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833373547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833373547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833373547 ""}  } { { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 3599 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1511833373547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_e1t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_e1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_e1t " "Found entity 1: mult_e1t" {  } { { "db/mult_e1t.tdf" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/db/mult_e1t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511833373656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511833373656 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "milestone1:milestone1_unit\|lpm_add_sub:Add14 " "Elaborated megafunction instantiation \"milestone1:milestone1_unit\|lpm_add_sub:Add14\"" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 552 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833373703 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "milestone1:milestone1_unit\|lpm_add_sub:Add14 " "Instantiated megafunction \"milestone1:milestone1_unit\|lpm_add_sub:Add14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833373703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833373703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833373703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511833373703 ""}  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 552 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1511833373703 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "268 " "Ignored 268 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "268 " "Ignored 268 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1511833374922 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1511833374922 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "milestone1.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone1.v" 24 -1 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 24 -1 0 } } { "UART_SRAM_interface.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/UART_SRAM_interface.v" 24 -1 0 } } { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 80 -1 0 } } { "SRAM_Controller.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/SRAM_Controller.v" 30 -1 0 } } { "SRAM_Controller.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/SRAM_Controller.v" 31 -1 0 } } { "UART_Receive_Controller.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/UART_Receive_Controller.v" 29 -1 0 } } { "PB_Controller.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/PB_Controller.v" 22 -1 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 88 -1 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 84 -1 0 } } { "milestone2.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/milestone2.v" 86 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1511833375234 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1511833375234 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[0\]\[0\] GND " "Pin \"SEVEN_SEGMENT_N_O\[0\]\[0\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511833388586 "|project|SEVEN_SEGMENT_N_O[0][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[0\]\[1\] GND " "Pin \"SEVEN_SEGMENT_N_O\[0\]\[1\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511833388586 "|project|SEVEN_SEGMENT_N_O[0][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[0\]\[2\] GND " "Pin \"SEVEN_SEGMENT_N_O\[0\]\[2\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511833388586 "|project|SEVEN_SEGMENT_N_O[0][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[0\]\[3\] GND " "Pin \"SEVEN_SEGMENT_N_O\[0\]\[3\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511833388586 "|project|SEVEN_SEGMENT_N_O[0][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[0\]\[4\] GND " "Pin \"SEVEN_SEGMENT_N_O\[0\]\[4\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511833388586 "|project|SEVEN_SEGMENT_N_O[0][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[0\]\[5\] GND " "Pin \"SEVEN_SEGMENT_N_O\[0\]\[5\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511833388586 "|project|SEVEN_SEGMENT_N_O[0][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[0\]\[6\] GND " "Pin \"SEVEN_SEGMENT_N_O\[0\]\[6\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511833388586 "|project|SEVEN_SEGMENT_N_O[0][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[1\]\[0\] GND " "Pin \"SEVEN_SEGMENT_N_O\[1\]\[0\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511833388586 "|project|SEVEN_SEGMENT_N_O[1][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[1\]\[1\] GND " "Pin \"SEVEN_SEGMENT_N_O\[1\]\[1\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511833388586 "|project|SEVEN_SEGMENT_N_O[1][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[1\]\[2\] GND " "Pin \"SEVEN_SEGMENT_N_O\[1\]\[2\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511833388586 "|project|SEVEN_SEGMENT_N_O[1][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[1\]\[3\] GND " "Pin \"SEVEN_SEGMENT_N_O\[1\]\[3\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511833388586 "|project|SEVEN_SEGMENT_N_O[1][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[1\]\[4\] GND " "Pin \"SEVEN_SEGMENT_N_O\[1\]\[4\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511833388586 "|project|SEVEN_SEGMENT_N_O[1][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[1\]\[5\] GND " "Pin \"SEVEN_SEGMENT_N_O\[1\]\[5\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511833388586 "|project|SEVEN_SEGMENT_N_O[1][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[1\]\[6\] GND " "Pin \"SEVEN_SEGMENT_N_O\[1\]\[6\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511833388586 "|project|SEVEN_SEGMENT_N_O[1][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[2\]\[0\] GND " "Pin \"SEVEN_SEGMENT_N_O\[2\]\[0\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511833388586 "|project|SEVEN_SEGMENT_N_O[2][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[2\]\[1\] GND " "Pin \"SEVEN_SEGMENT_N_O\[2\]\[1\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511833388586 "|project|SEVEN_SEGMENT_N_O[2][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[2\]\[2\] GND " "Pin \"SEVEN_SEGMENT_N_O\[2\]\[2\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511833388586 "|project|SEVEN_SEGMENT_N_O[2][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[2\]\[3\] GND " "Pin \"SEVEN_SEGMENT_N_O\[2\]\[3\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511833388586 "|project|SEVEN_SEGMENT_N_O[2][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[2\]\[4\] GND " "Pin \"SEVEN_SEGMENT_N_O\[2\]\[4\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511833388586 "|project|SEVEN_SEGMENT_N_O[2][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[2\]\[5\] GND " "Pin \"SEVEN_SEGMENT_N_O\[2\]\[5\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511833388586 "|project|SEVEN_SEGMENT_N_O[2][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[2\]\[6\] GND " "Pin \"SEVEN_SEGMENT_N_O\[2\]\[6\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511833388586 "|project|SEVEN_SEGMENT_N_O[2][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[3\]\[0\] GND " "Pin \"SEVEN_SEGMENT_N_O\[3\]\[0\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511833388586 "|project|SEVEN_SEGMENT_N_O[3][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[3\]\[1\] GND " "Pin \"SEVEN_SEGMENT_N_O\[3\]\[1\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511833388586 "|project|SEVEN_SEGMENT_N_O[3][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[3\]\[2\] GND " "Pin \"SEVEN_SEGMENT_N_O\[3\]\[2\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511833388586 "|project|SEVEN_SEGMENT_N_O[3][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[3\]\[3\] GND " "Pin \"SEVEN_SEGMENT_N_O\[3\]\[3\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511833388586 "|project|SEVEN_SEGMENT_N_O[3][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[3\]\[4\] GND " "Pin \"SEVEN_SEGMENT_N_O\[3\]\[4\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511833388586 "|project|SEVEN_SEGMENT_N_O[3][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[3\]\[5\] GND " "Pin \"SEVEN_SEGMENT_N_O\[3\]\[5\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511833388586 "|project|SEVEN_SEGMENT_N_O[3][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[3\]\[6\] GND " "Pin \"SEVEN_SEGMENT_N_O\[3\]\[6\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511833388586 "|project|SEVEN_SEGMENT_N_O[3][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[4\]\[0\] GND " "Pin \"SEVEN_SEGMENT_N_O\[4\]\[0\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511833388586 "|project|SEVEN_SEGMENT_N_O[4][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[4\]\[1\] GND " "Pin \"SEVEN_SEGMENT_N_O\[4\]\[1\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511833388586 "|project|SEVEN_SEGMENT_N_O[4][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[4\]\[2\] GND " "Pin \"SEVEN_SEGMENT_N_O\[4\]\[2\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511833388586 "|project|SEVEN_SEGMENT_N_O[4][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[4\]\[3\] GND " "Pin \"SEVEN_SEGMENT_N_O\[4\]\[3\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511833388586 "|project|SEVEN_SEGMENT_N_O[4][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[4\]\[4\] GND " "Pin \"SEVEN_SEGMENT_N_O\[4\]\[4\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511833388586 "|project|SEVEN_SEGMENT_N_O[4][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[4\]\[5\] GND " "Pin \"SEVEN_SEGMENT_N_O\[4\]\[5\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511833388586 "|project|SEVEN_SEGMENT_N_O[4][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[4\]\[6\] GND " "Pin \"SEVEN_SEGMENT_N_O\[4\]\[6\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511833388586 "|project|SEVEN_SEGMENT_N_O[4][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[5\]\[0\] GND " "Pin \"SEVEN_SEGMENT_N_O\[5\]\[0\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511833388586 "|project|SEVEN_SEGMENT_N_O[5][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[5\]\[1\] GND " "Pin \"SEVEN_SEGMENT_N_O\[5\]\[1\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511833388586 "|project|SEVEN_SEGMENT_N_O[5][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[5\]\[2\] GND " "Pin \"SEVEN_SEGMENT_N_O\[5\]\[2\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511833388586 "|project|SEVEN_SEGMENT_N_O[5][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[5\]\[3\] GND " "Pin \"SEVEN_SEGMENT_N_O\[5\]\[3\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511833388586 "|project|SEVEN_SEGMENT_N_O[5][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[5\]\[4\] GND " "Pin \"SEVEN_SEGMENT_N_O\[5\]\[4\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511833388586 "|project|SEVEN_SEGMENT_N_O[5][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[5\]\[5\] GND " "Pin \"SEVEN_SEGMENT_N_O\[5\]\[5\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511833388586 "|project|SEVEN_SEGMENT_N_O[5][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[5\]\[6\] GND " "Pin \"SEVEN_SEGMENT_N_O\[5\]\[6\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511833388586 "|project|SEVEN_SEGMENT_N_O[5][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[6\]\[0\] GND " "Pin \"SEVEN_SEGMENT_N_O\[6\]\[0\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511833388586 "|project|SEVEN_SEGMENT_N_O[6][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[6\]\[1\] GND " "Pin \"SEVEN_SEGMENT_N_O\[6\]\[1\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511833388586 "|project|SEVEN_SEGMENT_N_O[6][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[6\]\[2\] GND " "Pin \"SEVEN_SEGMENT_N_O\[6\]\[2\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511833388586 "|project|SEVEN_SEGMENT_N_O[6][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[6\]\[3\] GND " "Pin \"SEVEN_SEGMENT_N_O\[6\]\[3\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511833388586 "|project|SEVEN_SEGMENT_N_O[6][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[6\]\[4\] GND " "Pin \"SEVEN_SEGMENT_N_O\[6\]\[4\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511833388586 "|project|SEVEN_SEGMENT_N_O[6][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[6\]\[5\] GND " "Pin \"SEVEN_SEGMENT_N_O\[6\]\[5\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511833388586 "|project|SEVEN_SEGMENT_N_O[6][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[6\]\[6\] GND " "Pin \"SEVEN_SEGMENT_N_O\[6\]\[6\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511833388586 "|project|SEVEN_SEGMENT_N_O[6][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[7\]\[0\] GND " "Pin \"SEVEN_SEGMENT_N_O\[7\]\[0\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511833388586 "|project|SEVEN_SEGMENT_N_O[7][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[7\]\[1\] GND " "Pin \"SEVEN_SEGMENT_N_O\[7\]\[1\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511833388586 "|project|SEVEN_SEGMENT_N_O[7][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[7\]\[2\] GND " "Pin \"SEVEN_SEGMENT_N_O\[7\]\[2\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511833388586 "|project|SEVEN_SEGMENT_N_O[7][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[7\]\[3\] GND " "Pin \"SEVEN_SEGMENT_N_O\[7\]\[3\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511833388586 "|project|SEVEN_SEGMENT_N_O[7][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[7\]\[4\] GND " "Pin \"SEVEN_SEGMENT_N_O\[7\]\[4\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511833388586 "|project|SEVEN_SEGMENT_N_O[7][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[7\]\[5\] GND " "Pin \"SEVEN_SEGMENT_N_O\[7\]\[5\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511833388586 "|project|SEVEN_SEGMENT_N_O[7][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[7\]\[6\] GND " "Pin \"SEVEN_SEGMENT_N_O\[7\]\[6\]\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511833388586 "|project|SEVEN_SEGMENT_N_O[7][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_O GND " "Pin \"VGA_SYNC_O\" is stuck at GND" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511833388586 "|project|VGA_SYNC_O"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TX_O VCC " "Pin \"UART_TX_O\" is stuck at VCC" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511833388586 "|project|UART_TX_O"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1511833388586 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "63 " "63 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1511833393983 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/output_files/project.map.smsg " "Generated suppressed messages file D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/output_files/project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1511833394389 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1511833395287 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833395287 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PUSH_BUTTON_I\[1\] " "No output dependent on input pin \"PUSH_BUTTON_I\[1\]\"" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833396037 "|project|PUSH_BUTTON_I[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PUSH_BUTTON_I\[2\] " "No output dependent on input pin \"PUSH_BUTTON_I\[2\]\"" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833396037 "|project|PUSH_BUTTON_I[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PUSH_BUTTON_I\[3\] " "No output dependent on input pin \"PUSH_BUTTON_I\[3\]\"" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833396037 "|project|PUSH_BUTTON_I[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[0\] " "No output dependent on input pin \"SWITCH_I\[0\]\"" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833396037 "|project|SWITCH_I[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[1\] " "No output dependent on input pin \"SWITCH_I\[1\]\"" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833396037 "|project|SWITCH_I[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[2\] " "No output dependent on input pin \"SWITCH_I\[2\]\"" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833396037 "|project|SWITCH_I[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[3\] " "No output dependent on input pin \"SWITCH_I\[3\]\"" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833396037 "|project|SWITCH_I[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[4\] " "No output dependent on input pin \"SWITCH_I\[4\]\"" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833396037 "|project|SWITCH_I[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[5\] " "No output dependent on input pin \"SWITCH_I\[5\]\"" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833396037 "|project|SWITCH_I[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[6\] " "No output dependent on input pin \"SWITCH_I\[6\]\"" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833396037 "|project|SWITCH_I[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[7\] " "No output dependent on input pin \"SWITCH_I\[7\]\"" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833396037 "|project|SWITCH_I[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[8\] " "No output dependent on input pin \"SWITCH_I\[8\]\"" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833396037 "|project|SWITCH_I[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[9\] " "No output dependent on input pin \"SWITCH_I\[9\]\"" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833396037 "|project|SWITCH_I[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[10\] " "No output dependent on input pin \"SWITCH_I\[10\]\"" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833396037 "|project|SWITCH_I[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[11\] " "No output dependent on input pin \"SWITCH_I\[11\]\"" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833396037 "|project|SWITCH_I[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[12\] " "No output dependent on input pin \"SWITCH_I\[12\]\"" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833396037 "|project|SWITCH_I[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[13\] " "No output dependent on input pin \"SWITCH_I\[13\]\"" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833396037 "|project|SWITCH_I[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[14\] " "No output dependent on input pin \"SWITCH_I\[14\]\"" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833396037 "|project|SWITCH_I[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[15\] " "No output dependent on input pin \"SWITCH_I\[15\]\"" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833396037 "|project|SWITCH_I[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[16\] " "No output dependent on input pin \"SWITCH_I\[16\]\"" {  } { { "project.v" "" { Text "D:/Education/McMaster - Veni/2017 Fall/3DQ5 - Digital Systems Design/3DQ5 Project/Project M2/Project M2/project.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511833396037 "|project|SWITCH_I[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1511833396037 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3769 " "Implemented 3769 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1511833396037 ""} { "Info" "ICUT_CUT_TM_OPINS" "124 " "Implemented 124 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1511833396037 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1511833396037 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3504 " "Implemented 3504 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1511833396037 ""} { "Info" "ICUT_CUT_TM_RAMS" "72 " "Implemented 72 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1511833396037 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1511833396037 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "28 " "Implemented 28 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1511833396037 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1511833396037 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 486 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 486 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "562 " "Peak virtual memory: 562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511833396193 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 20:43:16 2017 " "Processing ended: Mon Nov 27 20:43:16 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511833396193 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511833396193 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511833396193 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511833396193 ""}
