Analysis & Synthesis report for pipelined_computer
Fri Jun 15 22:58:17 2018
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for pipeif:if_stage|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_q7m1:auto_generated
 15. Source assignments for pipemem:mem_stage|lpm_ram_dq_dram:mem|altsyncram:altsyncram_component|altsyncram_7mp1:auto_generated
 16. Parameter Settings for User Entity Instance: pipeif:if_stage|lpm_rom_irom:irom|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: pipemem:mem_stage|lpm_ram_dq_dram:mem|altsyncram:altsyncram_component
 18. Parameter Settings for Inferred Entity Instance: display:show|lpm_divide:Div0
 19. altsyncram Parameter Settings by Entity Instance
 20. Port Connectivity Checks: "pipeexe:exe_stage|alu:al_unit"
 21. Port Connectivity Checks: "pipeexe:exe_stage|mux2x32:mux_shift"
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+---------------------------------+--------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Jun 15 22:58:17 2018      ;
; Quartus II 64-Bit Version       ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                   ; pipelined_computer                         ;
; Top-level Entity Name           ; pipelined_computer                         ;
; Family                          ; Cyclone V                                  ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 1483                                       ;
; Total pins                      ; 152                                        ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 3,072                                      ;
; Total DSP Blocks                ; 0                                          ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI TX Channels          ; 0                                          ;
; Total PLLs                      ; 0                                          ;
; Total DLLs                      ; 0                                          ;
+---------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; pipelined_computer ; pipelined_computer ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                              ;
+----------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------+---------+
; File Name with User-Entered Path                         ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                        ; Library ;
+----------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------+---------+
; source/sevenseg.v                                        ; yes             ; User Verilog HDL File                  ; E:/quartus/MyProject/pipelined_computer/source/sevenseg.v           ;         ;
; source/regfile.v                                         ; yes             ; User Verilog HDL File                  ; E:/quartus/MyProject/pipelined_computer/source/regfile.v            ;         ;
; source/pipepc.v                                          ; yes             ; User Verilog HDL File                  ; E:/quartus/MyProject/pipelined_computer/source/pipepc.v             ;         ;
; source/pipemwreg.v                                       ; yes             ; User Verilog HDL File                  ; E:/quartus/MyProject/pipelined_computer/source/pipemwreg.v          ;         ;
; source/pipemem.v                                         ; yes             ; User Verilog HDL File                  ; E:/quartus/MyProject/pipelined_computer/source/pipemem.v            ;         ;
; source/pipelined_computer.v                              ; yes             ; User Verilog HDL File                  ; E:/quartus/MyProject/pipelined_computer/source/pipelined_computer.v ;         ;
; source/pipeir.v                                          ; yes             ; User Verilog HDL File                  ; E:/quartus/MyProject/pipelined_computer/source/pipeir.v             ;         ;
; source/pipeif.v                                          ; yes             ; User Verilog HDL File                  ; E:/quartus/MyProject/pipelined_computer/source/pipeif.v             ;         ;
; source/pipeid.v                                          ; yes             ; User Verilog HDL File                  ; E:/quartus/MyProject/pipelined_computer/source/pipeid.v             ;         ;
; source/pipeexe.v                                         ; yes             ; User Verilog HDL File                  ; E:/quartus/MyProject/pipelined_computer/source/pipeexe.v            ;         ;
; source/pipeemreg.v                                       ; yes             ; User Verilog HDL File                  ; E:/quartus/MyProject/pipelined_computer/source/pipeemreg.v          ;         ;
; source/pipedereg.v                                       ; yes             ; User Verilog HDL File                  ; E:/quartus/MyProject/pipelined_computer/source/pipedereg.v          ;         ;
; source/pipecu.v                                          ; yes             ; User Verilog HDL File                  ; E:/quartus/MyProject/pipelined_computer/source/pipecu.v             ;         ;
; source/mux4x32.v                                         ; yes             ; User Verilog HDL File                  ; E:/quartus/MyProject/pipelined_computer/source/mux4x32.v            ;         ;
; source/mux2x32.v                                         ; yes             ; User Verilog HDL File                  ; E:/quartus/MyProject/pipelined_computer/source/mux2x32.v            ;         ;
; source/mux2x5.v                                          ; yes             ; User Verilog HDL File                  ; E:/quartus/MyProject/pipelined_computer/source/mux2x5.v             ;         ;
; source/lpm_rom_irom.v                                    ; yes             ; User Wizard-Generated File             ; E:/quartus/MyProject/pipelined_computer/source/lpm_rom_irom.v       ;         ;
; source/lpm_ram_dq_dram.v                                 ; yes             ; User Wizard-Generated File             ; E:/quartus/MyProject/pipelined_computer/source/lpm_ram_dq_dram.v    ;         ;
; source/io_output_reg.v                                   ; yes             ; User Verilog HDL File                  ; E:/quartus/MyProject/pipelined_computer/source/io_output_reg.v      ;         ;
; source/io_input_reg.v                                    ; yes             ; User Verilog HDL File                  ; E:/quartus/MyProject/pipelined_computer/source/io_input_reg.v       ;         ;
; source/display.v                                         ; yes             ; User Verilog HDL File                  ; E:/quartus/MyProject/pipelined_computer/source/display.v            ;         ;
; source/dffe32.v                                          ; yes             ; User Verilog HDL File                  ; E:/quartus/MyProject/pipelined_computer/source/dffe32.v             ;         ;
; source/alu.v                                             ; yes             ; User Verilog HDL File                  ; E:/quartus/MyProject/pipelined_computer/source/alu.v                ;         ;
; altsyncram.tdf                                           ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf           ;         ;
; stratix_ram_block.inc                                    ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc    ;         ;
; lpm_mux.inc                                              ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/lpm_mux.inc              ;         ;
; lpm_decode.inc                                           ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/lpm_decode.inc           ;         ;
; aglobal131.inc                                           ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/aglobal131.inc           ;         ;
; a_rdenreg.inc                                            ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/a_rdenreg.inc            ;         ;
; altrom.inc                                               ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/altrom.inc               ;         ;
; altram.inc                                               ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/altram.inc               ;         ;
; altdpram.inc                                             ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/altdpram.inc             ;         ;
; db/altsyncram_q7m1.tdf                                   ; yes             ; Auto-Generated Megafunction            ; E:/quartus/MyProject/pipelined_computer/db/altsyncram_q7m1.tdf      ;         ;
; E:/quartus/MyProject/pipelined_computer/test_instmem.mif ; yes             ; Auto-Found Memory Initialization File  ; E:/quartus/MyProject/pipelined_computer/test_instmem.mif            ;         ;
; db/altsyncram_7mp1.tdf                                   ; yes             ; Auto-Generated Megafunction            ; E:/quartus/MyProject/pipelined_computer/db/altsyncram_7mp1.tdf      ;         ;
; E:/quartus/MyProject/pipelined_computer/test_datamem.mif ; yes             ; Auto-Found Memory Initialization File  ; E:/quartus/MyProject/pipelined_computer/test_datamem.mif            ;         ;
; lpm_divide.tdf                                           ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/lpm_divide.tdf           ;         ;
; abs_divider.inc                                          ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/abs_divider.inc          ;         ;
; sign_div_unsign.inc                                      ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/sign_div_unsign.inc      ;         ;
; db/lpm_divide_ibm.tdf                                    ; yes             ; Auto-Generated Megafunction            ; E:/quartus/MyProject/pipelined_computer/db/lpm_divide_ibm.tdf       ;         ;
; db/sign_div_unsign_olh.tdf                               ; yes             ; Auto-Generated Megafunction            ; E:/quartus/MyProject/pipelined_computer/db/sign_div_unsign_olh.tdf  ;         ;
; db/alt_u_div_mve.tdf                                     ; yes             ; Auto-Generated Megafunction            ; E:/quartus/MyProject/pipelined_computer/db/alt_u_div_mve.tdf        ;         ;
+----------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 1701        ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 2191        ;
;     -- 7 input functions                    ; 35          ;
;     -- 6 input functions                    ; 1039        ;
;     -- 5 input functions                    ; 268         ;
;     -- 4 input functions                    ; 164         ;
;     -- <=3 input functions                  ; 685         ;
;                                             ;             ;
; Dedicated logic registers                   ; 1483        ;
;                                             ;             ;
; I/O pins                                    ; 152         ;
; Total MLAB memory bits                      ; 0           ;
; Total block memory bits                     ; 3072        ;
; Total DSP Blocks                            ; 0           ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 1547        ;
; Total fan-out                               ; 16635       ;
; Average fan-out                             ; 4.12        ;
+---------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                      ;
+----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                              ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+
; |pipelined_computer                          ; 2191 (0)          ; 1483 (0)     ; 3072              ; 0          ; 152  ; 0            ; |pipelined_computer                                                                                                              ; work         ;
;    |display:show|                            ; 370 (29)          ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |pipelined_computer|display:show                                                                                                 ; work         ;
;       |lpm_divide:Div0|                      ; 313 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pipelined_computer|display:show|lpm_divide:Div0                                                                                 ; work         ;
;          |lpm_divide_ibm:auto_generated|     ; 313 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pipelined_computer|display:show|lpm_divide:Div0|lpm_divide_ibm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_olh:divider|    ; 313 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pipelined_computer|display:show|lpm_divide:Div0|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider                       ; work         ;
;                |alt_u_div_mve:divider|       ; 313 (313)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pipelined_computer|display:show|lpm_divide:Div0|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider ; work         ;
;       |sevenseg:display_0_low|               ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pipelined_computer|display:show|sevenseg:display_0_low                                                                          ; work         ;
;       |sevenseg:display_1_low|               ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pipelined_computer|display:show|sevenseg:display_1_low                                                                          ; work         ;
;       |sevenseg:display_2_high|              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pipelined_computer|display:show|sevenseg:display_2_high                                                                         ; work         ;
;       |sevenseg:display_2_low|               ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pipelined_computer|display:show|sevenseg:display_2_low                                                                          ; work         ;
;    |mux2x32:wb_stage|                        ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pipelined_computer|mux2x32:wb_stage                                                                                             ; work         ;
;    |pipedereg:de_reg|                        ; 0 (0)             ; 128 (128)    ; 0                 ; 0          ; 0    ; 0            ; |pipelined_computer|pipedereg:de_reg                                                                                             ; work         ;
;    |pipeemreg:em_reg|                        ; 0 (0)             ; 72 (72)      ; 0                 ; 0          ; 0    ; 0            ; |pipelined_computer|pipeemreg:em_reg                                                                                             ; work         ;
;    |pipeexe:exe_stage|                       ; 611 (35)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pipelined_computer|pipeexe:exe_stage                                                                                            ; work         ;
;       |alu:al_unit|                          ; 322 (322)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pipelined_computer|pipeexe:exe_stage|alu:al_unit                                                                                ; work         ;
;       |mux2x32:mux_aluimm|                   ; 30 (30)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pipelined_computer|pipeexe:exe_stage|mux2x32:mux_aluimm                                                                         ; work         ;
;       |mux2x32:mux_jal|                      ; 198 (198)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pipelined_computer|pipeexe:exe_stage|mux2x32:mux_jal                                                                            ; work         ;
;       |mux2x32:mux_shift|                    ; 26 (26)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pipelined_computer|pipeexe:exe_stage|mux2x32:mux_shift                                                                          ; work         ;
;    |pipeid:id_stage|                         ; 1065 (69)         ; 992 (0)      ; 0                 ; 0          ; 0    ; 0            ; |pipelined_computer|pipeid:id_stage                                                                                              ; work         ;
;       |mux2x5:reg_wn|                        ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pipelined_computer|pipeid:id_stage|mux2x5:reg_wn                                                                                ; work         ;
;       |mux4x32:alu_a|                        ; 454 (454)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pipelined_computer|pipeid:id_stage|mux4x32:alu_a                                                                                ; work         ;
;       |mux4x32:alu_b|                        ; 453 (453)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pipelined_computer|pipeid:id_stage|mux4x32:alu_b                                                                                ; work         ;
;       |pipecu:id_cu|                         ; 51 (51)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pipelined_computer|pipeid:id_stage|pipecu:id_cu                                                                                 ; work         ;
;       |regfile:rf|                           ; 33 (33)           ; 992 (992)    ; 0                 ; 0          ; 0    ; 0            ; |pipelined_computer|pipeid:id_stage|regfile:rf                                                                                   ; work         ;
;    |pipeif:if_stage|                         ; 62 (30)           ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |pipelined_computer|pipeif:if_stage                                                                                              ; work         ;
;       |lpm_rom_irom:irom|                    ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |pipelined_computer|pipeif:if_stage|lpm_rom_irom:irom                                                                            ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |pipelined_computer|pipeif:if_stage|lpm_rom_irom:irom|altsyncram:altsyncram_component                                            ; work         ;
;             |altsyncram_q7m1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |pipelined_computer|pipeif:if_stage|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_q7m1:auto_generated             ; work         ;
;       |mux4x32:next_pc|                      ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pipelined_computer|pipeif:if_stage|mux4x32:next_pc                                                                              ; work         ;
;    |pipeir:inst_reg|                         ; 3 (3)             ; 65 (1)       ; 0                 ; 0          ; 0    ; 0            ; |pipelined_computer|pipeir:inst_reg                                                                                              ; work         ;
;       |dffe32:instruction|                   ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |pipelined_computer|pipeir:inst_reg|dffe32:instruction                                                                           ; work         ;
;       |dffe32:pc|                            ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |pipelined_computer|pipeir:inst_reg|dffe32:pc                                                                                    ; work         ;
;    |pipemem:mem_stage|                       ; 47 (1)            ; 105 (0)      ; 1024              ; 0          ; 0    ; 0            ; |pipelined_computer|pipemem:mem_stage                                                                                            ; work         ;
;       |io_input_reg:io_input_regx2|          ; 10 (0)            ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2                                                                ; work         ;
;          |io_input_mux:io_imput_mux2x32|     ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32                                  ; work         ;
;       |io_output_reg:io_output_regx2|        ; 4 (4)             ; 96 (96)      ; 0                 ; 0          ; 0    ; 0            ; |pipelined_computer|pipemem:mem_stage|io_output_reg:io_output_regx2                                                              ; work         ;
;       |lpm_ram_dq_dram:mem|                  ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |pipelined_computer|pipemem:mem_stage|lpm_ram_dq_dram:mem                                                                        ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |pipelined_computer|pipemem:mem_stage|lpm_ram_dq_dram:mem|altsyncram:altsyncram_component                                        ; work         ;
;             |altsyncram_7mp1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |pipelined_computer|pipemem:mem_stage|lpm_ram_dq_dram:mem|altsyncram:altsyncram_component|altsyncram_7mp1:auto_generated         ; work         ;
;       |mux2x32:mem_io_dataout_mux|           ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pipelined_computer|pipemem:mem_stage|mux2x32:mem_io_dataout_mux                                                                 ; work         ;
;    |pipemwreg:mw_reg|                        ; 0 (0)             ; 71 (71)      ; 0                 ; 0          ; 0    ; 0            ; |pipelined_computer|pipemwreg:mw_reg                                                                                             ; work         ;
;    |pipepc:prog_cnt|                         ; 1 (1)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |pipelined_computer|pipepc:prog_cnt                                                                                              ; work         ;
+----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------------------------------------------------------+
; Name                                                                                                            ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                                      ;
+-----------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------------------------------------------------------+
; pipeif:if_stage|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_q7m1:auto_generated|ALTSYNCRAM     ; AUTO ; ROM         ; 64           ; 32           ; --           ; --           ; 2048 ; E:/quartus/MyProject/pipelined_computer/test_instmem.mif ;
; pipemem:mem_stage|lpm_ram_dq_dram:mem|altsyncram:altsyncram_component|altsyncram_7mp1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 32           ; 32           ; --           ; --           ; 1024 ; E:/quartus/MyProject/pipelined_computer/test_datamem.mif ;
+-----------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------+------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                           ; IP Include File                                                  ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------+------------------------------------------------------------------+
; Altera ; LPM_ROM      ; N/A     ; N/A          ; N/A          ; |pipelined_computer|pipeif:if_stage|lpm_rom_irom:irom     ; E:/quartus/MyProject/pipelined_computer/source/lpm_rom_irom.v    ;
; Altera ; LPM_RAM_DQ   ; N/A     ; N/A          ; N/A          ; |pipelined_computer|pipemem:mem_stage|lpm_ram_dq_dram:mem ; E:/quartus/MyProject/pipelined_computer/source/lpm_ram_dq_dram.v ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                             ;
+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------------------+
; Latch Name                                                                       ; Latch Enable Signal                                                                 ; Free of Timing Hazards ;
+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------------------+
; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[0] ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|WideOr0 ; yes                    ;
; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[1] ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|WideOr0 ; yes                    ;
; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[2] ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|WideOr0 ; yes                    ;
; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[3] ; pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|WideOr0 ; yes                    ;
; Number of user-specified and inferred latches = 4                                ;                                                                                     ;                        ;
+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                    ;
+--------------------------------------------------------------+----------------------------------------+
; Register name                                                ; Reason for Removal                     ;
+--------------------------------------------------------------+----------------------------------------+
; display:show|num0[1..3]                                      ; Stuck at GND due to stuck port data_in ;
; display:show|num2[1..3]                                      ; Stuck at GND due to stuck port data_in ;
; pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg2[1..31] ; Stuck at GND due to stuck port data_in ;
; pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[4..31] ; Stuck at GND due to stuck port data_in ;
; pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[4..31] ; Stuck at GND due to stuck port data_in ;
; pipedereg:de_reg|eimm[16..30]                                ; Merged with pipedereg:de_reg|eimm[31]  ;
; Total Number of Removed Registers = 108                      ;                                        ;
+--------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1483  ;
; Number of registers using Synchronous Clear  ; 1     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 1456  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1184  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |pipelined_computer|pipepc:prog_cnt|pc[1]                                                                 ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |pipelined_computer|pipepc:prog_cnt|pc[31]                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |pipelined_computer|pipeexe:exe_stage|alu:al_unit|ShiftLeft0                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |pipelined_computer|pipeexe:exe_stage|alu:al_unit|ShiftRight0                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |pipelined_computer|pipeexe:exe_stage|alu:al_unit|ShiftRight1                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |pipelined_computer|pipeexe:exe_stage|alu:al_unit|ShiftLeft0                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |pipelined_computer|pipeexe:exe_stage|alu:al_unit|ShiftLeft0                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |pipelined_computer|pipeid:id_stage|pipecu:id_cu|fwdb[1]                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |pipelined_computer|pipeid:id_stage|pipecu:id_cu|fwda[1]                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|Selector1 ;
; 35:1               ; 32 bits   ; 736 LEs       ; 736 LEs              ; 0 LEs                  ; No         ; |pipelined_computer|pipeid:id_stage|mux4x32:alu_b|Mux12                                                   ;
; 35:1               ; 32 bits   ; 736 LEs       ; 736 LEs              ; 0 LEs                  ; No         ; |pipelined_computer|pipeid:id_stage|mux4x32:alu_a|Mux18                                                   ;
; 23:1               ; 7 bits    ; 105 LEs       ; 77 LEs               ; 28 LEs                 ; No         ; |pipelined_computer|pipeexe:exe_stage|mux2x32:mux_jal|y[9]                                                ;
; 24:1               ; 11 bits   ; 176 LEs       ; 121 LEs              ; 55 LEs                 ; No         ; |pipelined_computer|pipeexe:exe_stage|mux2x32:mux_jal|y[17]                                               ;
; 24:1               ; 4 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; No         ; |pipelined_computer|pipeexe:exe_stage|mux2x32:mux_jal|y[7]                                                ;
; 25:1               ; 3 bits    ; 48 LEs        ; 36 LEs               ; 12 LEs                 ; No         ; |pipelined_computer|pipeexe:exe_stage|mux2x32:mux_jal|y[1]                                                ;
; 26:1               ; 3 bits    ; 51 LEs        ; 36 LEs               ; 15 LEs                 ; No         ; |pipelined_computer|pipeexe:exe_stage|mux2x32:mux_jal|y[30]                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pipeif:if_stage|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_q7m1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pipemem:mem_stage|lpm_ram_dq_dram:mem|altsyncram:altsyncram_component|altsyncram_7mp1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeif:if_stage|lpm_rom_irom:irom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                    ; Type           ;
+------------------------------------+----------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                        ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                       ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                      ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                       ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                      ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                        ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                      ; Untyped        ;
; WIDTH_A                            ; 32                                                       ; Signed Integer ;
; WIDTHAD_A                          ; 6                                                        ; Signed Integer ;
; NUMWORDS_A                         ; 64                                                       ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                             ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                     ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                     ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                     ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                     ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                     ; Untyped        ;
; WIDTH_B                            ; 1                                                        ; Untyped        ;
; WIDTHAD_B                          ; 1                                                        ; Untyped        ;
; NUMWORDS_B                         ; 1                                                        ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                   ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                   ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                   ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                   ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                             ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                   ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                     ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                     ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                     ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                     ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                     ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                     ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                        ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                        ; Untyped        ;
; RAM_BLOCK_TYPE                     ; M4K                                                      ; Untyped        ;
; BYTE_SIZE                          ; 8                                                        ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                     ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                     ; Untyped        ;
; INIT_FILE                          ; E:/quartus/MyProject/pipelined_computer/test_instmem.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                   ; Untyped        ;
; MAXIMUM_DEPTH                      ; 256                                                      ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                   ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                   ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                   ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                   ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                          ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                          ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                    ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                    ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                        ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                                ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_q7m1                                          ; Untyped        ;
+------------------------------------+----------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipemem:mem_stage|lpm_ram_dq_dram:mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------------------------------------+--------------------+
; Parameter Name                     ; Value                                                    ; Type               ;
+------------------------------------+----------------------------------------------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                        ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                                                       ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                      ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                                                       ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                      ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                                                        ; Untyped            ;
; OPERATION_MODE                     ; SINGLE_PORT                                              ; Untyped            ;
; WIDTH_A                            ; 32                                                       ; Signed Integer     ;
; WIDTHAD_A                          ; 5                                                        ; Signed Integer     ;
; NUMWORDS_A                         ; 32                                                       ; Signed Integer     ;
; OUTDATA_REG_A                      ; UNREGISTERED                                             ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                                                     ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                                                     ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                                                     ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                                                     ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                                                     ; Untyped            ;
; WIDTH_B                            ; 1                                                        ; Untyped            ;
; WIDTHAD_B                          ; 1                                                        ; Untyped            ;
; NUMWORDS_B                         ; 1                                                        ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1                                                   ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                   ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1                                                   ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK1                                                   ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                             ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1                                                   ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                                                     ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                                                     ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                                                     ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                                                     ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                                                     ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                                                     ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                                                        ; Signed Integer     ;
; WIDTH_BYTEENA_B                    ; 1                                                        ; Untyped            ;
; RAM_BLOCK_TYPE                     ; M4K                                                      ; Untyped            ;
; BYTE_SIZE                          ; 8                                                        ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                     ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                     ; Untyped            ;
; INIT_FILE                          ; E:/quartus/MyProject/pipelined_computer/test_datamem.mif ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                   ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                                                        ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                   ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                   ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                   ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                   ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                          ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                          ; Untyped            ;
; ENABLE_ECC                         ; FALSE                                                    ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                    ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                                                        ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone V                                                ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_7mp1                                          ; Untyped            ;
+------------------------------------+----------------------------------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:show|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_ibm ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                  ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Name                                      ; Value                                                                 ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                     ;
; Entity Instance                           ; pipeif:if_stage|lpm_rom_irom:irom|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                                   ;
;     -- WIDTH_A                            ; 32                                                                    ;
;     -- NUMWORDS_A                         ; 64                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 1                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; pipemem:mem_stage|lpm_ram_dq_dram:mem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                           ;
;     -- WIDTH_A                            ; 32                                                                    ;
;     -- NUMWORDS_A                         ; 32                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 1                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeexe:exe_stage|alu:al_unit"                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; z    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "pipeexe:exe_stage|mux2x32:mux_shift" ;
+-----------+-------+----------+----------------------------------+
; Port      ; Type  ; Severity ; Details                          ;
+-----------+-------+----------+----------------------------------+
; a1[31..5] ; Input ; Info     ; Stuck at GND                     ;
+-----------+-------+----------+----------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Fri Jun 15 22:58:05 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pipelined_computer -c pipelined_computer
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file source/sevenseg.v
    Info (12023): Found entity 1: sevenseg
Info (12021): Found 1 design units, including 1 entities, in source file source/regfile.v
    Info (12023): Found entity 1: regfile
Info (12021): Found 1 design units, including 1 entities, in source file source/pipepc.v
    Info (12023): Found entity 1: pipepc
Info (12021): Found 1 design units, including 1 entities, in source file source/pipemwreg.v
    Info (12023): Found entity 1: pipemwreg
Info (12021): Found 1 design units, including 1 entities, in source file source/pipemem.v
    Info (12023): Found entity 1: pipemem
Info (12021): Found 1 design units, including 1 entities, in source file source/pipelined_computer.v
    Info (12023): Found entity 1: pipelined_computer
Info (12021): Found 1 design units, including 1 entities, in source file source/pipeir.v
    Info (12023): Found entity 1: pipeir
Info (12021): Found 1 design units, including 1 entities, in source file source/pipeif.v
    Info (12023): Found entity 1: pipeif
Info (12021): Found 1 design units, including 1 entities, in source file source/pipeid.v
    Info (12023): Found entity 1: pipeid
Info (12021): Found 1 design units, including 1 entities, in source file source/pipeexe.v
    Info (12023): Found entity 1: pipeexe
Info (12021): Found 1 design units, including 1 entities, in source file source/pipeemreg.v
    Info (12023): Found entity 1: pipeemreg
Info (12021): Found 1 design units, including 1 entities, in source file source/pipedereg.v
    Info (12023): Found entity 1: pipedereg
Info (12021): Found 1 design units, including 1 entities, in source file source/pipecu.v
    Info (12023): Found entity 1: pipecu
Info (12021): Found 1 design units, including 1 entities, in source file source/mux4x32.v
    Info (12023): Found entity 1: mux4x32
Info (12021): Found 1 design units, including 1 entities, in source file source/mux2x32.v
    Info (12023): Found entity 1: mux2x32
Info (12021): Found 1 design units, including 1 entities, in source file source/mux2x5.v
    Info (12023): Found entity 1: mux2x5
Info (12021): Found 1 design units, including 1 entities, in source file source/lpm_rom_irom.v
    Info (12023): Found entity 1: lpm_rom_irom
Info (12021): Found 1 design units, including 1 entities, in source file source/lpm_ram_dq_dram.v
    Info (12023): Found entity 1: lpm_ram_dq_dram
Info (12021): Found 1 design units, including 1 entities, in source file source/io_output_reg.v
    Info (12023): Found entity 1: io_output_reg
Info (12021): Found 2 design units, including 2 entities, in source file source/io_input_reg.v
    Info (12023): Found entity 1: io_input_reg
    Info (12023): Found entity 2: io_input_mux
Info (12021): Found 1 design units, including 1 entities, in source file source/display.v
    Info (12023): Found entity 1: display
Info (12021): Found 1 design units, including 1 entities, in source file source/dffe32.v
    Info (12023): Found entity 1: dffe32
Info (12021): Found 1 design units, including 1 entities, in source file source/alu.v
    Info (12023): Found entity 1: alu
Warning (10236): Verilog HDL Implicit Net warning at pipemem.v(13): created implicit net for "write_datamem_enable"
Warning (10236): Verilog HDL Implicit Net warning at pipemem.v(14): created implicit net for "write_io_output_reg_enable"
Warning (10227): Verilog HDL Port Declaration warning at sevenseg.v(5): data type declaration for "ledsegments" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at sevenseg.v(4): see declaration for object "ledsegments"
Info (12127): Elaborating entity "pipelined_computer" for the top level hierarchy
Info (12128): Elaborating entity "pipepc" for hierarchy "pipepc:prog_cnt"
Info (12128): Elaborating entity "pipeif" for hierarchy "pipeif:if_stage"
Info (12128): Elaborating entity "lpm_rom_irom" for hierarchy "pipeif:if_stage|lpm_rom_irom:irom"
Warning (272007): Device family Cyclone V does not have M4K blocks -- using available memory blocks
Info (12128): Elaborating entity "altsyncram" for hierarchy "pipeif:if_stage|lpm_rom_irom:irom|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "pipeif:if_stage|lpm_rom_irom:irom|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "pipeif:if_stage|lpm_rom_irom:irom|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "E:/quartus/MyProject/pipelined_computer/test_instmem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "256"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M4K"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (287001): Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q7m1.tdf
    Info (12023): Found entity 1: altsyncram_q7m1
Info (12128): Elaborating entity "altsyncram_q7m1" for hierarchy "pipeif:if_stage|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_q7m1:auto_generated"
Warning (113031): 16 out of 32 addresses are reinitialized. The latest initialized data will replace the existing data. There are 16 warnings found, and 10 warnings are reported.
    Warning (113030): Memory Initialization File address 0 is reinitialized
    Warning (113030): Memory Initialization File address 1 is reinitialized
    Warning (113030): Memory Initialization File address 2 is reinitialized
    Warning (113030): Memory Initialization File address 3 is reinitialized
    Warning (113030): Memory Initialization File address 4 is reinitialized
    Warning (113030): Memory Initialization File address 5 is reinitialized
    Warning (113030): Memory Initialization File address 6 is reinitialized
    Warning (113030): Memory Initialization File address 7 is reinitialized
    Warning (113030): Memory Initialization File address 8 is reinitialized
    Warning (113030): Memory Initialization File address 9 is reinitialized
Critical Warning (127005): Memory depth (64) in the design file differs from memory depth (32) in the Memory Initialization File "E:/quartus/MyProject/pipelined_computer/test_instmem.mif" -- setting initial value for remaining addresses to 0
Info (12128): Elaborating entity "mux4x32" for hierarchy "pipeif:if_stage|mux4x32:next_pc"
Info (12128): Elaborating entity "pipeir" for hierarchy "pipeir:inst_reg"
Info (12128): Elaborating entity "dffe32" for hierarchy "pipeir:inst_reg|dffe32:pc"
Info (12128): Elaborating entity "pipeid" for hierarchy "pipeid:id_stage"
Warning (10036): Verilog HDL or VHDL warning at pipeid.v(32): object "sa" assigned a value but never read
Info (12128): Elaborating entity "pipecu" for hierarchy "pipeid:id_stage|pipecu:id_cu"
Info (12128): Elaborating entity "mux2x5" for hierarchy "pipeid:id_stage|mux2x5:reg_wn"
Info (12128): Elaborating entity "regfile" for hierarchy "pipeid:id_stage|regfile:rf"
Warning (10240): Verilog HDL Always Construct warning at regfile.v(14): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "pipedereg" for hierarchy "pipedereg:de_reg"
Info (12128): Elaborating entity "pipeexe" for hierarchy "pipeexe:exe_stage"
Info (12128): Elaborating entity "mux2x32" for hierarchy "pipeexe:exe_stage|mux2x32:mux_shift"
Info (12128): Elaborating entity "alu" for hierarchy "pipeexe:exe_stage|alu:al_unit"
Info (12128): Elaborating entity "pipeemreg" for hierarchy "pipeemreg:em_reg"
Info (12128): Elaborating entity "pipemem" for hierarchy "pipemem:mem_stage"
Info (12128): Elaborating entity "lpm_ram_dq_dram" for hierarchy "pipemem:mem_stage|lpm_ram_dq_dram:mem"
Warning (272007): Device family Cyclone V does not have M4K blocks -- using available memory blocks
Info (12128): Elaborating entity "altsyncram" for hierarchy "pipemem:mem_stage|lpm_ram_dq_dram:mem|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "pipemem:mem_stage|lpm_ram_dq_dram:mem|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "pipemem:mem_stage|lpm_ram_dq_dram:mem|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "E:/quartus/MyProject/pipelined_computer/test_datamem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M4K"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (287001): Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7mp1.tdf
    Info (12023): Found entity 1: altsyncram_7mp1
Info (12128): Elaborating entity "altsyncram_7mp1" for hierarchy "pipemem:mem_stage|lpm_ram_dq_dram:mem|altsyncram:altsyncram_component|altsyncram_7mp1:auto_generated"
Warning (113031): 2 out of 64 addresses are reinitialized. The latest initialized data will replace the existing data. There are 2 warnings found, and 2 warnings are reported.
    Warning (113030): Memory Initialization File address 48 is reinitialized
    Warning (113030): Memory Initialization File address 49 is reinitialized
Critical Warning (127004): Memory depth (32) in the design file differs from memory depth (64) in the Memory Initialization File "E:/quartus/MyProject/pipelined_computer/test_datamem.mif" -- truncated remaining initial content value to fit RAM
Info (12128): Elaborating entity "io_output_reg" for hierarchy "pipemem:mem_stage|io_output_reg:io_output_regx2"
Info (12128): Elaborating entity "io_input_reg" for hierarchy "pipemem:mem_stage|io_input_reg:io_input_regx2"
Info (12128): Elaborating entity "io_input_mux" for hierarchy "pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"
Warning (10270): Verilog HDL Case Statement warning at io_input_reg.v(26): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at io_input_reg.v(26): inferring latch(es) for variable "y", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "y[0]" at io_input_reg.v(26)
Info (10041): Inferred latch for "y[1]" at io_input_reg.v(26)
Info (10041): Inferred latch for "y[2]" at io_input_reg.v(26)
Info (10041): Inferred latch for "y[3]" at io_input_reg.v(26)
Info (10041): Inferred latch for "y[4]" at io_input_reg.v(26)
Info (10041): Inferred latch for "y[5]" at io_input_reg.v(26)
Info (10041): Inferred latch for "y[6]" at io_input_reg.v(26)
Info (10041): Inferred latch for "y[7]" at io_input_reg.v(26)
Info (10041): Inferred latch for "y[8]" at io_input_reg.v(26)
Info (10041): Inferred latch for "y[9]" at io_input_reg.v(26)
Info (10041): Inferred latch for "y[10]" at io_input_reg.v(26)
Info (10041): Inferred latch for "y[11]" at io_input_reg.v(26)
Info (10041): Inferred latch for "y[12]" at io_input_reg.v(26)
Info (10041): Inferred latch for "y[13]" at io_input_reg.v(26)
Info (10041): Inferred latch for "y[14]" at io_input_reg.v(26)
Info (10041): Inferred latch for "y[15]" at io_input_reg.v(26)
Info (10041): Inferred latch for "y[16]" at io_input_reg.v(26)
Info (10041): Inferred latch for "y[17]" at io_input_reg.v(26)
Info (10041): Inferred latch for "y[18]" at io_input_reg.v(26)
Info (10041): Inferred latch for "y[19]" at io_input_reg.v(26)
Info (10041): Inferred latch for "y[20]" at io_input_reg.v(26)
Info (10041): Inferred latch for "y[21]" at io_input_reg.v(26)
Info (10041): Inferred latch for "y[22]" at io_input_reg.v(26)
Info (10041): Inferred latch for "y[23]" at io_input_reg.v(26)
Info (10041): Inferred latch for "y[24]" at io_input_reg.v(26)
Info (10041): Inferred latch for "y[25]" at io_input_reg.v(26)
Info (10041): Inferred latch for "y[26]" at io_input_reg.v(26)
Info (10041): Inferred latch for "y[27]" at io_input_reg.v(26)
Info (10041): Inferred latch for "y[28]" at io_input_reg.v(26)
Info (10041): Inferred latch for "y[29]" at io_input_reg.v(26)
Info (10041): Inferred latch for "y[30]" at io_input_reg.v(26)
Info (10041): Inferred latch for "y[31]" at io_input_reg.v(26)
Info (12128): Elaborating entity "pipemwreg" for hierarchy "pipemwreg:mw_reg"
Info (12128): Elaborating entity "display" for hierarchy "display:show"
Info (12128): Elaborating entity "sevenseg" for hierarchy "display:show|sevenseg:display_0_high"
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:show|Div0"
Info (12130): Elaborated megafunction instantiation "display:show|lpm_divide:Div0"
Info (12133): Instantiated megafunction "display:show|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf
    Info (12023): Found entity 1: lpm_divide_ibm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf
    Info (12023): Found entity 1: alt_u_div_mve
Warning (13012): Latch pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pipeemreg:em_reg|malu[7]
Warning (13012): Latch pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pipeemreg:em_reg|malu[3]
Warning (13012): Latch pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pipeemreg:em_reg|malu[3]
Warning (13012): Latch pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32|y[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pipeemreg:em_reg|malu[3]
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "hex0[1]" is stuck at GND
    Warning (13410): Pin "hex0[2]" is stuck at GND
    Warning (13410): Pin "hex0[6]" is stuck at VCC
    Warning (13410): Pin "hex4[1]" is stuck at GND
    Warning (13410): Pin "hex4[2]" is stuck at GND
    Warning (13410): Pin "hex4[6]" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "in_port2[1]"
    Warning (15610): No output dependent on input pin "in_port2[2]"
    Warning (15610): No output dependent on input pin "in_port2[3]"
Info (21057): Implemented 3779 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 138 output pins
    Info (21061): Implemented 3563 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 47 warnings
    Info: Peak virtual memory: 4725 megabytes
    Info: Processing ended: Fri Jun 15 22:58:17 2018
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:12


