INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 00:50:19 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : bicg
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             7.459ns  (required time - arrival time)
  Source:                 buffer6/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.350ns period=14.700ns})
  Destination:            buffer6/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.350ns period=14.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.700ns  (clk rise@14.700ns - clk rise@0.000ns)
  Data Path Delay:        6.986ns  (logic 1.115ns (15.960%)  route 5.871ns (84.040%))
  Logic Levels:           13  (CARRY4=1 LUT3=4 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 15.183 - 14.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=853, unset)          0.508     0.508    buffer6/control/clk
    SLICE_X47Y93         FDRE                                         r  buffer6/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer6/control/fullReg_reg/Q
                         net (fo=58, routed)          0.486     1.210    buffer6/control/fullReg_reg_0
    SLICE_X48Y92         LUT3 (Prop_lut3_I1_O)        0.043     1.253 r  buffer6/control/Memory[3][2]_i_1/O
                         net (fo=17, routed)          0.768     2.021    buffer6/control/dataReg_reg[2]
    SLICE_X46Y95         LUT5 (Prop_lut5_I0_O)        0.043     2.064 r  buffer6/control/result0_carry_i_8/O
                         net (fo=2, routed)           0.251     2.314    buffer6/control/addi3_result[4]
    SLICE_X47Y95         LUT4 (Prop_lut4_I1_O)        0.043     2.357 r  buffer6/control/result0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     2.357    cmpi0/S[2]
    SLICE_X47Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     2.545 r  cmpi0/result0_carry/CO[3]
                         net (fo=37, routed)          0.925     3.471    fork15/control/generateBlocks[1].regblock/CO[0]
    SLICE_X54Y103        LUT6 (Prop_lut6_I4_O)        0.043     3.514 f  fork15/control/generateBlocks[1].regblock/out0_valid_INST_0_i_5/O
                         net (fo=26, routed)          0.308     3.822    fork15/control/generateBlocks[1].regblock/transmitValue_reg_4
    SLICE_X54Y105        LUT3 (Prop_lut3_I0_O)        0.051     3.873 f  fork15/control/generateBlocks[1].regblock/transmitValue_i_3__10/O
                         net (fo=4, routed)           0.591     4.464    fork15/control/generateBlocks[1].regblock/init0_outs_valid
    SLICE_X49Y104        LUT6 (Prop_lut6_I2_O)        0.132     4.596 f  fork15/control/generateBlocks[1].regblock/Head[1]_i_4/O
                         net (fo=1, routed)           0.287     4.884    fork15/control/generateBlocks[1].regblock/cond_br12/branch_ready__2
    SLICE_X49Y102        LUT6 (Prop_lut6_I1_O)        0.043     4.927 f  fork15/control/generateBlocks[1].regblock/Head[1]_i_3/O
                         net (fo=2, routed)           0.329     5.256    buffer1/fifo/branch_ready__2
    SLICE_X48Y102        LUT3 (Prop_lut3_I2_O)        0.043     5.299 f  buffer1/fifo/Head[1]_i_2/O
                         net (fo=7, routed)           0.305     5.603    fork11/control/generateBlocks[3].regblock/buffer7_outs_ready
    SLICE_X48Y101        LUT3 (Prop_lut3_I2_O)        0.053     5.656 r  fork11/control/generateBlocks[3].regblock/transmitValue_i_6__0/O
                         net (fo=3, routed)           0.506     6.162    fork11/control/generateBlocks[3].regblock/blockStopArray[0]
    SLICE_X54Y99         LUT6 (Prop_lut6_I0_O)        0.131     6.293 r  fork11/control/generateBlocks[3].regblock/fullReg_i_8/O
                         net (fo=1, routed)           0.425     6.718    fork10/control/generateBlocks[0].regblock/transmitValue_reg_7
    SLICE_X51Y98         LUT6 (Prop_lut6_I3_O)        0.043     6.761 r  fork10/control/generateBlocks[0].regblock/fullReg_i_5/O
                         net (fo=7, routed)           0.365     7.126    fork4/control/generateBlocks[0].regblock/anyBlockStop
    SLICE_X48Y94         LUT6 (Prop_lut6_I4_O)        0.043     7.169 r  fork4/control/generateBlocks[0].regblock/dataReg[5]_i_1__0/O
                         net (fo=6, routed)           0.325     7.494    buffer6/dataReg_reg[5]_2[0]
    SLICE_X48Y92         FDRE                                         r  buffer6/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.700    14.700 r  
                                                      0.000    14.700 r  clk (IN)
                         net (fo=853, unset)          0.483    15.183    buffer6/clk
    SLICE_X48Y92         FDRE                                         r  buffer6/dataReg_reg[0]/C
                         clock pessimism              0.000    15.183    
                         clock uncertainty           -0.035    15.147    
    SLICE_X48Y92         FDRE (Setup_fdre_C_CE)      -0.194    14.953    buffer6/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                          -7.494    
  -------------------------------------------------------------------
                         slack                                  7.459    




