--- 
# information
project: 
  title: "TETRIS on silicon"
  description: "tetris I guess"
  picture: ""
  author: "Zbigniew Drozd"
  license: LICENSE

# optional interfaces you want to use: gpio, la1, la2, la3, irq, clk2, wishbone & openram
interfaces: ['la1', 'gpio']

# test within caravel
caravel_test:
  recipe: "coco_test"
  directory: "caravel_test"
  id: 4
  module_name: "top"

# module test
# this test is internally disabled, as it draws windows
# caravel test contains all the testing this would do.
module_test:
  recipe: "test_toplevel" 
  directory: "vgademo-on-fpga"  
  makefile: "Makefile"

# run the wrapper formal proof
wrapper_proof:
  directory: "."
  sby: "properties.sby"

# openlane config, used in case I need to re-harden
openlane:
  config: "config.tcl"

# source required for various configs and module instantiation
source:
    - wrapper.v
    - FPGA-tetris/src/top.v
    - FPGA-tetris/src/gmanager.v
    - FPGA-tetris/src/blockmemory.v
    - FPGA-tetris/src/board.v
    - FPGA-tetris/src/cellshader.v
    - FPGA-tetris/src/color_lut.v

    - FPGA-tetris/src/digitdisplay.v
    - FPGA-tetris/src/gamespeed_display.v
    - FPGA-tetris/src/meta_mem.v
    - FPGA-tetris/src/meta_memcell.v
    - FPGA-tetris/src/meta_memrow.v
    - FPGA-tetris/src/mod24.v
    - FPGA-tetris/src/scoredisplay.v
    - FPGA-tetris/src/screen_manager.v
    - FPGA-tetris/src/shader.v
    - FPGA-tetris/src/shifter.v
    - FPGA-tetris/src/tetron_I.v
    - FPGA-tetris/src/tetron_La.v
    - FPGA-tetris/src/tetron_Lb.v
    - FPGA-tetris/src/tetron_O.v
    - FPGA-tetris/src/tetron_Sa.v
    - FPGA-tetris/src/tetron_Sb.v
    - FPGA-tetris/src/tetron_T.v
    - FPGA-tetris/src/timer.v
    - FPGA-tetris/src/vga_core.v
    - FPGA-tetris/src/volatile_cell_storage.v


# gds - check nothing on metal 5, DRC & LVS
final:
  directory: "final"
  gds_filename: "gds/top.gds"
  lvs_filename: "verilog/gl/top.v"
  lef_filename: "lef/top.lef"