OpenROAD v2.0-8453-g93fdf28ec 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: ./platforms/asap7/lef/asap7_tech_1x_201209.lef
[INFO ODB-0223]     Created 24 technology layers
[INFO ODB-0224]     Created 9 technology vias
[INFO ODB-0226] Finished LEF file:  ./platforms/asap7/lef/asap7_tech_1x_201209.lef
[INFO ODB-0222] Reading LEF file: ./platforms/asap7/lef/asap7sc7p5t_28_R_1x_220121a.lef
[INFO ODB-0225]     Created 212 library cells
[INFO ODB-0226] Finished LEF file:  ./platforms/asap7/lef/asap7sc7p5t_28_R_1x_220121a.lef

==========================================================================
Floorplan check_setup
--------------------------------------------------------------------------
number instances in verilog is 22235
[WARNING IFP-0028] Core area lower left (2.000, 2.000) snapped to (2.052, 2.160).
[INFO IFP-0001] Added 276 rows of 1384 site asap7sc7p5t with height 1.
[INFO RSZ-0026] Removed 1363 buffers.
Default units for flow
 time 1ps
 capacitance 1fF
 resistance 1kohm
 voltage 1v
 current 1mA
 power 1pW
 distance 1um

==========================================================================
floorplan final check_setup
--------------------------------------------------------------------------

==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns -210064.45

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns -1777.33

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack -1777.33

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _44296_ (falling edge-triggered flip-flop clocked by clk')
Endpoint: _44153_ (falling edge-triggered flip-flop clocked by clk')
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk' (fall edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 v _44296_/CLK (DFFLQNx1_ASAP7_75t_R)
                 17.09   34.97   34.97 ^ _44296_/QN (DFFLQNx1_ASAP7_75t_R)
     2    1.36                           _00467_ (net)
                 17.09    0.00   34.97 ^ _34388_/B (OAI21x1_ASAP7_75t_R)
                  7.39    6.44   41.42 v _34388_/Y (OAI21x1_ASAP7_75t_R)
     1    0.57                           _04792_ (net)
                  7.39    0.00   41.42 v _34389_/B (NAND2x1_ASAP7_75t_R)
                  7.52    7.32   48.73 ^ _34389_/Y (NAND2x1_ASAP7_75t_R)
     1    0.56                           _00050_ (net)
                  7.52    0.00   48.73 ^ _44153_/D (DFFLQNx1_ASAP7_75t_R)
                                 48.73   data arrival time

                  0.00    0.00    0.00   clock clk' (fall edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 v _44153_/CLK (DFFLQNx1_ASAP7_75t_R)
                          5.56    5.56   library hold time
                                  5.56   data required time
-----------------------------------------------------------------------------
                                  5.56   data required time
                                -48.73   data arrival time
-----------------------------------------------------------------------------
                                 43.17   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _44208_ (falling edge-triggered flip-flop clocked by clk')
Endpoint: _44081_ (falling edge-triggered flip-flop clocked by clk')
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk' (fall edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 v _44208_/CLK (DFFLQNx1_ASAP7_75t_R)
               1131.27  541.92  541.92 ^ _44208_/QN (DFFLQNx1_ASAP7_75t_R)
   176  193.33                           _00528_ (net)
               1131.27    0.00  541.92 ^ _27266_/A (INVx1_ASAP7_75t_R)
               1060.81 1429.39 1971.31 v _27266_/Y (INVx1_ASAP7_75t_R)
   199  196.70                           _18753_ (net)
               1060.81    0.00 1971.31 v _43116_/A (AND2x2_ASAP7_75t_R)
                 33.30  150.11 2121.42 v _43116_/Y (AND2x2_ASAP7_75t_R)
     1    1.24                           _14224_ (net)
                 33.30    0.00 2121.42 v _43117_/B (AOI21x1_ASAP7_75t_R)
                 25.52   14.73 2136.15 ^ _43117_/Y (AOI21x1_ASAP7_75t_R)
     1    1.01                           _14225_ (net)
                 25.52    0.00 2136.15 ^ _43118_/B (XNOR2x2_ASAP7_75t_R)
                  7.86   31.58 2167.73 v _43118_/Y (XNOR2x2_ASAP7_75t_R)
     1    0.62                           _00002_ (net)
                  7.86    0.00 2167.73 v _44081_/D (DFFLQNx1_ASAP7_75t_R)
                               2167.73   data arrival time

                  0.00  400.00  400.00   clock clk' (fall edge)
                          0.00  400.00   clock network delay (ideal)
                          0.00  400.00   clock reconvergence pessimism
                                400.00 v _44081_/CLK (DFFLQNx1_ASAP7_75t_R)
                         -9.59  390.41   library setup time
                                390.41   data required time
-----------------------------------------------------------------------------
                                390.41   data required time
                               -2167.73   data arrival time
-----------------------------------------------------------------------------
                               -1777.33   slack (VIOLATED)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _44208_ (falling edge-triggered flip-flop clocked by clk')
Endpoint: _44081_ (falling edge-triggered flip-flop clocked by clk')
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk' (fall edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 v _44208_/CLK (DFFLQNx1_ASAP7_75t_R)
               1131.27  541.92  541.92 ^ _44208_/QN (DFFLQNx1_ASAP7_75t_R)
   176  193.33                           _00528_ (net)
               1131.27    0.00  541.92 ^ _27266_/A (INVx1_ASAP7_75t_R)
               1060.81 1429.39 1971.31 v _27266_/Y (INVx1_ASAP7_75t_R)
   199  196.70                           _18753_ (net)
               1060.81    0.00 1971.31 v _43116_/A (AND2x2_ASAP7_75t_R)
                 33.30  150.11 2121.42 v _43116_/Y (AND2x2_ASAP7_75t_R)
     1    1.24                           _14224_ (net)
                 33.30    0.00 2121.42 v _43117_/B (AOI21x1_ASAP7_75t_R)
                 25.52   14.73 2136.15 ^ _43117_/Y (AOI21x1_ASAP7_75t_R)
     1    1.01                           _14225_ (net)
                 25.52    0.00 2136.15 ^ _43118_/B (XNOR2x2_ASAP7_75t_R)
                  7.86   31.58 2167.73 v _43118_/Y (XNOR2x2_ASAP7_75t_R)
     1    0.62                           _00002_ (net)
                  7.86    0.00 2167.73 v _44081_/D (DFFLQNx1_ASAP7_75t_R)
                               2167.73   data arrival time

                  0.00  400.00  400.00   clock clk' (fall edge)
                          0.00  400.00   clock network delay (ideal)
                          0.00  400.00   clock reconvergence pessimism
                                400.00 v _44081_/CLK (DFFLQNx1_ASAP7_75t_R)
                         -9.59  390.41   library setup time
                                390.41   data required time
-----------------------------------------------------------------------------
                                390.41   data required time
                               -2167.73   data arrival time
-----------------------------------------------------------------------------
                               -1777.33   slack (VIOLATED)



==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 2128 u^2 38% utilization.

Elapsed time: 0:01.76[h:]min:sec. CPU time: user 1.71 sys 0.04 (99%). Peak memory: 256344KB.
