Info: Generated by version: 20.3 build 158
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/qsys/ip/qsys_top/qsfp_pio_0.ip --block-symbol-file --output-directory=/home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/qsys/ip/qsys_top/qsfp_pio_0 --family="Stratix 10" --part=1SM21CHU2F53E2VG
Info: qsfp_pio_0.qsfp_pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/qsys/ip/qsys_top/qsfp_pio_0.ip --synthesis=VERILOG --output-directory=/home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/qsys/ip/qsys_top/qsfp_pio_0 --family="Stratix 10" --part=1SM21CHU2F53E2VG
Info: qsfp_pio_0.qsfp_pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsfp_pio_0: "Transforming system: qsfp_pio_0"
Info: qsfp_pio_0: "Naming system components in system: qsfp_pio_0"
Info: qsfp_pio_0: "Processing generation queue"
Info: qsfp_pio_0: "Generating: qsfp_pio_0"
Info: qsfp_pio_0: "Generating: qsfp_pio_0_altera_avalon_pio_1910_cybtl6a"
Info: qsfp_pio_0: Starting RTL generation for module 'qsfp_pio_0_altera_avalon_pio_1910_cybtl6a'
Info: qsfp_pio_0:   Generation command is [exec /home/stratix10/intelFPGA_pro/20.3/quartus/linux64/perl/bin/perl -I /home/stratix10/intelFPGA_pro/20.3/quartus/linux64/perl/lib -I /home/stratix10/intelFPGA_pro/20.3/quartus/sopc_builder/bin/europa -I /home/stratix10/intelFPGA_pro/20.3/quartus/sopc_builder/bin/perl_lib -I /home/stratix10/intelFPGA_pro/20.3/quartus/sopc_builder/bin -I /home/stratix10/intelFPGA_pro/20.3/quartus/../ip/altera/sopc_builder_ip/common -I /home/stratix10/intelFPGA_pro/20.3/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/stratix10/intelFPGA_pro/20.3/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsfp_pio_0_altera_avalon_pio_1910_cybtl6a --dir=/tmp/alt0133_1926302177127852108.dir/0038_qsfp_pio_0_gen/ --quartus_dir=/home/stratix10/intelFPGA_pro/20.3/quartus --verilog --config=/tmp/alt0133_1926302177127852108.dir/0038_qsfp_pio_0_gen//qsfp_pio_0_altera_avalon_pio_1910_cybtl6a_component_configuration.pl  --do_build_sim=0  ]
Info: qsfp_pio_0: Done RTL generation for module 'qsfp_pio_0_altera_avalon_pio_1910_cybtl6a'
Info: qsfp_pio_0: Done "qsfp_pio_0" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in qsfp_pio_0. No files generated.
Info: Finished: Generate IP Core Documentation
