\hypertarget{group___a_d_c___exported___constants}{}\doxysection{ADC Exported Constants}
\label{group___a_d_c___exported___constants}\index{ADC Exported Constants@{ADC Exported Constants}}
\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___a_d_c___error___code}{ADC Error Code}}
\item 
\mbox{\hyperlink{group___a_d_c___clock_prescaler}{ADC Clock\+Prescaler}}
\item 
\mbox{\hyperlink{group___a_d_c___resolution}{ADC Resolution}}
\item 
\mbox{\hyperlink{group___a_d_c___data__align}{ADC Data\+\_\+align}}
\item 
\mbox{\hyperlink{group___a_d_c___scan__mode}{ADC Scan mode}}
\item 
\mbox{\hyperlink{group___a_d_c___external__trigger__edge___regular}{ADC External trigger edge Regular}}
\item 
\mbox{\hyperlink{group___a_d_c___e_o_c_selection}{ADC EOCSelection}}
\item 
\mbox{\hyperlink{group___a_d_c___overrun}{ADC Overrun}}
\item 
\mbox{\hyperlink{group___a_d_c__rank}{ADC rank}}
\item 
\mbox{\hyperlink{group___a_d_c__sampling__times}{ADC sampling times}}
\item 
\mbox{\hyperlink{group___a_d_c__analog__watchdog__mode}{ADC analog watchdog mode}}
\item 
\mbox{\hyperlink{group___a_d_c___event__type}{ADC Event type}}
\item 
\mbox{\hyperlink{group___a_d_c__interrupts__definition}{ADC interrupts definition}}
\item 
\mbox{\hyperlink{group___a_d_c__flags__definition}{ADC flags definition}}
\item 
\mbox{\hyperlink{group___a_d_c___external__trigger__source___regular}{ADC External trigger source Regular}}
\item 
\mbox{\hyperlink{group___a_d_c__channels}{ADC channels}}
\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___constants_ga2297a78b023d2afe83499724566e6cde}{ADC\+\_\+\+CCR\+\_\+\+ALL}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeefa6f00268db0df10fb97112a9f456}{ADC\+\_\+\+CCR\+\_\+\+VBATEN}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec05330012f52f35421531c72819fada}{ADC\+\_\+\+CCR\+\_\+\+TSEN}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecc47464aaa52f565d8daa9cf1a86054}{ADC\+\_\+\+CCR\+\_\+\+VREFEN}})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___a_d_c___exported___constants_ga2297a78b023d2afe83499724566e6cde}\label{group___a_d_c___exported___constants_ga2297a78b023d2afe83499724566e6cde}} 
\index{ADC Exported Constants@{ADC Exported Constants}!ADC\_CCR\_ALL@{ADC\_CCR\_ALL}}
\index{ADC\_CCR\_ALL@{ADC\_CCR\_ALL}!ADC Exported Constants@{ADC Exported Constants}}
\doxysubsubsection{\texorpdfstring{ADC\_CCR\_ALL}{ADC\_CCR\_ALL}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CCR\+\_\+\+ALL~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeefa6f00268db0df10fb97112a9f456}{ADC\+\_\+\+CCR\+\_\+\+VBATEN}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec05330012f52f35421531c72819fada}{ADC\+\_\+\+CCR\+\_\+\+TSEN}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecc47464aaa52f565d8daa9cf1a86054}{ADC\+\_\+\+CCR\+\_\+\+VREFEN}})}



Definition at line \mbox{\hyperlink{stm32f0xx__hal__adc__ex_8h_source_l00046}{46}} of file \mbox{\hyperlink{stm32f0xx__hal__adc__ex_8h_source}{stm32f0xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h}}.

