{"ts":1366783407615,"silentsave":true,"restoring":false,"patch":[[{"diffs":[[1,"/*\n * registers from: \n * fuyuno sakura at http://mbed.org/users/mio/\n * Martin Smith at http://mbed.org/users/ms523/\n */\n\n#ifndef __OV7670REG_H \n#define __OV7670REG_H\n\n#define REG_GAIN        0x00    /* Gain lower 8 bits (rest in vref) */\n#define REG_BLUE        0x01    /* blue gain */\n#define REG_RED         0x02    /* red gain */\n#define REG_VREF        0x03    /* Pieces of GAIN, VSTART, VSTOP */\n#define REG_COM1        0x04    /* Control 1 */\n#define COM1_CCIR656    0x40    /* CCIR656 enable */\n#define REG_BAVE        0x05    /* U/B Average level */\n#define REG_GbAVE       0x06    /* Y/Gb Average level */\n#define REG_AECHH       0x07    /* AEC MS 5 bits */\n#define REG_RAVE        0x08    /* V/R Average level */\n#define REG_COM2        0x09    /* Control 2 */\n#define COM2_SSLEEP     0x10    /* Soft sleep mode */\n#define REG_PID         0x0a    /* Product ID MSB */\n#define REG_VER         0x0b    /* Product ID LSB */\n#define REG_COM3        0x0c    /* Control 3 */\n#define COM3_SWAP       0x40    /* Byte swap */\n#define COM3_SCALEEN    0x08    /* Enable scaling */\n#define COM3_DCWEN      0x04    /* Enable downsamp/crop/window */\n#define REG_COM4        0x0d    /* Control 4 */\n#define REG_COM5        0x0e    /* All \"reserved\" */\n#define REG_COM6        0x0f    /* Control 6 */\n#define REG_AECH        0x10    /* More bits of AEC value */\n#define REG_CLKRC       0x11    /* Clocl control */\n#define CLK_EXT         0x40    /* Use external clock directly */\n#define CLK_SCALE       0x3f    /* Mask for internal clock scale */\n#define REG_COM7        0x12    /* Control 7 */\n#define COM7_RESET      0x80    /* Register reset */\n#define COM7_FMT_MASK   0x38\n#define COM7_FMT_VGA    0x00\n#define COM7_FMT_CIF    0x20    /* CIF format */\n#define COM7_FMT_QVGA   0x10    /* QVGA format */\n#define COM7_FMT_QCIF   0x08    /* QCIF format */\n#define COM7_RGB        0x04    /* bits 0 and 2 - RGB format */\n#define COM7_YUV        0x00    /* YUV */\n#define COM7_BAYER      0x01    /* Bayer format */\n#define COM7_PBAYER     0x05    /* \"Processed bayer\" */\n#define REG_COM8        0x13    /* Control 8 */\n#define COM8_FASTAEC    0x80    /* Enable fast AGC/AEC */\n#define COM8_AECSTEP    0x40    /* Unlimited AEC step size */\n#define COM8_BFILT      0x20    /* Band filter enable */\n#define COM8_AGC        0x04    /* Auto gain enable */\n#define COM8_AWB        0x02    /* White balance enable */\n#define COM8_AEC        0x01    /* Auto exposure enable */\n#define REG_COM9        0x14    /* Control 9  - gain ceiling */\n#define REG_COM10       0x15    /* Control 10 */\n#define COM10_HSYNC     0x40    /* HSYNC instead of HREF */\n#define COM10_PCLK_HB   0x20    /* Suppress PCLK on horiz blank */\n#define COM10_HREF_REV  0x08    /* Reverse HREF */\n#define COM10_VS_LEAD   0x04    /* VSYNC on clock leading edge */\n#define COM10_VS_NEG    0x02    /* VSYNC negative */\n#define COM10_HS_NEG    0x01    /* HSYNC negative */\n#define REG_HSTART      0x17    /* Horiz start high bits */\n#define REG_HSTOP       0x18    /* Horiz stop high bits */\n#define REG_VSTART      0x19    /* Vert start high bits */\n#define REG_VSTOP       0x1a    /* Vert stop high bits */\n#define REG_PSHFT       0x1b    /* Pixel delay after HREF */\n#define REG_MIDH        0x1c    /* Manuf. ID high */\n#define REG_MIDL        0x1d    /* Manuf. ID low */\n#define REG_MVFP        0x1e    /* Mirror / vflip */\n#define MVFP_MIRROR     0x20    /* Mirror image */\n#define MVFP_FLIP       0x10    /* Vertical flip */\n#define REG_AEW         0x24    /* AGC upper limit */\n#define REG_AEB         0x25    /* AGC lower limit */\n#define REG_VPT         0x26    /* AGC/AEC fast mode op region */\n#define REG_HSYST       0x30    /* HSYNC rising edge delay */\n#define REG_HSYEN       0x31    /* HSYNC falling edge delay */\n#define REG_HREF        0x32    /* HREF pieces */\n#define REG_TSLB        0x3a    /* lots of stuff */\n#define TSLB_YLAST      0x04    /* UYVY or VYUY - see com13 */\n#define REG_COM11       0x3b    /* Control 11 */\n#define COM11_NIGHT     0x80    /* NIght mode enable */\n#define COM11_NMFR      0x60    /* Two bit NM frame rate */\n#define COM11_HZAUTO    0x10    /* Auto detect 50/60 Hz */\n#define COM11_50HZ      0x08    /* Manual 50Hz select */\n#define COM11_EXP       0x02\n#define REG_COM12       0x3c    /* Control 12 */\n#define COM12_HREF      0x80    /* HREF always */\n#define REG_COM13       0x3d    /* Control 13 */\n#define COM13_GAMMA     0x80    /* Gamma enable */\n#define COM13_UVSAT     0x40    /* UV saturation auto adjustment */\n#define COM13_UVSWAP    0x01    /* V before U - w/TSLB */\n#define REG_COM14       0x3e    /* Control 14 */\n#define COM14_DCWEN     0x10    /* DCW/PCLK-scale enable */\n#define REG_EDGE        0x3f    /* Edge enhancement factor */\n#define REG_COM15       0x40    /* Control 15 */\n#define COM15_R10F0     0x00    /* Data range 10 to F0 */\n#define COM15_R01FE     0x80    /*            01 to FE */\n#define COM15_R00FF     0xc0    /*            00 to FF */\n#define COM15_RGB565    0x10    /* RGB565 output */\n#define COM15_RGB555    0x30    /* RGB555 output */\n#define REG_COM16       0x41    /* Control 16 */\n#define COM16_AWBGAIN   0x08    /* AWB gain enable */\n#define REG_COM17       0x42    /* Control 17 */\n#define COM17_AECWIN    0xc0    /* AEC window - must match COM4 */\n#define COM17_CBAR      0x08    /* DSP Color bar */\n#define REG_CMATRIX_BASE 0x4f\n#define CMATRIX_LEN 6\n#define REG_CMATRIX_SIGN 0x58\n#define REG_BRIGHT      0x55    /* Brightness */\n#define REG_CONTRAS     0x56    /* Contrast control */\n#define REG_GFIX        0x69    /* Fix gain control */\n#define REG_REG76       0x76    /* OV's name */\n#define R76_BLKPCOR     0x80    /* Black pixel correction enable */\n#define R76_WHTPCOR     0x40    /* White pixel correction enable */\n#define REG_RGB444      0x8c    /* RGB 444 control */\n#define R444_ENABLE     0x02    /* Turn on RGB444, overrides 5x5 */\n#define R444_RGBX       0x01    /* Empty nibble at end */\n#define REG_HAECC1      0x9f    /* Hist AEC/AGC control 1 */\n#define REG_HAECC2      0xa0    /* Hist AEC/AGC control 2 */\n#define REG_BD50MAX     0xa5    /* 50hz banding step limit */\n#define REG_HAECC3      0xa6    /* Hist AEC/AGC control 3 */\n#define REG_HAECC4      0xa7    /* Hist AEC/AGC control 4 */\n#define REG_HAECC5      0xa8    /* Hist AEC/AGC control 5 */\n#define REG_HAECC6      0xa9    /* Hist AEC/AGC control 6 */\n#define REG_HAECC7      0xaa    /* Hist AEC/AGC control 7 */\n#define REG_BD60MAX     0xab    /* 60hz banding step limit */\n\n#endif\n\n/* vim: set et sw=4: */\n"]],"start1":0,"start2":0,"length1":0,"length2":6541}]],"length":6541}
