;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; rx_pc
rx_pc__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
rx_pc__0__MASK EQU 0x40
rx_pc__0__PC EQU CYREG_PRT12_PC6
rx_pc__0__PORT EQU 12
rx_pc__0__SHIFT EQU 6
rx_pc__AG EQU CYREG_PRT12_AG
rx_pc__BIE EQU CYREG_PRT12_BIE
rx_pc__BIT_MASK EQU CYREG_PRT12_BIT_MASK
rx_pc__BYP EQU CYREG_PRT12_BYP
rx_pc__DM0 EQU CYREG_PRT12_DM0
rx_pc__DM1 EQU CYREG_PRT12_DM1
rx_pc__DM2 EQU CYREG_PRT12_DM2
rx_pc__DR EQU CYREG_PRT12_DR
rx_pc__INP_DIS EQU CYREG_PRT12_INP_DIS
rx_pc__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
rx_pc__MASK EQU 0x40
rx_pc__PORT EQU 12
rx_pc__PRT EQU CYREG_PRT12_PRT
rx_pc__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
rx_pc__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
rx_pc__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
rx_pc__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
rx_pc__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
rx_pc__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
rx_pc__PS EQU CYREG_PRT12_PS
rx_pc__SHIFT EQU 6
rx_pc__SIO_CFG EQU CYREG_PRT12_SIO_CFG
rx_pc__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
rx_pc__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
rx_pc__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
rx_pc__SLW EQU CYREG_PRT12_SLW

; tx_pc
tx_pc__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
tx_pc__0__MASK EQU 0x80
tx_pc__0__PC EQU CYREG_PRT12_PC7
tx_pc__0__PORT EQU 12
tx_pc__0__SHIFT EQU 7
tx_pc__AG EQU CYREG_PRT12_AG
tx_pc__BIE EQU CYREG_PRT12_BIE
tx_pc__BIT_MASK EQU CYREG_PRT12_BIT_MASK
tx_pc__BYP EQU CYREG_PRT12_BYP
tx_pc__DM0 EQU CYREG_PRT12_DM0
tx_pc__DM1 EQU CYREG_PRT12_DM1
tx_pc__DM2 EQU CYREG_PRT12_DM2
tx_pc__DR EQU CYREG_PRT12_DR
tx_pc__INP_DIS EQU CYREG_PRT12_INP_DIS
tx_pc__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
tx_pc__MASK EQU 0x80
tx_pc__PORT EQU 12
tx_pc__PRT EQU CYREG_PRT12_PRT
tx_pc__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
tx_pc__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
tx_pc__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
tx_pc__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
tx_pc__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
tx_pc__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
tx_pc__PS EQU CYREG_PRT12_PS
tx_pc__SHIFT EQU 7
tx_pc__SIO_CFG EQU CYREG_PRT12_SIO_CFG
tx_pc__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
tx_pc__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
tx_pc__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
tx_pc__SLW EQU CYREG_PRT12_SLW

; rx_rpi
rx_rpi__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
rx_rpi__0__MASK EQU 0x04
rx_rpi__0__PC EQU CYREG_PRT12_PC2
rx_rpi__0__PORT EQU 12
rx_rpi__0__SHIFT EQU 2
rx_rpi__AG EQU CYREG_PRT12_AG
rx_rpi__BIE EQU CYREG_PRT12_BIE
rx_rpi__BIT_MASK EQU CYREG_PRT12_BIT_MASK
rx_rpi__BYP EQU CYREG_PRT12_BYP
rx_rpi__DM0 EQU CYREG_PRT12_DM0
rx_rpi__DM1 EQU CYREG_PRT12_DM1
rx_rpi__DM2 EQU CYREG_PRT12_DM2
rx_rpi__DR EQU CYREG_PRT12_DR
rx_rpi__INP_DIS EQU CYREG_PRT12_INP_DIS
rx_rpi__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
rx_rpi__MASK EQU 0x04
rx_rpi__PORT EQU 12
rx_rpi__PRT EQU CYREG_PRT12_PRT
rx_rpi__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
rx_rpi__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
rx_rpi__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
rx_rpi__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
rx_rpi__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
rx_rpi__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
rx_rpi__PS EQU CYREG_PRT12_PS
rx_rpi__SHIFT EQU 2
rx_rpi__SIO_CFG EQU CYREG_PRT12_SIO_CFG
rx_rpi__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
rx_rpi__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
rx_rpi__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
rx_rpi__SLW EQU CYREG_PRT12_SLW

; tx_rpi
tx_rpi__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
tx_rpi__0__MASK EQU 0x08
tx_rpi__0__PC EQU CYREG_PRT12_PC3
tx_rpi__0__PORT EQU 12
tx_rpi__0__SHIFT EQU 3
tx_rpi__AG EQU CYREG_PRT12_AG
tx_rpi__BIE EQU CYREG_PRT12_BIE
tx_rpi__BIT_MASK EQU CYREG_PRT12_BIT_MASK
tx_rpi__BYP EQU CYREG_PRT12_BYP
tx_rpi__DM0 EQU CYREG_PRT12_DM0
tx_rpi__DM1 EQU CYREG_PRT12_DM1
tx_rpi__DM2 EQU CYREG_PRT12_DM2
tx_rpi__DR EQU CYREG_PRT12_DR
tx_rpi__INP_DIS EQU CYREG_PRT12_INP_DIS
tx_rpi__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
tx_rpi__MASK EQU 0x08
tx_rpi__PORT EQU 12
tx_rpi__PRT EQU CYREG_PRT12_PRT
tx_rpi__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
tx_rpi__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
tx_rpi__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
tx_rpi__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
tx_rpi__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
tx_rpi__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
tx_rpi__PS EQU CYREG_PRT12_PS
tx_rpi__SHIFT EQU 3
tx_rpi__SIO_CFG EQU CYREG_PRT12_SIO_CFG
tx_rpi__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
tx_rpi__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
tx_rpi__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
tx_rpi__SLW EQU CYREG_PRT12_SLW

; uart_pc
uart_pc_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
uart_pc_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
uart_pc_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
uart_pc_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
uart_pc_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
uart_pc_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
uart_pc_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
uart_pc_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
uart_pc_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
uart_pc_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
uart_pc_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB04_CTL
uart_pc_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
uart_pc_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB04_CTL
uart_pc_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
uart_pc_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
uart_pc_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
uart_pc_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB04_MSK
uart_pc_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
uart_pc_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
uart_pc_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB04_MSK
uart_pc_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
uart_pc_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
uart_pc_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
uart_pc_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB04_ST_CTL
uart_pc_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB04_ST_CTL
uart_pc_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB04_ST
uart_pc_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
uart_pc_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
uart_pc_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
uart_pc_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
uart_pc_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
uart_pc_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
uart_pc_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
uart_pc_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
uart_pc_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB07_A0
uart_pc_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB07_A1
uart_pc_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
uart_pc_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB07_D0
uart_pc_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB07_D1
uart_pc_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
uart_pc_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
uart_pc_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB07_F0
uart_pc_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB07_F1
uart_pc_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
uart_pc_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
uart_pc_BUART_sRX_RxSts__3__MASK EQU 0x08
uart_pc_BUART_sRX_RxSts__3__POS EQU 3
uart_pc_BUART_sRX_RxSts__4__MASK EQU 0x10
uart_pc_BUART_sRX_RxSts__4__POS EQU 4
uart_pc_BUART_sRX_RxSts__5__MASK EQU 0x20
uart_pc_BUART_sRX_RxSts__5__POS EQU 5
uart_pc_BUART_sRX_RxSts__MASK EQU 0x38
uart_pc_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB07_MSK
uart_pc_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
uart_pc_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB07_ST
uart_pc_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
uart_pc_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
uart_pc_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
uart_pc_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
uart_pc_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
uart_pc_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
uart_pc_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
uart_pc_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
uart_pc_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB07_A0
uart_pc_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB07_A1
uart_pc_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
uart_pc_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB07_D0
uart_pc_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB07_D1
uart_pc_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
uart_pc_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
uart_pc_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB07_F0
uart_pc_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB07_F1
uart_pc_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
uart_pc_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
uart_pc_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
uart_pc_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
uart_pc_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
uart_pc_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
uart_pc_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
uart_pc_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
uart_pc_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB04_A0
uart_pc_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB04_A1
uart_pc_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
uart_pc_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB04_D0
uart_pc_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB04_D1
uart_pc_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
uart_pc_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
uart_pc_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB04_F0
uart_pc_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB04_F1
uart_pc_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
uart_pc_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
uart_pc_BUART_sTX_TxSts__0__MASK EQU 0x01
uart_pc_BUART_sTX_TxSts__0__POS EQU 0
uart_pc_BUART_sTX_TxSts__1__MASK EQU 0x02
uart_pc_BUART_sTX_TxSts__1__POS EQU 1
uart_pc_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
uart_pc_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
uart_pc_BUART_sTX_TxSts__2__MASK EQU 0x04
uart_pc_BUART_sTX_TxSts__2__POS EQU 2
uart_pc_BUART_sTX_TxSts__3__MASK EQU 0x08
uart_pc_BUART_sTX_TxSts__3__POS EQU 3
uart_pc_BUART_sTX_TxSts__MASK EQU 0x0F
uart_pc_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB05_MSK
uart_pc_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
uart_pc_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB05_ST
uart_pc_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
uart_pc_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
uart_pc_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
uart_pc_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
uart_pc_IntClock__INDEX EQU 0x04
uart_pc_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
uart_pc_IntClock__PM_ACT_MSK EQU 0x10
uart_pc_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
uart_pc_IntClock__PM_STBY_MSK EQU 0x10

; uart_rpi
uart_rpi_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
uart_rpi_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
uart_rpi_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
uart_rpi_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
uart_rpi_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
uart_rpi_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
uart_rpi_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
uart_rpi_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
uart_rpi_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
uart_rpi_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
uart_rpi_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB05_CTL
uart_rpi_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
uart_rpi_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB05_CTL
uart_rpi_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
uart_rpi_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
uart_rpi_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
uart_rpi_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB05_MSK
uart_rpi_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
uart_rpi_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
uart_rpi_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB05_MSK
uart_rpi_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
uart_rpi_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
uart_rpi_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
uart_rpi_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
uart_rpi_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
uart_rpi_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB05_ST
uart_rpi_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
uart_rpi_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
uart_rpi_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
uart_rpi_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
uart_rpi_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
uart_rpi_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
uart_rpi_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
uart_rpi_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
uart_rpi_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB05_A0
uart_rpi_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB05_A1
uart_rpi_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
uart_rpi_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB05_D0
uart_rpi_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB05_D1
uart_rpi_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
uart_rpi_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
uart_rpi_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB05_F0
uart_rpi_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB05_F1
uart_rpi_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
uart_rpi_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
uart_rpi_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
uart_rpi_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
uart_rpi_BUART_sRX_RxSts__3__MASK EQU 0x08
uart_rpi_BUART_sRX_RxSts__3__POS EQU 3
uart_rpi_BUART_sRX_RxSts__4__MASK EQU 0x10
uart_rpi_BUART_sRX_RxSts__4__POS EQU 4
uart_rpi_BUART_sRX_RxSts__5__MASK EQU 0x20
uart_rpi_BUART_sRX_RxSts__5__POS EQU 5
uart_rpi_BUART_sRX_RxSts__MASK EQU 0x38
uart_rpi_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB04_MSK
uart_rpi_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
uart_rpi_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB04_ST
uart_rpi_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
uart_rpi_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
uart_rpi_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
uart_rpi_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
uart_rpi_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
uart_rpi_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
uart_rpi_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
uart_rpi_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
uart_rpi_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB06_A0
uart_rpi_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB06_A1
uart_rpi_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
uart_rpi_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB06_D0
uart_rpi_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB06_D1
uart_rpi_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
uart_rpi_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
uart_rpi_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB06_F0
uart_rpi_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB06_F1
uart_rpi_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
uart_rpi_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
uart_rpi_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
uart_rpi_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
uart_rpi_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
uart_rpi_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
uart_rpi_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
uart_rpi_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
uart_rpi_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB06_A0
uart_rpi_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB06_A1
uart_rpi_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
uart_rpi_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB06_D0
uart_rpi_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB06_D1
uart_rpi_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
uart_rpi_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
uart_rpi_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB06_F0
uart_rpi_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB06_F1
uart_rpi_BUART_sTX_TxSts__0__MASK EQU 0x01
uart_rpi_BUART_sTX_TxSts__0__POS EQU 0
uart_rpi_BUART_sTX_TxSts__1__MASK EQU 0x02
uart_rpi_BUART_sTX_TxSts__1__POS EQU 1
uart_rpi_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
uart_rpi_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
uart_rpi_BUART_sTX_TxSts__2__MASK EQU 0x04
uart_rpi_BUART_sTX_TxSts__2__POS EQU 2
uart_rpi_BUART_sTX_TxSts__3__MASK EQU 0x08
uart_rpi_BUART_sTX_TxSts__3__POS EQU 3
uart_rpi_BUART_sTX_TxSts__MASK EQU 0x0F
uart_rpi_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB06_MSK
uart_rpi_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
uart_rpi_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB06_ST
uart_rpi_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
uart_rpi_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
uart_rpi_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
uart_rpi_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
uart_rpi_IntClock__INDEX EQU 0x05
uart_rpi_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
uart_rpi_IntClock__PM_ACT_MSK EQU 0x20
uart_rpi_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
uart_rpi_IntClock__PM_STBY_MSK EQU 0x20

; weight_1
weight_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
weight_1__0__MASK EQU 0x01
weight_1__0__PC EQU CYREG_PRT2_PC0
weight_1__0__PORT EQU 2
weight_1__0__SHIFT EQU 0
weight_1__AG EQU CYREG_PRT2_AG
weight_1__AMUX EQU CYREG_PRT2_AMUX
weight_1__BIE EQU CYREG_PRT2_BIE
weight_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
weight_1__BYP EQU CYREG_PRT2_BYP
weight_1__CTL EQU CYREG_PRT2_CTL
weight_1__DM0 EQU CYREG_PRT2_DM0
weight_1__DM1 EQU CYREG_PRT2_DM1
weight_1__DM2 EQU CYREG_PRT2_DM2
weight_1__DR EQU CYREG_PRT2_DR
weight_1__INP_DIS EQU CYREG_PRT2_INP_DIS
weight_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
weight_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
weight_1__LCD_EN EQU CYREG_PRT2_LCD_EN
weight_1__MASK EQU 0x01
weight_1__PORT EQU 2
weight_1__PRT EQU CYREG_PRT2_PRT
weight_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
weight_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
weight_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
weight_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
weight_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
weight_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
weight_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
weight_1__PS EQU CYREG_PRT2_PS
weight_1__SHIFT EQU 0
weight_1__SLW EQU CYREG_PRT2_SLW

; weight_2
weight_2__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
weight_2__0__MASK EQU 0x02
weight_2__0__PC EQU CYREG_PRT2_PC1
weight_2__0__PORT EQU 2
weight_2__0__SHIFT EQU 1
weight_2__AG EQU CYREG_PRT2_AG
weight_2__AMUX EQU CYREG_PRT2_AMUX
weight_2__BIE EQU CYREG_PRT2_BIE
weight_2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
weight_2__BYP EQU CYREG_PRT2_BYP
weight_2__CTL EQU CYREG_PRT2_CTL
weight_2__DM0 EQU CYREG_PRT2_DM0
weight_2__DM1 EQU CYREG_PRT2_DM1
weight_2__DM2 EQU CYREG_PRT2_DM2
weight_2__DR EQU CYREG_PRT2_DR
weight_2__INP_DIS EQU CYREG_PRT2_INP_DIS
weight_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
weight_2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
weight_2__LCD_EN EQU CYREG_PRT2_LCD_EN
weight_2__MASK EQU 0x02
weight_2__PORT EQU 2
weight_2__PRT EQU CYREG_PRT2_PRT
weight_2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
weight_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
weight_2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
weight_2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
weight_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
weight_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
weight_2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
weight_2__PS EQU CYREG_PRT2_PS
weight_2__SHIFT EQU 1
weight_2__SLW EQU CYREG_PRT2_SLW

; weight_3
weight_3__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
weight_3__0__MASK EQU 0x04
weight_3__0__PC EQU CYREG_PRT2_PC2
weight_3__0__PORT EQU 2
weight_3__0__SHIFT EQU 2
weight_3__AG EQU CYREG_PRT2_AG
weight_3__AMUX EQU CYREG_PRT2_AMUX
weight_3__BIE EQU CYREG_PRT2_BIE
weight_3__BIT_MASK EQU CYREG_PRT2_BIT_MASK
weight_3__BYP EQU CYREG_PRT2_BYP
weight_3__CTL EQU CYREG_PRT2_CTL
weight_3__DM0 EQU CYREG_PRT2_DM0
weight_3__DM1 EQU CYREG_PRT2_DM1
weight_3__DM2 EQU CYREG_PRT2_DM2
weight_3__DR EQU CYREG_PRT2_DR
weight_3__INP_DIS EQU CYREG_PRT2_INP_DIS
weight_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
weight_3__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
weight_3__LCD_EN EQU CYREG_PRT2_LCD_EN
weight_3__MASK EQU 0x04
weight_3__PORT EQU 2
weight_3__PRT EQU CYREG_PRT2_PRT
weight_3__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
weight_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
weight_3__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
weight_3__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
weight_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
weight_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
weight_3__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
weight_3__PS EQU CYREG_PRT2_PS
weight_3__SHIFT EQU 2
weight_3__SLW EQU CYREG_PRT2_SLW

; weight_adc
weight_adc_ADC_SAR__CLK EQU CYREG_SAR1_CLK
weight_adc_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
weight_adc_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
weight_adc_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
weight_adc_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
weight_adc_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
weight_adc_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
weight_adc_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
weight_adc_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
weight_adc_ADC_SAR__PM_ACT_MSK EQU 0x02
weight_adc_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
weight_adc_ADC_SAR__PM_STBY_MSK EQU 0x02
weight_adc_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
weight_adc_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
weight_adc_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
weight_adc_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
weight_adc_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
weight_adc_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
weight_adc_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
weight_adc_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1
weight_adc_ExtVref__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
weight_adc_ExtVref__0__MASK EQU 0x04
weight_adc_ExtVref__0__PC EQU CYREG_PRT0_PC2
weight_adc_ExtVref__0__PORT EQU 0
weight_adc_ExtVref__0__SHIFT EQU 2
weight_adc_ExtVref__AG EQU CYREG_PRT0_AG
weight_adc_ExtVref__AMUX EQU CYREG_PRT0_AMUX
weight_adc_ExtVref__BIE EQU CYREG_PRT0_BIE
weight_adc_ExtVref__BIT_MASK EQU CYREG_PRT0_BIT_MASK
weight_adc_ExtVref__BYP EQU CYREG_PRT0_BYP
weight_adc_ExtVref__CTL EQU CYREG_PRT0_CTL
weight_adc_ExtVref__DM0 EQU CYREG_PRT0_DM0
weight_adc_ExtVref__DM1 EQU CYREG_PRT0_DM1
weight_adc_ExtVref__DM2 EQU CYREG_PRT0_DM2
weight_adc_ExtVref__DR EQU CYREG_PRT0_DR
weight_adc_ExtVref__INP_DIS EQU CYREG_PRT0_INP_DIS
weight_adc_ExtVref__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
weight_adc_ExtVref__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
weight_adc_ExtVref__LCD_EN EQU CYREG_PRT0_LCD_EN
weight_adc_ExtVref__MASK EQU 0x04
weight_adc_ExtVref__PORT EQU 0
weight_adc_ExtVref__PRT EQU CYREG_PRT0_PRT
weight_adc_ExtVref__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
weight_adc_ExtVref__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
weight_adc_ExtVref__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
weight_adc_ExtVref__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
weight_adc_ExtVref__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
weight_adc_ExtVref__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
weight_adc_ExtVref__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
weight_adc_ExtVref__PS EQU CYREG_PRT0_PS
weight_adc_ExtVref__SHIFT EQU 2
weight_adc_ExtVref__SLW EQU CYREG_PRT0_SLW
weight_adc_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
weight_adc_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
weight_adc_IRQ__INTC_MASK EQU 0x01
weight_adc_IRQ__INTC_NUMBER EQU 0
weight_adc_IRQ__INTC_PRIOR_NUM EQU 7
weight_adc_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
weight_adc_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
weight_adc_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
weight_adc_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
weight_adc_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
weight_adc_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
weight_adc_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
weight_adc_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
weight_adc_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
weight_adc_theACLK__INDEX EQU 0x00
weight_adc_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
weight_adc_theACLK__PM_ACT_MSK EQU 0x01
weight_adc_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
weight_adc_theACLK__PM_STBY_MSK EQU 0x01

; gpio_pump_1
gpio_pump_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
gpio_pump_1__0__MASK EQU 0x01
gpio_pump_1__0__PC EQU CYREG_PRT3_PC0
gpio_pump_1__0__PORT EQU 3
gpio_pump_1__0__SHIFT EQU 0
gpio_pump_1__AG EQU CYREG_PRT3_AG
gpio_pump_1__AMUX EQU CYREG_PRT3_AMUX
gpio_pump_1__BIE EQU CYREG_PRT3_BIE
gpio_pump_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
gpio_pump_1__BYP EQU CYREG_PRT3_BYP
gpio_pump_1__CTL EQU CYREG_PRT3_CTL
gpio_pump_1__DM0 EQU CYREG_PRT3_DM0
gpio_pump_1__DM1 EQU CYREG_PRT3_DM1
gpio_pump_1__DM2 EQU CYREG_PRT3_DM2
gpio_pump_1__DR EQU CYREG_PRT3_DR
gpio_pump_1__INP_DIS EQU CYREG_PRT3_INP_DIS
gpio_pump_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
gpio_pump_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
gpio_pump_1__LCD_EN EQU CYREG_PRT3_LCD_EN
gpio_pump_1__MASK EQU 0x01
gpio_pump_1__PORT EQU 3
gpio_pump_1__PRT EQU CYREG_PRT3_PRT
gpio_pump_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
gpio_pump_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
gpio_pump_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
gpio_pump_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
gpio_pump_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
gpio_pump_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
gpio_pump_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
gpio_pump_1__PS EQU CYREG_PRT3_PS
gpio_pump_1__SHIFT EQU 0
gpio_pump_1__SLW EQU CYREG_PRT3_SLW

; gpio_pump_2
gpio_pump_2__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
gpio_pump_2__0__MASK EQU 0x02
gpio_pump_2__0__PC EQU CYREG_PRT3_PC1
gpio_pump_2__0__PORT EQU 3
gpio_pump_2__0__SHIFT EQU 1
gpio_pump_2__AG EQU CYREG_PRT3_AG
gpio_pump_2__AMUX EQU CYREG_PRT3_AMUX
gpio_pump_2__BIE EQU CYREG_PRT3_BIE
gpio_pump_2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
gpio_pump_2__BYP EQU CYREG_PRT3_BYP
gpio_pump_2__CTL EQU CYREG_PRT3_CTL
gpio_pump_2__DM0 EQU CYREG_PRT3_DM0
gpio_pump_2__DM1 EQU CYREG_PRT3_DM1
gpio_pump_2__DM2 EQU CYREG_PRT3_DM2
gpio_pump_2__DR EQU CYREG_PRT3_DR
gpio_pump_2__INP_DIS EQU CYREG_PRT3_INP_DIS
gpio_pump_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
gpio_pump_2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
gpio_pump_2__LCD_EN EQU CYREG_PRT3_LCD_EN
gpio_pump_2__MASK EQU 0x02
gpio_pump_2__PORT EQU 3
gpio_pump_2__PRT EQU CYREG_PRT3_PRT
gpio_pump_2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
gpio_pump_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
gpio_pump_2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
gpio_pump_2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
gpio_pump_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
gpio_pump_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
gpio_pump_2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
gpio_pump_2__PS EQU CYREG_PRT3_PS
gpio_pump_2__SHIFT EQU 1
gpio_pump_2__SLW EQU CYREG_PRT3_SLW

; gpio_pump_3
gpio_pump_3__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
gpio_pump_3__0__MASK EQU 0x04
gpio_pump_3__0__PC EQU CYREG_PRT3_PC2
gpio_pump_3__0__PORT EQU 3
gpio_pump_3__0__SHIFT EQU 2
gpio_pump_3__AG EQU CYREG_PRT3_AG
gpio_pump_3__AMUX EQU CYREG_PRT3_AMUX
gpio_pump_3__BIE EQU CYREG_PRT3_BIE
gpio_pump_3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
gpio_pump_3__BYP EQU CYREG_PRT3_BYP
gpio_pump_3__CTL EQU CYREG_PRT3_CTL
gpio_pump_3__DM0 EQU CYREG_PRT3_DM0
gpio_pump_3__DM1 EQU CYREG_PRT3_DM1
gpio_pump_3__DM2 EQU CYREG_PRT3_DM2
gpio_pump_3__DR EQU CYREG_PRT3_DR
gpio_pump_3__INP_DIS EQU CYREG_PRT3_INP_DIS
gpio_pump_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
gpio_pump_3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
gpio_pump_3__LCD_EN EQU CYREG_PRT3_LCD_EN
gpio_pump_3__MASK EQU 0x04
gpio_pump_3__PORT EQU 3
gpio_pump_3__PRT EQU CYREG_PRT3_PRT
gpio_pump_3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
gpio_pump_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
gpio_pump_3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
gpio_pump_3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
gpio_pump_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
gpio_pump_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
gpio_pump_3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
gpio_pump_3__PS EQU CYREG_PRT3_PS
gpio_pump_3__SHIFT EQU 2
gpio_pump_3__SLW EQU CYREG_PRT3_SLW

; pump_timer_1
pump_timer_1_TimerHW__CAP0 EQU CYREG_TMR1_CAP0
pump_timer_1_TimerHW__CAP1 EQU CYREG_TMR1_CAP1
pump_timer_1_TimerHW__CFG0 EQU CYREG_TMR1_CFG0
pump_timer_1_TimerHW__CFG1 EQU CYREG_TMR1_CFG1
pump_timer_1_TimerHW__CFG2 EQU CYREG_TMR1_CFG2
pump_timer_1_TimerHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
pump_timer_1_TimerHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
pump_timer_1_TimerHW__PER0 EQU CYREG_TMR1_PER0
pump_timer_1_TimerHW__PER1 EQU CYREG_TMR1_PER1
pump_timer_1_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
pump_timer_1_TimerHW__PM_ACT_MSK EQU 0x02
pump_timer_1_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
pump_timer_1_TimerHW__PM_STBY_MSK EQU 0x02
pump_timer_1_TimerHW__RT0 EQU CYREG_TMR1_RT0
pump_timer_1_TimerHW__RT1 EQU CYREG_TMR1_RT1
pump_timer_1_TimerHW__SR0 EQU CYREG_TMR1_SR0

; pump_timer_2
pump_timer_2_TimerHW__CAP0 EQU CYREG_TMR2_CAP0
pump_timer_2_TimerHW__CAP1 EQU CYREG_TMR2_CAP1
pump_timer_2_TimerHW__CFG0 EQU CYREG_TMR2_CFG0
pump_timer_2_TimerHW__CFG1 EQU CYREG_TMR2_CFG1
pump_timer_2_TimerHW__CFG2 EQU CYREG_TMR2_CFG2
pump_timer_2_TimerHW__CNT_CMP0 EQU CYREG_TMR2_CNT_CMP0
pump_timer_2_TimerHW__CNT_CMP1 EQU CYREG_TMR2_CNT_CMP1
pump_timer_2_TimerHW__PER0 EQU CYREG_TMR2_PER0
pump_timer_2_TimerHW__PER1 EQU CYREG_TMR2_PER1
pump_timer_2_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
pump_timer_2_TimerHW__PM_ACT_MSK EQU 0x04
pump_timer_2_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
pump_timer_2_TimerHW__PM_STBY_MSK EQU 0x04
pump_timer_2_TimerHW__RT0 EQU CYREG_TMR2_RT0
pump_timer_2_TimerHW__RT1 EQU CYREG_TMR2_RT1
pump_timer_2_TimerHW__SR0 EQU CYREG_TMR2_SR0

; pump_timer_3
pump_timer_3_TimerHW__CAP0 EQU CYREG_TMR3_CAP0
pump_timer_3_TimerHW__CAP1 EQU CYREG_TMR3_CAP1
pump_timer_3_TimerHW__CFG0 EQU CYREG_TMR3_CFG0
pump_timer_3_TimerHW__CFG1 EQU CYREG_TMR3_CFG1
pump_timer_3_TimerHW__CFG2 EQU CYREG_TMR3_CFG2
pump_timer_3_TimerHW__CNT_CMP0 EQU CYREG_TMR3_CNT_CMP0
pump_timer_3_TimerHW__CNT_CMP1 EQU CYREG_TMR3_CNT_CMP1
pump_timer_3_TimerHW__PER0 EQU CYREG_TMR3_PER0
pump_timer_3_TimerHW__PER1 EQU CYREG_TMR3_PER1
pump_timer_3_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
pump_timer_3_TimerHW__PM_ACT_MSK EQU 0x08
pump_timer_3_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
pump_timer_3_TimerHW__PM_STBY_MSK EQU 0x08
pump_timer_3_TimerHW__RT0 EQU CYREG_TMR3_RT0
pump_timer_3_TimerHW__RT1 EQU CYREG_TMR3_RT1
pump_timer_3_TimerHW__SR0 EQU CYREG_TMR3_SR0

; isr_uart_pc_rx
isr_uart_pc_rx__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_uart_pc_rx__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_uart_pc_rx__INTC_MASK EQU 0x02
isr_uart_pc_rx__INTC_NUMBER EQU 1
isr_uart_pc_rx__INTC_PRIOR_NUM EQU 7
isr_uart_pc_rx__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
isr_uart_pc_rx__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_uart_pc_rx__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_uart_rpi_rx
isr_uart_rpi_rx__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_uart_rpi_rx__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_uart_rpi_rx__INTC_MASK EQU 0x04
isr_uart_rpi_rx__INTC_NUMBER EQU 2
isr_uart_rpi_rx__INTC_PRIOR_NUM EQU 7
isr_uart_rpi_rx__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
isr_uart_rpi_rx__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_uart_rpi_rx__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_pump_timer_1
isr_pump_timer_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_pump_timer_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_pump_timer_1__INTC_MASK EQU 0x40000
isr_pump_timer_1__INTC_NUMBER EQU 18
isr_pump_timer_1__INTC_PRIOR_NUM EQU 7
isr_pump_timer_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_18
isr_pump_timer_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_pump_timer_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_pump_timer_2
isr_pump_timer_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_pump_timer_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_pump_timer_2__INTC_MASK EQU 0x80000
isr_pump_timer_2__INTC_NUMBER EQU 19
isr_pump_timer_2__INTC_PRIOR_NUM EQU 7
isr_pump_timer_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_19
isr_pump_timer_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_pump_timer_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_pump_timer_3
isr_pump_timer_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_pump_timer_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_pump_timer_3__INTC_MASK EQU 0x100000
isr_pump_timer_3__INTC_NUMBER EQU 20
isr_pump_timer_3__INTC_PRIOR_NUM EQU 7
isr_pump_timer_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_20
isr_pump_timer_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_pump_timer_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; check_weight_timer
check_weight_timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
check_weight_timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
check_weight_timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
check_weight_timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
check_weight_timer_clock__INDEX EQU 0x00
check_weight_timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
check_weight_timer_clock__PM_ACT_MSK EQU 0x01
check_weight_timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
check_weight_timer_clock__PM_STBY_MSK EQU 0x01
check_weight_timer_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
check_weight_timer_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
check_weight_timer_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
check_weight_timer_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
check_weight_timer_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
check_weight_timer_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
check_weight_timer_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
check_weight_timer_TimerHW__PER0 EQU CYREG_TMR0_PER0
check_weight_timer_TimerHW__PER1 EQU CYREG_TMR0_PER1
check_weight_timer_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
check_weight_timer_TimerHW__PM_ACT_MSK EQU 0x01
check_weight_timer_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
check_weight_timer_TimerHW__PM_STBY_MSK EQU 0x01
check_weight_timer_TimerHW__RT0 EQU CYREG_TMR0_RT0
check_weight_timer_TimerHW__RT1 EQU CYREG_TMR0_RT1
check_weight_timer_TimerHW__SR0 EQU CYREG_TMR0_SR0

; pump_timer_clock_1
pump_timer_clock_1__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
pump_timer_clock_1__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
pump_timer_clock_1__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
pump_timer_clock_1__CFG2_SRC_SEL_MASK EQU 0x07
pump_timer_clock_1__INDEX EQU 0x02
pump_timer_clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
pump_timer_clock_1__PM_ACT_MSK EQU 0x04
pump_timer_clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
pump_timer_clock_1__PM_STBY_MSK EQU 0x04

; pump_timer_clock_2
pump_timer_clock_2__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
pump_timer_clock_2__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
pump_timer_clock_2__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
pump_timer_clock_2__CFG2_SRC_SEL_MASK EQU 0x07
pump_timer_clock_2__INDEX EQU 0x03
pump_timer_clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
pump_timer_clock_2__PM_ACT_MSK EQU 0x08
pump_timer_clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
pump_timer_clock_2__PM_STBY_MSK EQU 0x08

; pump_timer_clock_3
pump_timer_clock_3__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
pump_timer_clock_3__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
pump_timer_clock_3__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
pump_timer_clock_3__CFG2_SRC_SEL_MASK EQU 0x07
pump_timer_clock_3__INDEX EQU 0x01
pump_timer_clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
pump_timer_clock_3__PM_ACT_MSK EQU 0x02
pump_timer_clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
pump_timer_clock_3__PM_STBY_MSK EQU 0x02

; isr_check_weight_timer
isr_check_weight_timer__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_check_weight_timer__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_check_weight_timer__INTC_MASK EQU 0x20000
isr_check_weight_timer__INTC_NUMBER EQU 17
isr_check_weight_timer__INTC_PRIOR_NUM EQU 7
isr_check_weight_timer__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_17
isr_check_weight_timer__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_check_weight_timer__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000007
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
