/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_raaga_dsp_peri_dbg_ctrl_1.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 2/28/12 5:51p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Feb 28 11:03:21 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7435/rdb/b0/bchp_raaga_dsp_peri_dbg_ctrl_1.h $
 * 
 * Hydra_Software_Devel/1   2/28/12 5:51p tdo
 * SW7435-40: Need 7435B0 public/central RDB (magnum) headers checked into
 * clearcase
 *
 ***************************************************************************/

#ifndef BCHP_RAAGA_DSP_PERI_DBG_CTRL_1_H__
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_1_H__

/***************************************************************************
 *RAAGA_DSP_PERI_DBG_CTRL_1 - Raaga DSP Debug Control Registers 1
 ***************************************************************************/
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_1_UART_STATUS 0x00d21080 /* DSP Subsystem UART Status */
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_1_UART_RCV_DATA 0x00d21084 /* DSP Subsystem UART Receive Data */
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_1_UART_XMIT_DATA 0x00d21088 /* DSP Subsystem UART Transmit Data */
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_1_UART_CTRL 0x00d2108c /* DSP Subsystem UART Control */
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_1_DEBUG_CONSOLE_WR_DATA 0x00d21090 /* Debug Console Write Data */
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_1_DEBUG_CONSOLE_RD_DATA 0x00d21094 /* Debug Console Read Data */
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_1_DEBUG_CONSOLE_CTRL 0x00d21098 /* Debug Console Control */
#define BCHP_RAAGA_DSP_PERI_DBG_CTRL_1_DEBUG_CONSOLE_STATUS 0x00d2109c /* Debug Console Status */

#endif /* #ifndef BCHP_RAAGA_DSP_PERI_DBG_CTRL_1_H__ */

/* End of File */
