
[1] Hagit Attiya, Leah Epstein, Hadas Shachnai, and Tami Tamir. 2010. Trans-
actional Contention Management as a Non-Clairvoyant Scheduling Problem.
Algorithmica 57, 1 (2010), 44–61.
transactional memory for large scale clusters. In PPoPP. 247–258.

[2] Robert L. Bocchino, Vikram S. Adve, and Bradford L. Chamberlain. 2008. Software
[3] Costas Busch, Maurice Herlihy, Miroslav Popovic, and Gokarna Sharma. 2015.
Impossibility Results for Distributed Transactional Memory. In PODC. 207–215.
DOI:http://dx.doi.org/10.1145/2767386.2767433
[4] Harold W. Cain, Maged M. Michael, Brad Frey, Cathy May, Derek Williams, and
Hung Q. Le. 2013. Robust architectural support for transactional memory in the
power architecture. In ISCA. 225–236. DOI:http://dx.doi.org/10.1145/2485922.
2485942
[5] Henri Casanova, Arnaud Legrand, and Yves Robert. 2008. Parallel Algorithms
[6] M. Y. Chan. 1989. Embedding of D-dimensional Grids into Optimal Hypercubes.

(1st ed.). Chapman & Hall/CRC.

In SPAA. 52–57. DOI:http://dx.doi.org/10.1145/72935.72941
[7] Paolo Costa, Hitesh Ballani, Kaveh Razavi, and Ian Kash. 2015. R2C2: A Network
Stack for Rack-scale Computers. In SIGCOMM. 551–564. DOI:http://dx.doi.org/
10.1145/2785956.2787492
[8] Maria Couceiro, Paolo Romano, Nuno Carvalho, and Lu´ıs Rodrigues. 2009.
D2STM: Dependable Distributed Software Transactional Memory. In PRDC. 307–
313.
[9] Aleksandar Dragojevi´c, Rachid Guerraoui, Anmol V. Singh, and Vasu Singh. 2009.
Preventing Versus Curing: Avoiding Conflicts in Transactional Memories. In
PODC. 7–16. DOI:http://dx.doi.org/10.1145/1582716.1582725
[10] Michel Dubois, Murali Annavaram, and Per Stenstrm. 2012. Parallel Computer
Organization and Design. Cambridge University Press, New York, NY, USA.
[11] Wilson W. L. Fung, Inderpreet Singh, Andrew Brownsword, and Tor M. Aamodt.
2011. Hardware transactional memory for GPU architectures. In MICRO. 296–
307.
[12] Rachid Guerraoui, Maurice Herlihy, and Bastian Pochon. 2005. Toward a Theory

of Transactional Contention Managers. In PODC. 258–264.
[13] Ruud Haring, Martin Ohmacht, Thomas Fox, Michael Gschwind, David Satter-
field, Krishnan Sugavanam, Paul Coteus, Philip Heidelberger, Matthias Blumrich,
Robert Wisniewski, Alan Gara, George Chiu, Peter Boyle, Norman Chist, and
Changhoan Kim. 2012. The IBM Blue Gene/Q Compute Chip. IEEE Micro 32, 2
(2012), 48–60.
[14] Danny Hendler, Alex Naiman, Sebastiano Peluso, Francesco Quaglia, Paolo
Romano, and Adi Suissa. 2013. Exploiting Locality in Lease-Based Replicated
Transactional Memory via Task Migration. In DISC. 121–133.
Support for Lock-free Data Structures. In ISCA. 289–300.

[15] Maurice Herlihy and J. Eliot B. Moss. 1993. Transactional Memory: Architectural

[16] Maurice Herlihy and Ye Sun. 2007. Distributed transactional memory for metric-space networks. Distributed Computing 20, 3 (2007), 195–208.
[17] William N. Scherer III and Michael L. Scott. 2005. Advanced contention management for dynamic software transactional memory. In PODC. 240–248.

[18] Intel. 2012. http://software.intel.com/en-us/blogs/2012/02/07/transactional-synchronization-in-haswell. (2012).

[19] Junwhan Kim and Binoy Ravindran. 2010. On Transactional Scheduling in
Distributed Transactional Memory Systems. In SSS. 347–361.

[20] Junwhan Kim and B. Ravindran. 2013. Scheduling Transactions in Replicated
Distributed Software Transactional Memory. In CCGrid. 227–234.
[21] F. Thomson Leighton. 1992. Introduction to Parallel Algorithms and Architectures:
Array, Trees, Hypercubes. Morgan Kaufmann Publishers Inc., San Francisco, CA,
USA.
[22] Dawei Li, Jie Wu, Zhiyong Liu, and Fa Zhang. 2017. Towards the Tradeoffs in
Designing Data Center Network Architectures. IEEE Transactions on Parallel and
Distributed Systems 28, 1 (Jan. 2017), 260–273. DOI:http://dx.doi.org/10.1109/
TPDS.2016.2610970
[23] Kaloian Manassiev, Madalin Mihailescu, and Cristiana Amza. 2006. Exploiting
Distributed Version Concurrency in a Transactional Memory Cluster. In PPoPP.
198–208.
[24] Marek Michalewicz, Lukasz Orlowski, and Yuefan Deng. 2015. Creating Inter-
connect Topologies by Algorithmic Edge Removal: MOD and SMOD Graphs.
Supercomput. Front. Innov.: Int. J. 2, 4 (March 2015), 16–47.
[25] Takuya Nakaike, Rei Odaira, Matthew Gaudet, Maged M. Michael, and Hisanobu
Tomari. 2015. Quantitative comparison of hardware transactional memory for
Blue Gene/Q, zEnterprise EC12, Intel Core, and POWER8. In ISCA. 144–157. DOI:
http://dx.doi.org/10.1145/2749469.2750403
[26] Roberto Palmieri, Sebastiano Peluso, and Binoy Ravindran. 2015. Transaction
Execution Models in Partially Replicated Transactional Memory: The Case for
Data-Flow and Control-Flow.
In Transactional Memory. 341–366. DOI:http:
//dx.doi.org/10.1007/978-3-319-14720-8 16
[27] Sudeep Pasricha and Nikil Dutt. 2008. On-Chip Communication Architectures:
System on Chip Interconnect. Morgan Kaufmann Publishers Inc., San Francisco,
CA, USA.
[28] Sebastiano Peluso, Pedro Ruivo, Paolo Romano, Francesco Quaglia, and Lu´ıs
Rodrigues. 2012. When Scalability Meets Consistency: Genuine Multiversion
Update-Serializable Partial Data Replication. In ICDCS. 455–465. DOI:http://dx.
doi.org/10.1109/ICDCS.2012.55
[29] Paolo Romano, Roberto Palmieri, Francesco Quaglia, Nuno Carvalho, and Lu´ıs
Rodrigues. 2014. On speculative replication of transactional systems. J. Comput.
Syst. Sci. 80, 1 (2014), 257–276. DOI:http://dx.doi.org/10.1016/j.jcss.2013.07.006
[30] Mohamed M. Saad and Binoy Ravindran. 2011. Snake: Control Flow Distributed
Software Transactional Memory. In SSS. 238–252. DOI:http://dx.doi.org/10.1007/
978-3-642-24550-3 19
[31] Gokarna Sharma and Costas Busch. 2012. A Competitive Analysis for Balanced

Transactional Memory Workloads. Algorithmica 63, 1-2 (2012), 296–322.
[32] Gokarna Sharma and Costas Busch. 2012. Window-Based Greedy Contention
Management for Transactional Memory: Theory and Practice. Distrib. Comput.
25, 3 (2012), 225–248.
[33] Gokarna Sharma and Costas Busch. 2014. Distributed Transactional Memory for

[34] Nir Shavit and Dan Touitou. 1997. Software Transactional Memory. Distrib.
[35] Richard M. Yoo and Hsien-Hsin S. Lee. 2008. Adaptive transaction scheduling

General Networks. Distrib. Comput. 27, 5 (2014), 329–362.
Comput. 10, 2 (1997), 99–116.
for transactional memory systems. In SPAA. 169–178.
[36] Bo Zhang, Binoy Ravindran, and Roberto Palmieri. 2014. Distributed Transac-
tional Contention Management as the Traveling Salesman Problem. In SIROCCO.
54–67. DOI:http://dx.doi.org/10.1007/978-3-319-09620-9 6

SESSION 4SPAA’17, July 24-26, 2017, Washington, DC, USA182
