<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="project.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name=".prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name=".stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name=".xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Basic_SRAM.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Basic_SRAM.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Basic_SRAM.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BranchChecker.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="BranchChecker.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="BranchChecker.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="CPU.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="CPU.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="CPU.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="CPU.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CPU.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="CPU.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="CPU.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="CPU.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CPU2.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="CPU2.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="CPU2.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CPU_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CPU_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CPU_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="EX.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="EX.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="EX.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ID.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ID.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ID.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IDEAL_ALU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="IDEAL_ALU.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="IDEAL_ALU.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ID_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="IF.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="IF.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="IF.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="IF.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IF.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="IF.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="IF.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="IF.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IF_ID.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="IF_ID.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="IF_ID.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="IF_envsettings.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IF_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="IF_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="IF_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="IMem_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="JumpAndBranchLogic.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="JumpAndBranchLogic.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="JumpAndBranchLogic.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MEM_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="nbit_reg.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="nbit_reg.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="nbit_reg.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="nbit_register_file.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="nbit_register_file.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="nbit_register_file.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="nbit_register_file_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pcSourceMUX.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="pcSourceMUX.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="pcSourceMUX.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sign_extender.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="sign_extender.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="sign_extender.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_ALU_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_Basic_SRAM_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_Basic_SRAM_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_CPU2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_CPU2_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_CPU_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_CPU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_CPU_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_CPU_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_EX_MUX_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_ID2_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_ID_Controller_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_ID_Controller_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_ID_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_ID_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_IF_ID_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_IF_ID_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_IF_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_IF_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_JumpAndBranchLogic_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_JumpAndBranchLogic_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_MEM_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_MEM_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_pcSourceMUX_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_pcSourceMUX_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_readSelect_SELECTOR_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_readSelect_SELECTOR_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_sign_extender_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_sign_extender_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1384270798" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1384270798">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1385474613" xil_pn:in_ck="-7139935613743005887" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1385474613">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="Basic_SRAM.v"/>
      <outfile xil_pn:name="BranchCalc.v"/>
      <outfile xil_pn:name="BranchChecker.v"/>
      <outfile xil_pn:name="CPU.v"/>
      <outfile xil_pn:name="CPU2.v"/>
      <outfile xil_pn:name="DFF.v"/>
      <outfile xil_pn:name="DMem.v"/>
      <outfile xil_pn:name="EX.v"/>
      <outfile xil_pn:name="EX_MUX.v"/>
      <outfile xil_pn:name="ID.v"/>
      <outfile xil_pn:name="ID2.v"/>
      <outfile xil_pn:name="ID_Controller.v"/>
      <outfile xil_pn:name="ID_EX.v"/>
      <outfile xil_pn:name="IF.v"/>
      <outfile xil_pn:name="IF_ID.v"/>
      <outfile xil_pn:name="IF_ID_Instructions.v"/>
      <outfile xil_pn:name="IF_ID_PCplusOne.v"/>
      <outfile xil_pn:name="IMem.v"/>
      <outfile xil_pn:name="JConcat.v"/>
      <outfile xil_pn:name="JumpAndBranchLogic.v"/>
      <outfile xil_pn:name="MEM.v"/>
      <outfile xil_pn:name="WB.v"/>
      <outfile xil_pn:name="nbit_demux.v"/>
      <outfile xil_pn:name="nbit_mux.v"/>
      <outfile xil_pn:name="nbit_reg.v"/>
      <outfile xil_pn:name="nbit_register_file.v"/>
      <outfile xil_pn:name="pcSourceMUX.v"/>
      <outfile xil_pn:name="readSelect_SELECTOR.v"/>
      <outfile xil_pn:name="selectJorBranch.v"/>
      <outfile xil_pn:name="sign_extender.v"/>
      <outfile xil_pn:name="test_ALU.v"/>
      <outfile xil_pn:name="test_Basic_SRAM.v"/>
      <outfile xil_pn:name="test_CPU.v"/>
      <outfile xil_pn:name="test_CPU2.v"/>
      <outfile xil_pn:name="test_EX_MUX.v"/>
      <outfile xil_pn:name="test_ID.v"/>
      <outfile xil_pn:name="test_ID2.v"/>
      <outfile xil_pn:name="test_ID_Controller.v"/>
      <outfile xil_pn:name="test_IF.v"/>
      <outfile xil_pn:name="test_IF_ID.v"/>
      <outfile xil_pn:name="test_JumpAndBranchLogic.v"/>
      <outfile xil_pn:name="test_MEM.v"/>
      <outfile xil_pn:name="test_pcSourceMUX.v"/>
      <outfile xil_pn:name="test_readSelect_SELECTOR.v"/>
      <outfile xil_pn:name="test_sign_extender.v"/>
    </transform>
    <transform xil_pn:end_ts="1385328281" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1737034311074710946" xil_pn:start_ts="1385328281">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1385328281" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6122741923799760516" xil_pn:start_ts="1385328281">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1384738039" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1736331794407344325" xil_pn:start_ts="1384738039">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1385474613" xil_pn:in_ck="-7139935613743005887" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1385474613">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="Basic_SRAM.v"/>
      <outfile xil_pn:name="BranchCalc.v"/>
      <outfile xil_pn:name="BranchChecker.v"/>
      <outfile xil_pn:name="CPU.v"/>
      <outfile xil_pn:name="CPU2.v"/>
      <outfile xil_pn:name="DFF.v"/>
      <outfile xil_pn:name="DMem.v"/>
      <outfile xil_pn:name="EX.v"/>
      <outfile xil_pn:name="EX_MUX.v"/>
      <outfile xil_pn:name="ID.v"/>
      <outfile xil_pn:name="ID2.v"/>
      <outfile xil_pn:name="ID_Controller.v"/>
      <outfile xil_pn:name="ID_EX.v"/>
      <outfile xil_pn:name="IF.v"/>
      <outfile xil_pn:name="IF_ID.v"/>
      <outfile xil_pn:name="IF_ID_Instructions.v"/>
      <outfile xil_pn:name="IF_ID_PCplusOne.v"/>
      <outfile xil_pn:name="IMem.v"/>
      <outfile xil_pn:name="JConcat.v"/>
      <outfile xil_pn:name="JumpAndBranchLogic.v"/>
      <outfile xil_pn:name="MEM.v"/>
      <outfile xil_pn:name="WB.v"/>
      <outfile xil_pn:name="nbit_demux.v"/>
      <outfile xil_pn:name="nbit_mux.v"/>
      <outfile xil_pn:name="nbit_reg.v"/>
      <outfile xil_pn:name="nbit_register_file.v"/>
      <outfile xil_pn:name="pcSourceMUX.v"/>
      <outfile xil_pn:name="readSelect_SELECTOR.v"/>
      <outfile xil_pn:name="selectJorBranch.v"/>
      <outfile xil_pn:name="sign_extender.v"/>
      <outfile xil_pn:name="test_ALU.v"/>
      <outfile xil_pn:name="test_Basic_SRAM.v"/>
      <outfile xil_pn:name="test_CPU.v"/>
      <outfile xil_pn:name="test_CPU2.v"/>
      <outfile xil_pn:name="test_EX_MUX.v"/>
      <outfile xil_pn:name="test_ID.v"/>
      <outfile xil_pn:name="test_ID2.v"/>
      <outfile xil_pn:name="test_ID_Controller.v"/>
      <outfile xil_pn:name="test_IF.v"/>
      <outfile xil_pn:name="test_IF_ID.v"/>
      <outfile xil_pn:name="test_JumpAndBranchLogic.v"/>
      <outfile xil_pn:name="test_MEM.v"/>
      <outfile xil_pn:name="test_pcSourceMUX.v"/>
      <outfile xil_pn:name="test_readSelect_SELECTOR.v"/>
      <outfile xil_pn:name="test_sign_extender.v"/>
    </transform>
    <transform xil_pn:end_ts="1385474617" xil_pn:in_ck="-7139935613743005887" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8845048095751810219" xil_pn:start_ts="1385474613">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_CPU_beh.prj"/>
      <outfile xil_pn:name="test_CPU_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1385474617" xil_pn:in_ck="-2643682169044159528" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4735519148554475278" xil_pn:start_ts="1385474617">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_CPU_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1384444630" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1384444630">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1385074758" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2193125703598844637" xil_pn:start_ts="1385074758">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1385074758" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1736331794407344325" xil_pn:start_ts="1385074758">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1384444630" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1384444630">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1385074758" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="9179435267887864767" xil_pn:start_ts="1385074758">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1384444630" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1384444630">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1385074758" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8934598164760568561" xil_pn:start_ts="1385074758">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1385074845" xil_pn:in_ck="4934197081771889232" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-3789705691191122846" xil_pn:start_ts="1385074827">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
