Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Sun Oct  7 18:34:00 2018
| Host         : khushal-MS-7B48 running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.743        0.000                      0                38634        0.022        0.000                      0                38634        3.750        0.000                       0                 14894  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.743        0.000                      0                38634        0.022        0.000                      0                38634        3.750        0.000                       0                 14894  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.743ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hats_3/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/ap_CS_fsm_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.174ns  (logic 0.606ns (8.447%)  route 6.568ns (91.553%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 12.663 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14950, routed)       1.681     2.975    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y78         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          2.348     5.779    design_1_i/hats_3/inst/hats_AXILiteS_s_axi_U/ap_rst_n
    SLICE_X61Y80         LUT1 (Prop_lut1_I0_O)        0.150     5.929 r  design_1_i/hats_3/inst/hats_AXILiteS_s_axi_U/FSM_onehot_wstate[3]_i_1/O
                         net (fo=181, routed)         4.219    10.149    design_1_i/hats_3/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/ap_rst_n_inv
    SLICE_X46Y18         FDRE                                         r  design_1_i/hats_3/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/ap_CS_fsm_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14950, routed)       1.484    12.663    design_1_i/hats_3/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/ap_clk
    SLICE_X46Y18         FDRE                                         r  design_1_i/hats_3/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/ap_CS_fsm_reg[1]/C
                         clock pessimism              0.115    12.778    
                         clock uncertainty           -0.154    12.624    
    SLICE_X46Y18         FDRE (Setup_fdre_C_R)       -0.732    11.892    design_1_i/hats_3/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         11.892    
                         arrival time                         -10.149    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.838ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hats_3/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/ap_CS_fsm_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.174ns  (logic 0.606ns (8.447%)  route 6.568ns (91.553%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 12.663 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14950, routed)       1.681     2.975    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y78         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          2.348     5.779    design_1_i/hats_3/inst/hats_AXILiteS_s_axi_U/ap_rst_n
    SLICE_X61Y80         LUT1 (Prop_lut1_I0_O)        0.150     5.929 r  design_1_i/hats_3/inst/hats_AXILiteS_s_axi_U/FSM_onehot_wstate[3]_i_1/O
                         net (fo=181, routed)         4.219    10.149    design_1_i/hats_3/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/ap_rst_n_inv
    SLICE_X47Y18         FDRE                                         r  design_1_i/hats_3/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/ap_CS_fsm_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14950, routed)       1.484    12.663    design_1_i/hats_3/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/ap_clk
    SLICE_X47Y18         FDRE                                         r  design_1_i/hats_3/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/ap_CS_fsm_reg[0]/C
                         clock pessimism              0.115    12.778    
                         clock uncertainty           -0.154    12.624    
    SLICE_X47Y18         FDRE (Setup_fdre_C_R)       -0.637    11.987    design_1_i/hats_3/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/ap_CS_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         11.987    
                         arrival time                         -10.149    
  -------------------------------------------------------------------
                         slack                                  1.838    

Slack (MET) :             1.844ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hats_4/inst/hats_AXILiteS_s_axi_U/int_gie_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.565ns  (logic 1.578ns (20.860%)  route 5.987ns (79.140%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 12.720 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14950, routed)       1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[0])
                                                      1.426     4.457 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[0]
                         net (fo=112, routed)         5.481     9.938    design_1_i/hats_4/inst/hats_AXILiteS_s_axi_U/s_axi_AXILiteS_WSTRB[0]
    SLICE_X83Y85         LUT5 (Prop_lut5_I3_O)        0.152    10.090 r  design_1_i/hats_4/inst/hats_AXILiteS_s_axi_U/int_gie_i_1/O
                         net (fo=1, routed)           0.506    10.596    design_1_i/hats_4/inst/hats_AXILiteS_s_axi_U/int_gie_i_1_n_2
    SLICE_X83Y85         FDRE                                         r  design_1_i/hats_4/inst/hats_AXILiteS_s_axi_U/int_gie_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14950, routed)       1.541    12.720    design_1_i/hats_4/inst/hats_AXILiteS_s_axi_U/ap_clk
    SLICE_X83Y85         FDRE                                         r  design_1_i/hats_4/inst/hats_AXILiteS_s_axi_U/int_gie_reg/C
                         clock pessimism              0.129    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X83Y85         FDRE (Setup_fdre_C_D)       -0.255    12.440    design_1_i/hats_4/inst/hats_AXILiteS_s_axi_U/int_gie_reg
  -------------------------------------------------------------------
                         required time                         12.440    
                         arrival time                         -10.596    
  -------------------------------------------------------------------
                         slack                                  1.844    

Slack (MET) :             1.939ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hats_3/inst/grp_computeHistogram_fu_294/ap_CS_fsm_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.974ns  (logic 0.606ns (8.689%)  route 6.368ns (91.311%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14950, routed)       1.681     2.975    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y78         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          2.348     5.779    design_1_i/hats_3/inst/hats_AXILiteS_s_axi_U/ap_rst_n
    SLICE_X61Y80         LUT1 (Prop_lut1_I0_O)        0.150     5.929 r  design_1_i/hats_3/inst/hats_AXILiteS_s_axi_U/FSM_onehot_wstate[3]_i_1/O
                         net (fo=181, routed)         4.020     9.949    design_1_i/hats_3/inst/grp_computeHistogram_fu_294/ap_rst_n_inv
    SLICE_X46Y27         FDRE                                         r  design_1_i/hats_3/inst/grp_computeHistogram_fu_294/ap_CS_fsm_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14950, routed)       1.480    12.660    design_1_i/hats_3/inst/grp_computeHistogram_fu_294/ap_clk
    SLICE_X46Y27         FDRE                                         r  design_1_i/hats_3/inst/grp_computeHistogram_fu_294/ap_CS_fsm_reg[2]/C
                         clock pessimism              0.115    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X46Y27         FDRE (Setup_fdre_C_R)       -0.732    11.888    design_1_i/hats_3/inst/grp_computeHistogram_fu_294/ap_CS_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         11.888    
                         arrival time                          -9.949    
  -------------------------------------------------------------------
                         slack                                  1.939    

Slack (MET) :             1.939ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hats_3/inst/grp_computeHistogram_fu_294/ap_CS_fsm_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.974ns  (logic 0.606ns (8.689%)  route 6.368ns (91.311%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14950, routed)       1.681     2.975    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y78         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          2.348     5.779    design_1_i/hats_3/inst/hats_AXILiteS_s_axi_U/ap_rst_n
    SLICE_X61Y80         LUT1 (Prop_lut1_I0_O)        0.150     5.929 r  design_1_i/hats_3/inst/hats_AXILiteS_s_axi_U/FSM_onehot_wstate[3]_i_1/O
                         net (fo=181, routed)         4.020     9.949    design_1_i/hats_3/inst/grp_computeHistogram_fu_294/ap_rst_n_inv
    SLICE_X46Y27         FDRE                                         r  design_1_i/hats_3/inst/grp_computeHistogram_fu_294/ap_CS_fsm_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14950, routed)       1.480    12.660    design_1_i/hats_3/inst/grp_computeHistogram_fu_294/ap_clk
    SLICE_X46Y27         FDRE                                         r  design_1_i/hats_3/inst/grp_computeHistogram_fu_294/ap_CS_fsm_reg[3]/C
                         clock pessimism              0.115    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X46Y27         FDRE (Setup_fdre_C_R)       -0.732    11.888    design_1_i/hats_3/inst/grp_computeHistogram_fu_294/ap_CS_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                         11.888    
                         arrival time                          -9.949    
  -------------------------------------------------------------------
                         slack                                  1.939    

Slack (MET) :             1.939ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hats_3/inst/grp_computeHistogram_fu_294/ap_reg_grp_svm_fu_246_ap_start_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.974ns  (logic 0.606ns (8.689%)  route 6.368ns (91.311%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14950, routed)       1.681     2.975    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y78         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          2.348     5.779    design_1_i/hats_3/inst/hats_AXILiteS_s_axi_U/ap_rst_n
    SLICE_X61Y80         LUT1 (Prop_lut1_I0_O)        0.150     5.929 r  design_1_i/hats_3/inst/hats_AXILiteS_s_axi_U/FSM_onehot_wstate[3]_i_1/O
                         net (fo=181, routed)         4.020     9.949    design_1_i/hats_3/inst/grp_computeHistogram_fu_294/ap_rst_n_inv
    SLICE_X46Y27         FDRE                                         r  design_1_i/hats_3/inst/grp_computeHistogram_fu_294/ap_reg_grp_svm_fu_246_ap_start_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14950, routed)       1.480    12.660    design_1_i/hats_3/inst/grp_computeHistogram_fu_294/ap_clk
    SLICE_X46Y27         FDRE                                         r  design_1_i/hats_3/inst/grp_computeHistogram_fu_294/ap_reg_grp_svm_fu_246_ap_start_reg/C
                         clock pessimism              0.115    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X46Y27         FDRE (Setup_fdre_C_R)       -0.732    11.888    design_1_i/hats_3/inst/grp_computeHistogram_fu_294/ap_reg_grp_svm_fu_246_ap_start_reg
  -------------------------------------------------------------------
                         required time                         11.888    
                         arrival time                          -9.949    
  -------------------------------------------------------------------
                         slack                                  1.939    

Slack (MET) :             1.944ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hats_3/inst/grp_computeHistogram_fu_294/ap_CS_fsm_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.966ns  (logic 0.606ns (8.699%)  route 6.360ns (91.301%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14950, routed)       1.681     2.975    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y78         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          2.348     5.779    design_1_i/hats_3/inst/hats_AXILiteS_s_axi_U/ap_rst_n
    SLICE_X61Y80         LUT1 (Prop_lut1_I0_O)        0.150     5.929 r  design_1_i/hats_3/inst/hats_AXILiteS_s_axi_U/FSM_onehot_wstate[3]_i_1/O
                         net (fo=181, routed)         4.012     9.941    design_1_i/hats_3/inst/grp_computeHistogram_fu_294/ap_rst_n_inv
    SLICE_X46Y25         FDRE                                         r  design_1_i/hats_3/inst/grp_computeHistogram_fu_294/ap_CS_fsm_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14950, routed)       1.477    12.656    design_1_i/hats_3/inst/grp_computeHistogram_fu_294/ap_clk
    SLICE_X46Y25         FDRE                                         r  design_1_i/hats_3/inst/grp_computeHistogram_fu_294/ap_CS_fsm_reg[1]/C
                         clock pessimism              0.115    12.771    
                         clock uncertainty           -0.154    12.617    
    SLICE_X46Y25         FDRE (Setup_fdre_C_R)       -0.732    11.885    design_1_i/hats_3/inst/grp_computeHistogram_fu_294/ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         11.885    
                         arrival time                          -9.941    
  -------------------------------------------------------------------
                         slack                                  1.944    

Slack (MET) :             1.967ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hats_3/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/ap_CS_fsm_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.044ns  (logic 0.606ns (8.603%)  route 6.438ns (91.397%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 12.662 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14950, routed)       1.681     2.975    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y78         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          2.348     5.779    design_1_i/hats_3/inst/hats_AXILiteS_s_axi_U/ap_rst_n
    SLICE_X61Y80         LUT1 (Prop_lut1_I0_O)        0.150     5.929 r  design_1_i/hats_3/inst/hats_AXILiteS_s_axi_U/FSM_onehot_wstate[3]_i_1/O
                         net (fo=181, routed)         4.090    10.019    design_1_i/hats_3/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/ap_rst_n_inv
    SLICE_X47Y19         FDRE                                         r  design_1_i/hats_3/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/ap_CS_fsm_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14950, routed)       1.483    12.663    design_1_i/hats_3/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/ap_clk
    SLICE_X47Y19         FDRE                                         r  design_1_i/hats_3/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/ap_CS_fsm_reg[2]/C
                         clock pessimism              0.115    12.777    
                         clock uncertainty           -0.154    12.623    
    SLICE_X47Y19         FDRE (Setup_fdre_C_R)       -0.637    11.986    design_1_i/hats_3/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/ap_CS_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         11.986    
                         arrival time                         -10.019    
  -------------------------------------------------------------------
                         slack                                  1.967    

Slack (MET) :             2.005ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hats_5/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/ap_CS_fsm_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.344ns  (logic 0.580ns (7.898%)  route 6.764ns (92.102%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 12.792 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14950, routed)       1.681     2.975    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y78         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.940     5.371    design_1_i/hats_5/inst/hats_AXILiteS_s_axi_U/ap_rst_n
    SLICE_X62Y78         LUT1 (Prop_lut1_I0_O)        0.124     5.495 r  design_1_i/hats_5/inst/hats_AXILiteS_s_axi_U/FSM_onehot_wstate[3]_i_1/O
                         net (fo=181, routed)         4.824    10.319    design_1_i/hats_5/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/ap_rst_n_inv
    SLICE_X101Y21        FDRE                                         r  design_1_i/hats_5/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/ap_CS_fsm_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14950, routed)       1.613    12.792    design_1_i/hats_5/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/ap_clk
    SLICE_X101Y21        FDRE                                         r  design_1_i/hats_5/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/ap_CS_fsm_reg[1]/C
                         clock pessimism              0.115    12.907    
                         clock uncertainty           -0.154    12.753    
    SLICE_X101Y21        FDRE (Setup_fdre_C_R)       -0.429    12.324    design_1_i/hats_5/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         12.324    
                         arrival time                         -10.319    
  -------------------------------------------------------------------
                         slack                                  2.005    

Slack (MET) :             2.068ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hats_3/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/ap_CS_fsm_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.849ns  (logic 0.606ns (8.848%)  route 6.243ns (91.152%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 12.662 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14950, routed)       1.681     2.975    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y78         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y78         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          2.348     5.779    design_1_i/hats_3/inst/hats_AXILiteS_s_axi_U/ap_rst_n
    SLICE_X61Y80         LUT1 (Prop_lut1_I0_O)        0.150     5.929 r  design_1_i/hats_3/inst/hats_AXILiteS_s_axi_U/FSM_onehot_wstate[3]_i_1/O
                         net (fo=181, routed)         3.894     9.824    design_1_i/hats_3/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/ap_rst_n_inv
    SLICE_X46Y20         FDRE                                         r  design_1_i/hats_3/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/ap_CS_fsm_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14950, routed)       1.483    12.663    design_1_i/hats_3/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/ap_clk
    SLICE_X46Y20         FDRE                                         r  design_1_i/hats_3/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/ap_CS_fsm_reg[3]/C
                         clock pessimism              0.115    12.777    
                         clock uncertainty           -0.154    12.623    
    SLICE_X46Y20         FDRE (Setup_fdre_C_R)       -0.732    11.891    design_1_i/hats_3/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/ap_CS_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                         11.891    
                         arrival time                          -9.824    
  -------------------------------------------------------------------
                         slack                                  2.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axis_interconnect_0/xbar/inst/gen_decoder[0].axisc_decoder_0/gen_tdest_routing.gen_tdest_decoder.axisc_register_slice_0/gen_AB_reg_slice.payload_b_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.183%)  route 0.210ns (59.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14950, routed)       0.550     0.886    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X48Y66         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y66         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[18]/Q
                         net (fo=2, routed)           0.210     1.236    design_1_i/axis_interconnect_0/xbar/inst/gen_decoder[0].axisc_decoder_0/gen_tdest_routing.gen_tdest_decoder.axisc_register_slice_0/D[18]
    SLICE_X53Y65         FDRE                                         r  design_1_i/axis_interconnect_0/xbar/inst/gen_decoder[0].axisc_decoder_0/gen_tdest_routing.gen_tdest_decoder.axisc_register_slice_0/gen_AB_reg_slice.payload_b_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14950, routed)       0.814     1.180    design_1_i/axis_interconnect_0/xbar/inst/gen_decoder[0].axisc_decoder_0/gen_tdest_routing.gen_tdest_decoder.axisc_register_slice_0/aclk
    SLICE_X53Y65         FDRE                                         r  design_1_i/axis_interconnect_0/xbar/inst/gen_decoder[0].axisc_decoder_0/gen_tdest_routing.gen_tdest_decoder.axisc_register_slice_0/gen_AB_reg_slice.payload_b_reg[18]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X53Y65         FDRE (Hold_fdre_C_D)         0.070     1.215    design_1_i/axis_interconnect_0/xbar/inst/gen_decoder[0].axisc_decoder_0/gen_tdest_routing.gen_tdest_decoder.axisc_register_slice_0/gen_AB_reg_slice.payload_b_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/hats_1/inst/hats_sdiv_24ns_17eOg_U22/hats_sdiv_24ns_17eOg_div_U/hats_sdiv_24ns_17eOg_div_u_0/dividend0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hats_1/inst/hats_sdiv_24ns_17eOg_U22/hats_sdiv_24ns_17eOg_div_U/hats_sdiv_24ns_17eOg_div_u_0/dividend_tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.227ns (54.795%)  route 0.187ns (45.205%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14950, routed)       0.563     0.899    design_1_i/hats_1/inst/hats_sdiv_24ns_17eOg_U22/hats_sdiv_24ns_17eOg_div_U/hats_sdiv_24ns_17eOg_div_u_0/ap_clk
    SLICE_X37Y49         FDRE                                         r  design_1_i/hats_1/inst/hats_sdiv_24ns_17eOg_U22/hats_sdiv_24ns_17eOg_div_U/hats_sdiv_24ns_17eOg_div_u_0/dividend0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.128     1.027 r  design_1_i/hats_1/inst/hats_sdiv_24ns_17eOg_U22/hats_sdiv_24ns_17eOg_div_U/hats_sdiv_24ns_17eOg_div_u_0/dividend0_reg[5]/Q
                         net (fo=1, routed)           0.187     1.214    design_1_i/hats_1/inst/hats_sdiv_24ns_17eOg_U22/hats_sdiv_24ns_17eOg_div_U/hats_sdiv_24ns_17eOg_div_u_0/dividend0_reg_n_2_[5]
    SLICE_X38Y50         LUT3 (Prop_lut3_I0_O)        0.099     1.313 r  design_1_i/hats_1/inst/hats_sdiv_24ns_17eOg_U22/hats_sdiv_24ns_17eOg_div_U/hats_sdiv_24ns_17eOg_div_u_0/dividend_tmp[6]_i_1/O
                         net (fo=1, routed)           0.000     1.313    design_1_i/hats_1/inst/hats_sdiv_24ns_17eOg_U22/hats_sdiv_24ns_17eOg_div_U/hats_sdiv_24ns_17eOg_div_u_0/dividend_tmp[6]_i_1_n_2
    SLICE_X38Y50         FDRE                                         r  design_1_i/hats_1/inst/hats_sdiv_24ns_17eOg_U22/hats_sdiv_24ns_17eOg_div_U/hats_sdiv_24ns_17eOg_div_u_0/dividend_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14950, routed)       0.825     1.191    design_1_i/hats_1/inst/hats_sdiv_24ns_17eOg_U22/hats_sdiv_24ns_17eOg_div_U/hats_sdiv_24ns_17eOg_div_u_0/ap_clk
    SLICE_X38Y50         FDRE                                         r  design_1_i/hats_1/inst/hats_sdiv_24ns_17eOg_U22/hats_sdiv_24ns_17eOg_div_U/hats_sdiv_24ns_17eOg_div_u_0/dividend_tmp_reg[6]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.121     1.282    design_1_i/hats_1/inst/hats_sdiv_24ns_17eOg_U22/hats_sdiv_24ns_17eOg_div_U/hats_sdiv_24ns_17eOg_div_u_0/dividend_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/hats_3/inst/tmp_36_reg_673_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hats_3/inst/memory_x_V_U/hats_memory_y_V_ram_U/ram_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14950, routed)       0.577     0.913    design_1_i/hats_3/inst/ap_clk
    SLICE_X55Y33         FDRE                                         r  design_1_i/hats_3/inst/tmp_36_reg_673_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y33         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/hats_3/inst/tmp_36_reg_673_reg[1]/Q
                         net (fo=1, routed)           0.107     1.160    design_1_i/hats_3/inst/memory_x_V_U/hats_memory_y_V_ram_U/tmp_36_reg_673_reg[9][1]
    RAMB18_X3Y13         RAMB18E1                                     r  design_1_i/hats_3/inst/memory_x_V_U/hats_memory_y_V_ram_U/ram_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14950, routed)       0.885     1.251    design_1_i/hats_3/inst/memory_x_V_U/hats_memory_y_V_ram_U/ap_clk
    RAMB18_X3Y13         RAMB18E1                                     r  design_1_i/hats_3/inst/memory_x_V_U/hats_memory_y_V_ram_U/ram_reg/CLKARDCLK
                         clock pessimism             -0.282     0.969    
    RAMB18_X3Y13         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.155     1.124    design_1_i/hats_3/inst/memory_x_V_U/hats_memory_y_V_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/hats_3/inst/tmp_36_reg_673_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hats_3/inst/memory_x_V_U/hats_memory_y_V_ram_U/ram_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14950, routed)       0.578     0.914    design_1_i/hats_3/inst/ap_clk
    SLICE_X55Y34         FDRE                                         r  design_1_i/hats_3/inst/tmp_36_reg_673_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  design_1_i/hats_3/inst/tmp_36_reg_673_reg[4]/Q
                         net (fo=1, routed)           0.107     1.161    design_1_i/hats_3/inst/memory_x_V_U/hats_memory_y_V_ram_U/tmp_36_reg_673_reg[9][4]
    RAMB18_X3Y13         RAMB18E1                                     r  design_1_i/hats_3/inst/memory_x_V_U/hats_memory_y_V_ram_U/ram_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14950, routed)       0.885     1.251    design_1_i/hats_3/inst/memory_x_V_U/hats_memory_y_V_ram_U/ap_clk
    RAMB18_X3Y13         RAMB18E1                                     r  design_1_i/hats_3/inst/memory_x_V_U/hats_memory_y_V_ram_U/ram_reg/CLKARDCLK
                         clock pessimism             -0.282     0.969    
    RAMB18_X3Y13         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.155     1.124    design_1_i/hats_3/inst/memory_x_V_U/hats_memory_y_V_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/hats_1/inst/hats_sdiv_24ns_17eOg_U22/hats_sdiv_24ns_17eOg_div_U/divisor0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hats_1/inst/hats_sdiv_24ns_17eOg_U22/hats_sdiv_24ns_17eOg_div_U/hats_sdiv_24ns_17eOg_div_u_0/divisor0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.156%)  route 0.219ns (60.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14950, routed)       0.592     0.928    design_1_i/hats_1/inst/hats_sdiv_24ns_17eOg_U22/hats_sdiv_24ns_17eOg_div_U/ap_clk
    SLICE_X24Y48         FDRE                                         r  design_1_i/hats_1/inst/hats_sdiv_24ns_17eOg_U22/hats_sdiv_24ns_17eOg_div_U/divisor0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  design_1_i/hats_1/inst/hats_sdiv_24ns_17eOg_U22/hats_sdiv_24ns_17eOg_div_U/divisor0_reg[12]/Q
                         net (fo=1, routed)           0.219     1.288    design_1_i/hats_1/inst/hats_sdiv_24ns_17eOg_U22/hats_sdiv_24ns_17eOg_div_U/hats_sdiv_24ns_17eOg_div_u_0/divisor0_reg[15]_0[12]
    SLICE_X27Y51         FDRE                                         r  design_1_i/hats_1/inst/hats_sdiv_24ns_17eOg_U22/hats_sdiv_24ns_17eOg_div_U/hats_sdiv_24ns_17eOg_div_u_0/divisor0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14950, routed)       0.844     1.210    design_1_i/hats_1/inst/hats_sdiv_24ns_17eOg_U22/hats_sdiv_24ns_17eOg_div_U/hats_sdiv_24ns_17eOg_div_u_0/ap_clk
    SLICE_X27Y51         FDRE                                         r  design_1_i/hats_1/inst/hats_sdiv_24ns_17eOg_U22/hats_sdiv_24ns_17eOg_div_U/hats_sdiv_24ns_17eOg_div_u_0/divisor0_reg[12]/C
                         clock pessimism             -0.030     1.180    
    SLICE_X27Y51         FDRE (Hold_fdre_C_D)         0.070     1.250    design_1_i/hats_1/inst/hats_sdiv_24ns_17eOg_U22/hats_sdiv_24ns_17eOg_div_U/hats_sdiv_24ns_17eOg_div_u_0/divisor0_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.755%)  route 0.186ns (59.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14950, routed)       0.549     0.885    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X51Y87         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDRE (Prop_fdre_C_Q)         0.128     1.013 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.186     1.199    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/lite_rdata_d2[9]
    SLICE_X46Y87         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14950, routed)       0.820     1.186    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X46Y87         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata_reg[9]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X46Y87         FDRE (Hold_fdre_C_D)         0.010     1.161    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/hats_3/inst/tmp_36_reg_673_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hats_3/inst/memory_x_V_U/hats_memory_y_V_ram_U/ram_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14950, routed)       0.578     0.914    design_1_i/hats_3/inst/ap_clk
    SLICE_X55Y34         FDRE                                         r  design_1_i/hats_3/inst/tmp_36_reg_673_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  design_1_i/hats_3/inst/tmp_36_reg_673_reg[6]/Q
                         net (fo=1, routed)           0.108     1.162    design_1_i/hats_3/inst/memory_x_V_U/hats_memory_y_V_ram_U/tmp_36_reg_673_reg[9][6]
    RAMB18_X3Y13         RAMB18E1                                     r  design_1_i/hats_3/inst/memory_x_V_U/hats_memory_y_V_ram_U/ram_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14950, routed)       0.885     1.251    design_1_i/hats_3/inst/memory_x_V_U/hats_memory_y_V_ram_U/ap_clk
    RAMB18_X3Y13         RAMB18E1                                     r  design_1_i/hats_3/inst/memory_x_V_U/hats_memory_y_V_ram_U/ram_reg/CLKARDCLK
                         clock pessimism             -0.282     0.969    
    RAMB18_X3Y13         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.155     1.124    design_1_i/hats_3/inst/memory_x_V_U/hats_memory_y_V_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/hats_3/inst/tmp_36_reg_673_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hats_3/inst/memory_x_V_U/hats_memory_y_V_ram_U/ram_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14950, routed)       0.578     0.914    design_1_i/hats_3/inst/ap_clk
    SLICE_X55Y34         FDRE                                         r  design_1_i/hats_3/inst/tmp_36_reg_673_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  design_1_i/hats_3/inst/tmp_36_reg_673_reg[7]/Q
                         net (fo=1, routed)           0.108     1.162    design_1_i/hats_3/inst/memory_x_V_U/hats_memory_y_V_ram_U/tmp_36_reg_673_reg[9][7]
    RAMB18_X3Y13         RAMB18E1                                     r  design_1_i/hats_3/inst/memory_x_V_U/hats_memory_y_V_ram_U/ram_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14950, routed)       0.885     1.251    design_1_i/hats_3/inst/memory_x_V_U/hats_memory_y_V_ram_U/ap_clk
    RAMB18_X3Y13         RAMB18E1                                     r  design_1_i/hats_3/inst/memory_x_V_U/hats_memory_y_V_ram_U/ram_reg/CLKARDCLK
                         clock pessimism             -0.282     0.969    
    RAMB18_X3Y13         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.155     1.124    design_1_i/hats_3/inst/memory_x_V_U/hats_memory_y_V_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.185%)  route 0.119ns (45.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14950, routed)       0.552     0.888    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X40Y85         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.119     1.148    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[26]
    SLICE_X38Y85         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14950, routed)       0.819     1.185    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y85         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism             -0.264     0.921    
    SLICE_X38Y85         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.104    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/hats_0/inst/hats_sdiv_24ns_17eOg_U22/hats_sdiv_24ns_17eOg_div_U/quot_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/hats_0/inst/p_Val2_s_fu_126_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.374ns (74.904%)  route 0.125ns (25.096%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14950, routed)       0.557     0.893    design_1_i/hats_0/inst/hats_sdiv_24ns_17eOg_U22/hats_sdiv_24ns_17eOg_div_U/ap_clk
    SLICE_X46Y99         FDRE                                         r  design_1_i/hats_0/inst/hats_sdiv_24ns_17eOg_U22/hats_sdiv_24ns_17eOg_div_U/quot_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/hats_0/inst/hats_sdiv_24ns_17eOg_U22/hats_sdiv_24ns_17eOg_div_U/quot_reg[2]/Q
                         net (fo=2, routed)           0.125     1.181    design_1_i/hats_0/inst/hats_sdiv_24ns_17eOg_U22/hats_sdiv_24ns_17eOg_div_U/quot[2]
    SLICE_X48Y98         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.298 r  design_1_i/hats_0/inst/hats_sdiv_24ns_17eOg_U22/hats_sdiv_24ns_17eOg_div_U/p_Val2_s_fu_126_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.298    design_1_i/hats_0/inst/hats_sdiv_24ns_17eOg_U22/hats_sdiv_24ns_17eOg_div_U/p_Val2_s_fu_126_reg[0]_i_2_n_2
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.337 r  design_1_i/hats_0/inst/hats_sdiv_24ns_17eOg_U22/hats_sdiv_24ns_17eOg_div_U/p_Val2_s_fu_126_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.338    design_1_i/hats_0/inst/hats_sdiv_24ns_17eOg_U22/hats_sdiv_24ns_17eOg_div_U/p_Val2_s_fu_126_reg[4]_i_1_n_2
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.392 r  design_1_i/hats_0/inst/hats_sdiv_24ns_17eOg_U22/hats_sdiv_24ns_17eOg_div_U/p_Val2_s_fu_126_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.392    design_1_i/hats_0/inst/hats_sdiv_24ns_17eOg_U22_n_13
    SLICE_X48Y100        FDRE                                         r  design_1_i/hats_0/inst/p_Val2_s_fu_126_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14950, routed)       0.911     1.277    design_1_i/hats_0/inst/ap_clk
    SLICE_X48Y100        FDRE                                         r  design_1_i/hats_0/inst/p_Val2_s_fu_126_reg[8]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    design_1_i/hats_0/inst/p_Val2_s_fu_126_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y16   design_1_i/hats_1/inst/cntmem_V_U/hats_cntmem_V_ram_u/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y9    design_1_i/hats_3/inst/grp_computeHistogram_fu_294/hist_V_U/computeHistogram_dEe_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y30   design_1_i/hats_7/inst/grp_computeHistogram_fu_294/hist_V_U/computeHistogram_dEe_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y43   design_1_i/hats_2/inst/grp_computeHistogram_fu_294/hist_V_U/computeHistogram_dEe_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y22   design_1_i/hats_6/inst/grp_computeHistogram_fu_294/hist_V_U/computeHistogram_dEe_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y32   design_1_i/hats_4/inst/memory_x_V_U/hats_memory_y_V_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y33   design_1_i/hats_4/inst/memory_y_V_U/hats_memory_y_V_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y17   design_1_i/hats_1/inst/grp_computeHistogram_fu_294/hist_V_U/computeHistogram_dEe_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y12   design_1_i/hats_5/inst/grp_computeHistogram_fu_294/hist_V_U/computeHistogram_dEe_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y42   design_1_i/hats_0/inst/grp_computeHistogram_fu_294/hist_V_U/computeHistogram_dEe_ram_U/ram_reg/CLKARDCLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y33   design_1_i/hats_3/inst/loc_sum_V_U/hats_loc_sum_V_ram_u/ram_reg_0_15_17_17/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y33   design_1_i/hats_3/inst/loc_sum_V_U/hats_loc_sum_V_ram_u/ram_reg_0_15_18_18/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y81   design_1_i/hats_7/inst/loc_sum_V_U/hats_loc_sum_V_ram_u/ram_reg_0_15_13_13/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y81   design_1_i/hats_7/inst/loc_sum_V_U/hats_loc_sum_V_ram_u/ram_reg_0_15_14_14/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y81   design_1_i/hats_7/inst/loc_sum_V_U/hats_loc_sum_V_ram_u/ram_reg_0_15_15_15/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y81   design_1_i/hats_7/inst/loc_sum_V_U/hats_loc_sum_V_ram_u/ram_reg_0_15_16_16/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y81   design_1_i/hats_7/inst/loc_sum_V_U/hats_loc_sum_V_ram_u/ram_reg_0_15_17_17/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y81   design_1_i/hats_7/inst/loc_sum_V_U/hats_loc_sum_V_ram_u/ram_reg_0_15_18_18/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y33   design_1_i/hats_3/inst/loc_sum_V_U/hats_loc_sum_V_ram_u/ram_reg_0_15_19_19/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y33   design_1_i/hats_3/inst/loc_sum_V_U/hats_loc_sum_V_ram_u/ram_reg_0_15_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y92  design_1_i/hats_4/inst/loc_sum_V_U/hats_loc_sum_V_ram_u/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y92  design_1_i/hats_4/inst/loc_sum_V_U/hats_loc_sum_V_ram_u/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y92  design_1_i/hats_4/inst/loc_sum_V_U/hats_loc_sum_V_ram_u/ram_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y92  design_1_i/hats_4/inst/loc_sum_V_U/hats_loc_sum_V_ram_u/ram_reg_0_15_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y93  design_1_i/hats_4/inst/loc_sum_V_U/hats_loc_sum_V_ram_u/ram_reg_0_15_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y93  design_1_i/hats_4/inst/loc_sum_V_U/hats_loc_sum_V_ram_u/ram_reg_0_15_14_14/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y93  design_1_i/hats_4/inst/loc_sum_V_U/hats_loc_sum_V_ram_u/ram_reg_0_15_15_15/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y93  design_1_i/hats_4/inst/loc_sum_V_U/hats_loc_sum_V_ram_u/ram_reg_0_15_16_16/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y95  design_1_i/hats_4/inst/loc_sum_V_U/hats_loc_sum_V_ram_u/ram_reg_0_15_17_17/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y95  design_1_i/hats_4/inst/loc_sum_V_U/hats_loc_sum_V_ram_u/ram_reg_0_15_18_18/SP/CLK



