// Seed: 2341078957
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
endmodule
module module_1 (
    output wor  id_0,
    input  wire id_1,
    input  tri  id_2
);
  wire id_4;
  or primCall (id_0, id_4, id_1);
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  module_0 modCall_1 (
      id_6,
      id_13
  );
  output wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  inout logic [7:0] id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output reg id_1;
  task id_14;
    id_1 = -1;
  endtask
  assign id_8[1'h0] = id_4;
endmodule
