OPT_DESIGN_PATH=D:/RTL_FPGA/VERILOG/mux_n-1/sim_mux_n1/work/@_opt
