$date
	Thu Mar 09 13:22:57 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module stimulus $end
$var wire 16 ! p [15:0] $end
$var reg 8 " a [7:0] $end
$var reg 8 # b [7:0] $end
$scope module uut $end
$var wire 8 $ a [7:0] $end
$var wire 8 % b [7:0] $end
$var wire 16 & p [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#20000
b11001001 "
b11001001 $
#40000
b100101101100 !
b100101101100 &
b1100 #
b1100 %
#60000
b11101011100011 !
b11101011100011 &
b1001011 #
b1001011 %
#100000
