

================================================================
== Vitis HLS Report for 'areWedgeSuperPointsEqual_1'
================================================================
* Date:           Thu Jul 11 15:44:41 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.998 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  20.000 ns|  20.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.65>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%wsp2_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %wsp2" [patchMaker.cpp:36]   --->   Operation 4 'read' 'wsp2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%wsp1_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %wsp1" [patchMaker.cpp:36]   --->   Operation 5 'read' 'wsp1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %wsp2_read, i7 0" [patchMaker.cpp:36]   --->   Operation 6 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %wsp2_read, i4 0" [patchMaker.cpp:36]   --->   Operation 7 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i7 %tmp_s" [patchMaker.cpp:36]   --->   Operation 8 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.72ns)   --->   "%add_ln36 = add i10 %tmp, i10 %zext_ln36" [patchMaker.cpp:36]   --->   Operation 9 'add' 'add_ln36' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.72ns)   --->   "%add_ln36_1 = add i10 %add_ln36, i10 99" [patchMaker.cpp:36]   --->   Operation 10 'add' 'add_ln36_1' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i10 %add_ln36_1" [patchMaker.cpp:36]   --->   Operation 11 'zext' 'zext_ln36_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%patches_superpoints_30_addr = getelementptr i64 %patches_superpoints_30, i64 0, i64 %zext_ln36_1" [patchMaker.cpp:36]   --->   Operation 12 'getelementptr' 'patches_superpoints_30_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.72ns)   --->   "%add_ln36_2 = add i10 %add_ln36, i10 102" [patchMaker.cpp:36]   --->   Operation 13 'add' 'add_ln36_2' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i10 %add_ln36_2" [patchMaker.cpp:36]   --->   Operation 14 'zext' 'zext_ln36_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%patches_superpoints_30_addr_4 = getelementptr i64 %patches_superpoints_30, i64 0, i64 %zext_ln36_2" [patchMaker.cpp:36]   --->   Operation 15 'getelementptr' 'patches_superpoints_30_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_134 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %wsp1_read, i7 0" [patchMaker.cpp:36]   --->   Operation 16 'bitconcatenate' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_135 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %wsp1_read, i4 0" [patchMaker.cpp:36]   --->   Operation 17 'bitconcatenate' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln36_3 = zext i7 %tmp_135" [patchMaker.cpp:36]   --->   Operation 18 'zext' 'zext_ln36_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.72ns)   --->   "%add_ln36_3 = add i10 %tmp_134, i10 %zext_ln36_3" [patchMaker.cpp:36]   --->   Operation 19 'add' 'add_ln36_3' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.72ns)   --->   "%add_ln36_4 = add i10 %add_ln36_3, i10 99" [patchMaker.cpp:36]   --->   Operation 20 'add' 'add_ln36_4' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln36_4 = zext i10 %add_ln36_4" [patchMaker.cpp:36]   --->   Operation 21 'zext' 'zext_ln36_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%patches_superpoints_31_addr = getelementptr i64 %patches_superpoints_31, i64 0, i64 %zext_ln36_4" [patchMaker.cpp:36]   --->   Operation 22 'getelementptr' 'patches_superpoints_31_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.72ns)   --->   "%add_ln36_5 = add i10 %add_ln36_3, i10 102" [patchMaker.cpp:36]   --->   Operation 23 'add' 'add_ln36_5' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln36_5 = zext i10 %add_ln36_5" [patchMaker.cpp:36]   --->   Operation 24 'zext' 'zext_ln36_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%patches_superpoints_31_addr_5 = getelementptr i64 %patches_superpoints_31, i64 0, i64 %zext_ln36_5" [patchMaker.cpp:36]   --->   Operation 25 'getelementptr' 'patches_superpoints_31_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (1.20ns)   --->   "%patches_superpoints_31_load = load i10 %patches_superpoints_31_addr" [patchMaker.cpp:36]   --->   Operation 26 'load' 'patches_superpoints_31_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_1 : Operation 27 [2/2] (1.20ns)   --->   "%patches_superpoints_30_load = load i10 %patches_superpoints_30_addr" [patchMaker.cpp:36]   --->   Operation 27 'load' 'patches_superpoints_30_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_1 : Operation 28 [2/2] (1.20ns)   --->   "%patches_superpoints_31_load_2 = load i10 %patches_superpoints_31_addr_5" [patchMaker.cpp:36]   --->   Operation 28 'load' 'patches_superpoints_31_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_1 : Operation 29 [2/2] (1.20ns)   --->   "%patches_superpoints_30_load_2 = load i10 %patches_superpoints_30_addr_4" [patchMaker.cpp:36]   --->   Operation 29 'load' 'patches_superpoints_30_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>

State 2 <SV = 1> <Delay = 6.99>
ST_2 : Operation 30 [1/2] (1.20ns)   --->   "%patches_superpoints_31_load = load i10 %patches_superpoints_31_addr" [patchMaker.cpp:36]   --->   Operation 30 'load' 'patches_superpoints_31_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_2 : Operation 31 [1/2] (1.20ns)   --->   "%patches_superpoints_30_load = load i10 %patches_superpoints_30_addr" [patchMaker.cpp:36]   --->   Operation 31 'load' 'patches_superpoints_30_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_2 : Operation 32 [1/1] (1.14ns)   --->   "%sub_ln36 = sub i64 %patches_superpoints_31_load, i64 %patches_superpoints_30_load" [patchMaker.cpp:36]   --->   Operation 32 'sub' 'sub_ln36' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [2/2] (4.65ns)   --->   "%dc = sitodp i64 %sub_ln36" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 33 'sitodp' 'dc' <Predicate = true> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 34 [1/2] (1.20ns)   --->   "%patches_superpoints_31_load_2 = load i10 %patches_superpoints_31_addr_5" [patchMaker.cpp:36]   --->   Operation 34 'load' 'patches_superpoints_31_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_2 : Operation 35 [1/2] (1.20ns)   --->   "%patches_superpoints_30_load_2 = load i10 %patches_superpoints_30_addr_4" [patchMaker.cpp:36]   --->   Operation 35 'load' 'patches_superpoints_30_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_2 : Operation 36 [1/1] (1.14ns)   --->   "%sub_ln36_1 = sub i64 %patches_superpoints_31_load_2, i64 %patches_superpoints_30_load_2" [patchMaker.cpp:36]   --->   Operation 36 'sub' 'sub_ln36_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [2/2] (4.65ns)   --->   "%dc_13 = sitodp i64 %sub_ln36_1" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 37 'sitodp' 'dc_13' <Predicate = true> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.93>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_30, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_31, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/2] (4.65ns)   --->   "%dc = sitodp i64 %sub_ln36" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 40 'sitodp' 'dc' <Predicate = true> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %dc" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 41 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_177 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 42 'partselect' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_178 = trunc i64 %data_V"   --->   Operation 43 'trunc' 'tmp_178' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_178, i1 0"   --->   Operation 44 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 45 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln510 = zext i11 %tmp_177" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 46 'zext' 'zext_ln510' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.73ns)   --->   "%add_ln510 = add i12 %zext_ln510, i12 3073" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 47 'add' 'add_ln510' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11"   --->   Operation 48 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.73ns)   --->   "%sub_ln1311 = sub i11 1023, i11 %tmp_177"   --->   Operation 49 'sub' 'sub_ln1311' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311"   --->   Operation 50 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.29ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln510"   --->   Operation 51 'select' 'ush' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i12 %ush"   --->   Operation 52 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 53 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln36)   --->   "%r_V = lshr i169 %zext_ln15, i169 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 54 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln36)   --->   "%r_V_16 = shl i169 %zext_ln15, i169 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 55 'shl' 'r_V_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln36)   --->   "%tmp_172 = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V, i32 53"   --->   Operation 56 'bitselect' 'tmp_172' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln36)   --->   "%zext_ln662 = zext i1 %tmp_172"   --->   Operation 57 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln36)   --->   "%tmp_137 = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_16, i32 53, i32 116"   --->   Operation 58 'partselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln36)   --->   "%val = select i1 %isNeg, i64 %zext_ln662, i64 %tmp_137"   --->   Operation 59 'select' 'val' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (1.12ns) (out node of the LUT)   --->   "%icmp_ln36 = icmp_slt  i64 %val, i64 100" [patchMaker.cpp:36]   --->   Operation 60 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/2] (4.65ns)   --->   "%dc_13 = sitodp i64 %sub_ln36_1" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 61 'sitodp' 'dc_13' <Predicate = true> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%data_V_14 = bitcast i64 %dc_13" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 62 'bitcast' 'data_V_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_179 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_14, i32 52, i32 62"   --->   Operation 63 'partselect' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_180 = trunc i64 %data_V_14"   --->   Operation 64 'trunc' 'tmp_180' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%mantissa_6 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_180, i1 0"   --->   Operation 65 'bitconcatenate' 'mantissa_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln15_6 = zext i54 %mantissa_6" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 66 'zext' 'zext_ln15_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln510_2 = zext i11 %tmp_179" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 67 'zext' 'zext_ln510_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.73ns)   --->   "%add_ln510_2 = add i12 %zext_ln510_2, i12 3073" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 68 'add' 'add_ln510_2' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%isNeg_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510_2, i32 11"   --->   Operation 69 'bitselect' 'isNeg_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.73ns)   --->   "%sub_ln1311_5 = sub i11 1023, i11 %tmp_179"   --->   Operation 70 'sub' 'sub_ln1311_5' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1311_6 = sext i11 %sub_ln1311_5"   --->   Operation 71 'sext' 'sext_ln1311_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.29ns)   --->   "%ush_6 = select i1 %isNeg_6, i12 %sext_ln1311_6, i12 %add_ln510_2"   --->   Operation 72 'select' 'ush_6' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i64_cast_cast_cast = sext i12 %ush_6"   --->   Operation 73 'sext' 'sh_prom_i_i_i_i_i64_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i64_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i64_cast_cast_cast"   --->   Operation 74 'zext' 'sh_prom_i_i_i_i_i64_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln36_1)   --->   "%r_V_17 = lshr i169 %zext_ln15_6, i169 %sh_prom_i_i_i_i_i64_cast_cast_cast_cast"   --->   Operation 75 'lshr' 'r_V_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln36_1)   --->   "%r_V_18 = shl i169 %zext_ln15_6, i169 %sh_prom_i_i_i_i_i64_cast_cast_cast_cast"   --->   Operation 76 'shl' 'r_V_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln36_1)   --->   "%tmp_176 = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V_17, i32 53"   --->   Operation 77 'bitselect' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln36_1)   --->   "%zext_ln662_6 = zext i1 %tmp_176"   --->   Operation 78 'zext' 'zext_ln662_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln36_1)   --->   "%tmp_139 = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_18, i32 53, i32 116"   --->   Operation 79 'partselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln36_1)   --->   "%val_6 = select i1 %isNeg_6, i64 %zext_ln662_6, i64 %tmp_139"   --->   Operation 80 'select' 'val_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (1.12ns) (out node of the LUT)   --->   "%icmp_ln36_1 = icmp_slt  i64 %val_6, i64 100" [patchMaker.cpp:36]   --->   Operation 81 'icmp' 'icmp_ln36_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.12ns)   --->   "%and_ln36 = and i1 %icmp_ln36, i1 %icmp_ln36_1" [patchMaker.cpp:36]   --->   Operation 82 'and' 'and_ln36' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%ret_ln36 = ret i1 %and_ln36" [patchMaker.cpp:36]   --->   Operation 83 'ret' 'ret_ln36' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ patches_superpoints_31]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ patches_superpoints_30]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ wsp1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wsp2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
wsp2_read                               (read          ) [ 0000]
wsp1_read                               (read          ) [ 0000]
tmp                                     (bitconcatenate) [ 0000]
tmp_s                                   (bitconcatenate) [ 0000]
zext_ln36                               (zext          ) [ 0000]
add_ln36                                (add           ) [ 0000]
add_ln36_1                              (add           ) [ 0000]
zext_ln36_1                             (zext          ) [ 0000]
patches_superpoints_30_addr             (getelementptr ) [ 0110]
add_ln36_2                              (add           ) [ 0000]
zext_ln36_2                             (zext          ) [ 0000]
patches_superpoints_30_addr_4           (getelementptr ) [ 0110]
tmp_134                                 (bitconcatenate) [ 0000]
tmp_135                                 (bitconcatenate) [ 0000]
zext_ln36_3                             (zext          ) [ 0000]
add_ln36_3                              (add           ) [ 0000]
add_ln36_4                              (add           ) [ 0000]
zext_ln36_4                             (zext          ) [ 0000]
patches_superpoints_31_addr             (getelementptr ) [ 0110]
add_ln36_5                              (add           ) [ 0000]
zext_ln36_5                             (zext          ) [ 0000]
patches_superpoints_31_addr_5           (getelementptr ) [ 0110]
patches_superpoints_31_load             (load          ) [ 0000]
patches_superpoints_30_load             (load          ) [ 0000]
sub_ln36                                (sub           ) [ 0101]
patches_superpoints_31_load_2           (load          ) [ 0000]
patches_superpoints_30_load_2           (load          ) [ 0000]
sub_ln36_1                              (sub           ) [ 0101]
specinterface_ln0                       (specinterface ) [ 0000]
specinterface_ln0                       (specinterface ) [ 0000]
dc                                      (sitodp        ) [ 0000]
data_V                                  (bitcast       ) [ 0000]
tmp_177                                 (partselect    ) [ 0000]
tmp_178                                 (trunc         ) [ 0000]
mantissa                                (bitconcatenate) [ 0000]
zext_ln15                               (zext          ) [ 0000]
zext_ln510                              (zext          ) [ 0000]
add_ln510                               (add           ) [ 0000]
isNeg                                   (bitselect     ) [ 0000]
sub_ln1311                              (sub           ) [ 0000]
sext_ln1311                             (sext          ) [ 0000]
ush                                     (select        ) [ 0000]
sh_prom_i_i_i_i_i_cast_cast_cast        (sext          ) [ 0000]
sh_prom_i_i_i_i_i_cast_cast_cast_cast   (zext          ) [ 0000]
r_V                                     (lshr          ) [ 0000]
r_V_16                                  (shl           ) [ 0000]
tmp_172                                 (bitselect     ) [ 0000]
zext_ln662                              (zext          ) [ 0000]
tmp_137                                 (partselect    ) [ 0000]
val                                     (select        ) [ 0000]
icmp_ln36                               (icmp          ) [ 0000]
dc_13                                   (sitodp        ) [ 0000]
data_V_14                               (bitcast       ) [ 0000]
tmp_179                                 (partselect    ) [ 0000]
tmp_180                                 (trunc         ) [ 0000]
mantissa_6                              (bitconcatenate) [ 0000]
zext_ln15_6                             (zext          ) [ 0000]
zext_ln510_2                            (zext          ) [ 0000]
add_ln510_2                             (add           ) [ 0000]
isNeg_6                                 (bitselect     ) [ 0000]
sub_ln1311_5                            (sub           ) [ 0000]
sext_ln1311_6                           (sext          ) [ 0000]
ush_6                                   (select        ) [ 0000]
sh_prom_i_i_i_i_i64_cast_cast_cast      (sext          ) [ 0000]
sh_prom_i_i_i_i_i64_cast_cast_cast_cast (zext          ) [ 0000]
r_V_17                                  (lshr          ) [ 0000]
r_V_18                                  (shl           ) [ 0000]
tmp_176                                 (bitselect     ) [ 0000]
zext_ln662_6                            (zext          ) [ 0000]
tmp_139                                 (partselect    ) [ 0000]
val_6                                   (select        ) [ 0000]
icmp_ln36_1                             (icmp          ) [ 0000]
and_ln36                                (and           ) [ 0000]
ret_ln36                                (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="patches_superpoints_31">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_superpoints_31"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="patches_superpoints_30">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_superpoints_30"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="wsp1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wsp1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="wsp2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wsp2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i3.i7"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_41"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i169.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i169.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="wsp2_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="3" slack="0"/>
<pin id="66" dir="0" index="1" bw="3" slack="0"/>
<pin id="67" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wsp2_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="wsp1_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="3" slack="0"/>
<pin id="72" dir="0" index="1" bw="3" slack="0"/>
<pin id="73" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wsp1_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="patches_superpoints_30_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="64" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="10" slack="0"/>
<pin id="80" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_superpoints_30_addr/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="patches_superpoints_30_addr_4_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="64" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="10" slack="0"/>
<pin id="87" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_superpoints_30_addr_4/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="patches_superpoints_31_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="64" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="10" slack="0"/>
<pin id="94" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_superpoints_31_addr/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="patches_superpoints_31_addr_5_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="64" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="10" slack="0"/>
<pin id="101" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_superpoints_31_addr_5/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="10" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="0" slack="0"/>
<pin id="109" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="110" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="111" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="64" slack="0"/>
<pin id="112" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="patches_superpoints_31_load/1 patches_superpoints_31_load_2/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="10" slack="0"/>
<pin id="116" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="0"/>
<pin id="119" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="120" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="121" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="64" slack="0"/>
<pin id="122" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="patches_superpoints_30_load/1 patches_superpoints_30_load_2/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="dc/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="64" slack="0"/>
<pin id="131" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="dc_13/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="10" slack="0"/>
<pin id="134" dir="0" index="1" bw="3" slack="0"/>
<pin id="135" dir="0" index="2" bw="1" slack="0"/>
<pin id="136" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_s_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="7" slack="0"/>
<pin id="142" dir="0" index="1" bw="3" slack="0"/>
<pin id="143" dir="0" index="2" bw="1" slack="0"/>
<pin id="144" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="zext_ln36_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="7" slack="0"/>
<pin id="150" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="add_ln36_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="10" slack="0"/>
<pin id="154" dir="0" index="1" bw="7" slack="0"/>
<pin id="155" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="add_ln36_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="10" slack="0"/>
<pin id="160" dir="0" index="1" bw="8" slack="0"/>
<pin id="161" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_1/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="zext_ln36_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="10" slack="0"/>
<pin id="166" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_1/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="add_ln36_2_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="10" slack="0"/>
<pin id="171" dir="0" index="1" bw="8" slack="0"/>
<pin id="172" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_2/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="zext_ln36_2_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="10" slack="0"/>
<pin id="177" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_2/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_134_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="10" slack="0"/>
<pin id="182" dir="0" index="1" bw="3" slack="0"/>
<pin id="183" dir="0" index="2" bw="1" slack="0"/>
<pin id="184" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_134/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_135_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="7" slack="0"/>
<pin id="190" dir="0" index="1" bw="3" slack="0"/>
<pin id="191" dir="0" index="2" bw="1" slack="0"/>
<pin id="192" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_135/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln36_3_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="7" slack="0"/>
<pin id="198" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_3/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="add_ln36_3_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="10" slack="0"/>
<pin id="202" dir="0" index="1" bw="7" slack="0"/>
<pin id="203" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_3/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="add_ln36_4_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="10" slack="0"/>
<pin id="208" dir="0" index="1" bw="8" slack="0"/>
<pin id="209" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_4/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="zext_ln36_4_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="10" slack="0"/>
<pin id="214" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_4/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="add_ln36_5_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="10" slack="0"/>
<pin id="219" dir="0" index="1" bw="8" slack="0"/>
<pin id="220" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_5/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="zext_ln36_5_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="10" slack="0"/>
<pin id="225" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_5/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="sub_ln36_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="64" slack="0"/>
<pin id="230" dir="0" index="1" bw="64" slack="0"/>
<pin id="231" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln36/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="sub_ln36_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="64" slack="0"/>
<pin id="237" dir="0" index="1" bw="64" slack="0"/>
<pin id="238" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln36_1/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="data_V_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="0"/>
<pin id="244" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_177_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="11" slack="0"/>
<pin id="248" dir="0" index="1" bw="64" slack="0"/>
<pin id="249" dir="0" index="2" bw="7" slack="0"/>
<pin id="250" dir="0" index="3" bw="7" slack="0"/>
<pin id="251" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_177/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_178_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="64" slack="0"/>
<pin id="258" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_178/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="mantissa_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="54" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="52" slack="0"/>
<pin id="264" dir="0" index="3" bw="1" slack="0"/>
<pin id="265" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln15_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="54" slack="0"/>
<pin id="272" dir="1" index="1" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln510_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="11" slack="0"/>
<pin id="276" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln510/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="add_ln510_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="11" slack="0"/>
<pin id="280" dir="0" index="1" bw="11" slack="0"/>
<pin id="281" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln510/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="isNeg_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="12" slack="0"/>
<pin id="287" dir="0" index="2" bw="5" slack="0"/>
<pin id="288" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="sub_ln1311_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="11" slack="0"/>
<pin id="294" dir="0" index="1" bw="11" slack="0"/>
<pin id="295" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="sext_ln1311_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="11" slack="0"/>
<pin id="300" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="ush_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="11" slack="0"/>
<pin id="305" dir="0" index="2" bw="12" slack="0"/>
<pin id="306" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="sh_prom_i_i_i_i_i_cast_cast_cast_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="12" slack="0"/>
<pin id="312" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_prom_i_i_i_i_i_cast_cast_cast/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="sh_prom_i_i_i_i_i_cast_cast_cast_cast_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="12" slack="0"/>
<pin id="316" dir="1" index="1" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i_i_i_i_cast_cast_cast_cast/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="r_V_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="54" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="1" index="2" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="r_V_16_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="54" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="0"/>
<pin id="327" dir="1" index="2" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_16/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_172_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="169" slack="0"/>
<pin id="333" dir="0" index="2" bw="7" slack="0"/>
<pin id="334" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_172/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="zext_ln662_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_137_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="64" slack="0"/>
<pin id="344" dir="0" index="1" bw="169" slack="0"/>
<pin id="345" dir="0" index="2" bw="7" slack="0"/>
<pin id="346" dir="0" index="3" bw="8" slack="0"/>
<pin id="347" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_137/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="val_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="0" index="2" bw="64" slack="0"/>
<pin id="356" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="icmp_ln36_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="64" slack="0"/>
<pin id="362" dir="0" index="1" bw="8" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="data_V_14_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="64" slack="0"/>
<pin id="368" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V_14/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_179_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="11" slack="0"/>
<pin id="372" dir="0" index="1" bw="64" slack="0"/>
<pin id="373" dir="0" index="2" bw="7" slack="0"/>
<pin id="374" dir="0" index="3" bw="7" slack="0"/>
<pin id="375" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_179/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_180_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="64" slack="0"/>
<pin id="382" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_180/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="mantissa_6_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="54" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="0" index="2" bw="52" slack="0"/>
<pin id="388" dir="0" index="3" bw="1" slack="0"/>
<pin id="389" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_6/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="zext_ln15_6_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="54" slack="0"/>
<pin id="396" dir="1" index="1" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_6/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln510_2_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="11" slack="0"/>
<pin id="400" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln510_2/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="add_ln510_2_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="11" slack="0"/>
<pin id="404" dir="0" index="1" bw="11" slack="0"/>
<pin id="405" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln510_2/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="isNeg_6_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="12" slack="0"/>
<pin id="411" dir="0" index="2" bw="5" slack="0"/>
<pin id="412" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_6/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="sub_ln1311_5_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="11" slack="0"/>
<pin id="418" dir="0" index="1" bw="11" slack="0"/>
<pin id="419" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311_5/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="sext_ln1311_6_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="11" slack="0"/>
<pin id="424" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_6/3 "/>
</bind>
</comp>

<comp id="426" class="1004" name="ush_6_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="11" slack="0"/>
<pin id="429" dir="0" index="2" bw="12" slack="0"/>
<pin id="430" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_6/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="sh_prom_i_i_i_i_i64_cast_cast_cast_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="12" slack="0"/>
<pin id="436" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_prom_i_i_i_i_i64_cast_cast_cast/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="sh_prom_i_i_i_i_i64_cast_cast_cast_cast_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="12" slack="0"/>
<pin id="440" dir="1" index="1" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i_i_i_i64_cast_cast_cast_cast/3 "/>
</bind>
</comp>

<comp id="442" class="1004" name="r_V_17_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="54" slack="0"/>
<pin id="444" dir="0" index="1" bw="32" slack="0"/>
<pin id="445" dir="1" index="2" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_17/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="r_V_18_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="54" slack="0"/>
<pin id="450" dir="0" index="1" bw="32" slack="0"/>
<pin id="451" dir="1" index="2" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_18/3 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_176_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="169" slack="0"/>
<pin id="457" dir="0" index="2" bw="7" slack="0"/>
<pin id="458" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_176/3 "/>
</bind>
</comp>

<comp id="462" class="1004" name="zext_ln662_6_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662_6/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_139_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="64" slack="0"/>
<pin id="468" dir="0" index="1" bw="169" slack="0"/>
<pin id="469" dir="0" index="2" bw="7" slack="0"/>
<pin id="470" dir="0" index="3" bw="8" slack="0"/>
<pin id="471" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_139/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="val_6_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="0" index="2" bw="64" slack="0"/>
<pin id="480" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_6/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="icmp_ln36_1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="64" slack="0"/>
<pin id="486" dir="0" index="1" bw="8" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36_1/3 "/>
</bind>
</comp>

<comp id="490" class="1004" name="and_ln36_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln36/3 "/>
</bind>
</comp>

<comp id="496" class="1005" name="patches_superpoints_30_addr_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="10" slack="1"/>
<pin id="498" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="patches_superpoints_30_addr "/>
</bind>
</comp>

<comp id="501" class="1005" name="patches_superpoints_30_addr_4_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="10" slack="1"/>
<pin id="503" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="patches_superpoints_30_addr_4 "/>
</bind>
</comp>

<comp id="506" class="1005" name="patches_superpoints_31_addr_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="10" slack="1"/>
<pin id="508" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="patches_superpoints_31_addr "/>
</bind>
</comp>

<comp id="511" class="1005" name="patches_superpoints_31_addr_5_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="10" slack="1"/>
<pin id="513" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="patches_superpoints_31_addr_5 "/>
</bind>
</comp>

<comp id="516" class="1005" name="sub_ln36_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="64" slack="1"/>
<pin id="518" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln36 "/>
</bind>
</comp>

<comp id="521" class="1005" name="sub_ln36_1_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="64" slack="1"/>
<pin id="523" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln36_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="20" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="20" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="0" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="20" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="113"><net_src comp="90" pin="3"/><net_sink comp="104" pin=2"/></net>

<net id="123"><net_src comp="76" pin="3"/><net_sink comp="114" pin=2"/></net>

<net id="124"><net_src comp="97" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="125"><net_src comp="83" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="137"><net_src comp="10" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="64" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="145"><net_src comp="14" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="64" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="151"><net_src comp="140" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="132" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="148" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="152" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="18" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="167"><net_src comp="158" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="173"><net_src comp="152" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="22" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="178"><net_src comp="169" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="185"><net_src comp="10" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="70" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="12" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="193"><net_src comp="14" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="70" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="16" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="199"><net_src comp="188" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="180" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="196" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="200" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="18" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="206" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="221"><net_src comp="200" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="22" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="226"><net_src comp="217" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="232"><net_src comp="104" pin="7"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="114" pin="7"/><net_sink comp="228" pin=1"/></net>

<net id="234"><net_src comp="228" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="239"><net_src comp="104" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="114" pin="3"/><net_sink comp="235" pin=1"/></net>

<net id="241"><net_src comp="235" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="245"><net_src comp="126" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="34" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="242" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="254"><net_src comp="36" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="255"><net_src comp="38" pin="0"/><net_sink comp="246" pin=3"/></net>

<net id="259"><net_src comp="242" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="40" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="42" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="268"><net_src comp="256" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="269"><net_src comp="44" pin="0"/><net_sink comp="260" pin=3"/></net>

<net id="273"><net_src comp="260" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="246" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="274" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="46" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="289"><net_src comp="48" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="278" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="50" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="296"><net_src comp="52" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="246" pin="4"/><net_sink comp="292" pin=1"/></net>

<net id="301"><net_src comp="292" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="307"><net_src comp="284" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="298" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="278" pin="2"/><net_sink comp="302" pin=2"/></net>

<net id="313"><net_src comp="302" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="310" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="322"><net_src comp="270" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="314" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="270" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="314" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="335"><net_src comp="54" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="318" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="56" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="341"><net_src comp="330" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="348"><net_src comp="58" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="324" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="350"><net_src comp="56" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="351"><net_src comp="60" pin="0"/><net_sink comp="342" pin=3"/></net>

<net id="357"><net_src comp="284" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="338" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="342" pin="4"/><net_sink comp="352" pin=2"/></net>

<net id="364"><net_src comp="352" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="62" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="369"><net_src comp="129" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="376"><net_src comp="34" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="366" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="378"><net_src comp="36" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="379"><net_src comp="38" pin="0"/><net_sink comp="370" pin=3"/></net>

<net id="383"><net_src comp="366" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="390"><net_src comp="40" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="42" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="392"><net_src comp="380" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="393"><net_src comp="44" pin="0"/><net_sink comp="384" pin=3"/></net>

<net id="397"><net_src comp="384" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="370" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="406"><net_src comp="398" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="46" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="413"><net_src comp="48" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="402" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="50" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="420"><net_src comp="52" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="370" pin="4"/><net_sink comp="416" pin=1"/></net>

<net id="425"><net_src comp="416" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="431"><net_src comp="408" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="422" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="402" pin="2"/><net_sink comp="426" pin=2"/></net>

<net id="437"><net_src comp="426" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="434" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="394" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="438" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="394" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="438" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="459"><net_src comp="54" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="442" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="56" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="465"><net_src comp="454" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="472"><net_src comp="58" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="448" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="474"><net_src comp="56" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="475"><net_src comp="60" pin="0"/><net_sink comp="466" pin=3"/></net>

<net id="481"><net_src comp="408" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="462" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="466" pin="4"/><net_sink comp="476" pin=2"/></net>

<net id="488"><net_src comp="476" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="62" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="360" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="484" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="499"><net_src comp="76" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="504"><net_src comp="83" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="509"><net_src comp="90" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="514"><net_src comp="97" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="519"><net_src comp="228" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="524"><net_src comp="235" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="129" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: areWedgeSuperPointsEqual.1 : patches_superpoints_31 | {1 2 }
	Port: areWedgeSuperPointsEqual.1 : patches_superpoints_30 | {1 2 }
	Port: areWedgeSuperPointsEqual.1 : wsp1 | {1 }
	Port: areWedgeSuperPointsEqual.1 : wsp2 | {1 }
  - Chain level:
	State 1
		zext_ln36 : 1
		add_ln36 : 2
		add_ln36_1 : 3
		zext_ln36_1 : 4
		patches_superpoints_30_addr : 5
		add_ln36_2 : 3
		zext_ln36_2 : 4
		patches_superpoints_30_addr_4 : 5
		zext_ln36_3 : 1
		add_ln36_3 : 2
		add_ln36_4 : 3
		zext_ln36_4 : 4
		patches_superpoints_31_addr : 5
		add_ln36_5 : 3
		zext_ln36_5 : 4
		patches_superpoints_31_addr_5 : 5
		patches_superpoints_31_load : 6
		patches_superpoints_30_load : 6
		patches_superpoints_31_load_2 : 6
		patches_superpoints_30_load_2 : 6
	State 2
		sub_ln36 : 1
		dc : 2
		sub_ln36_1 : 1
		dc_13 : 2
	State 3
		data_V : 1
		tmp_177 : 2
		tmp_178 : 2
		mantissa : 3
		zext_ln15 : 4
		zext_ln510 : 3
		add_ln510 : 4
		isNeg : 5
		sub_ln1311 : 3
		sext_ln1311 : 4
		ush : 6
		sh_prom_i_i_i_i_i_cast_cast_cast : 7
		sh_prom_i_i_i_i_i_cast_cast_cast_cast : 8
		r_V : 9
		r_V_16 : 9
		tmp_172 : 10
		zext_ln662 : 11
		tmp_137 : 10
		val : 12
		icmp_ln36 : 13
		data_V_14 : 1
		tmp_179 : 2
		tmp_180 : 2
		mantissa_6 : 3
		zext_ln15_6 : 4
		zext_ln510_2 : 3
		add_ln510_2 : 4
		isNeg_6 : 5
		sub_ln1311_5 : 3
		sext_ln1311_6 : 4
		ush_6 : 6
		sh_prom_i_i_i_i_i64_cast_cast_cast : 7
		sh_prom_i_i_i_i_i64_cast_cast_cast_cast : 8
		r_V_17 : 9
		r_V_18 : 9
		tmp_176 : 10
		zext_ln662_6 : 11
		tmp_139 : 10
		val_6 : 12
		icmp_ln36_1 : 13
		and_ln36 : 14
		ret_ln36 : 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|
| Operation|                 Functional Unit                |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|
|   lshr   |                   r_V_fu_318                   |    0    |   161   |
|          |                  r_V_17_fu_442                 |    0    |   161   |
|----------|------------------------------------------------|---------|---------|
|    shl   |                  r_V_16_fu_324                 |    0    |   161   |
|          |                  r_V_18_fu_448                 |    0    |   161   |
|----------|------------------------------------------------|---------|---------|
|          |                 sub_ln36_fu_228                |    0    |    71   |
|    sub   |                sub_ln36_1_fu_235               |    0    |    71   |
|          |                sub_ln1311_fu_292               |    0    |    18   |
|          |               sub_ln1311_5_fu_416              |    0    |    18   |
|----------|------------------------------------------------|---------|---------|
|          |                   ush_fu_302                   |    0    |    12   |
|  select  |                   val_fu_352                   |    0    |    63   |
|          |                  ush_6_fu_426                  |    0    |    12   |
|          |                  val_6_fu_476                  |    0    |    63   |
|----------|------------------------------------------------|---------|---------|
|          |                 add_ln36_fu_152                |    0    |    17   |
|          |                add_ln36_1_fu_158               |    0    |    17   |
|          |                add_ln36_2_fu_169               |    0    |    17   |
|    add   |                add_ln36_3_fu_200               |    0    |    17   |
|          |                add_ln36_4_fu_206               |    0    |    17   |
|          |                add_ln36_5_fu_217               |    0    |    17   |
|          |                add_ln510_fu_278                |    0    |    18   |
|          |               add_ln510_2_fu_402               |    0    |    18   |
|----------|------------------------------------------------|---------|---------|
|   icmp   |                icmp_ln36_fu_360                |    0    |    29   |
|          |               icmp_ln36_1_fu_484               |    0    |    29   |
|----------|------------------------------------------------|---------|---------|
|    and   |                 and_ln36_fu_490                |    0    |    2    |
|----------|------------------------------------------------|---------|---------|
|   read   |              wsp2_read_read_fu_64              |    0    |    0    |
|          |              wsp1_read_read_fu_70              |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|  sitodp  |                   grp_fu_126                   |    0    |    0    |
|          |                   grp_fu_129                   |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|          |                   tmp_fu_132                   |    0    |    0    |
|          |                  tmp_s_fu_140                  |    0    |    0    |
|bitconcatenate|                 tmp_134_fu_180                 |    0    |    0    |
|          |                 tmp_135_fu_188                 |    0    |    0    |
|          |                 mantissa_fu_260                |    0    |    0    |
|          |                mantissa_6_fu_384               |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|          |                zext_ln36_fu_148                |    0    |    0    |
|          |               zext_ln36_1_fu_164               |    0    |    0    |
|          |               zext_ln36_2_fu_175               |    0    |    0    |
|          |               zext_ln36_3_fu_196               |    0    |    0    |
|          |               zext_ln36_4_fu_212               |    0    |    0    |
|          |               zext_ln36_5_fu_223               |    0    |    0    |
|   zext   |                zext_ln15_fu_270                |    0    |    0    |
|          |                zext_ln510_fu_274               |    0    |    0    |
|          |  sh_prom_i_i_i_i_i_cast_cast_cast_cast_fu_314  |    0    |    0    |
|          |                zext_ln662_fu_338               |    0    |    0    |
|          |               zext_ln15_6_fu_394               |    0    |    0    |
|          |               zext_ln510_2_fu_398              |    0    |    0    |
|          | sh_prom_i_i_i_i_i64_cast_cast_cast_cast_fu_438 |    0    |    0    |
|          |               zext_ln662_6_fu_462              |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|          |                 tmp_177_fu_246                 |    0    |    0    |
|partselect|                 tmp_137_fu_342                 |    0    |    0    |
|          |                 tmp_179_fu_370                 |    0    |    0    |
|          |                 tmp_139_fu_466                 |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|   trunc  |                 tmp_178_fu_256                 |    0    |    0    |
|          |                 tmp_180_fu_380                 |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|          |                  isNeg_fu_284                  |    0    |    0    |
| bitselect|                 tmp_172_fu_330                 |    0    |    0    |
|          |                 isNeg_6_fu_408                 |    0    |    0    |
|          |                 tmp_176_fu_454                 |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|          |               sext_ln1311_fu_298               |    0    |    0    |
|   sext   |     sh_prom_i_i_i_i_i_cast_cast_cast_fu_310    |    0    |    0    |
|          |              sext_ln1311_6_fu_422              |    0    |    0    |
|          |    sh_prom_i_i_i_i_i64_cast_cast_cast_fu_434   |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|   Total  |                                                |    0    |   1170  |
|----------|------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------+--------+
|                                     |   FF   |
+-------------------------------------+--------+
|patches_superpoints_30_addr_4_reg_501|   10   |
| patches_superpoints_30_addr_reg_496 |   10   |
|patches_superpoints_31_addr_5_reg_511|   10   |
| patches_superpoints_31_addr_reg_506 |   10   |
|          sub_ln36_1_reg_521         |   64   |
|           sub_ln36_reg_516          |   64   |
+-------------------------------------+--------+
|                Total                |   168  |
+-------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_104 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_104 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_114 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_114 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_126    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_129    |  p0  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   296  ||  2.322  ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1170  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   54   |
|  Register |    -   |   168  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   168  |  1224  |
+-----------+--------+--------+--------+
