Analysis & Synthesis report for practica5
Mon May 03 22:17:20 2021
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |practica6|RISCV:i_RISCV|UnidadControl:i_Control|estado_act
 10. User-Specified and Inferred Latches
 11. General Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for RISCV:i_RISCV|Data_path:i_Path|ROM:i_ROM|altsyncram:memory_rtl_0|altsyncram_k571:auto_generated
 15. Source assignments for Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated
 16. Source assignments for Ram:i_RAM|ram_core:i_byte2|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated
 17. Source assignments for Ram:i_RAM|ram_core:i_byte1|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated
 18. Source assignments for Ram:i_RAM|ram_core:i_byte3|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated
 19. Parameter Settings for User Entity Instance: RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg
 20. Parameter Settings for User Entity Instance: RISCV:i_RISCV|Data_path:i_Path|ALU:i_ALU
 21. Parameter Settings for User Entity Instance: RISCV:i_RISCV|Data_path:i_Path|ALU:i_ALU|Sum_res:i1_sr
 22. Parameter Settings for User Entity Instance: Ram:i_RAM|ram_core:i_byte0
 23. Parameter Settings for User Entity Instance: Ram:i_RAM|ram_core:i_byte1
 24. Parameter Settings for User Entity Instance: Ram:i_RAM|ram_core:i_byte2
 25. Parameter Settings for User Entity Instance: Ram:i_RAM|ram_core:i_byte3
 26. Parameter Settings for Inferred Entity Instance: RISCV:i_RISCV|Data_path:i_Path|ROM:i_ROM|altsyncram:memory_rtl_0
 27. Parameter Settings for Inferred Entity Instance: Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0
 28. Parameter Settings for Inferred Entity Instance: Ram:i_RAM|ram_core:i_byte2|altsyncram:ram_block_rtl_0
 29. Parameter Settings for Inferred Entity Instance: Ram:i_RAM|ram_core:i_byte1|altsyncram:ram_block_rtl_0
 30. Parameter Settings for Inferred Entity Instance: Ram:i_RAM|ram_core:i_byte3|altsyncram:ram_block_rtl_0
 31. altsyncram Parameter Settings by Entity Instance
 32. Elapsed Time Per Partition
 33. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon May 03 22:17:20 2021           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; practica5                                       ;
; Top-level Entity Name              ; practica6                                       ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 3,516                                           ;
;     Total combinational functions  ; 2,476                                           ;
;     Dedicated logic registers      ; 1,157                                           ;
; Total registers                    ; 1157                                            ;
; Total pins                         ; 18                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 35,828                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; practica6          ; practica5          ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                        ;
+-------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path    ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                        ; Library ;
+-------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------+---------+
; practica6.vhd                       ; yes             ; User VHDL File                                        ; C:/altera/13.0sp1/SistemasDigitalesII/practica6/practica6.vhd                       ;         ;
; RISCV.vhd                           ; yes             ; User VHDL File                                        ; C:/altera/13.0sp1/SistemasDigitalesII/practica6/RISCV.vhd                           ;         ;
; UnidadControl.vhd                   ; yes             ; User VHDL File                                        ; C:/altera/13.0sp1/SistemasDigitalesII/practica6/UnidadControl.vhd                   ;         ;
; ALU.vhd                             ; yes             ; User VHDL File                                        ; C:/altera/13.0sp1/SistemasDigitalesII/practica6/ALU.vhd                             ;         ;
; ROM.vhd                             ; yes             ; User VHDL File                                        ; C:/altera/13.0sp1/SistemasDigitalesII/practica6/ROM.vhd                             ;         ;
; Data_path.vhd                       ; yes             ; User VHDL File                                        ; C:/altera/13.0sp1/SistemasDigitalesII/practica6/Data_path.vhd                       ;         ;
; BancoRegistros.vhd                  ; yes             ; User VHDL File                                        ; C:/altera/13.0sp1/SistemasDigitalesII/practica6/BancoRegistros.vhd                  ;         ;
; InmGen.vhd                          ; yes             ; User VHDL File                                        ; C:/altera/13.0sp1/SistemasDigitalesII/practica6/InmGen.vhd                          ;         ;
; Ram.vhd                             ; yes             ; User VHDL File                                        ; C:/altera/13.0sp1/SistemasDigitalesII/practica6/Ram.vhd                             ;         ;
; ram_core.vhd                        ; yes             ; User VHDL File                                        ; C:/altera/13.0sp1/SistemasDigitalesII/practica6/ram_core.vhd                        ;         ;
; sum_res.vhd                         ; yes             ; Auto-Found VHDL File                                  ; C:/altera/13.0sp1/SistemasDigitalesII/practica6/sum_res.vhd                         ;         ;
; altsyncram.tdf                      ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                    ;         ;
; stratix_ram_block.inc               ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc             ;         ;
; lpm_mux.inc                         ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                       ;         ;
; lpm_decode.inc                      ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                    ;         ;
; aglobal130.inc                      ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                    ;         ;
; a_rdenreg.inc                       ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                     ;         ;
; altrom.inc                          ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                        ;         ;
; altram.inc                          ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                        ;         ;
; altdpram.inc                        ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                      ;         ;
; db/altsyncram_k571.tdf              ; yes             ; Auto-Generated Megafunction                           ; C:/altera/13.0sp1/SistemasDigitalesII/practica6/db/altsyncram_k571.tdf              ;         ;
; db/practica5.ram0_rom_16bd8.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/altera/13.0sp1/SistemasDigitalesII/practica6/db/practica5.ram0_rom_16bd8.hdl.mif ;         ;
; db/altsyncram_utg1.tdf              ; yes             ; Auto-Generated Megafunction                           ; C:/altera/13.0sp1/SistemasDigitalesII/practica6/db/altsyncram_utg1.tdf              ;         ;
+-------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 3,516 ;
;                                             ;       ;
; Total combinational functions               ; 2476  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 1995  ;
;     -- 3 input functions                    ; 412   ;
;     -- <=2 input functions                  ; 69    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 2412  ;
;     -- arithmetic mode                      ; 64    ;
;                                             ;       ;
; Total registers                             ; 1157  ;
;     -- Dedicated logic registers            ; 1157  ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 18    ;
; Total memory bits                           ; 35828 ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 1219  ;
; Total fan-out                               ; 14612 ;
; Average fan-out                             ; 3.94  ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                     ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                        ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------+--------------+
; |practica6                                      ; 2476 (0)          ; 1157 (24)    ; 35828       ; 0            ; 0       ; 0         ; 18   ; 0            ; |practica6                                                                                                 ; work         ;
;    |RISCV:i_RISCV|                              ; 2419 (0)          ; 1133 (0)     ; 3060        ; 0            ; 0       ; 0         ; 0    ; 0            ; |practica6|RISCV:i_RISCV                                                                                   ; work         ;
;       |Data_path:i_Path|                        ; 2384 (1034)       ; 1118 (126)   ; 3060        ; 0            ; 0       ; 0         ; 0    ; 0            ; |practica6|RISCV:i_RISCV|Data_path:i_Path                                                                  ; work         ;
;          |ALU:i_ALU|                            ; 663 (593)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |practica6|RISCV:i_RISCV|Data_path:i_Path|ALU:i_ALU                                                        ; work         ;
;             |Sum_res:i1_sr|                     ; 70 (70)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |practica6|RISCV:i_RISCV|Data_path:i_Path|ALU:i_ALU|Sum_res:i1_sr                                          ; work         ;
;          |BancoRegistros:i_BancoReg|            ; 683 (683)         ; 992 (992)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |practica6|RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg                                        ; work         ;
;          |InmGen:i_genInm|                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |practica6|RISCV:i_RISCV|Data_path:i_Path|InmGen:i_genInm                                                  ; work         ;
;          |ROM:i_ROM|                            ; 0 (0)             ; 0 (0)        ; 3060        ; 0            ; 0       ; 0         ; 0    ; 0            ; |practica6|RISCV:i_RISCV|Data_path:i_Path|ROM:i_ROM                                                        ; work         ;
;             |altsyncram:memory_rtl_0|           ; 0 (0)             ; 0 (0)        ; 3060        ; 0            ; 0       ; 0         ; 0    ; 0            ; |practica6|RISCV:i_RISCV|Data_path:i_Path|ROM:i_ROM|altsyncram:memory_rtl_0                                ; work         ;
;                |altsyncram_k571:auto_generated| ; 0 (0)             ; 0 (0)        ; 3060        ; 0            ; 0       ; 0         ; 0    ; 0            ; |practica6|RISCV:i_RISCV|Data_path:i_Path|ROM:i_ROM|altsyncram:memory_rtl_0|altsyncram_k571:auto_generated ; work         ;
;       |UnidadControl:i_Control|                 ; 35 (35)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |practica6|RISCV:i_RISCV|UnidadControl:i_Control                                                           ; work         ;
;    |Ram:i_RAM|                                  ; 57 (57)           ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |practica6|Ram:i_RAM                                                                                       ; work         ;
;       |ram_core:i_byte0|                        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |practica6|Ram:i_RAM|ram_core:i_byte0                                                                      ; work         ;
;          |altsyncram:ram_block_rtl_0|           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |practica6|Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0                                           ; work         ;
;             |altsyncram_utg1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |practica6|Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated            ; work         ;
;       |ram_core:i_byte1|                        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |practica6|Ram:i_RAM|ram_core:i_byte1                                                                      ; work         ;
;          |altsyncram:ram_block_rtl_0|           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |practica6|Ram:i_RAM|ram_core:i_byte1|altsyncram:ram_block_rtl_0                                           ; work         ;
;             |altsyncram_utg1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |practica6|Ram:i_RAM|ram_core:i_byte1|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated            ; work         ;
;       |ram_core:i_byte2|                        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |practica6|Ram:i_RAM|ram_core:i_byte2                                                                      ; work         ;
;          |altsyncram:ram_block_rtl_0|           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |practica6|Ram:i_RAM|ram_core:i_byte2|altsyncram:ram_block_rtl_0                                           ; work         ;
;             |altsyncram_utg1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |practica6|Ram:i_RAM|ram_core:i_byte2|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated            ; work         ;
;       |ram_core:i_byte3|                        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |practica6|Ram:i_RAM|ram_core:i_byte3                                                                      ; work         ;
;          |altsyncram:ram_block_rtl_0|           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |practica6|Ram:i_RAM|ram_core:i_byte3|altsyncram:ram_block_rtl_0                                           ; work         ;
;             |altsyncram_utg1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |practica6|Ram:i_RAM|ram_core:i_byte3|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated            ; work         ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------------------------------+
; Name                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                 ;
+------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------------------------------+
; RISCV:i_RISCV|Data_path:i_Path|ROM:i_ROM|altsyncram:memory_rtl_0|altsyncram_k571:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 102          ; 32           ; --           ; --           ; 3264 ; db/practica5.ram0_ROM_16bd8.hdl.mif ;
; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; None                                ;
; Ram:i_RAM|ram_core:i_byte1|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; None                                ;
; Ram:i_RAM|ram_core:i_byte2|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; None                                ;
; Ram:i_RAM|ram_core:i_byte3|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; None                                ;
+------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |practica6|RISCV:i_RISCV|UnidadControl:i_Control|estado_act                                                                                                                                                                                                                             ;
+--------------------+-----------------+----------------+-----------------+----------------+------------------+----------------+----------------+--------------------+------------------+-------------------+------------------+-----------------+------------------+------------------+------------------+
; Name               ; estado_act.Jalr ; estado_act.Jal ; estado_act.Inm3 ; estado_act.lw5 ; estado_act.Arit4 ; estado_act.sw4 ; estado_act.lw4 ; estado_act.SalCond ; estado_act.Arit3 ; estado_act.auipc3 ; estado_act.lwsw3 ; estado_act.lui3 ; estado_act.Decod ; estado_act.Fetch ; estado_act.Reset ;
+--------------------+-----------------+----------------+-----------------+----------------+------------------+----------------+----------------+--------------------+------------------+-------------------+------------------+-----------------+------------------+------------------+------------------+
; estado_act.Reset   ; 0               ; 0              ; 0               ; 0              ; 0                ; 0              ; 0              ; 0                  ; 0                ; 0                 ; 0                ; 0               ; 0                ; 0                ; 0                ;
; estado_act.Fetch   ; 0               ; 0              ; 0               ; 0              ; 0                ; 0              ; 0              ; 0                  ; 0                ; 0                 ; 0                ; 0               ; 0                ; 1                ; 1                ;
; estado_act.Decod   ; 0               ; 0              ; 0               ; 0              ; 0                ; 0              ; 0              ; 0                  ; 0                ; 0                 ; 0                ; 0               ; 1                ; 0                ; 1                ;
; estado_act.lui3    ; 0               ; 0              ; 0               ; 0              ; 0                ; 0              ; 0              ; 0                  ; 0                ; 0                 ; 0                ; 1               ; 0                ; 0                ; 1                ;
; estado_act.lwsw3   ; 0               ; 0              ; 0               ; 0              ; 0                ; 0              ; 0              ; 0                  ; 0                ; 0                 ; 1                ; 0               ; 0                ; 0                ; 1                ;
; estado_act.auipc3  ; 0               ; 0              ; 0               ; 0              ; 0                ; 0              ; 0              ; 0                  ; 0                ; 1                 ; 0                ; 0               ; 0                ; 0                ; 1                ;
; estado_act.Arit3   ; 0               ; 0              ; 0               ; 0              ; 0                ; 0              ; 0              ; 0                  ; 1                ; 0                 ; 0                ; 0               ; 0                ; 0                ; 1                ;
; estado_act.SalCond ; 0               ; 0              ; 0               ; 0              ; 0                ; 0              ; 0              ; 1                  ; 0                ; 0                 ; 0                ; 0               ; 0                ; 0                ; 1                ;
; estado_act.lw4     ; 0               ; 0              ; 0               ; 0              ; 0                ; 0              ; 1              ; 0                  ; 0                ; 0                 ; 0                ; 0               ; 0                ; 0                ; 1                ;
; estado_act.sw4     ; 0               ; 0              ; 0               ; 0              ; 0                ; 1              ; 0              ; 0                  ; 0                ; 0                 ; 0                ; 0               ; 0                ; 0                ; 1                ;
; estado_act.Arit4   ; 0               ; 0              ; 0               ; 0              ; 1                ; 0              ; 0              ; 0                  ; 0                ; 0                 ; 0                ; 0               ; 0                ; 0                ; 1                ;
; estado_act.lw5     ; 0               ; 0              ; 0               ; 1              ; 0                ; 0              ; 0              ; 0                  ; 0                ; 0                 ; 0                ; 0               ; 0                ; 0                ; 1                ;
; estado_act.Inm3    ; 0               ; 0              ; 1               ; 0              ; 0                ; 0              ; 0              ; 0                  ; 0                ; 0                 ; 0                ; 0               ; 0                ; 0                ; 1                ;
; estado_act.Jal     ; 0               ; 1              ; 0               ; 0              ; 0                ; 0              ; 0              ; 0                  ; 0                ; 0                 ; 0                ; 0               ; 0                ; 0                ; 1                ;
; estado_act.Jalr    ; 1               ; 0              ; 0               ; 0              ; 0                ; 0              ; 0              ; 0                  ; 0                ; 0                 ; 0                ; 0               ; 0                ; 0                ; 1                ;
+--------------------+-----------------+----------------+-----------------+----------------+------------------+----------------+----------------+--------------------+------------------+-------------------+------------------+-----------------+------------------+------------------+------------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; Ram:i_RAM|we_b[0]                                  ; Ram:i_RAM|Decoder0  ; yes                    ;
; Ram:i_RAM|we_b[2]                                  ; Ram:i_RAM|Decoder0  ; yes                    ;
; Ram:i_RAM|we_b[1]                                  ; Ram:i_RAM|Decoder0  ; yes                    ;
; Ram:i_RAM|we_b[3]                                  ; Ram:i_RAM|Decoder0  ; yes                    ;
; Number of user-specified and inferred latches = 4  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1157  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 1157  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1094  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                        ;
+------------------------------------------------------+-------------------------------------------------------+------+
; Register Name                                        ; Megafunction                                          ; Type ;
+------------------------------------------------------+-------------------------------------------------------+------+
; RISCV:i_RISCV|Data_path:i_Path|ROM:i_ROM|data[2..31] ; RISCV:i_RISCV|Data_path:i_Path|ROM:i_ROM|memory_rtl_0 ; RAM  ;
; Ram:i_RAM|ram_core:i_byte0|dout[0..7]                ; Ram:i_RAM|ram_core:i_byte0|ram_block_rtl_0            ; RAM  ;
; Ram:i_RAM|ram_core:i_byte2|dout[0..7]                ; Ram:i_RAM|ram_core:i_byte2|ram_block_rtl_0            ; RAM  ;
; Ram:i_RAM|ram_core:i_byte1|dout[0..7]                ; Ram:i_RAM|ram_core:i_byte1|ram_block_rtl_0            ; RAM  ;
; Ram:i_RAM|ram_core:i_byte3|dout[0..7]                ; Ram:i_RAM|ram_core:i_byte3|ram_block_rtl_0            ; RAM  ;
+------------------------------------------------------+-------------------------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; 3:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |practica6|RISCV:i_RISCV|Data_path:i_Path|pc_out[11]                      ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |practica6|RISCV:i_RISCV|UnidadControl:i_Control|estado_sig               ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |practica6|RISCV:i_RISCV|Data_path:i_Path|b[11]                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |practica6|RISCV:i_RISCV|Data_path:i_Path|InmGen:i_genInm|inm[1]          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |practica6|RISCV:i_RISCV|Data_path:i_Path|pc_in[7]                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |practica6|Ram:i_RAM|ram3[7]                                              ;
; 32:1               ; 8 bits    ; 168 LEs       ; 48 LEs               ; 120 LEs                ; No         ; |practica6|RISCV:i_RISCV|UnidadControl:i_Control|estado_sig               ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |practica6|RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|Mux54 ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |practica6|RISCV:i_RISCV|Data_path:i_Path|Mux6                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |practica6|RISCV:i_RISCV|Data_path:i_Path|Mux17                           ;
; 35:1               ; 32 bits   ; 736 LEs       ; 704 LEs              ; 32 LEs                 ; No         ; |practica6|RISCV:i_RISCV|Data_path:i_Path|a[9]                            ;
; 19:1               ; 8 bits    ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |practica6|RISCV:i_RISCV|Data_path:i_Path|ALU:i_ALU|Mux23                 ;
; 20:1               ; 7 bits    ; 91 LEs        ; 56 LEs               ; 35 LEs                 ; No         ; |practica6|RISCV:i_RISCV|Data_path:i_Path|ALU:i_ALU|Mux9                  ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; No         ; |practica6|RISCV:i_RISCV|Data_path:i_Path|ALU:i_ALU|Mux25                 ;
; 21:1               ; 4 bits    ; 56 LEs        ; 36 LEs               ; 20 LEs                 ; No         ; |practica6|RISCV:i_RISCV|Data_path:i_Path|ALU:i_ALU|Mux4                  ;
; 21:1               ; 2 bits    ; 28 LEs        ; 18 LEs               ; 10 LEs                 ; No         ; |practica6|RISCV:i_RISCV|Data_path:i_Path|ALU:i_ALU|Mux28                 ;
; 22:1               ; 2 bits    ; 28 LEs        ; 18 LEs               ; 10 LEs                 ; No         ; |practica6|RISCV:i_RISCV|Data_path:i_Path|ALU:i_ALU|Mux3                  ;
; 10:1               ; 6 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |practica6|RISCV:i_RISCV|Data_path:i_Path|Mux26                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RISCV:i_RISCV|Data_path:i_Path|ROM:i_ROM|altsyncram:memory_rtl_0|altsyncram_k571:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for Ram:i_RAM|ram_core:i_byte2|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for Ram:i_RAM|ram_core:i_byte1|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for Ram:i_RAM|ram_core:i_byte3|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; length         ; 32    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV:i_RISCV|Data_path:i_Path|ALU:i_ALU ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; generic_length ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV:i_RISCV|Data_path:i_Path|ALU:i_ALU|Sum_res:i1_sr ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; generic_length ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Ram:i_RAM|ram_core:i_byte0 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; g_data_width   ; 8     ; Signed Integer                                 ;
; g_addr_width   ; 10    ; Signed Integer                                 ;
; g_depth        ; 1024  ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Ram:i_RAM|ram_core:i_byte1 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; g_data_width   ; 8     ; Signed Integer                                 ;
; g_addr_width   ; 10    ; Signed Integer                                 ;
; g_depth        ; 1024  ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Ram:i_RAM|ram_core:i_byte2 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; g_data_width   ; 8     ; Signed Integer                                 ;
; g_addr_width   ; 10    ; Signed Integer                                 ;
; g_depth        ; 1024  ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Ram:i_RAM|ram_core:i_byte3 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; g_data_width   ; 8     ; Signed Integer                                 ;
; g_addr_width   ; 10    ; Signed Integer                                 ;
; g_depth        ; 1024  ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RISCV:i_RISCV|Data_path:i_Path|ROM:i_ROM|altsyncram:memory_rtl_0 ;
+------------------------------------+-------------------------------------+----------------------------------------+
; Parameter Name                     ; Value                               ; Type                                   ;
+------------------------------------+-------------------------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                   ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                                  ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                 ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                                  ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                 ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                                   ; Untyped                                ;
; OPERATION_MODE                     ; ROM                                 ; Untyped                                ;
; WIDTH_A                            ; 32                                  ; Untyped                                ;
; WIDTHAD_A                          ; 7                                   ; Untyped                                ;
; NUMWORDS_A                         ; 102                                 ; Untyped                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                        ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                                ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                                ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                                ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                                ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                                ; Untyped                                ;
; WIDTH_B                            ; 1                                   ; Untyped                                ;
; WIDTHAD_B                          ; 1                                   ; Untyped                                ;
; NUMWORDS_B                         ; 1                                   ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1                              ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                              ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1                              ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1                              ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                        ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1                              ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                                ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                                ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                                ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                                ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                                ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                                ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                                   ; Untyped                                ;
; WIDTH_BYTEENA_B                    ; 1                                   ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                                ; Untyped                                ;
; BYTE_SIZE                          ; 8                                   ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                           ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                ; Untyped                                ;
; INIT_FILE                          ; db/practica5.ram0_ROM_16bd8.hdl.mif ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                              ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                                   ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                              ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                              ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                              ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                              ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                     ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                     ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                               ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                               ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                                   ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone II                          ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_k571                     ; Untyped                                ;
+------------------------------------+-------------------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                    ;
; WIDTH_A                            ; 8                    ; Untyped                                    ;
; WIDTHAD_A                          ; 10                   ; Untyped                                    ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 8                    ; Untyped                                    ;
; WIDTHAD_B                          ; 10                   ; Untyped                                    ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_utg1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Ram:i_RAM|ram_core:i_byte2|altsyncram:ram_block_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                    ;
; WIDTH_A                            ; 8                    ; Untyped                                    ;
; WIDTHAD_A                          ; 10                   ; Untyped                                    ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 8                    ; Untyped                                    ;
; WIDTHAD_B                          ; 10                   ; Untyped                                    ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_utg1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Ram:i_RAM|ram_core:i_byte1|altsyncram:ram_block_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                    ;
; WIDTH_A                            ; 8                    ; Untyped                                    ;
; WIDTHAD_A                          ; 10                   ; Untyped                                    ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 8                    ; Untyped                                    ;
; WIDTHAD_B                          ; 10                   ; Untyped                                    ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_utg1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Ram:i_RAM|ram_core:i_byte3|altsyncram:ram_block_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                    ;
; WIDTH_A                            ; 8                    ; Untyped                                    ;
; WIDTHAD_A                          ; 10                   ; Untyped                                    ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 8                    ; Untyped                                    ;
; WIDTHAD_B                          ; 10                   ; Untyped                                    ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_utg1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                             ;
+-------------------------------------------+------------------------------------------------------------------+
; Name                                      ; Value                                                            ;
+-------------------------------------------+------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                ;
; Entity Instance                           ; RISCV:i_RISCV|Data_path:i_Path|ROM:i_ROM|altsyncram:memory_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 32                                                               ;
;     -- NUMWORDS_A                         ; 102                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 8                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 8                                                                ;
;     -- NUMWORDS_B                         ; 1024                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                         ;
; Entity Instance                           ; Ram:i_RAM|ram_core:i_byte2|altsyncram:ram_block_rtl_0            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 8                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 8                                                                ;
;     -- NUMWORDS_B                         ; 1024                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                         ;
; Entity Instance                           ; Ram:i_RAM|ram_core:i_byte1|altsyncram:ram_block_rtl_0            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 8                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 8                                                                ;
;     -- NUMWORDS_B                         ; 1024                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                         ;
; Entity Instance                           ; Ram:i_RAM|ram_core:i_byte3|altsyncram:ram_block_rtl_0            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 8                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 8                                                                ;
;     -- NUMWORDS_B                         ; 1024                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                         ;
+-------------------------------------------+------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon May 03 22:17:09 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off practica5 -c practica5
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file practica6.vhd
    Info (12022): Found design unit 1: practica6-structural
    Info (12023): Found entity 1: practica6
Info (12021): Found 2 design units, including 1 entities, in source file riscv.vhd
    Info (12022): Found design unit 1: RISCV-structural
    Info (12023): Found entity 1: RISCV
Info (12021): Found 2 design units, including 1 entities, in source file unidadcontrol.vhd
    Info (12022): Found design unit 1: UnidadControl-behavioral
    Info (12023): Found entity 1: UnidadControl
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU-behavioral
    Info (12023): Found entity 1: ALU
Info (12021): Found 2 design units, including 1 entities, in source file rom.vhd
    Info (12022): Found design unit 1: ROM-Behavioural
    Info (12023): Found entity 1: ROM
Info (12021): Found 2 design units, including 1 entities, in source file data_path.vhd
    Info (12022): Found design unit 1: Data_path-structural
    Info (12023): Found entity 1: Data_path
Info (12021): Found 2 design units, including 1 entities, in source file bancoregistros.vhd
    Info (12022): Found design unit 1: BancoRegistros-behavioral
    Info (12023): Found entity 1: BancoRegistros
Info (12021): Found 2 design units, including 1 entities, in source file inmgen.vhd
    Info (12022): Found design unit 1: InmGen-behavioral
    Info (12023): Found entity 1: InmGen
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd
    Info (12022): Found design unit 1: Ram-arch_ram
    Info (12023): Found entity 1: Ram
Info (12021): Found 2 design units, including 1 entities, in source file ram_core.vhd
    Info (12022): Found design unit 1: ram_core-behavioral
    Info (12023): Found entity 1: ram_core
Info (12127): Elaborating entity "practica6" for the top level hierarchy
Info (12128): Elaborating entity "RISCV" for hierarchy "RISCV:i_RISCV"
Info (12128): Elaborating entity "UnidadControl" for hierarchy "RISCV:i_RISCV|UnidadControl:i_Control"
Warning (10492): VHDL Process Statement warning at UnidadControl.vhd(146): signal "opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at UnidadControl.vhd(151): signal "ir_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at UnidadControl.vhd(152): signal "ir_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at UnidadControl.vhd(154): signal "ir_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at UnidadControl.vhd(166): signal "ir_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at UnidadControl.vhd(180): signal "ir_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at UnidadControl.vhd(181): signal "ir_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at UnidadControl.vhd(184): signal "ir_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "Data_path" for hierarchy "RISCV:i_RISCV|Data_path:i_Path"
Warning (10492): VHDL Process Statement warning at Data_path.vhd(62): signal "reset_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Data_path.vhd(82): signal "reset_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Data_path.vhd(149): signal "reset_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "ROM" for hierarchy "RISCV:i_RISCV|Data_path:i_Path|ROM:i_ROM"
Info (12128): Elaborating entity "InmGen" for hierarchy "RISCV:i_RISCV|Data_path:i_Path|InmGen:i_genInm"
Info (12128): Elaborating entity "BancoRegistros" for hierarchy "RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg"
Warning (10631): VHDL Process Statement warning at BancoRegistros.vhd(23): inferring latch(es) for signal or variable "reg", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "reg[0][0]" at BancoRegistros.vhd(23)
Info (10041): Inferred latch for "reg[0][1]" at BancoRegistros.vhd(23)
Info (10041): Inferred latch for "reg[0][2]" at BancoRegistros.vhd(23)
Info (10041): Inferred latch for "reg[0][3]" at BancoRegistros.vhd(23)
Info (10041): Inferred latch for "reg[0][4]" at BancoRegistros.vhd(23)
Info (10041): Inferred latch for "reg[0][5]" at BancoRegistros.vhd(23)
Info (10041): Inferred latch for "reg[0][6]" at BancoRegistros.vhd(23)
Info (10041): Inferred latch for "reg[0][7]" at BancoRegistros.vhd(23)
Info (10041): Inferred latch for "reg[0][8]" at BancoRegistros.vhd(23)
Info (10041): Inferred latch for "reg[0][9]" at BancoRegistros.vhd(23)
Info (10041): Inferred latch for "reg[0][10]" at BancoRegistros.vhd(23)
Info (10041): Inferred latch for "reg[0][11]" at BancoRegistros.vhd(23)
Info (10041): Inferred latch for "reg[0][12]" at BancoRegistros.vhd(23)
Info (10041): Inferred latch for "reg[0][13]" at BancoRegistros.vhd(23)
Info (10041): Inferred latch for "reg[0][14]" at BancoRegistros.vhd(23)
Info (10041): Inferred latch for "reg[0][15]" at BancoRegistros.vhd(23)
Info (10041): Inferred latch for "reg[0][16]" at BancoRegistros.vhd(23)
Info (10041): Inferred latch for "reg[0][17]" at BancoRegistros.vhd(23)
Info (10041): Inferred latch for "reg[0][18]" at BancoRegistros.vhd(23)
Info (10041): Inferred latch for "reg[0][19]" at BancoRegistros.vhd(23)
Info (10041): Inferred latch for "reg[0][20]" at BancoRegistros.vhd(23)
Info (10041): Inferred latch for "reg[0][21]" at BancoRegistros.vhd(23)
Info (10041): Inferred latch for "reg[0][22]" at BancoRegistros.vhd(23)
Info (10041): Inferred latch for "reg[0][23]" at BancoRegistros.vhd(23)
Info (10041): Inferred latch for "reg[0][24]" at BancoRegistros.vhd(23)
Info (10041): Inferred latch for "reg[0][25]" at BancoRegistros.vhd(23)
Info (10041): Inferred latch for "reg[0][26]" at BancoRegistros.vhd(23)
Info (10041): Inferred latch for "reg[0][27]" at BancoRegistros.vhd(23)
Info (10041): Inferred latch for "reg[0][28]" at BancoRegistros.vhd(23)
Info (10041): Inferred latch for "reg[0][29]" at BancoRegistros.vhd(23)
Info (10041): Inferred latch for "reg[0][30]" at BancoRegistros.vhd(23)
Info (10041): Inferred latch for "reg[0][31]" at BancoRegistros.vhd(23)
Info (12128): Elaborating entity "ALU" for hierarchy "RISCV:i_RISCV|Data_path:i_Path|ALU:i_ALU"
Warning (12125): Using design file sum_res.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: Sum_res-behavioral
    Info (12023): Found entity 1: Sum_res
Info (12128): Elaborating entity "Sum_res" for hierarchy "RISCV:i_RISCV|Data_path:i_Path|ALU:i_ALU|Sum_res:i1_sr"
Info (12128): Elaborating entity "Ram" for hierarchy "Ram:i_RAM"
Info (10041): Inferred latch for "we_b[0]" at Ram.vhd(28)
Info (10041): Inferred latch for "we_b[1]" at Ram.vhd(28)
Info (10041): Inferred latch for "we_b[2]" at Ram.vhd(28)
Info (10041): Inferred latch for "we_b[3]" at Ram.vhd(28)
Info (12128): Elaborating entity "ram_core" for hierarchy "Ram:i_RAM|ram_core:i_byte0"
Info (19000): Inferred 5 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RISCV:i_RISCV|Data_path:i_Path|ROM:i_ROM|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 102
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/practica5.ram0_ROM_16bd8.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Ram:i_RAM|ram_core:i_byte0|ram_block_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Ram:i_RAM|ram_core:i_byte2|ram_block_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Ram:i_RAM|ram_core:i_byte1|ram_block_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Ram:i_RAM|ram_core:i_byte3|ram_block_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "RISCV:i_RISCV|Data_path:i_Path|ROM:i_ROM|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "RISCV:i_RISCV|Data_path:i_Path|ROM:i_ROM|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "102"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/practica5.ram0_ROM_16bd8.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k571.tdf
    Info (12023): Found entity 1: altsyncram_k571
Info (12130): Elaborated megafunction instantiation "Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0"
Info (12133): Instantiated megafunction "Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_utg1.tdf
    Info (12023): Found entity 1: altsyncram_utg1
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "RISCV:i_RISCV|Data_path:i_Path|ROM:i_ROM|altsyncram:memory_rtl_0|altsyncram_k571:auto_generated|ram_block1a0"
        Warning (14320): Synthesized away node "RISCV:i_RISCV|Data_path:i_Path|ROM:i_ROM|altsyncram:memory_rtl_0|altsyncram_k571:auto_generated|ram_block1a1"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3660 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 8 output pins
    Info (21061): Implemented 3580 logic cells
    Info (21064): Implemented 62 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 4654 megabytes
    Info: Processing ended: Mon May 03 22:17:20 2021
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:11


