---
title: "Arm64 (AArch64) ã®FPCRã«Cè¨€èªã‹ã‚‰ã‚¢ã‚¯ã‚»ã‚¹ã™ã‚‹"
emoji: "ğŸ”–"
type: "tech" # tech: æŠ€è¡“è¨˜äº‹ / idea: ã‚¢ã‚¤ãƒ‡ã‚¢
topics: ["arm64", "aarch64"]
published: true
---

Arm64 (AArch64) ã§æµ®å‹•å°æ•°ç‚¹æ•°ã«é–¢ã™ã‚‹æŒ™å‹•ã‚’å¤‰ãˆã‚‹ã«ã¯FPCR (Floating-Point Control Register) ã‚’è§¦ã‚Šã¾ã™ã€‚FPCRã§åˆ¶å¾¡ã§ãã‚‹ä»£è¡¨çš„ãªé …ç›®ã¯ä¸¸ã‚ãƒ¢ãƒ¼ãƒ‰ã§ã™ãŒã€ä»–ã«ã‚‚ãƒˆãƒ©ãƒƒãƒ—ã®åˆ¶å¾¡ã‚„éæ­£è¦åŒ–æ•°ã®flush to zeroã®æœ‰åŠ¹åŒ–ã€NaNã®ãƒšã‚¤ãƒ­ãƒ¼ãƒ‰ã®ä¼æ’­æ–¹æ³•ã®å¤‰æ›´ãªã©ã€è‰²ã€…ã‚ã‚Šã¾ã™ã€‚

32ãƒ“ãƒƒãƒˆArm (AArch32) ã®é ƒã¯FPSCR (Floating-Point Status and Control Register) ã¨è¨€ã£ã¦æµ®å‹•å°æ•°ç‚¹æ•°ä¾‹å¤–ã®çŠ¶æ…‹ãƒ•ãƒ©ã‚°ã‚‚åŒã˜ãƒ¬ã‚¸ã‚¹ã‚¿ãƒ¼ã§ç®¡ç†ã•ã‚Œã¦ã„ã¾ã—ãŸãŒã€64ãƒ“ãƒƒãƒˆåŒ–ã«ã‚ãŸã£ã¦çŠ¶æ…‹ãƒ•ãƒ©ã‚°ã¯FPSRã¨ã„ã†åˆ¥ã®ãƒ¬ã‚¸ã‚¹ã‚¿ãƒ¼ã«åˆ†é›¢ã•ã‚Œã¾ã—ãŸã€‚

Arm64ã®FPCRã¯64ãƒ“ãƒƒãƒˆã®å¹…ãŒã‚ã‚Šã¾ã™ãŒã€åŸ·ç­†æ™‚ç‚¹ã§ã¯ä½¿ç”¨ã•ã‚Œã¦ã„ã‚‹éƒ¨åˆ†ã¯ä¸‹ä½32ãƒ“ãƒƒãƒˆã«åã¾ã£ã¦ãŠã‚Šã€ä¸Šä½32ãƒ“ãƒƒãƒˆã¯reservedã¨ãªã£ã¦ã„ã¾ã™ã€‚

# ACLE (Arm C Language Extensions)

Armã®Cæ‹¡å¼µã€ACLEã«å¯¾å¿œã—ãŸå‡¦ç†ç³»ã§ã¯ `__arm_rsr64`, `__arm_wsr64` ãªã©ã®çµ„ã¿è¾¼ã¿é–¢æ•°ã‚’ä½¿ã£ã¦FPCRã‚’å«ã‚€ç‰¹æ®Šãªãƒ¬ã‚¸ã‚¹ã‚¿ãƒ¼ã«ã‚¢ã‚¯ã‚»ã‚¹ã§ãã¾ã™ã€‚å¼•æ•°ã«æ–‡å­—åˆ—ã¨ã—ã¦ãƒ¬ã‚¸ã‚¹ã‚¿ãƒ¼åã‚’ä¸ãˆã¾ã™ã€‚

* [Arm C Language Extensions > Special register intrinsics](https://arm-software.github.io/acle/main/acle.html#special-register-intrinsics)

åŸ·ç­†æ™‚ç‚¹ã§ã¯ClangãŒã“ã‚Œã‚‰ã®çµ„ã¿è¾¼ã¿é–¢æ•°ã«å¯¾å¿œã—ã¦ã„ã¾ã™ã€‚GCCã¨MSVCã¯æœªå¯¾å¿œã§ã™ã€‚

ä½¿ç”¨ä¾‹ï¼š

```c
#include <arm_acle.h>

__attribute__((always_inline))
uint64_t get_fpcr(void)
{
    return __arm_rsr64("fpcr");
}
__attribute__((always_inline))
void set_fpcr(uint64_t x)
{
    __arm_wsr64("fpcr", x);
}
```

FPSRã«ã‚‚åŒæ§˜ã®æ–¹æ³•ã§ã‚¢ã‚¯ã‚»ã‚¹ã§ãã¾ã™ã€‚

# GCC

ç¾åœ¨ã®GCCã¯ACLEã®å¯¾å¿œãŒéƒ¨åˆ†çš„ã§ã€ç‰¹ã« `__arm_rsr64`, `__arm_wsr64` ã«ã¯å¯¾å¿œã—ã¦ã„ã¾ã›ã‚“ã€‚ä»£ã‚ã‚Šã«ã€FPCRã‚„FPSRã«ã‚¢ã‚¯ã‚»ã‚¹ã™ã‚‹ãŸã‚ã®çµ„ã¿è¾¼ã¿é–¢æ•°ã‚’æä¾›ã—ã¦ã„ã¾ã™ã€‚

* [AArch64 Built-in Functions (Using the GNU Compiler Collection (GCC))](https://gcc.gnu.org/onlinedocs/gcc/AArch64-Built-in-Functions.html)

ãƒ•ãƒ«ã®64ãƒ“ãƒƒãƒˆå¹…ã«ã‚¢ã‚¯ã‚»ã‚¹ã§ãã‚‹ `__builtin_aarch64_{get,set}_fpcr64` ãŒè¿½åŠ ã•ã‚ŒãŸã®ã¯GCC 11ã§ã€ãã‚Œä»¥å‰ã¯ `__builtin_aarch64_{get,set}_fpcr` ã§FPCRã®ä¸‹ä½32ãƒ“ãƒƒãƒˆã—ã‹ã‚¢ã‚¯ã‚»ã‚¹ã§ãã¾ã›ã‚“ã§ã—ãŸã€‚`__builtin_aarch64_{get,set}_fpcr` ãŒå®Ÿè£…ã•ã‚ŒãŸã®ã¯GCC 5ã§ã™ã€‚

ã¡ãªã¿ã«ã€GCC 10ä»¥é™ã§ã¯ `__has_builtin` ãŒä½¿ãˆã‚‹ã®ã§ã€ãã‚Œã§ `__builtin_aarch64_{get,set}_fpcr64` ã‚’æ¤œå‡ºã™ã‚‹ã“ã¨ã‚‚ã§ãã¾ã™ã€‚

ä½¿ç”¨ä¾‹ï¼š

```c
__attribute__((always_inline))
uint64_t get_fpcr(void)
{
#if __GNUC__ >= 11
    return __builtin_aarch64_get_fpcr64();
#elif __GNUC__ >= 5
    return (uint64_t)__builtin_aarch64_get_fpcr();
#else
#error unsupported compiler
#endif
}
__attribute__((always_inline))
void set_fpcr(uint64_t x)
{
#if __GNUC__ >= 11
    __builtin_aarch64_set_fpcr64(x);
#elif __GNUC__ >= 5
    __builtin_aarch64_set_fpcr((unsigned long)x);
#else
#error unsupported compiler
#endif
}
```

# ã‚¤ãƒ³ãƒ©ã‚¤ãƒ³ã‚¢ã‚»ãƒ³ãƒ–ãƒªãƒ¼

GCCã¨Clangã®ã©ã¡ã‚‰ã§ã‚‚ä½¿ãˆã‚‹æ–¹æ³•ã¨ã—ã¦ã€ã‚¤ãƒ³ãƒ©ã‚¤ãƒ³ã‚¢ã‚»ãƒ³ãƒ–ãƒªãƒ¼ãŒã‚ã‚Šã¾ã™ã€‚ç­†è€…ãŒ `__arm_rsr64`, `__arm_wsr64` ã®å­˜åœ¨ã‚’çŸ¥ã‚‹ã¾ã§ã¯Clangå‘ã‘ã«ã¯ã“ã‚Œã‚’ä½¿ã£ã¦ã„ãŸã®ã§ã€ã“ã“ã§ä¾›é¤Šã—ã¦ãŠãã¾ã™ã€‚

```c
__attribute__((always_inline))
uint64_t get_fpcr(void)
{
    uint64_t fpcr;
    asm volatile("mrs %0, fpcr" : "=r"(fpcr));
    return fpcr;
}
__attribute__((always_inline))
void set_fpcr(uint64_t x)
{
    asm volatile("msr fpcr, %0" : : "r"(x));
}
```

---

ã‚³ãƒ³ãƒ‘ã‚¤ãƒ©ãƒ¼é–“ã§å…±é€šã™ã‚‹æ–¹æ³•ãŒä½¿ãˆãªã„ã¨é¢å€’ã§ã™ã­ã€‚ãªã‚“ã¨ã‹ã—ã¦ãã‚Œã€‚
