#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000020a35989f80 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v0000020a35bf0dc0_0 .net "PC", 31 0, L_0000020a35c762c0;  1 drivers
v0000020a35bef1a0_0 .net "cycles_consumed", 31 0, v0000020a35beed40_0;  1 drivers
v0000020a35bf0820_0 .var "input_clk", 0 0;
v0000020a35bf0460_0 .var "rst", 0 0;
S_0000020a359996a0 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_0000020a35989f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_0000020a35b2fe10 .functor NOR 1, v0000020a35bf0820_0, v0000020a35bdee50_0, C4<0>, C4<0>;
L_0000020a35b30f20 .functor AND 1, v0000020a35bc4430_0, v0000020a35bc3210_0, C4<1>, C4<1>;
L_0000020a35b30200 .functor AND 1, L_0000020a35b30f20, L_0000020a35bf0500, C4<1>, C4<1>;
L_0000020a35b30270 .functor AND 1, v0000020a35bb41d0_0, v0000020a35bb4bd0_0, C4<1>, C4<1>;
L_0000020a35b2fb00 .functor AND 1, L_0000020a35b30270, L_0000020a35bf0000, C4<1>, C4<1>;
L_0000020a35b2ff60 .functor AND 1, v0000020a35bdeb30_0, v0000020a35be0f70_0, C4<1>, C4<1>;
L_0000020a35b31000 .functor AND 1, L_0000020a35b2ff60, L_0000020a35bf05a0, C4<1>, C4<1>;
L_0000020a35b30c10 .functor AND 1, v0000020a35bc4430_0, v0000020a35bc3210_0, C4<1>, C4<1>;
L_0000020a35b30c80 .functor AND 1, L_0000020a35b30c10, L_0000020a35bf0aa0, C4<1>, C4<1>;
L_0000020a35b30350 .functor AND 1, v0000020a35bb41d0_0, v0000020a35bb4bd0_0, C4<1>, C4<1>;
L_0000020a35b31380 .functor AND 1, L_0000020a35b30350, L_0000020a35bf0b40, C4<1>, C4<1>;
L_0000020a35b303c0 .functor AND 1, v0000020a35bdeb30_0, v0000020a35be0f70_0, C4<1>, C4<1>;
L_0000020a35b30040 .functor AND 1, L_0000020a35b303c0, L_0000020a35bf0e60, C4<1>, C4<1>;
L_0000020a35bf4b60 .functor NOT 1, L_0000020a35b2fe10, C4<0>, C4<0>, C4<0>;
L_0000020a35bf5e30 .functor NOT 1, L_0000020a35b2fe10, C4<0>, C4<0>, C4<0>;
L_0000020a35c5a580 .functor NOT 1, L_0000020a35b2fe10, C4<0>, C4<0>, C4<0>;
L_0000020a35c5bb60 .functor NOT 1, L_0000020a35b2fe10, C4<0>, C4<0>, C4<0>;
L_0000020a35c5bbd0 .functor NOT 1, L_0000020a35b2fe10, C4<0>, C4<0>, C4<0>;
L_0000020a35c762c0 .functor BUFZ 32, v0000020a35bdc290_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020a35be11f0_0 .net "EX1_ALU_OPER1", 31 0, L_0000020a35bf61b0;  1 drivers
v0000020a35be1790_0 .net "EX1_ALU_OPER2", 31 0, L_0000020a35c5a5f0;  1 drivers
v0000020a35be1290_0 .net "EX1_PC", 31 0, v0000020a35bc2c70_0;  1 drivers
v0000020a35be1470_0 .net "EX1_PFC", 31 0, v0000020a35bc10f0_0;  1 drivers
v0000020a35be1510_0 .net "EX1_PFC_to_IF", 31 0, L_0000020a35bed120;  1 drivers
v0000020a35be1830_0 .net "EX1_forward_to_B", 31 0, v0000020a35bc29f0_0;  1 drivers
v0000020a35be15b0_0 .net "EX1_is_beq", 0 0, v0000020a35bc1870_0;  1 drivers
v0000020a35be1150_0 .net "EX1_is_bne", 0 0, v0000020a35bc08d0_0;  1 drivers
v0000020a35bda710_0 .net "EX1_is_jal", 0 0, v0000020a35bc1730_0;  1 drivers
v0000020a35bdaad0_0 .net "EX1_is_jr", 0 0, v0000020a35bc1910_0;  1 drivers
v0000020a35bdafd0_0 .net "EX1_is_oper2_immed", 0 0, v0000020a35bc2450_0;  1 drivers
v0000020a35bdb610_0 .net "EX1_memread", 0 0, v0000020a35bc0970_0;  1 drivers
v0000020a35bdb6b0_0 .net "EX1_memwrite", 0 0, v0000020a35bc1ff0_0;  1 drivers
v0000020a35bda5d0_0 .net "EX1_opcode", 11 0, v0000020a35bc2a90_0;  1 drivers
v0000020a35bdbb10_0 .net "EX1_predicted", 0 0, v0000020a35bc19b0_0;  1 drivers
v0000020a35bdb570_0 .net "EX1_rd_ind", 4 0, v0000020a35bc2590_0;  1 drivers
v0000020a35bda2b0_0 .net "EX1_rd_indzero", 0 0, v0000020a35bc2090_0;  1 drivers
v0000020a35bdb1b0_0 .net "EX1_regwrite", 0 0, v0000020a35bc2310_0;  1 drivers
v0000020a35bd9a90_0 .net "EX1_rs1", 31 0, v0000020a35bc14b0_0;  1 drivers
v0000020a35bdaa30_0 .net "EX1_rs1_ind", 4 0, v0000020a35bc2130_0;  1 drivers
v0000020a35bdacb0_0 .net "EX1_rs2", 31 0, v0000020a35bc1050_0;  1 drivers
v0000020a35bda8f0_0 .net "EX1_rs2_ind", 4 0, v0000020a35bc0e70_0;  1 drivers
v0000020a35bd9f90_0 .net "EX1_rs2_out", 31 0, L_0000020a35c5b070;  1 drivers
v0000020a35bdae90_0 .net "EX2_ALU_OPER1", 31 0, v0000020a35bc30d0_0;  1 drivers
v0000020a35bda7b0_0 .net "EX2_ALU_OPER2", 31 0, v0000020a35bc3ad0_0;  1 drivers
v0000020a35bdb070_0 .net "EX2_ALU_OUT", 31 0, L_0000020a35becc20;  1 drivers
v0000020a35bdbbb0_0 .net "EX2_PC", 31 0, v0000020a35bc3cb0_0;  1 drivers
v0000020a35bdb750_0 .net "EX2_PFC_to_IF", 31 0, v0000020a35bc4390_0;  1 drivers
v0000020a35bdab70_0 .net "EX2_forward_to_B", 31 0, v0000020a35bc3d50_0;  1 drivers
v0000020a35bd9c70_0 .net "EX2_is_beq", 0 0, v0000020a35bc37b0_0;  1 drivers
v0000020a35bdb7f0_0 .net "EX2_is_bne", 0 0, v0000020a35bc44d0_0;  1 drivers
v0000020a35bdb4d0_0 .net "EX2_is_jal", 0 0, v0000020a35bc3670_0;  1 drivers
v0000020a35bda670_0 .net "EX2_is_jr", 0 0, v0000020a35bc3e90_0;  1 drivers
v0000020a35bdbed0_0 .net "EX2_is_oper2_immed", 0 0, v0000020a35bc2f90_0;  1 drivers
v0000020a35bda030_0 .net "EX2_memread", 0 0, v0000020a35bc3f30_0;  1 drivers
v0000020a35bdb110_0 .net "EX2_memwrite", 0 0, v0000020a35bc4070_0;  1 drivers
v0000020a35bdb9d0_0 .net "EX2_opcode", 11 0, v0000020a35bc3530_0;  1 drivers
v0000020a35bdac10_0 .net "EX2_predicted", 0 0, v0000020a35bc35d0_0;  1 drivers
v0000020a35bd9db0_0 .net "EX2_rd_ind", 4 0, v0000020a35bc3030_0;  1 drivers
v0000020a35bdbd90_0 .net "EX2_rd_indzero", 0 0, v0000020a35bc3210_0;  1 drivers
v0000020a35bdb890_0 .net "EX2_regwrite", 0 0, v0000020a35bc4430_0;  1 drivers
v0000020a35bdad50_0 .net "EX2_rs1", 31 0, v0000020a35bc4570_0;  1 drivers
v0000020a35bd9e50_0 .net "EX2_rs1_ind", 4 0, v0000020a35bc32b0_0;  1 drivers
v0000020a35bd9b30_0 .net "EX2_rs2_ind", 4 0, v0000020a35bc3350_0;  1 drivers
v0000020a35bdadf0_0 .net "EX2_rs2_out", 31 0, v0000020a35bc4610_0;  1 drivers
v0000020a35bdaf30_0 .net "ID_INST", 31 0, v0000020a35bcd0e0_0;  1 drivers
v0000020a35bda990_0 .net "ID_PC", 31 0, v0000020a35bccbe0_0;  1 drivers
v0000020a35bdb250_0 .net "ID_PFC_to_EX", 31 0, L_0000020a35bf1d60;  1 drivers
v0000020a35bdb2f0_0 .net "ID_PFC_to_IF", 31 0, L_0000020a35bf2f80;  1 drivers
v0000020a35bda850_0 .net "ID_forward_to_B", 31 0, L_0000020a35bf2940;  1 drivers
v0000020a35bdc0b0_0 .net "ID_is_beq", 0 0, L_0000020a35bf3200;  1 drivers
v0000020a35bdbc50_0 .net "ID_is_bne", 0 0, L_0000020a35bf3340;  1 drivers
v0000020a35bdb390_0 .net "ID_is_j", 0 0, L_0000020a35bf3ca0;  1 drivers
v0000020a35bdb930_0 .net "ID_is_jal", 0 0, L_0000020a35bf3de0;  1 drivers
v0000020a35bd9bd0_0 .net "ID_is_jr", 0 0, L_0000020a35bf0f00;  1 drivers
v0000020a35bdb430_0 .net "ID_is_oper2_immed", 0 0, L_0000020a35bf5b90;  1 drivers
v0000020a35bdba70_0 .net "ID_memread", 0 0, L_0000020a35bf3c00;  1 drivers
v0000020a35bdbcf0_0 .net "ID_memwrite", 0 0, L_0000020a35bf3700;  1 drivers
v0000020a35bd9d10_0 .net "ID_opcode", 11 0, v0000020a35bddcd0_0;  1 drivers
v0000020a35bdbe30_0 .net "ID_predicted", 0 0, v0000020a35bc5700_0;  1 drivers
v0000020a35bdbf70_0 .net "ID_rd_ind", 4 0, v0000020a35bdc3d0_0;  1 drivers
v0000020a35bdc010_0 .net "ID_regwrite", 0 0, L_0000020a35bf3b60;  1 drivers
v0000020a35bd9ef0_0 .net "ID_rs1", 31 0, v0000020a35bcc780_0;  1 drivers
v0000020a35bda210_0 .net "ID_rs1_ind", 4 0, v0000020a35bdcd30_0;  1 drivers
v0000020a35bd9950_0 .net "ID_rs2", 31 0, v0000020a35bcbce0_0;  1 drivers
v0000020a35bd99f0_0 .net "ID_rs2_ind", 4 0, v0000020a35bddd70_0;  1 drivers
v0000020a35bda0d0_0 .net "IF_INST", 31 0, L_0000020a35bf5c00;  1 drivers
v0000020a35bda350_0 .net "IF_pc", 31 0, v0000020a35bdc290_0;  1 drivers
v0000020a35bda170_0 .net "MEM_ALU_OUT", 31 0, v0000020a35bb4db0_0;  1 drivers
v0000020a35bda3f0_0 .net "MEM_Data_mem_out", 31 0, v0000020a35bdf530_0;  1 drivers
v0000020a35bda490_0 .net "MEM_memread", 0 0, v0000020a35bb49f0_0;  1 drivers
v0000020a35bda530_0 .net "MEM_memwrite", 0 0, v0000020a35bb3910_0;  1 drivers
v0000020a35bf00a0_0 .net "MEM_opcode", 11 0, v0000020a35bb3ff0_0;  1 drivers
v0000020a35bf0be0_0 .net "MEM_rd_ind", 4 0, v0000020a35bb4130_0;  1 drivers
v0000020a35bef6a0_0 .net "MEM_rd_indzero", 0 0, v0000020a35bb4bd0_0;  1 drivers
v0000020a35bef9c0_0 .net "MEM_regwrite", 0 0, v0000020a35bb41d0_0;  1 drivers
v0000020a35befc40_0 .net "MEM_rs2", 31 0, v0000020a35bb39b0_0;  1 drivers
v0000020a35bee980_0 .net "PC", 31 0, L_0000020a35c762c0;  alias, 1 drivers
v0000020a35bef7e0_0 .net "STALL_ID1_FLUSH", 0 0, v0000020a35bc7280_0;  1 drivers
v0000020a35beea20_0 .net "STALL_ID2_FLUSH", 0 0, v0000020a35bc73c0_0;  1 drivers
v0000020a35bef380_0 .net "STALL_IF_FLUSH", 0 0, v0000020a35bc85e0_0;  1 drivers
v0000020a35beeca0_0 .net "WB_ALU_OUT", 31 0, v0000020a35be0390_0;  1 drivers
v0000020a35bf0640_0 .net "WB_Data_mem_out", 31 0, v0000020a35be07f0_0;  1 drivers
v0000020a35befce0_0 .net "WB_memread", 0 0, v0000020a35bdec70_0;  1 drivers
v0000020a35bef4c0_0 .net "WB_rd_ind", 4 0, v0000020a35be0b10_0;  1 drivers
v0000020a35bf06e0_0 .net "WB_rd_indzero", 0 0, v0000020a35be0f70_0;  1 drivers
v0000020a35bef740_0 .net "WB_regwrite", 0 0, v0000020a35bdeb30_0;  1 drivers
v0000020a35beeb60_0 .net "Wrong_prediction", 0 0, L_0000020a35c5bd20;  1 drivers
v0000020a35bf0140_0 .net *"_ivl_1", 0 0, L_0000020a35b30f20;  1 drivers
v0000020a35beeac0_0 .net *"_ivl_13", 0 0, L_0000020a35b2ff60;  1 drivers
v0000020a35bf0960_0 .net *"_ivl_14", 0 0, L_0000020a35bf05a0;  1 drivers
v0000020a35bf0c80_0 .net *"_ivl_19", 0 0, L_0000020a35b30c10;  1 drivers
v0000020a35bef100_0 .net *"_ivl_2", 0 0, L_0000020a35bf0500;  1 drivers
v0000020a35bef420_0 .net *"_ivl_20", 0 0, L_0000020a35bf0aa0;  1 drivers
v0000020a35bf0d20_0 .net *"_ivl_25", 0 0, L_0000020a35b30350;  1 drivers
v0000020a35bef560_0 .net *"_ivl_26", 0 0, L_0000020a35bf0b40;  1 drivers
v0000020a35befba0_0 .net *"_ivl_31", 0 0, L_0000020a35b303c0;  1 drivers
v0000020a35bee700_0 .net *"_ivl_32", 0 0, L_0000020a35bf0e60;  1 drivers
v0000020a35befa60_0 .net *"_ivl_40", 31 0, L_0000020a35bf38e0;  1 drivers
L_0000020a35c10c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020a35befd80_0 .net *"_ivl_43", 26 0, L_0000020a35c10c58;  1 drivers
L_0000020a35c10ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020a35beef20_0 .net/2u *"_ivl_44", 31 0, L_0000020a35c10ca0;  1 drivers
v0000020a35bef880_0 .net *"_ivl_52", 31 0, L_0000020a35c5f430;  1 drivers
L_0000020a35c10d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020a35bef240_0 .net *"_ivl_55", 26 0, L_0000020a35c10d30;  1 drivers
L_0000020a35c10d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020a35beec00_0 .net/2u *"_ivl_56", 31 0, L_0000020a35c10d78;  1 drivers
v0000020a35bee7a0_0 .net *"_ivl_7", 0 0, L_0000020a35b30270;  1 drivers
v0000020a35bf01e0_0 .net *"_ivl_8", 0 0, L_0000020a35bf0000;  1 drivers
v0000020a35bef2e0_0 .net "alu_selA", 1 0, L_0000020a35bf0a00;  1 drivers
v0000020a35bf0280_0 .net "alu_selB", 1 0, L_0000020a35bf1fe0;  1 drivers
v0000020a35bef600_0 .net "clk", 0 0, L_0000020a35b2fe10;  1 drivers
v0000020a35beed40_0 .var "cycles_consumed", 31 0;
v0000020a35bf0320_0 .net "exhaz", 0 0, L_0000020a35b2fb00;  1 drivers
v0000020a35beede0_0 .net "exhaz2", 0 0, L_0000020a35b31380;  1 drivers
v0000020a35bef920_0 .net "hlt", 0 0, v0000020a35bdee50_0;  1 drivers
v0000020a35bf03c0_0 .net "idhaz", 0 0, L_0000020a35b30200;  1 drivers
v0000020a35bf0780_0 .net "idhaz2", 0 0, L_0000020a35b30c80;  1 drivers
v0000020a35bee840_0 .net "if_id_write", 0 0, v0000020a35bc7d20_0;  1 drivers
v0000020a35beee80_0 .net "input_clk", 0 0, v0000020a35bf0820_0;  1 drivers
v0000020a35befb00_0 .net "is_branch_and_taken", 0 0, L_0000020a35bf5ab0;  1 drivers
v0000020a35bf08c0_0 .net "memhaz", 0 0, L_0000020a35b31000;  1 drivers
v0000020a35befe20_0 .net "memhaz2", 0 0, L_0000020a35b30040;  1 drivers
v0000020a35bee8e0_0 .net "pc_src", 2 0, L_0000020a35bf3660;  1 drivers
v0000020a35beefc0_0 .net "pc_write", 0 0, v0000020a35bc9c60_0;  1 drivers
v0000020a35befec0_0 .net "rst", 0 0, v0000020a35bf0460_0;  1 drivers
v0000020a35beff60_0 .net "store_rs2_forward", 1 0, L_0000020a35bf33e0;  1 drivers
v0000020a35bef060_0 .net "wdata_to_reg_file", 31 0, L_0000020a35c76090;  1 drivers
E_0000020a35b39200/0 .event negedge, v0000020a35bc6f60_0;
E_0000020a35b39200/1 .event posedge, v0000020a35bb37d0_0;
E_0000020a35b39200 .event/or E_0000020a35b39200/0, E_0000020a35b39200/1;
L_0000020a35bf0500 .cmp/eq 5, v0000020a35bc3030_0, v0000020a35bc2130_0;
L_0000020a35bf0000 .cmp/eq 5, v0000020a35bb4130_0, v0000020a35bc2130_0;
L_0000020a35bf05a0 .cmp/eq 5, v0000020a35be0b10_0, v0000020a35bc2130_0;
L_0000020a35bf0aa0 .cmp/eq 5, v0000020a35bc3030_0, v0000020a35bc0e70_0;
L_0000020a35bf0b40 .cmp/eq 5, v0000020a35bb4130_0, v0000020a35bc0e70_0;
L_0000020a35bf0e60 .cmp/eq 5, v0000020a35be0b10_0, v0000020a35bc0e70_0;
L_0000020a35bf38e0 .concat [ 5 27 0 0], v0000020a35bdc3d0_0, L_0000020a35c10c58;
L_0000020a35bf3980 .cmp/ne 32, L_0000020a35bf38e0, L_0000020a35c10ca0;
L_0000020a35c5f430 .concat [ 5 27 0 0], v0000020a35bc3030_0, L_0000020a35c10d30;
L_0000020a35c60010 .cmp/ne 32, L_0000020a35c5f430, L_0000020a35c10d78;
S_0000020a3590d800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_0000020a359996a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_0000020a35b302e0 .functor NOT 1, L_0000020a35b2fb00, C4<0>, C4<0>, C4<0>;
L_0000020a35b2ffd0 .functor AND 1, L_0000020a35b31000, L_0000020a35b302e0, C4<1>, C4<1>;
L_0000020a35b30eb0 .functor OR 1, L_0000020a35b30200, L_0000020a35b2ffd0, C4<0>, C4<0>;
L_0000020a35b30a50 .functor OR 1, L_0000020a35b30200, L_0000020a35b2fb00, C4<0>, C4<0>;
v0000020a35b56e60_0 .net *"_ivl_12", 0 0, L_0000020a35b30a50;  1 drivers
v0000020a35b574a0_0 .net *"_ivl_2", 0 0, L_0000020a35b302e0;  1 drivers
v0000020a35b56f00_0 .net *"_ivl_5", 0 0, L_0000020a35b2ffd0;  1 drivers
v0000020a35b56b40_0 .net *"_ivl_7", 0 0, L_0000020a35b30eb0;  1 drivers
v0000020a35b56820_0 .net "alu_selA", 1 0, L_0000020a35bf0a00;  alias, 1 drivers
v0000020a35b57720_0 .net "exhaz", 0 0, L_0000020a35b2fb00;  alias, 1 drivers
v0000020a35b56140_0 .net "idhaz", 0 0, L_0000020a35b30200;  alias, 1 drivers
v0000020a35b56be0_0 .net "memhaz", 0 0, L_0000020a35b31000;  alias, 1 drivers
L_0000020a35bf0a00 .concat8 [ 1 1 0 0], L_0000020a35b30eb0, L_0000020a35b30a50;
S_0000020a3590d990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_0000020a359996a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_0000020a35b313f0 .functor NOT 1, L_0000020a35b31380, C4<0>, C4<0>, C4<0>;
L_0000020a35b2f940 .functor AND 1, L_0000020a35b30040, L_0000020a35b313f0, C4<1>, C4<1>;
L_0000020a35b2f9b0 .functor OR 1, L_0000020a35b30c80, L_0000020a35b2f940, C4<0>, C4<0>;
L_0000020a35b2fa20 .functor NOT 1, v0000020a35bc2450_0, C4<0>, C4<0>, C4<0>;
L_0000020a35b2fa90 .functor AND 1, L_0000020a35b2f9b0, L_0000020a35b2fa20, C4<1>, C4<1>;
L_0000020a35b2fbe0 .functor OR 1, L_0000020a35b30c80, L_0000020a35b31380, C4<0>, C4<0>;
L_0000020a35b30430 .functor NOT 1, v0000020a35bc2450_0, C4<0>, C4<0>, C4<0>;
L_0000020a35b31690 .functor AND 1, L_0000020a35b2fbe0, L_0000020a35b30430, C4<1>, C4<1>;
v0000020a35b57540_0 .net "EX1_is_oper2_immed", 0 0, v0000020a35bc2450_0;  alias, 1 drivers
v0000020a35b56960_0 .net *"_ivl_11", 0 0, L_0000020a35b2fa90;  1 drivers
v0000020a35b561e0_0 .net *"_ivl_16", 0 0, L_0000020a35b2fbe0;  1 drivers
v0000020a35b56280_0 .net *"_ivl_17", 0 0, L_0000020a35b30430;  1 drivers
v0000020a35b56dc0_0 .net *"_ivl_2", 0 0, L_0000020a35b313f0;  1 drivers
v0000020a35b56320_0 .net *"_ivl_20", 0 0, L_0000020a35b31690;  1 drivers
v0000020a35b563c0_0 .net *"_ivl_5", 0 0, L_0000020a35b2f940;  1 drivers
v0000020a35b57680_0 .net *"_ivl_7", 0 0, L_0000020a35b2f9b0;  1 drivers
v0000020a35b575e0_0 .net *"_ivl_8", 0 0, L_0000020a35b2fa20;  1 drivers
v0000020a35b56460_0 .net "alu_selB", 1 0, L_0000020a35bf1fe0;  alias, 1 drivers
v0000020a35b56500_0 .net "exhaz", 0 0, L_0000020a35b31380;  alias, 1 drivers
v0000020a35b566e0_0 .net "idhaz", 0 0, L_0000020a35b30c80;  alias, 1 drivers
v0000020a35b56c80_0 .net "memhaz", 0 0, L_0000020a35b30040;  alias, 1 drivers
L_0000020a35bf1fe0 .concat8 [ 1 1 0 0], L_0000020a35b2fa90, L_0000020a35b31690;
S_0000020a359069c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_0000020a359996a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_0000020a35b31700 .functor NOT 1, L_0000020a35b31380, C4<0>, C4<0>, C4<0>;
L_0000020a35b31620 .functor AND 1, L_0000020a35b30040, L_0000020a35b31700, C4<1>, C4<1>;
L_0000020a35b317e0 .functor OR 1, L_0000020a35b30c80, L_0000020a35b31620, C4<0>, C4<0>;
L_0000020a35b31770 .functor OR 1, L_0000020a35b30c80, L_0000020a35b31380, C4<0>, C4<0>;
v0000020a35b56780_0 .net *"_ivl_12", 0 0, L_0000020a35b31770;  1 drivers
v0000020a35b56aa0_0 .net *"_ivl_2", 0 0, L_0000020a35b31700;  1 drivers
v0000020a35b56d20_0 .net *"_ivl_5", 0 0, L_0000020a35b31620;  1 drivers
v0000020a35b56fa0_0 .net *"_ivl_7", 0 0, L_0000020a35b317e0;  1 drivers
v0000020a35b57180_0 .net "exhaz", 0 0, L_0000020a35b31380;  alias, 1 drivers
v0000020a35b57220_0 .net "idhaz", 0 0, L_0000020a35b30c80;  alias, 1 drivers
v0000020a35ad5a40_0 .net "memhaz", 0 0, L_0000020a35b30040;  alias, 1 drivers
v0000020a35ad6800_0 .net "store_rs2_forward", 1 0, L_0000020a35bf33e0;  alias, 1 drivers
L_0000020a35bf33e0 .concat8 [ 1 1 0 0], L_0000020a35b317e0, L_0000020a35b31770;
S_0000020a35906b50 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_0000020a359996a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v0000020a35ad6300_0 .net "EX_ALU_OUT", 31 0, L_0000020a35becc20;  alias, 1 drivers
v0000020a35ad64e0_0 .net "EX_memread", 0 0, v0000020a35bc3f30_0;  alias, 1 drivers
v0000020a35abdd70_0 .net "EX_memwrite", 0 0, v0000020a35bc4070_0;  alias, 1 drivers
v0000020a35abd5f0_0 .net "EX_opcode", 11 0, v0000020a35bc3530_0;  alias, 1 drivers
v0000020a35bb4c70_0 .net "EX_rd_ind", 4 0, v0000020a35bc3030_0;  alias, 1 drivers
v0000020a35bb3eb0_0 .net "EX_rd_indzero", 0 0, L_0000020a35c60010;  1 drivers
v0000020a35bb4d10_0 .net "EX_regwrite", 0 0, v0000020a35bc4430_0;  alias, 1 drivers
v0000020a35bb3e10_0 .net "EX_rs2_out", 31 0, v0000020a35bc4610_0;  alias, 1 drivers
v0000020a35bb4db0_0 .var "MEM_ALU_OUT", 31 0;
v0000020a35bb49f0_0 .var "MEM_memread", 0 0;
v0000020a35bb3910_0 .var "MEM_memwrite", 0 0;
v0000020a35bb3ff0_0 .var "MEM_opcode", 11 0;
v0000020a35bb4130_0 .var "MEM_rd_ind", 4 0;
v0000020a35bb4bd0_0 .var "MEM_rd_indzero", 0 0;
v0000020a35bb41d0_0 .var "MEM_regwrite", 0 0;
v0000020a35bb39b0_0 .var "MEM_rs2", 31 0;
v0000020a35bb3730_0 .net "clk", 0 0, L_0000020a35c5bb60;  1 drivers
v0000020a35bb37d0_0 .net "rst", 0 0, v0000020a35bf0460_0;  alias, 1 drivers
E_0000020a35b39600 .event posedge, v0000020a35bb37d0_0, v0000020a35bb3730_0;
S_0000020a35979ad0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_0000020a359996a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_0000020a35961470 .param/l "add" 0 9 6, C4<000000100000>;
P_0000020a359614a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000020a359614e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000020a35961518 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000020a35961550 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000020a35961588 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000020a359615c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000020a359615f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000020a35961630 .param/l "j" 0 9 19, C4<000010000000>;
P_0000020a35961668 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000020a359616a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000020a359616d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000020a35961710 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000020a35961748 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000020a35961780 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000020a359617b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000020a359617f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000020a35961828 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000020a35961860 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000020a35961898 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000020a359618d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000020a35961908 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000020a35961940 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000020a35961978 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000020a359619b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000020a35c5ba80 .functor XOR 1, L_0000020a35c5b8c0, v0000020a35bc35d0_0, C4<0>, C4<0>;
L_0000020a35c5bcb0 .functor NOT 1, L_0000020a35c5ba80, C4<0>, C4<0>, C4<0>;
L_0000020a35c5be70 .functor OR 1, v0000020a35bf0460_0, L_0000020a35c5bcb0, C4<0>, C4<0>;
L_0000020a35c5bd20 .functor NOT 1, L_0000020a35c5be70, C4<0>, C4<0>, C4<0>;
v0000020a35bb7060_0 .net "ALU_OP", 3 0, v0000020a35bb59e0_0;  1 drivers
v0000020a35bb8820_0 .net "BranchDecision", 0 0, L_0000020a35c5b8c0;  1 drivers
v0000020a35bb7d80_0 .net "CF", 0 0, v0000020a35bb6d40_0;  1 drivers
v0000020a35bb8960_0 .net "EX_opcode", 11 0, v0000020a35bc3530_0;  alias, 1 drivers
v0000020a35bb7e20_0 .net "Wrong_prediction", 0 0, L_0000020a35c5bd20;  alias, 1 drivers
v0000020a35bb86e0_0 .net "ZF", 0 0, L_0000020a35c5a040;  1 drivers
L_0000020a35c10ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000020a35bb77e0_0 .net/2u *"_ivl_0", 31 0, L_0000020a35c10ce8;  1 drivers
v0000020a35bb7920_0 .net *"_ivl_11", 0 0, L_0000020a35c5be70;  1 drivers
v0000020a35bb8a00_0 .net *"_ivl_2", 31 0, L_0000020a35bee160;  1 drivers
v0000020a35bb7ba0_0 .net *"_ivl_6", 0 0, L_0000020a35c5ba80;  1 drivers
v0000020a35bb79c0_0 .net *"_ivl_8", 0 0, L_0000020a35c5bcb0;  1 drivers
v0000020a35bb8140_0 .net "alu_out", 31 0, L_0000020a35becc20;  alias, 1 drivers
v0000020a35bb8500_0 .net "alu_outw", 31 0, v0000020a35bb58a0_0;  1 drivers
v0000020a35bb8000_0 .net "is_beq", 0 0, v0000020a35bc37b0_0;  alias, 1 drivers
v0000020a35bb8be0_0 .net "is_bne", 0 0, v0000020a35bc44d0_0;  alias, 1 drivers
v0000020a35bb7ec0_0 .net "is_jal", 0 0, v0000020a35bc3670_0;  alias, 1 drivers
v0000020a35bb7c40_0 .net "oper1", 31 0, v0000020a35bc30d0_0;  alias, 1 drivers
v0000020a35bb83c0_0 .net "oper2", 31 0, v0000020a35bc3ad0_0;  alias, 1 drivers
v0000020a35bb8aa0_0 .net "pc", 31 0, v0000020a35bc3cb0_0;  alias, 1 drivers
v0000020a35bb7f60_0 .net "predicted", 0 0, v0000020a35bc35d0_0;  alias, 1 drivers
v0000020a35bb8280_0 .net "rst", 0 0, v0000020a35bf0460_0;  alias, 1 drivers
L_0000020a35bee160 .arith/sum 32, v0000020a35bc3cb0_0, L_0000020a35c10ce8;
L_0000020a35becc20 .functor MUXZ 32, v0000020a35bb58a0_0, L_0000020a35bee160, v0000020a35bc3670_0, C4<>;
S_0000020a35979c60 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_0000020a35979ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_0000020a35c5acf0 .functor AND 1, v0000020a35bc37b0_0, L_0000020a35c5aeb0, C4<1>, C4<1>;
L_0000020a35c5af90 .functor NOT 1, L_0000020a35c5aeb0, C4<0>, C4<0>, C4<0>;
L_0000020a35c5b4d0 .functor AND 1, v0000020a35bc44d0_0, L_0000020a35c5af90, C4<1>, C4<1>;
L_0000020a35c5b8c0 .functor OR 1, L_0000020a35c5acf0, L_0000020a35c5b4d0, C4<0>, C4<0>;
v0000020a35bb6fc0_0 .net "BranchDecision", 0 0, L_0000020a35c5b8c0;  alias, 1 drivers
v0000020a35bb5580_0 .net *"_ivl_2", 0 0, L_0000020a35c5af90;  1 drivers
v0000020a35bb5620_0 .net "is_beq", 0 0, v0000020a35bc37b0_0;  alias, 1 drivers
v0000020a35bb6160_0 .net "is_beq_taken", 0 0, L_0000020a35c5acf0;  1 drivers
v0000020a35bb76a0_0 .net "is_bne", 0 0, v0000020a35bc44d0_0;  alias, 1 drivers
v0000020a35bb6980_0 .net "is_bne_taken", 0 0, L_0000020a35c5b4d0;  1 drivers
v0000020a35bb6020_0 .net "is_eq", 0 0, L_0000020a35c5aeb0;  1 drivers
v0000020a35bb5f80_0 .net "oper1", 31 0, v0000020a35bc30d0_0;  alias, 1 drivers
v0000020a35bb5800_0 .net "oper2", 31 0, v0000020a35bc3ad0_0;  alias, 1 drivers
S_0000020a359c3170 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_0000020a35979c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_0000020a35c5aac0 .functor XOR 1, L_0000020a35becea0, L_0000020a35bee340, C4<0>, C4<0>;
L_0000020a35c5a3c0 .functor XOR 1, L_0000020a35bee3e0, L_0000020a35bee480, C4<0>, C4<0>;
L_0000020a35c5a430 .functor XOR 1, L_0000020a35bed3a0, L_0000020a35bee520, C4<0>, C4<0>;
L_0000020a35c5b540 .functor XOR 1, L_0000020a35becf40, L_0000020a35bed580, C4<0>, C4<0>;
L_0000020a35c5add0 .functor XOR 1, L_0000020a35bed760, L_0000020a35bed800, C4<0>, C4<0>;
L_0000020a35c5ac80 .functor XOR 1, L_0000020a35bebfa0, L_0000020a35bed8a0, C4<0>, C4<0>;
L_0000020a35c5b9a0 .functor XOR 1, L_0000020a35c64750, L_0000020a35c64890, C4<0>, C4<0>;
L_0000020a35c5b0e0 .functor XOR 1, L_0000020a35c63670, L_0000020a35c63490, C4<0>, C4<0>;
L_0000020a35c5a740 .functor XOR 1, L_0000020a35c64250, L_0000020a35c64390, C4<0>, C4<0>;
L_0000020a35c5a7b0 .functor XOR 1, L_0000020a35c630d0, L_0000020a35c64070, C4<0>, C4<0>;
L_0000020a35c5a820 .functor XOR 1, L_0000020a35c62f90, L_0000020a35c642f0, C4<0>, C4<0>;
L_0000020a35c5a0b0 .functor XOR 1, L_0000020a35c63030, L_0000020a35c647f0, C4<0>, C4<0>;
L_0000020a35c5aa50 .functor XOR 1, L_0000020a35c64930, L_0000020a35c64bb0, C4<0>, C4<0>;
L_0000020a35c5a190 .functor XOR 1, L_0000020a35c64610, L_0000020a35c63f30, C4<0>, C4<0>;
L_0000020a35c5a200 .functor XOR 1, L_0000020a35c646b0, L_0000020a35c63b70, C4<0>, C4<0>;
L_0000020a35c5b690 .functor XOR 1, L_0000020a35c632b0, L_0000020a35c64f70, C4<0>, C4<0>;
L_0000020a35c5b150 .functor XOR 1, L_0000020a35c64d90, L_0000020a35c649d0, C4<0>, C4<0>;
L_0000020a35c5a4a0 .functor XOR 1, L_0000020a35c63990, L_0000020a35c63df0, C4<0>, C4<0>;
L_0000020a35c5b230 .functor XOR 1, L_0000020a35c63e90, L_0000020a35c63170, C4<0>, C4<0>;
L_0000020a35c5b5b0 .functor XOR 1, L_0000020a35c644d0, L_0000020a35c65510, C4<0>, C4<0>;
L_0000020a35c5b460 .functor XOR 1, L_0000020a35c64e30, L_0000020a35c64c50, C4<0>, C4<0>;
L_0000020a35c5b770 .functor XOR 1, L_0000020a35c650b0, L_0000020a35c63fd0, C4<0>, C4<0>;
L_0000020a35c5a510 .functor XOR 1, L_0000020a35c64ed0, L_0000020a35c63350, C4<0>, C4<0>;
L_0000020a35c5b2a0 .functor XOR 1, L_0000020a35c641b0, L_0000020a35c656f0, C4<0>, C4<0>;
L_0000020a35c5b7e0 .functor XOR 1, L_0000020a35c63ad0, L_0000020a35c63d50, C4<0>, C4<0>;
L_0000020a35c5a660 .functor XOR 1, L_0000020a35c64cf0, L_0000020a35c63c10, C4<0>, C4<0>;
L_0000020a35c5ae40 .functor XOR 1, L_0000020a35c64430, L_0000020a35c63530, C4<0>, C4<0>;
L_0000020a35c5ba10 .functor XOR 1, L_0000020a35c633f0, L_0000020a35c63850, C4<0>, C4<0>;
L_0000020a35c5b310 .functor XOR 1, L_0000020a35c64110, L_0000020a35c64a70, C4<0>, C4<0>;
L_0000020a35c5b850 .functor XOR 1, L_0000020a35c64570, L_0000020a35c64b10, C4<0>, C4<0>;
L_0000020a35c5b3f0 .functor XOR 1, L_0000020a35c63710, L_0000020a35c637b0, C4<0>, C4<0>;
L_0000020a35c5a890 .functor XOR 1, L_0000020a35c65010, L_0000020a35c655b0, C4<0>, C4<0>;
L_0000020a35c5aeb0/0/0 .functor OR 1, L_0000020a35c65150, L_0000020a35c65330, L_0000020a35c651f0, L_0000020a35c638f0;
L_0000020a35c5aeb0/0/4 .functor OR 1, L_0000020a35c63210, L_0000020a35c65290, L_0000020a35c63cb0, L_0000020a35c653d0;
L_0000020a35c5aeb0/0/8 .functor OR 1, L_0000020a35c65470, L_0000020a35c635d0, L_0000020a35c65650, L_0000020a35c65790;
L_0000020a35c5aeb0/0/12 .functor OR 1, L_0000020a35c65dd0, L_0000020a35c65c90, L_0000020a35c65e70, L_0000020a35c658d0;
L_0000020a35c5aeb0/0/16 .functor OR 1, L_0000020a35c65b50, L_0000020a35c65bf0, L_0000020a35c65d30, L_0000020a35c65830;
L_0000020a35c5aeb0/0/20 .functor OR 1, L_0000020a35c65970, L_0000020a35c65a10, L_0000020a35c65ab0, L_0000020a35c5fe30;
L_0000020a35c5aeb0/0/24 .functor OR 1, L_0000020a35c5fbb0, L_0000020a35c5ff70, L_0000020a35c5e030, L_0000020a35c5f750;
L_0000020a35c5aeb0/0/28 .functor OR 1, L_0000020a35c5efd0, L_0000020a35c5fc50, L_0000020a35c5f7f0, L_0000020a35c5fed0;
L_0000020a35c5aeb0/1/0 .functor OR 1, L_0000020a35c5aeb0/0/0, L_0000020a35c5aeb0/0/4, L_0000020a35c5aeb0/0/8, L_0000020a35c5aeb0/0/12;
L_0000020a35c5aeb0/1/4 .functor OR 1, L_0000020a35c5aeb0/0/16, L_0000020a35c5aeb0/0/20, L_0000020a35c5aeb0/0/24, L_0000020a35c5aeb0/0/28;
L_0000020a35c5aeb0 .functor NOR 1, L_0000020a35c5aeb0/1/0, L_0000020a35c5aeb0/1/4, C4<0>, C4<0>;
v0000020a35bb3c30_0 .net *"_ivl_0", 0 0, L_0000020a35c5aac0;  1 drivers
v0000020a35bb4b30_0 .net *"_ivl_101", 0 0, L_0000020a35c649d0;  1 drivers
v0000020a35bb3af0_0 .net *"_ivl_102", 0 0, L_0000020a35c5a4a0;  1 drivers
v0000020a35bb4950_0 .net *"_ivl_105", 0 0, L_0000020a35c63990;  1 drivers
v0000020a35bb3d70_0 .net *"_ivl_107", 0 0, L_0000020a35c63df0;  1 drivers
v0000020a35bb3870_0 .net *"_ivl_108", 0 0, L_0000020a35c5b230;  1 drivers
v0000020a35bb46d0_0 .net *"_ivl_11", 0 0, L_0000020a35bee480;  1 drivers
v0000020a35bb3b90_0 .net *"_ivl_111", 0 0, L_0000020a35c63e90;  1 drivers
v0000020a35bb44f0_0 .net *"_ivl_113", 0 0, L_0000020a35c63170;  1 drivers
v0000020a35bb4270_0 .net *"_ivl_114", 0 0, L_0000020a35c5b5b0;  1 drivers
v0000020a35bb4770_0 .net *"_ivl_117", 0 0, L_0000020a35c644d0;  1 drivers
v0000020a35bb3cd0_0 .net *"_ivl_119", 0 0, L_0000020a35c65510;  1 drivers
v0000020a35bb3f50_0 .net *"_ivl_12", 0 0, L_0000020a35c5a430;  1 drivers
v0000020a35bb4810_0 .net *"_ivl_120", 0 0, L_0000020a35c5b460;  1 drivers
v0000020a35bb4a90_0 .net *"_ivl_123", 0 0, L_0000020a35c64e30;  1 drivers
v0000020a35bb4630_0 .net *"_ivl_125", 0 0, L_0000020a35c64c50;  1 drivers
v0000020a35bb3a50_0 .net *"_ivl_126", 0 0, L_0000020a35c5b770;  1 drivers
v0000020a35bb4090_0 .net *"_ivl_129", 0 0, L_0000020a35c650b0;  1 drivers
v0000020a35bb4310_0 .net *"_ivl_131", 0 0, L_0000020a35c63fd0;  1 drivers
v0000020a35bb43b0_0 .net *"_ivl_132", 0 0, L_0000020a35c5a510;  1 drivers
v0000020a35bb4590_0 .net *"_ivl_135", 0 0, L_0000020a35c64ed0;  1 drivers
v0000020a35bb4450_0 .net *"_ivl_137", 0 0, L_0000020a35c63350;  1 drivers
v0000020a35bb1070_0 .net *"_ivl_138", 0 0, L_0000020a35c5b2a0;  1 drivers
v0000020a35bb12f0_0 .net *"_ivl_141", 0 0, L_0000020a35c641b0;  1 drivers
v0000020a35bb2dd0_0 .net *"_ivl_143", 0 0, L_0000020a35c656f0;  1 drivers
v0000020a35bb16b0_0 .net *"_ivl_144", 0 0, L_0000020a35c5b7e0;  1 drivers
v0000020a35bb1390_0 .net *"_ivl_147", 0 0, L_0000020a35c63ad0;  1 drivers
v0000020a35bb2150_0 .net *"_ivl_149", 0 0, L_0000020a35c63d50;  1 drivers
v0000020a35bb26f0_0 .net *"_ivl_15", 0 0, L_0000020a35bed3a0;  1 drivers
v0000020a35bb1e30_0 .net *"_ivl_150", 0 0, L_0000020a35c5a660;  1 drivers
v0000020a35bb1a70_0 .net *"_ivl_153", 0 0, L_0000020a35c64cf0;  1 drivers
v0000020a35bb17f0_0 .net *"_ivl_155", 0 0, L_0000020a35c63c10;  1 drivers
v0000020a35bb25b0_0 .net *"_ivl_156", 0 0, L_0000020a35c5ae40;  1 drivers
v0000020a35bb2c90_0 .net *"_ivl_159", 0 0, L_0000020a35c64430;  1 drivers
v0000020a35bb1430_0 .net *"_ivl_161", 0 0, L_0000020a35c63530;  1 drivers
v0000020a35bb3370_0 .net *"_ivl_162", 0 0, L_0000020a35c5ba10;  1 drivers
v0000020a35bb21f0_0 .net *"_ivl_165", 0 0, L_0000020a35c633f0;  1 drivers
v0000020a35bb14d0_0 .net *"_ivl_167", 0 0, L_0000020a35c63850;  1 drivers
v0000020a35bb1110_0 .net *"_ivl_168", 0 0, L_0000020a35c5b310;  1 drivers
v0000020a35bb2010_0 .net *"_ivl_17", 0 0, L_0000020a35bee520;  1 drivers
v0000020a35bb2290_0 .net *"_ivl_171", 0 0, L_0000020a35c64110;  1 drivers
v0000020a35bb3550_0 .net *"_ivl_173", 0 0, L_0000020a35c64a70;  1 drivers
v0000020a35bb2bf0_0 .net *"_ivl_174", 0 0, L_0000020a35c5b850;  1 drivers
v0000020a35bb1cf0_0 .net *"_ivl_177", 0 0, L_0000020a35c64570;  1 drivers
v0000020a35bb3690_0 .net *"_ivl_179", 0 0, L_0000020a35c64b10;  1 drivers
v0000020a35bb2e70_0 .net *"_ivl_18", 0 0, L_0000020a35c5b540;  1 drivers
v0000020a35bb2d30_0 .net *"_ivl_180", 0 0, L_0000020a35c5b3f0;  1 drivers
v0000020a35bb2650_0 .net *"_ivl_183", 0 0, L_0000020a35c63710;  1 drivers
v0000020a35bb1ed0_0 .net *"_ivl_185", 0 0, L_0000020a35c637b0;  1 drivers
v0000020a35bb34b0_0 .net *"_ivl_186", 0 0, L_0000020a35c5a890;  1 drivers
v0000020a35bb1570_0 .net *"_ivl_190", 0 0, L_0000020a35c65010;  1 drivers
v0000020a35bb2330_0 .net *"_ivl_192", 0 0, L_0000020a35c655b0;  1 drivers
v0000020a35bb1250_0 .net *"_ivl_194", 0 0, L_0000020a35c65150;  1 drivers
v0000020a35bb1610_0 .net *"_ivl_196", 0 0, L_0000020a35c65330;  1 drivers
v0000020a35bb30f0_0 .net *"_ivl_198", 0 0, L_0000020a35c651f0;  1 drivers
v0000020a35bb3410_0 .net *"_ivl_200", 0 0, L_0000020a35c638f0;  1 drivers
v0000020a35bb3190_0 .net *"_ivl_202", 0 0, L_0000020a35c63210;  1 drivers
v0000020a35bb1f70_0 .net *"_ivl_204", 0 0, L_0000020a35c65290;  1 drivers
v0000020a35bb20b0_0 .net *"_ivl_206", 0 0, L_0000020a35c63cb0;  1 drivers
v0000020a35bb23d0_0 .net *"_ivl_208", 0 0, L_0000020a35c653d0;  1 drivers
v0000020a35bb2470_0 .net *"_ivl_21", 0 0, L_0000020a35becf40;  1 drivers
v0000020a35bb2510_0 .net *"_ivl_210", 0 0, L_0000020a35c65470;  1 drivers
v0000020a35bb2790_0 .net *"_ivl_212", 0 0, L_0000020a35c635d0;  1 drivers
v0000020a35bb2830_0 .net *"_ivl_214", 0 0, L_0000020a35c65650;  1 drivers
v0000020a35bb28d0_0 .net *"_ivl_216", 0 0, L_0000020a35c65790;  1 drivers
v0000020a35bb2970_0 .net *"_ivl_218", 0 0, L_0000020a35c65dd0;  1 drivers
v0000020a35bb2f10_0 .net *"_ivl_220", 0 0, L_0000020a35c65c90;  1 drivers
v0000020a35bb1750_0 .net *"_ivl_222", 0 0, L_0000020a35c65e70;  1 drivers
v0000020a35bb1890_0 .net *"_ivl_224", 0 0, L_0000020a35c658d0;  1 drivers
v0000020a35bb2a10_0 .net *"_ivl_226", 0 0, L_0000020a35c65b50;  1 drivers
v0000020a35bb1930_0 .net *"_ivl_228", 0 0, L_0000020a35c65bf0;  1 drivers
v0000020a35bb3230_0 .net *"_ivl_23", 0 0, L_0000020a35bed580;  1 drivers
v0000020a35bb1bb0_0 .net *"_ivl_230", 0 0, L_0000020a35c65d30;  1 drivers
v0000020a35bb35f0_0 .net *"_ivl_232", 0 0, L_0000020a35c65830;  1 drivers
v0000020a35bb2ab0_0 .net *"_ivl_234", 0 0, L_0000020a35c65970;  1 drivers
v0000020a35bb19d0_0 .net *"_ivl_236", 0 0, L_0000020a35c65a10;  1 drivers
v0000020a35bb0f30_0 .net *"_ivl_238", 0 0, L_0000020a35c65ab0;  1 drivers
v0000020a35bb2b50_0 .net *"_ivl_24", 0 0, L_0000020a35c5add0;  1 drivers
v0000020a35bb1b10_0 .net *"_ivl_240", 0 0, L_0000020a35c5fe30;  1 drivers
v0000020a35bb1c50_0 .net *"_ivl_242", 0 0, L_0000020a35c5fbb0;  1 drivers
v0000020a35bb0fd0_0 .net *"_ivl_244", 0 0, L_0000020a35c5ff70;  1 drivers
v0000020a35bb32d0_0 .net *"_ivl_246", 0 0, L_0000020a35c5e030;  1 drivers
v0000020a35bb2fb0_0 .net *"_ivl_248", 0 0, L_0000020a35c5f750;  1 drivers
v0000020a35bb1d90_0 .net *"_ivl_250", 0 0, L_0000020a35c5efd0;  1 drivers
v0000020a35bb3050_0 .net *"_ivl_252", 0 0, L_0000020a35c5fc50;  1 drivers
v0000020a35bb11b0_0 .net *"_ivl_254", 0 0, L_0000020a35c5f7f0;  1 drivers
v0000020a35ad6e40_0 .net *"_ivl_256", 0 0, L_0000020a35c5fed0;  1 drivers
v0000020a35bb5300_0 .net *"_ivl_27", 0 0, L_0000020a35bed760;  1 drivers
v0000020a35bb5a80_0 .net *"_ivl_29", 0 0, L_0000020a35bed800;  1 drivers
v0000020a35bb7420_0 .net *"_ivl_3", 0 0, L_0000020a35becea0;  1 drivers
v0000020a35bb4fe0_0 .net *"_ivl_30", 0 0, L_0000020a35c5ac80;  1 drivers
v0000020a35bb4f40_0 .net *"_ivl_33", 0 0, L_0000020a35bebfa0;  1 drivers
v0000020a35bb6200_0 .net *"_ivl_35", 0 0, L_0000020a35bed8a0;  1 drivers
v0000020a35bb62a0_0 .net *"_ivl_36", 0 0, L_0000020a35c5b9a0;  1 drivers
v0000020a35bb5940_0 .net *"_ivl_39", 0 0, L_0000020a35c64750;  1 drivers
v0000020a35bb71a0_0 .net *"_ivl_41", 0 0, L_0000020a35c64890;  1 drivers
v0000020a35bb5bc0_0 .net *"_ivl_42", 0 0, L_0000020a35c5b0e0;  1 drivers
v0000020a35bb74c0_0 .net *"_ivl_45", 0 0, L_0000020a35c63670;  1 drivers
v0000020a35bb6340_0 .net *"_ivl_47", 0 0, L_0000020a35c63490;  1 drivers
v0000020a35bb53a0_0 .net *"_ivl_48", 0 0, L_0000020a35c5a740;  1 drivers
v0000020a35bb7560_0 .net *"_ivl_5", 0 0, L_0000020a35bee340;  1 drivers
v0000020a35bb5ee0_0 .net *"_ivl_51", 0 0, L_0000020a35c64250;  1 drivers
v0000020a35bb5b20_0 .net *"_ivl_53", 0 0, L_0000020a35c64390;  1 drivers
v0000020a35bb5440_0 .net *"_ivl_54", 0 0, L_0000020a35c5a7b0;  1 drivers
v0000020a35bb5080_0 .net *"_ivl_57", 0 0, L_0000020a35c630d0;  1 drivers
v0000020a35bb72e0_0 .net *"_ivl_59", 0 0, L_0000020a35c64070;  1 drivers
v0000020a35bb6ac0_0 .net *"_ivl_6", 0 0, L_0000020a35c5a3c0;  1 drivers
v0000020a35bb5760_0 .net *"_ivl_60", 0 0, L_0000020a35c5a820;  1 drivers
v0000020a35bb63e0_0 .net *"_ivl_63", 0 0, L_0000020a35c62f90;  1 drivers
v0000020a35bb5c60_0 .net *"_ivl_65", 0 0, L_0000020a35c642f0;  1 drivers
v0000020a35bb6480_0 .net *"_ivl_66", 0 0, L_0000020a35c5a0b0;  1 drivers
v0000020a35bb7600_0 .net *"_ivl_69", 0 0, L_0000020a35c63030;  1 drivers
v0000020a35bb7100_0 .net *"_ivl_71", 0 0, L_0000020a35c647f0;  1 drivers
v0000020a35bb7240_0 .net *"_ivl_72", 0 0, L_0000020a35c5aa50;  1 drivers
v0000020a35bb6660_0 .net *"_ivl_75", 0 0, L_0000020a35c64930;  1 drivers
v0000020a35bb5e40_0 .net *"_ivl_77", 0 0, L_0000020a35c64bb0;  1 drivers
v0000020a35bb5da0_0 .net *"_ivl_78", 0 0, L_0000020a35c5a190;  1 drivers
v0000020a35bb7380_0 .net *"_ivl_81", 0 0, L_0000020a35c64610;  1 drivers
v0000020a35bb5d00_0 .net *"_ivl_83", 0 0, L_0000020a35c63f30;  1 drivers
v0000020a35bb65c0_0 .net *"_ivl_84", 0 0, L_0000020a35c5a200;  1 drivers
v0000020a35bb51c0_0 .net *"_ivl_87", 0 0, L_0000020a35c646b0;  1 drivers
v0000020a35bb54e0_0 .net *"_ivl_89", 0 0, L_0000020a35c63b70;  1 drivers
v0000020a35bb67a0_0 .net *"_ivl_9", 0 0, L_0000020a35bee3e0;  1 drivers
v0000020a35bb6b60_0 .net *"_ivl_90", 0 0, L_0000020a35c5b690;  1 drivers
v0000020a35bb6520_0 .net *"_ivl_93", 0 0, L_0000020a35c632b0;  1 drivers
v0000020a35bb6f20_0 .net *"_ivl_95", 0 0, L_0000020a35c64f70;  1 drivers
v0000020a35bb6700_0 .net *"_ivl_96", 0 0, L_0000020a35c5b150;  1 drivers
v0000020a35bb5120_0 .net *"_ivl_99", 0 0, L_0000020a35c64d90;  1 drivers
v0000020a35bb6c00_0 .net "a", 31 0, v0000020a35bc30d0_0;  alias, 1 drivers
v0000020a35bb6840_0 .net "b", 31 0, v0000020a35bc3ad0_0;  alias, 1 drivers
v0000020a35bb68e0_0 .net "out", 0 0, L_0000020a35c5aeb0;  alias, 1 drivers
v0000020a35bb6a20_0 .net "temp", 31 0, L_0000020a35c63a30;  1 drivers
L_0000020a35becea0 .part v0000020a35bc30d0_0, 0, 1;
L_0000020a35bee340 .part v0000020a35bc3ad0_0, 0, 1;
L_0000020a35bee3e0 .part v0000020a35bc30d0_0, 1, 1;
L_0000020a35bee480 .part v0000020a35bc3ad0_0, 1, 1;
L_0000020a35bed3a0 .part v0000020a35bc30d0_0, 2, 1;
L_0000020a35bee520 .part v0000020a35bc3ad0_0, 2, 1;
L_0000020a35becf40 .part v0000020a35bc30d0_0, 3, 1;
L_0000020a35bed580 .part v0000020a35bc3ad0_0, 3, 1;
L_0000020a35bed760 .part v0000020a35bc30d0_0, 4, 1;
L_0000020a35bed800 .part v0000020a35bc3ad0_0, 4, 1;
L_0000020a35bebfa0 .part v0000020a35bc30d0_0, 5, 1;
L_0000020a35bed8a0 .part v0000020a35bc3ad0_0, 5, 1;
L_0000020a35c64750 .part v0000020a35bc30d0_0, 6, 1;
L_0000020a35c64890 .part v0000020a35bc3ad0_0, 6, 1;
L_0000020a35c63670 .part v0000020a35bc30d0_0, 7, 1;
L_0000020a35c63490 .part v0000020a35bc3ad0_0, 7, 1;
L_0000020a35c64250 .part v0000020a35bc30d0_0, 8, 1;
L_0000020a35c64390 .part v0000020a35bc3ad0_0, 8, 1;
L_0000020a35c630d0 .part v0000020a35bc30d0_0, 9, 1;
L_0000020a35c64070 .part v0000020a35bc3ad0_0, 9, 1;
L_0000020a35c62f90 .part v0000020a35bc30d0_0, 10, 1;
L_0000020a35c642f0 .part v0000020a35bc3ad0_0, 10, 1;
L_0000020a35c63030 .part v0000020a35bc30d0_0, 11, 1;
L_0000020a35c647f0 .part v0000020a35bc3ad0_0, 11, 1;
L_0000020a35c64930 .part v0000020a35bc30d0_0, 12, 1;
L_0000020a35c64bb0 .part v0000020a35bc3ad0_0, 12, 1;
L_0000020a35c64610 .part v0000020a35bc30d0_0, 13, 1;
L_0000020a35c63f30 .part v0000020a35bc3ad0_0, 13, 1;
L_0000020a35c646b0 .part v0000020a35bc30d0_0, 14, 1;
L_0000020a35c63b70 .part v0000020a35bc3ad0_0, 14, 1;
L_0000020a35c632b0 .part v0000020a35bc30d0_0, 15, 1;
L_0000020a35c64f70 .part v0000020a35bc3ad0_0, 15, 1;
L_0000020a35c64d90 .part v0000020a35bc30d0_0, 16, 1;
L_0000020a35c649d0 .part v0000020a35bc3ad0_0, 16, 1;
L_0000020a35c63990 .part v0000020a35bc30d0_0, 17, 1;
L_0000020a35c63df0 .part v0000020a35bc3ad0_0, 17, 1;
L_0000020a35c63e90 .part v0000020a35bc30d0_0, 18, 1;
L_0000020a35c63170 .part v0000020a35bc3ad0_0, 18, 1;
L_0000020a35c644d0 .part v0000020a35bc30d0_0, 19, 1;
L_0000020a35c65510 .part v0000020a35bc3ad0_0, 19, 1;
L_0000020a35c64e30 .part v0000020a35bc30d0_0, 20, 1;
L_0000020a35c64c50 .part v0000020a35bc3ad0_0, 20, 1;
L_0000020a35c650b0 .part v0000020a35bc30d0_0, 21, 1;
L_0000020a35c63fd0 .part v0000020a35bc3ad0_0, 21, 1;
L_0000020a35c64ed0 .part v0000020a35bc30d0_0, 22, 1;
L_0000020a35c63350 .part v0000020a35bc3ad0_0, 22, 1;
L_0000020a35c641b0 .part v0000020a35bc30d0_0, 23, 1;
L_0000020a35c656f0 .part v0000020a35bc3ad0_0, 23, 1;
L_0000020a35c63ad0 .part v0000020a35bc30d0_0, 24, 1;
L_0000020a35c63d50 .part v0000020a35bc3ad0_0, 24, 1;
L_0000020a35c64cf0 .part v0000020a35bc30d0_0, 25, 1;
L_0000020a35c63c10 .part v0000020a35bc3ad0_0, 25, 1;
L_0000020a35c64430 .part v0000020a35bc30d0_0, 26, 1;
L_0000020a35c63530 .part v0000020a35bc3ad0_0, 26, 1;
L_0000020a35c633f0 .part v0000020a35bc30d0_0, 27, 1;
L_0000020a35c63850 .part v0000020a35bc3ad0_0, 27, 1;
L_0000020a35c64110 .part v0000020a35bc30d0_0, 28, 1;
L_0000020a35c64a70 .part v0000020a35bc3ad0_0, 28, 1;
L_0000020a35c64570 .part v0000020a35bc30d0_0, 29, 1;
L_0000020a35c64b10 .part v0000020a35bc3ad0_0, 29, 1;
L_0000020a35c63710 .part v0000020a35bc30d0_0, 30, 1;
L_0000020a35c637b0 .part v0000020a35bc3ad0_0, 30, 1;
LS_0000020a35c63a30_0_0 .concat8 [ 1 1 1 1], L_0000020a35c5aac0, L_0000020a35c5a3c0, L_0000020a35c5a430, L_0000020a35c5b540;
LS_0000020a35c63a30_0_4 .concat8 [ 1 1 1 1], L_0000020a35c5add0, L_0000020a35c5ac80, L_0000020a35c5b9a0, L_0000020a35c5b0e0;
LS_0000020a35c63a30_0_8 .concat8 [ 1 1 1 1], L_0000020a35c5a740, L_0000020a35c5a7b0, L_0000020a35c5a820, L_0000020a35c5a0b0;
LS_0000020a35c63a30_0_12 .concat8 [ 1 1 1 1], L_0000020a35c5aa50, L_0000020a35c5a190, L_0000020a35c5a200, L_0000020a35c5b690;
LS_0000020a35c63a30_0_16 .concat8 [ 1 1 1 1], L_0000020a35c5b150, L_0000020a35c5a4a0, L_0000020a35c5b230, L_0000020a35c5b5b0;
LS_0000020a35c63a30_0_20 .concat8 [ 1 1 1 1], L_0000020a35c5b460, L_0000020a35c5b770, L_0000020a35c5a510, L_0000020a35c5b2a0;
LS_0000020a35c63a30_0_24 .concat8 [ 1 1 1 1], L_0000020a35c5b7e0, L_0000020a35c5a660, L_0000020a35c5ae40, L_0000020a35c5ba10;
LS_0000020a35c63a30_0_28 .concat8 [ 1 1 1 1], L_0000020a35c5b310, L_0000020a35c5b850, L_0000020a35c5b3f0, L_0000020a35c5a890;
LS_0000020a35c63a30_1_0 .concat8 [ 4 4 4 4], LS_0000020a35c63a30_0_0, LS_0000020a35c63a30_0_4, LS_0000020a35c63a30_0_8, LS_0000020a35c63a30_0_12;
LS_0000020a35c63a30_1_4 .concat8 [ 4 4 4 4], LS_0000020a35c63a30_0_16, LS_0000020a35c63a30_0_20, LS_0000020a35c63a30_0_24, LS_0000020a35c63a30_0_28;
L_0000020a35c63a30 .concat8 [ 16 16 0 0], LS_0000020a35c63a30_1_0, LS_0000020a35c63a30_1_4;
L_0000020a35c65010 .part v0000020a35bc30d0_0, 31, 1;
L_0000020a35c655b0 .part v0000020a35bc3ad0_0, 31, 1;
L_0000020a35c65150 .part L_0000020a35c63a30, 0, 1;
L_0000020a35c65330 .part L_0000020a35c63a30, 1, 1;
L_0000020a35c651f0 .part L_0000020a35c63a30, 2, 1;
L_0000020a35c638f0 .part L_0000020a35c63a30, 3, 1;
L_0000020a35c63210 .part L_0000020a35c63a30, 4, 1;
L_0000020a35c65290 .part L_0000020a35c63a30, 5, 1;
L_0000020a35c63cb0 .part L_0000020a35c63a30, 6, 1;
L_0000020a35c653d0 .part L_0000020a35c63a30, 7, 1;
L_0000020a35c65470 .part L_0000020a35c63a30, 8, 1;
L_0000020a35c635d0 .part L_0000020a35c63a30, 9, 1;
L_0000020a35c65650 .part L_0000020a35c63a30, 10, 1;
L_0000020a35c65790 .part L_0000020a35c63a30, 11, 1;
L_0000020a35c65dd0 .part L_0000020a35c63a30, 12, 1;
L_0000020a35c65c90 .part L_0000020a35c63a30, 13, 1;
L_0000020a35c65e70 .part L_0000020a35c63a30, 14, 1;
L_0000020a35c658d0 .part L_0000020a35c63a30, 15, 1;
L_0000020a35c65b50 .part L_0000020a35c63a30, 16, 1;
L_0000020a35c65bf0 .part L_0000020a35c63a30, 17, 1;
L_0000020a35c65d30 .part L_0000020a35c63a30, 18, 1;
L_0000020a35c65830 .part L_0000020a35c63a30, 19, 1;
L_0000020a35c65970 .part L_0000020a35c63a30, 20, 1;
L_0000020a35c65a10 .part L_0000020a35c63a30, 21, 1;
L_0000020a35c65ab0 .part L_0000020a35c63a30, 22, 1;
L_0000020a35c5fe30 .part L_0000020a35c63a30, 23, 1;
L_0000020a35c5fbb0 .part L_0000020a35c63a30, 24, 1;
L_0000020a35c5ff70 .part L_0000020a35c63a30, 25, 1;
L_0000020a35c5e030 .part L_0000020a35c63a30, 26, 1;
L_0000020a35c5f750 .part L_0000020a35c63a30, 27, 1;
L_0000020a35c5efd0 .part L_0000020a35c63a30, 28, 1;
L_0000020a35c5fc50 .part L_0000020a35c63a30, 29, 1;
L_0000020a35c5f7f0 .part L_0000020a35c63a30, 30, 1;
L_0000020a35c5fed0 .part L_0000020a35c63a30, 31, 1;
S_0000020a359c3300 .scope module, "alu" "ALU" 8 18, 12 1 0, S_0000020a35979ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_0000020a35b39880 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_0000020a35c5a040 .functor NOT 1, L_0000020a35bee0c0, C4<0>, C4<0>, C4<0>;
v0000020a35bb5260_0 .net "A", 31 0, v0000020a35bc30d0_0;  alias, 1 drivers
v0000020a35bb60c0_0 .net "ALUOP", 3 0, v0000020a35bb59e0_0;  alias, 1 drivers
v0000020a35bb6ca0_0 .net "B", 31 0, v0000020a35bc3ad0_0;  alias, 1 drivers
v0000020a35bb6d40_0 .var "CF", 0 0;
v0000020a35bb56c0_0 .net "ZF", 0 0, L_0000020a35c5a040;  alias, 1 drivers
v0000020a35bb6de0_0 .net *"_ivl_1", 0 0, L_0000020a35bee0c0;  1 drivers
v0000020a35bb58a0_0 .var "res", 31 0;
E_0000020a35b38b80 .event anyedge, v0000020a35bb60c0_0, v0000020a35bb6c00_0, v0000020a35bb6840_0, v0000020a35bb6d40_0;
L_0000020a35bee0c0 .reduce/or v0000020a35bb58a0_0;
S_0000020a359bc8c0 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_0000020a35979ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_0000020a35b6bef0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000020a35b6bf28 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000020a35b6bf60 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000020a35b6bf98 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000020a35b6bfd0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000020a35b6c008 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000020a35b6c040 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000020a35b6c078 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000020a35b6c0b0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000020a35b6c0e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000020a35b6c120 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000020a35b6c158 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000020a35b6c190 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000020a35b6c1c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000020a35b6c200 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000020a35b6c238 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000020a35b6c270 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000020a35b6c2a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000020a35b6c2e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000020a35b6c318 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000020a35b6c350 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000020a35b6c388 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000020a35b6c3c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000020a35b6c3f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000020a35b6c430 .param/l "xori" 0 9 12, C4<001110000000>;
v0000020a35bb59e0_0 .var "ALU_OP", 3 0;
v0000020a35bb6e80_0 .net "opcode", 11 0, v0000020a35bc3530_0;  alias, 1 drivers
E_0000020a35b38bc0 .event anyedge, v0000020a35abd5f0_0;
S_0000020a359bca50 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_0000020a359996a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v0000020a35bc1690_0 .net "EX1_forward_to_B", 31 0, v0000020a35bc29f0_0;  alias, 1 drivers
v0000020a35bc1a50_0 .net "EX_PFC", 31 0, v0000020a35bc10f0_0;  alias, 1 drivers
v0000020a35bc2bd0_0 .net "EX_PFC_to_IF", 31 0, L_0000020a35bed120;  alias, 1 drivers
v0000020a35bc1e10_0 .net "alu_selA", 1 0, L_0000020a35bf0a00;  alias, 1 drivers
v0000020a35bc0ab0_0 .net "alu_selB", 1 0, L_0000020a35bf1fe0;  alias, 1 drivers
v0000020a35bc1cd0_0 .net "ex_haz", 31 0, v0000020a35bb4db0_0;  alias, 1 drivers
v0000020a35bc1f50_0 .net "id_haz", 31 0, L_0000020a35becc20;  alias, 1 drivers
v0000020a35bc23b0_0 .net "is_jr", 0 0, v0000020a35bc1910_0;  alias, 1 drivers
v0000020a35bc0830_0 .net "mem_haz", 31 0, L_0000020a35c76090;  alias, 1 drivers
v0000020a35bc2d10_0 .net "oper1", 31 0, L_0000020a35bf61b0;  alias, 1 drivers
v0000020a35bc1eb0_0 .net "oper2", 31 0, L_0000020a35c5a5f0;  alias, 1 drivers
v0000020a35bc24f0_0 .net "pc", 31 0, v0000020a35bc2c70_0;  alias, 1 drivers
v0000020a35bc12d0_0 .net "rs1", 31 0, v0000020a35bc14b0_0;  alias, 1 drivers
v0000020a35bc2810_0 .net "rs2_in", 31 0, v0000020a35bc1050_0;  alias, 1 drivers
v0000020a35bc1370_0 .net "rs2_out", 31 0, L_0000020a35c5b070;  alias, 1 drivers
v0000020a35bc2270_0 .net "store_rs2_forward", 1 0, L_0000020a35bf33e0;  alias, 1 drivers
L_0000020a35bed120 .functor MUXZ 32, v0000020a35bc10f0_0, L_0000020a35bf61b0, v0000020a35bc1910_0, C4<>;
S_0000020a35978230 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_0000020a359bca50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000020a35b38fc0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000020a35bf5650 .functor NOT 1, L_0000020a35bece00, C4<0>, C4<0>, C4<0>;
L_0000020a35bf48c0 .functor NOT 1, L_0000020a35bee660, C4<0>, C4<0>, C4<0>;
L_0000020a35bf49a0 .functor NOT 1, L_0000020a35bedd00, C4<0>, C4<0>, C4<0>;
L_0000020a35bf58f0 .functor NOT 1, L_0000020a35bede40, C4<0>, C4<0>, C4<0>;
L_0000020a35bf4bd0 .functor AND 32, L_0000020a35bf55e0, v0000020a35bc14b0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020a35bf4c40 .functor AND 32, L_0000020a35bf56c0, L_0000020a35c76090, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020a35bf4f50 .functor OR 32, L_0000020a35bf4bd0, L_0000020a35bf4c40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020a35bf4cb0 .functor AND 32, L_0000020a35bf5880, v0000020a35bb4db0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020a35bf6140 .functor OR 32, L_0000020a35bf4f50, L_0000020a35bf4cb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020a35bf60d0 .functor AND 32, L_0000020a35bf4af0, L_0000020a35becc20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020a35bf61b0 .functor OR 32, L_0000020a35bf6140, L_0000020a35bf60d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020a35bb8780_0 .net *"_ivl_1", 0 0, L_0000020a35bece00;  1 drivers
v0000020a35bb7b00_0 .net *"_ivl_13", 0 0, L_0000020a35bedd00;  1 drivers
v0000020a35bb8c80_0 .net *"_ivl_14", 0 0, L_0000020a35bf49a0;  1 drivers
v0000020a35bb88c0_0 .net *"_ivl_19", 0 0, L_0000020a35bec2c0;  1 drivers
v0000020a35bb8d20_0 .net *"_ivl_2", 0 0, L_0000020a35bf5650;  1 drivers
v0000020a35bbc390_0 .net *"_ivl_23", 0 0, L_0000020a35beccc0;  1 drivers
v0000020a35bbbf30_0 .net *"_ivl_27", 0 0, L_0000020a35bede40;  1 drivers
v0000020a35bbbad0_0 .net *"_ivl_28", 0 0, L_0000020a35bf58f0;  1 drivers
v0000020a35bbae50_0 .net *"_ivl_33", 0 0, L_0000020a35bedee0;  1 drivers
v0000020a35bbc110_0 .net *"_ivl_37", 0 0, L_0000020a35bec220;  1 drivers
v0000020a35bbc430_0 .net *"_ivl_40", 31 0, L_0000020a35bf4bd0;  1 drivers
v0000020a35bbbd50_0 .net *"_ivl_42", 31 0, L_0000020a35bf4c40;  1 drivers
v0000020a35bbb990_0 .net *"_ivl_44", 31 0, L_0000020a35bf4f50;  1 drivers
v0000020a35bbabd0_0 .net *"_ivl_46", 31 0, L_0000020a35bf4cb0;  1 drivers
v0000020a35bbc570_0 .net *"_ivl_48", 31 0, L_0000020a35bf6140;  1 drivers
v0000020a35bbc7f0_0 .net *"_ivl_50", 31 0, L_0000020a35bf60d0;  1 drivers
v0000020a35bba9f0_0 .net *"_ivl_7", 0 0, L_0000020a35bee660;  1 drivers
v0000020a35bbc930_0 .net *"_ivl_8", 0 0, L_0000020a35bf48c0;  1 drivers
v0000020a35bbbe90_0 .net "ina", 31 0, v0000020a35bc14b0_0;  alias, 1 drivers
v0000020a35bbbb70_0 .net "inb", 31 0, L_0000020a35c76090;  alias, 1 drivers
v0000020a35bbaef0_0 .net "inc", 31 0, v0000020a35bb4db0_0;  alias, 1 drivers
v0000020a35bbac70_0 .net "ind", 31 0, L_0000020a35becc20;  alias, 1 drivers
v0000020a35bbb2b0_0 .net "out", 31 0, L_0000020a35bf61b0;  alias, 1 drivers
v0000020a35bbaf90_0 .net "s0", 31 0, L_0000020a35bf55e0;  1 drivers
v0000020a35bbb850_0 .net "s1", 31 0, L_0000020a35bf56c0;  1 drivers
v0000020a35bbc250_0 .net "s2", 31 0, L_0000020a35bf5880;  1 drivers
v0000020a35bbc610_0 .net "s3", 31 0, L_0000020a35bf4af0;  1 drivers
v0000020a35bbab30_0 .net "sel", 1 0, L_0000020a35bf0a00;  alias, 1 drivers
L_0000020a35bece00 .part L_0000020a35bf0a00, 1, 1;
LS_0000020a35bedc60_0_0 .concat [ 1 1 1 1], L_0000020a35bf5650, L_0000020a35bf5650, L_0000020a35bf5650, L_0000020a35bf5650;
LS_0000020a35bedc60_0_4 .concat [ 1 1 1 1], L_0000020a35bf5650, L_0000020a35bf5650, L_0000020a35bf5650, L_0000020a35bf5650;
LS_0000020a35bedc60_0_8 .concat [ 1 1 1 1], L_0000020a35bf5650, L_0000020a35bf5650, L_0000020a35bf5650, L_0000020a35bf5650;
LS_0000020a35bedc60_0_12 .concat [ 1 1 1 1], L_0000020a35bf5650, L_0000020a35bf5650, L_0000020a35bf5650, L_0000020a35bf5650;
LS_0000020a35bedc60_0_16 .concat [ 1 1 1 1], L_0000020a35bf5650, L_0000020a35bf5650, L_0000020a35bf5650, L_0000020a35bf5650;
LS_0000020a35bedc60_0_20 .concat [ 1 1 1 1], L_0000020a35bf5650, L_0000020a35bf5650, L_0000020a35bf5650, L_0000020a35bf5650;
LS_0000020a35bedc60_0_24 .concat [ 1 1 1 1], L_0000020a35bf5650, L_0000020a35bf5650, L_0000020a35bf5650, L_0000020a35bf5650;
LS_0000020a35bedc60_0_28 .concat [ 1 1 1 1], L_0000020a35bf5650, L_0000020a35bf5650, L_0000020a35bf5650, L_0000020a35bf5650;
LS_0000020a35bedc60_1_0 .concat [ 4 4 4 4], LS_0000020a35bedc60_0_0, LS_0000020a35bedc60_0_4, LS_0000020a35bedc60_0_8, LS_0000020a35bedc60_0_12;
LS_0000020a35bedc60_1_4 .concat [ 4 4 4 4], LS_0000020a35bedc60_0_16, LS_0000020a35bedc60_0_20, LS_0000020a35bedc60_0_24, LS_0000020a35bedc60_0_28;
L_0000020a35bedc60 .concat [ 16 16 0 0], LS_0000020a35bedc60_1_0, LS_0000020a35bedc60_1_4;
L_0000020a35bee660 .part L_0000020a35bf0a00, 0, 1;
LS_0000020a35bec5e0_0_0 .concat [ 1 1 1 1], L_0000020a35bf48c0, L_0000020a35bf48c0, L_0000020a35bf48c0, L_0000020a35bf48c0;
LS_0000020a35bec5e0_0_4 .concat [ 1 1 1 1], L_0000020a35bf48c0, L_0000020a35bf48c0, L_0000020a35bf48c0, L_0000020a35bf48c0;
LS_0000020a35bec5e0_0_8 .concat [ 1 1 1 1], L_0000020a35bf48c0, L_0000020a35bf48c0, L_0000020a35bf48c0, L_0000020a35bf48c0;
LS_0000020a35bec5e0_0_12 .concat [ 1 1 1 1], L_0000020a35bf48c0, L_0000020a35bf48c0, L_0000020a35bf48c0, L_0000020a35bf48c0;
LS_0000020a35bec5e0_0_16 .concat [ 1 1 1 1], L_0000020a35bf48c0, L_0000020a35bf48c0, L_0000020a35bf48c0, L_0000020a35bf48c0;
LS_0000020a35bec5e0_0_20 .concat [ 1 1 1 1], L_0000020a35bf48c0, L_0000020a35bf48c0, L_0000020a35bf48c0, L_0000020a35bf48c0;
LS_0000020a35bec5e0_0_24 .concat [ 1 1 1 1], L_0000020a35bf48c0, L_0000020a35bf48c0, L_0000020a35bf48c0, L_0000020a35bf48c0;
LS_0000020a35bec5e0_0_28 .concat [ 1 1 1 1], L_0000020a35bf48c0, L_0000020a35bf48c0, L_0000020a35bf48c0, L_0000020a35bf48c0;
LS_0000020a35bec5e0_1_0 .concat [ 4 4 4 4], LS_0000020a35bec5e0_0_0, LS_0000020a35bec5e0_0_4, LS_0000020a35bec5e0_0_8, LS_0000020a35bec5e0_0_12;
LS_0000020a35bec5e0_1_4 .concat [ 4 4 4 4], LS_0000020a35bec5e0_0_16, LS_0000020a35bec5e0_0_20, LS_0000020a35bec5e0_0_24, LS_0000020a35bec5e0_0_28;
L_0000020a35bec5e0 .concat [ 16 16 0 0], LS_0000020a35bec5e0_1_0, LS_0000020a35bec5e0_1_4;
L_0000020a35bedd00 .part L_0000020a35bf0a00, 1, 1;
LS_0000020a35bed940_0_0 .concat [ 1 1 1 1], L_0000020a35bf49a0, L_0000020a35bf49a0, L_0000020a35bf49a0, L_0000020a35bf49a0;
LS_0000020a35bed940_0_4 .concat [ 1 1 1 1], L_0000020a35bf49a0, L_0000020a35bf49a0, L_0000020a35bf49a0, L_0000020a35bf49a0;
LS_0000020a35bed940_0_8 .concat [ 1 1 1 1], L_0000020a35bf49a0, L_0000020a35bf49a0, L_0000020a35bf49a0, L_0000020a35bf49a0;
LS_0000020a35bed940_0_12 .concat [ 1 1 1 1], L_0000020a35bf49a0, L_0000020a35bf49a0, L_0000020a35bf49a0, L_0000020a35bf49a0;
LS_0000020a35bed940_0_16 .concat [ 1 1 1 1], L_0000020a35bf49a0, L_0000020a35bf49a0, L_0000020a35bf49a0, L_0000020a35bf49a0;
LS_0000020a35bed940_0_20 .concat [ 1 1 1 1], L_0000020a35bf49a0, L_0000020a35bf49a0, L_0000020a35bf49a0, L_0000020a35bf49a0;
LS_0000020a35bed940_0_24 .concat [ 1 1 1 1], L_0000020a35bf49a0, L_0000020a35bf49a0, L_0000020a35bf49a0, L_0000020a35bf49a0;
LS_0000020a35bed940_0_28 .concat [ 1 1 1 1], L_0000020a35bf49a0, L_0000020a35bf49a0, L_0000020a35bf49a0, L_0000020a35bf49a0;
LS_0000020a35bed940_1_0 .concat [ 4 4 4 4], LS_0000020a35bed940_0_0, LS_0000020a35bed940_0_4, LS_0000020a35bed940_0_8, LS_0000020a35bed940_0_12;
LS_0000020a35bed940_1_4 .concat [ 4 4 4 4], LS_0000020a35bed940_0_16, LS_0000020a35bed940_0_20, LS_0000020a35bed940_0_24, LS_0000020a35bed940_0_28;
L_0000020a35bed940 .concat [ 16 16 0 0], LS_0000020a35bed940_1_0, LS_0000020a35bed940_1_4;
L_0000020a35bec2c0 .part L_0000020a35bf0a00, 0, 1;
LS_0000020a35bed620_0_0 .concat [ 1 1 1 1], L_0000020a35bec2c0, L_0000020a35bec2c0, L_0000020a35bec2c0, L_0000020a35bec2c0;
LS_0000020a35bed620_0_4 .concat [ 1 1 1 1], L_0000020a35bec2c0, L_0000020a35bec2c0, L_0000020a35bec2c0, L_0000020a35bec2c0;
LS_0000020a35bed620_0_8 .concat [ 1 1 1 1], L_0000020a35bec2c0, L_0000020a35bec2c0, L_0000020a35bec2c0, L_0000020a35bec2c0;
LS_0000020a35bed620_0_12 .concat [ 1 1 1 1], L_0000020a35bec2c0, L_0000020a35bec2c0, L_0000020a35bec2c0, L_0000020a35bec2c0;
LS_0000020a35bed620_0_16 .concat [ 1 1 1 1], L_0000020a35bec2c0, L_0000020a35bec2c0, L_0000020a35bec2c0, L_0000020a35bec2c0;
LS_0000020a35bed620_0_20 .concat [ 1 1 1 1], L_0000020a35bec2c0, L_0000020a35bec2c0, L_0000020a35bec2c0, L_0000020a35bec2c0;
LS_0000020a35bed620_0_24 .concat [ 1 1 1 1], L_0000020a35bec2c0, L_0000020a35bec2c0, L_0000020a35bec2c0, L_0000020a35bec2c0;
LS_0000020a35bed620_0_28 .concat [ 1 1 1 1], L_0000020a35bec2c0, L_0000020a35bec2c0, L_0000020a35bec2c0, L_0000020a35bec2c0;
LS_0000020a35bed620_1_0 .concat [ 4 4 4 4], LS_0000020a35bed620_0_0, LS_0000020a35bed620_0_4, LS_0000020a35bed620_0_8, LS_0000020a35bed620_0_12;
LS_0000020a35bed620_1_4 .concat [ 4 4 4 4], LS_0000020a35bed620_0_16, LS_0000020a35bed620_0_20, LS_0000020a35bed620_0_24, LS_0000020a35bed620_0_28;
L_0000020a35bed620 .concat [ 16 16 0 0], LS_0000020a35bed620_1_0, LS_0000020a35bed620_1_4;
L_0000020a35beccc0 .part L_0000020a35bf0a00, 1, 1;
LS_0000020a35bee5c0_0_0 .concat [ 1 1 1 1], L_0000020a35beccc0, L_0000020a35beccc0, L_0000020a35beccc0, L_0000020a35beccc0;
LS_0000020a35bee5c0_0_4 .concat [ 1 1 1 1], L_0000020a35beccc0, L_0000020a35beccc0, L_0000020a35beccc0, L_0000020a35beccc0;
LS_0000020a35bee5c0_0_8 .concat [ 1 1 1 1], L_0000020a35beccc0, L_0000020a35beccc0, L_0000020a35beccc0, L_0000020a35beccc0;
LS_0000020a35bee5c0_0_12 .concat [ 1 1 1 1], L_0000020a35beccc0, L_0000020a35beccc0, L_0000020a35beccc0, L_0000020a35beccc0;
LS_0000020a35bee5c0_0_16 .concat [ 1 1 1 1], L_0000020a35beccc0, L_0000020a35beccc0, L_0000020a35beccc0, L_0000020a35beccc0;
LS_0000020a35bee5c0_0_20 .concat [ 1 1 1 1], L_0000020a35beccc0, L_0000020a35beccc0, L_0000020a35beccc0, L_0000020a35beccc0;
LS_0000020a35bee5c0_0_24 .concat [ 1 1 1 1], L_0000020a35beccc0, L_0000020a35beccc0, L_0000020a35beccc0, L_0000020a35beccc0;
LS_0000020a35bee5c0_0_28 .concat [ 1 1 1 1], L_0000020a35beccc0, L_0000020a35beccc0, L_0000020a35beccc0, L_0000020a35beccc0;
LS_0000020a35bee5c0_1_0 .concat [ 4 4 4 4], LS_0000020a35bee5c0_0_0, LS_0000020a35bee5c0_0_4, LS_0000020a35bee5c0_0_8, LS_0000020a35bee5c0_0_12;
LS_0000020a35bee5c0_1_4 .concat [ 4 4 4 4], LS_0000020a35bee5c0_0_16, LS_0000020a35bee5c0_0_20, LS_0000020a35bee5c0_0_24, LS_0000020a35bee5c0_0_28;
L_0000020a35bee5c0 .concat [ 16 16 0 0], LS_0000020a35bee5c0_1_0, LS_0000020a35bee5c0_1_4;
L_0000020a35bede40 .part L_0000020a35bf0a00, 0, 1;
LS_0000020a35beca40_0_0 .concat [ 1 1 1 1], L_0000020a35bf58f0, L_0000020a35bf58f0, L_0000020a35bf58f0, L_0000020a35bf58f0;
LS_0000020a35beca40_0_4 .concat [ 1 1 1 1], L_0000020a35bf58f0, L_0000020a35bf58f0, L_0000020a35bf58f0, L_0000020a35bf58f0;
LS_0000020a35beca40_0_8 .concat [ 1 1 1 1], L_0000020a35bf58f0, L_0000020a35bf58f0, L_0000020a35bf58f0, L_0000020a35bf58f0;
LS_0000020a35beca40_0_12 .concat [ 1 1 1 1], L_0000020a35bf58f0, L_0000020a35bf58f0, L_0000020a35bf58f0, L_0000020a35bf58f0;
LS_0000020a35beca40_0_16 .concat [ 1 1 1 1], L_0000020a35bf58f0, L_0000020a35bf58f0, L_0000020a35bf58f0, L_0000020a35bf58f0;
LS_0000020a35beca40_0_20 .concat [ 1 1 1 1], L_0000020a35bf58f0, L_0000020a35bf58f0, L_0000020a35bf58f0, L_0000020a35bf58f0;
LS_0000020a35beca40_0_24 .concat [ 1 1 1 1], L_0000020a35bf58f0, L_0000020a35bf58f0, L_0000020a35bf58f0, L_0000020a35bf58f0;
LS_0000020a35beca40_0_28 .concat [ 1 1 1 1], L_0000020a35bf58f0, L_0000020a35bf58f0, L_0000020a35bf58f0, L_0000020a35bf58f0;
LS_0000020a35beca40_1_0 .concat [ 4 4 4 4], LS_0000020a35beca40_0_0, LS_0000020a35beca40_0_4, LS_0000020a35beca40_0_8, LS_0000020a35beca40_0_12;
LS_0000020a35beca40_1_4 .concat [ 4 4 4 4], LS_0000020a35beca40_0_16, LS_0000020a35beca40_0_20, LS_0000020a35beca40_0_24, LS_0000020a35beca40_0_28;
L_0000020a35beca40 .concat [ 16 16 0 0], LS_0000020a35beca40_1_0, LS_0000020a35beca40_1_4;
L_0000020a35bedee0 .part L_0000020a35bf0a00, 1, 1;
LS_0000020a35becae0_0_0 .concat [ 1 1 1 1], L_0000020a35bedee0, L_0000020a35bedee0, L_0000020a35bedee0, L_0000020a35bedee0;
LS_0000020a35becae0_0_4 .concat [ 1 1 1 1], L_0000020a35bedee0, L_0000020a35bedee0, L_0000020a35bedee0, L_0000020a35bedee0;
LS_0000020a35becae0_0_8 .concat [ 1 1 1 1], L_0000020a35bedee0, L_0000020a35bedee0, L_0000020a35bedee0, L_0000020a35bedee0;
LS_0000020a35becae0_0_12 .concat [ 1 1 1 1], L_0000020a35bedee0, L_0000020a35bedee0, L_0000020a35bedee0, L_0000020a35bedee0;
LS_0000020a35becae0_0_16 .concat [ 1 1 1 1], L_0000020a35bedee0, L_0000020a35bedee0, L_0000020a35bedee0, L_0000020a35bedee0;
LS_0000020a35becae0_0_20 .concat [ 1 1 1 1], L_0000020a35bedee0, L_0000020a35bedee0, L_0000020a35bedee0, L_0000020a35bedee0;
LS_0000020a35becae0_0_24 .concat [ 1 1 1 1], L_0000020a35bedee0, L_0000020a35bedee0, L_0000020a35bedee0, L_0000020a35bedee0;
LS_0000020a35becae0_0_28 .concat [ 1 1 1 1], L_0000020a35bedee0, L_0000020a35bedee0, L_0000020a35bedee0, L_0000020a35bedee0;
LS_0000020a35becae0_1_0 .concat [ 4 4 4 4], LS_0000020a35becae0_0_0, LS_0000020a35becae0_0_4, LS_0000020a35becae0_0_8, LS_0000020a35becae0_0_12;
LS_0000020a35becae0_1_4 .concat [ 4 4 4 4], LS_0000020a35becae0_0_16, LS_0000020a35becae0_0_20, LS_0000020a35becae0_0_24, LS_0000020a35becae0_0_28;
L_0000020a35becae0 .concat [ 16 16 0 0], LS_0000020a35becae0_1_0, LS_0000020a35becae0_1_4;
L_0000020a35bec220 .part L_0000020a35bf0a00, 0, 1;
LS_0000020a35bedf80_0_0 .concat [ 1 1 1 1], L_0000020a35bec220, L_0000020a35bec220, L_0000020a35bec220, L_0000020a35bec220;
LS_0000020a35bedf80_0_4 .concat [ 1 1 1 1], L_0000020a35bec220, L_0000020a35bec220, L_0000020a35bec220, L_0000020a35bec220;
LS_0000020a35bedf80_0_8 .concat [ 1 1 1 1], L_0000020a35bec220, L_0000020a35bec220, L_0000020a35bec220, L_0000020a35bec220;
LS_0000020a35bedf80_0_12 .concat [ 1 1 1 1], L_0000020a35bec220, L_0000020a35bec220, L_0000020a35bec220, L_0000020a35bec220;
LS_0000020a35bedf80_0_16 .concat [ 1 1 1 1], L_0000020a35bec220, L_0000020a35bec220, L_0000020a35bec220, L_0000020a35bec220;
LS_0000020a35bedf80_0_20 .concat [ 1 1 1 1], L_0000020a35bec220, L_0000020a35bec220, L_0000020a35bec220, L_0000020a35bec220;
LS_0000020a35bedf80_0_24 .concat [ 1 1 1 1], L_0000020a35bec220, L_0000020a35bec220, L_0000020a35bec220, L_0000020a35bec220;
LS_0000020a35bedf80_0_28 .concat [ 1 1 1 1], L_0000020a35bec220, L_0000020a35bec220, L_0000020a35bec220, L_0000020a35bec220;
LS_0000020a35bedf80_1_0 .concat [ 4 4 4 4], LS_0000020a35bedf80_0_0, LS_0000020a35bedf80_0_4, LS_0000020a35bedf80_0_8, LS_0000020a35bedf80_0_12;
LS_0000020a35bedf80_1_4 .concat [ 4 4 4 4], LS_0000020a35bedf80_0_16, LS_0000020a35bedf80_0_20, LS_0000020a35bedf80_0_24, LS_0000020a35bedf80_0_28;
L_0000020a35bedf80 .concat [ 16 16 0 0], LS_0000020a35bedf80_1_0, LS_0000020a35bedf80_1_4;
S_0000020a359783c0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000020a35978230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000020a35bf55e0 .functor AND 32, L_0000020a35bedc60, L_0000020a35bec5e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000020a35bb8dc0_0 .net "in1", 31 0, L_0000020a35bedc60;  1 drivers
v0000020a35bb80a0_0 .net "in2", 31 0, L_0000020a35bec5e0;  1 drivers
v0000020a35bb7ce0_0 .net "out", 31 0, L_0000020a35bf55e0;  alias, 1 drivers
S_0000020a359b1570 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000020a35978230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000020a35bf56c0 .functor AND 32, L_0000020a35bed940, L_0000020a35bed620, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000020a35bb7740_0 .net "in1", 31 0, L_0000020a35bed940;  1 drivers
v0000020a35bb7a60_0 .net "in2", 31 0, L_0000020a35bed620;  1 drivers
v0000020a35bb81e0_0 .net "out", 31 0, L_0000020a35bf56c0;  alias, 1 drivers
S_0000020a359b1700 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000020a35978230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000020a35bf5880 .functor AND 32, L_0000020a35bee5c0, L_0000020a35beca40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000020a35bb8b40_0 .net "in1", 31 0, L_0000020a35bee5c0;  1 drivers
v0000020a35bb8320_0 .net "in2", 31 0, L_0000020a35beca40;  1 drivers
v0000020a35bb85a0_0 .net "out", 31 0, L_0000020a35bf5880;  alias, 1 drivers
S_0000020a35bb9a70 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000020a35978230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000020a35bf4af0 .functor AND 32, L_0000020a35becae0, L_0000020a35bedf80, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000020a35bb7880_0 .net "in1", 31 0, L_0000020a35becae0;  1 drivers
v0000020a35bb8460_0 .net "in2", 31 0, L_0000020a35bedf80;  1 drivers
v0000020a35bb8640_0 .net "out", 31 0, L_0000020a35bf4af0;  alias, 1 drivers
S_0000020a35bb9d90 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_0000020a359bca50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000020a35b39500 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000020a35bf6060 .functor NOT 1, L_0000020a35bec040, C4<0>, C4<0>, C4<0>;
L_0000020a35bf5f10 .functor NOT 1, L_0000020a35bed9e0, C4<0>, C4<0>, C4<0>;
L_0000020a35bf5f80 .functor NOT 1, L_0000020a35bedb20, C4<0>, C4<0>, C4<0>;
L_0000020a35c5b700 .functor NOT 1, L_0000020a35bec7c0, C4<0>, C4<0>, C4<0>;
L_0000020a35c5a120 .functor AND 32, L_0000020a35bf6220, v0000020a35bc29f0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020a35c5a900 .functor AND 32, L_0000020a35bf5ff0, L_0000020a35c76090, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020a35c5a6d0 .functor OR 32, L_0000020a35c5a120, L_0000020a35c5a900, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020a35c5ad60 .functor AND 32, L_0000020a35b31460, v0000020a35bb4db0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020a35c5a9e0 .functor OR 32, L_0000020a35c5a6d0, L_0000020a35c5ad60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020a35c5baf0 .functor AND 32, L_0000020a35c5a270, L_0000020a35becc20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020a35c5a5f0 .functor OR 32, L_0000020a35c5a9e0, L_0000020a35c5baf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020a35bbcbb0_0 .net *"_ivl_1", 0 0, L_0000020a35bec040;  1 drivers
v0000020a35bbb0d0_0 .net *"_ivl_13", 0 0, L_0000020a35bedb20;  1 drivers
v0000020a35bbc9d0_0 .net *"_ivl_14", 0 0, L_0000020a35bf5f80;  1 drivers
v0000020a35bbb8f0_0 .net *"_ivl_19", 0 0, L_0000020a35bee200;  1 drivers
v0000020a35bbbdf0_0 .net *"_ivl_2", 0 0, L_0000020a35bf6060;  1 drivers
v0000020a35bbba30_0 .net *"_ivl_23", 0 0, L_0000020a35bec360;  1 drivers
v0000020a35bbc070_0 .net *"_ivl_27", 0 0, L_0000020a35bec7c0;  1 drivers
v0000020a35bba770_0 .net *"_ivl_28", 0 0, L_0000020a35c5b700;  1 drivers
v0000020a35bbca70_0 .net *"_ivl_33", 0 0, L_0000020a35becfe0;  1 drivers
v0000020a35bbc1b0_0 .net *"_ivl_37", 0 0, L_0000020a35bec400;  1 drivers
v0000020a35bbb170_0 .net *"_ivl_40", 31 0, L_0000020a35c5a120;  1 drivers
v0000020a35bbc2f0_0 .net *"_ivl_42", 31 0, L_0000020a35c5a900;  1 drivers
v0000020a35bbcd90_0 .net *"_ivl_44", 31 0, L_0000020a35c5a6d0;  1 drivers
v0000020a35bbb7b0_0 .net *"_ivl_46", 31 0, L_0000020a35c5ad60;  1 drivers
v0000020a35bba810_0 .net *"_ivl_48", 31 0, L_0000020a35c5a9e0;  1 drivers
v0000020a35bbb210_0 .net *"_ivl_50", 31 0, L_0000020a35c5baf0;  1 drivers
v0000020a35bbb5d0_0 .net *"_ivl_7", 0 0, L_0000020a35bed9e0;  1 drivers
v0000020a35bbcc50_0 .net *"_ivl_8", 0 0, L_0000020a35bf5f10;  1 drivers
v0000020a35bbccf0_0 .net "ina", 31 0, v0000020a35bc29f0_0;  alias, 1 drivers
v0000020a35bbce30_0 .net "inb", 31 0, L_0000020a35c76090;  alias, 1 drivers
v0000020a35bba8b0_0 .net "inc", 31 0, v0000020a35bb4db0_0;  alias, 1 drivers
v0000020a35bbb670_0 .net "ind", 31 0, L_0000020a35becc20;  alias, 1 drivers
v0000020a35bbb710_0 .net "out", 31 0, L_0000020a35c5a5f0;  alias, 1 drivers
v0000020a35bba950_0 .net "s0", 31 0, L_0000020a35bf6220;  1 drivers
v0000020a35bbaa90_0 .net "s1", 31 0, L_0000020a35bf5ff0;  1 drivers
v0000020a35bbb350_0 .net "s2", 31 0, L_0000020a35b31460;  1 drivers
v0000020a35bbb3f0_0 .net "s3", 31 0, L_0000020a35c5a270;  1 drivers
v0000020a35bbb490_0 .net "sel", 1 0, L_0000020a35bf1fe0;  alias, 1 drivers
L_0000020a35bec040 .part L_0000020a35bf1fe0, 1, 1;
LS_0000020a35bed440_0_0 .concat [ 1 1 1 1], L_0000020a35bf6060, L_0000020a35bf6060, L_0000020a35bf6060, L_0000020a35bf6060;
LS_0000020a35bed440_0_4 .concat [ 1 1 1 1], L_0000020a35bf6060, L_0000020a35bf6060, L_0000020a35bf6060, L_0000020a35bf6060;
LS_0000020a35bed440_0_8 .concat [ 1 1 1 1], L_0000020a35bf6060, L_0000020a35bf6060, L_0000020a35bf6060, L_0000020a35bf6060;
LS_0000020a35bed440_0_12 .concat [ 1 1 1 1], L_0000020a35bf6060, L_0000020a35bf6060, L_0000020a35bf6060, L_0000020a35bf6060;
LS_0000020a35bed440_0_16 .concat [ 1 1 1 1], L_0000020a35bf6060, L_0000020a35bf6060, L_0000020a35bf6060, L_0000020a35bf6060;
LS_0000020a35bed440_0_20 .concat [ 1 1 1 1], L_0000020a35bf6060, L_0000020a35bf6060, L_0000020a35bf6060, L_0000020a35bf6060;
LS_0000020a35bed440_0_24 .concat [ 1 1 1 1], L_0000020a35bf6060, L_0000020a35bf6060, L_0000020a35bf6060, L_0000020a35bf6060;
LS_0000020a35bed440_0_28 .concat [ 1 1 1 1], L_0000020a35bf6060, L_0000020a35bf6060, L_0000020a35bf6060, L_0000020a35bf6060;
LS_0000020a35bed440_1_0 .concat [ 4 4 4 4], LS_0000020a35bed440_0_0, LS_0000020a35bed440_0_4, LS_0000020a35bed440_0_8, LS_0000020a35bed440_0_12;
LS_0000020a35bed440_1_4 .concat [ 4 4 4 4], LS_0000020a35bed440_0_16, LS_0000020a35bed440_0_20, LS_0000020a35bed440_0_24, LS_0000020a35bed440_0_28;
L_0000020a35bed440 .concat [ 16 16 0 0], LS_0000020a35bed440_1_0, LS_0000020a35bed440_1_4;
L_0000020a35bed9e0 .part L_0000020a35bf1fe0, 0, 1;
LS_0000020a35bedbc0_0_0 .concat [ 1 1 1 1], L_0000020a35bf5f10, L_0000020a35bf5f10, L_0000020a35bf5f10, L_0000020a35bf5f10;
LS_0000020a35bedbc0_0_4 .concat [ 1 1 1 1], L_0000020a35bf5f10, L_0000020a35bf5f10, L_0000020a35bf5f10, L_0000020a35bf5f10;
LS_0000020a35bedbc0_0_8 .concat [ 1 1 1 1], L_0000020a35bf5f10, L_0000020a35bf5f10, L_0000020a35bf5f10, L_0000020a35bf5f10;
LS_0000020a35bedbc0_0_12 .concat [ 1 1 1 1], L_0000020a35bf5f10, L_0000020a35bf5f10, L_0000020a35bf5f10, L_0000020a35bf5f10;
LS_0000020a35bedbc0_0_16 .concat [ 1 1 1 1], L_0000020a35bf5f10, L_0000020a35bf5f10, L_0000020a35bf5f10, L_0000020a35bf5f10;
LS_0000020a35bedbc0_0_20 .concat [ 1 1 1 1], L_0000020a35bf5f10, L_0000020a35bf5f10, L_0000020a35bf5f10, L_0000020a35bf5f10;
LS_0000020a35bedbc0_0_24 .concat [ 1 1 1 1], L_0000020a35bf5f10, L_0000020a35bf5f10, L_0000020a35bf5f10, L_0000020a35bf5f10;
LS_0000020a35bedbc0_0_28 .concat [ 1 1 1 1], L_0000020a35bf5f10, L_0000020a35bf5f10, L_0000020a35bf5f10, L_0000020a35bf5f10;
LS_0000020a35bedbc0_1_0 .concat [ 4 4 4 4], LS_0000020a35bedbc0_0_0, LS_0000020a35bedbc0_0_4, LS_0000020a35bedbc0_0_8, LS_0000020a35bedbc0_0_12;
LS_0000020a35bedbc0_1_4 .concat [ 4 4 4 4], LS_0000020a35bedbc0_0_16, LS_0000020a35bedbc0_0_20, LS_0000020a35bedbc0_0_24, LS_0000020a35bedbc0_0_28;
L_0000020a35bedbc0 .concat [ 16 16 0 0], LS_0000020a35bedbc0_1_0, LS_0000020a35bedbc0_1_4;
L_0000020a35bedb20 .part L_0000020a35bf1fe0, 1, 1;
LS_0000020a35bec0e0_0_0 .concat [ 1 1 1 1], L_0000020a35bf5f80, L_0000020a35bf5f80, L_0000020a35bf5f80, L_0000020a35bf5f80;
LS_0000020a35bec0e0_0_4 .concat [ 1 1 1 1], L_0000020a35bf5f80, L_0000020a35bf5f80, L_0000020a35bf5f80, L_0000020a35bf5f80;
LS_0000020a35bec0e0_0_8 .concat [ 1 1 1 1], L_0000020a35bf5f80, L_0000020a35bf5f80, L_0000020a35bf5f80, L_0000020a35bf5f80;
LS_0000020a35bec0e0_0_12 .concat [ 1 1 1 1], L_0000020a35bf5f80, L_0000020a35bf5f80, L_0000020a35bf5f80, L_0000020a35bf5f80;
LS_0000020a35bec0e0_0_16 .concat [ 1 1 1 1], L_0000020a35bf5f80, L_0000020a35bf5f80, L_0000020a35bf5f80, L_0000020a35bf5f80;
LS_0000020a35bec0e0_0_20 .concat [ 1 1 1 1], L_0000020a35bf5f80, L_0000020a35bf5f80, L_0000020a35bf5f80, L_0000020a35bf5f80;
LS_0000020a35bec0e0_0_24 .concat [ 1 1 1 1], L_0000020a35bf5f80, L_0000020a35bf5f80, L_0000020a35bf5f80, L_0000020a35bf5f80;
LS_0000020a35bec0e0_0_28 .concat [ 1 1 1 1], L_0000020a35bf5f80, L_0000020a35bf5f80, L_0000020a35bf5f80, L_0000020a35bf5f80;
LS_0000020a35bec0e0_1_0 .concat [ 4 4 4 4], LS_0000020a35bec0e0_0_0, LS_0000020a35bec0e0_0_4, LS_0000020a35bec0e0_0_8, LS_0000020a35bec0e0_0_12;
LS_0000020a35bec0e0_1_4 .concat [ 4 4 4 4], LS_0000020a35bec0e0_0_16, LS_0000020a35bec0e0_0_20, LS_0000020a35bec0e0_0_24, LS_0000020a35bec0e0_0_28;
L_0000020a35bec0e0 .concat [ 16 16 0 0], LS_0000020a35bec0e0_1_0, LS_0000020a35bec0e0_1_4;
L_0000020a35bee200 .part L_0000020a35bf1fe0, 0, 1;
LS_0000020a35bed4e0_0_0 .concat [ 1 1 1 1], L_0000020a35bee200, L_0000020a35bee200, L_0000020a35bee200, L_0000020a35bee200;
LS_0000020a35bed4e0_0_4 .concat [ 1 1 1 1], L_0000020a35bee200, L_0000020a35bee200, L_0000020a35bee200, L_0000020a35bee200;
LS_0000020a35bed4e0_0_8 .concat [ 1 1 1 1], L_0000020a35bee200, L_0000020a35bee200, L_0000020a35bee200, L_0000020a35bee200;
LS_0000020a35bed4e0_0_12 .concat [ 1 1 1 1], L_0000020a35bee200, L_0000020a35bee200, L_0000020a35bee200, L_0000020a35bee200;
LS_0000020a35bed4e0_0_16 .concat [ 1 1 1 1], L_0000020a35bee200, L_0000020a35bee200, L_0000020a35bee200, L_0000020a35bee200;
LS_0000020a35bed4e0_0_20 .concat [ 1 1 1 1], L_0000020a35bee200, L_0000020a35bee200, L_0000020a35bee200, L_0000020a35bee200;
LS_0000020a35bed4e0_0_24 .concat [ 1 1 1 1], L_0000020a35bee200, L_0000020a35bee200, L_0000020a35bee200, L_0000020a35bee200;
LS_0000020a35bed4e0_0_28 .concat [ 1 1 1 1], L_0000020a35bee200, L_0000020a35bee200, L_0000020a35bee200, L_0000020a35bee200;
LS_0000020a35bed4e0_1_0 .concat [ 4 4 4 4], LS_0000020a35bed4e0_0_0, LS_0000020a35bed4e0_0_4, LS_0000020a35bed4e0_0_8, LS_0000020a35bed4e0_0_12;
LS_0000020a35bed4e0_1_4 .concat [ 4 4 4 4], LS_0000020a35bed4e0_0_16, LS_0000020a35bed4e0_0_20, LS_0000020a35bed4e0_0_24, LS_0000020a35bed4e0_0_28;
L_0000020a35bed4e0 .concat [ 16 16 0 0], LS_0000020a35bed4e0_1_0, LS_0000020a35bed4e0_1_4;
L_0000020a35bec360 .part L_0000020a35bf1fe0, 1, 1;
LS_0000020a35becb80_0_0 .concat [ 1 1 1 1], L_0000020a35bec360, L_0000020a35bec360, L_0000020a35bec360, L_0000020a35bec360;
LS_0000020a35becb80_0_4 .concat [ 1 1 1 1], L_0000020a35bec360, L_0000020a35bec360, L_0000020a35bec360, L_0000020a35bec360;
LS_0000020a35becb80_0_8 .concat [ 1 1 1 1], L_0000020a35bec360, L_0000020a35bec360, L_0000020a35bec360, L_0000020a35bec360;
LS_0000020a35becb80_0_12 .concat [ 1 1 1 1], L_0000020a35bec360, L_0000020a35bec360, L_0000020a35bec360, L_0000020a35bec360;
LS_0000020a35becb80_0_16 .concat [ 1 1 1 1], L_0000020a35bec360, L_0000020a35bec360, L_0000020a35bec360, L_0000020a35bec360;
LS_0000020a35becb80_0_20 .concat [ 1 1 1 1], L_0000020a35bec360, L_0000020a35bec360, L_0000020a35bec360, L_0000020a35bec360;
LS_0000020a35becb80_0_24 .concat [ 1 1 1 1], L_0000020a35bec360, L_0000020a35bec360, L_0000020a35bec360, L_0000020a35bec360;
LS_0000020a35becb80_0_28 .concat [ 1 1 1 1], L_0000020a35bec360, L_0000020a35bec360, L_0000020a35bec360, L_0000020a35bec360;
LS_0000020a35becb80_1_0 .concat [ 4 4 4 4], LS_0000020a35becb80_0_0, LS_0000020a35becb80_0_4, LS_0000020a35becb80_0_8, LS_0000020a35becb80_0_12;
LS_0000020a35becb80_1_4 .concat [ 4 4 4 4], LS_0000020a35becb80_0_16, LS_0000020a35becb80_0_20, LS_0000020a35becb80_0_24, LS_0000020a35becb80_0_28;
L_0000020a35becb80 .concat [ 16 16 0 0], LS_0000020a35becb80_1_0, LS_0000020a35becb80_1_4;
L_0000020a35bec7c0 .part L_0000020a35bf1fe0, 0, 1;
LS_0000020a35bec180_0_0 .concat [ 1 1 1 1], L_0000020a35c5b700, L_0000020a35c5b700, L_0000020a35c5b700, L_0000020a35c5b700;
LS_0000020a35bec180_0_4 .concat [ 1 1 1 1], L_0000020a35c5b700, L_0000020a35c5b700, L_0000020a35c5b700, L_0000020a35c5b700;
LS_0000020a35bec180_0_8 .concat [ 1 1 1 1], L_0000020a35c5b700, L_0000020a35c5b700, L_0000020a35c5b700, L_0000020a35c5b700;
LS_0000020a35bec180_0_12 .concat [ 1 1 1 1], L_0000020a35c5b700, L_0000020a35c5b700, L_0000020a35c5b700, L_0000020a35c5b700;
LS_0000020a35bec180_0_16 .concat [ 1 1 1 1], L_0000020a35c5b700, L_0000020a35c5b700, L_0000020a35c5b700, L_0000020a35c5b700;
LS_0000020a35bec180_0_20 .concat [ 1 1 1 1], L_0000020a35c5b700, L_0000020a35c5b700, L_0000020a35c5b700, L_0000020a35c5b700;
LS_0000020a35bec180_0_24 .concat [ 1 1 1 1], L_0000020a35c5b700, L_0000020a35c5b700, L_0000020a35c5b700, L_0000020a35c5b700;
LS_0000020a35bec180_0_28 .concat [ 1 1 1 1], L_0000020a35c5b700, L_0000020a35c5b700, L_0000020a35c5b700, L_0000020a35c5b700;
LS_0000020a35bec180_1_0 .concat [ 4 4 4 4], LS_0000020a35bec180_0_0, LS_0000020a35bec180_0_4, LS_0000020a35bec180_0_8, LS_0000020a35bec180_0_12;
LS_0000020a35bec180_1_4 .concat [ 4 4 4 4], LS_0000020a35bec180_0_16, LS_0000020a35bec180_0_20, LS_0000020a35bec180_0_24, LS_0000020a35bec180_0_28;
L_0000020a35bec180 .concat [ 16 16 0 0], LS_0000020a35bec180_1_0, LS_0000020a35bec180_1_4;
L_0000020a35becfe0 .part L_0000020a35bf1fe0, 1, 1;
LS_0000020a35bed1c0_0_0 .concat [ 1 1 1 1], L_0000020a35becfe0, L_0000020a35becfe0, L_0000020a35becfe0, L_0000020a35becfe0;
LS_0000020a35bed1c0_0_4 .concat [ 1 1 1 1], L_0000020a35becfe0, L_0000020a35becfe0, L_0000020a35becfe0, L_0000020a35becfe0;
LS_0000020a35bed1c0_0_8 .concat [ 1 1 1 1], L_0000020a35becfe0, L_0000020a35becfe0, L_0000020a35becfe0, L_0000020a35becfe0;
LS_0000020a35bed1c0_0_12 .concat [ 1 1 1 1], L_0000020a35becfe0, L_0000020a35becfe0, L_0000020a35becfe0, L_0000020a35becfe0;
LS_0000020a35bed1c0_0_16 .concat [ 1 1 1 1], L_0000020a35becfe0, L_0000020a35becfe0, L_0000020a35becfe0, L_0000020a35becfe0;
LS_0000020a35bed1c0_0_20 .concat [ 1 1 1 1], L_0000020a35becfe0, L_0000020a35becfe0, L_0000020a35becfe0, L_0000020a35becfe0;
LS_0000020a35bed1c0_0_24 .concat [ 1 1 1 1], L_0000020a35becfe0, L_0000020a35becfe0, L_0000020a35becfe0, L_0000020a35becfe0;
LS_0000020a35bed1c0_0_28 .concat [ 1 1 1 1], L_0000020a35becfe0, L_0000020a35becfe0, L_0000020a35becfe0, L_0000020a35becfe0;
LS_0000020a35bed1c0_1_0 .concat [ 4 4 4 4], LS_0000020a35bed1c0_0_0, LS_0000020a35bed1c0_0_4, LS_0000020a35bed1c0_0_8, LS_0000020a35bed1c0_0_12;
LS_0000020a35bed1c0_1_4 .concat [ 4 4 4 4], LS_0000020a35bed1c0_0_16, LS_0000020a35bed1c0_0_20, LS_0000020a35bed1c0_0_24, LS_0000020a35bed1c0_0_28;
L_0000020a35bed1c0 .concat [ 16 16 0 0], LS_0000020a35bed1c0_1_0, LS_0000020a35bed1c0_1_4;
L_0000020a35bec400 .part L_0000020a35bf1fe0, 0, 1;
LS_0000020a35bec860_0_0 .concat [ 1 1 1 1], L_0000020a35bec400, L_0000020a35bec400, L_0000020a35bec400, L_0000020a35bec400;
LS_0000020a35bec860_0_4 .concat [ 1 1 1 1], L_0000020a35bec400, L_0000020a35bec400, L_0000020a35bec400, L_0000020a35bec400;
LS_0000020a35bec860_0_8 .concat [ 1 1 1 1], L_0000020a35bec400, L_0000020a35bec400, L_0000020a35bec400, L_0000020a35bec400;
LS_0000020a35bec860_0_12 .concat [ 1 1 1 1], L_0000020a35bec400, L_0000020a35bec400, L_0000020a35bec400, L_0000020a35bec400;
LS_0000020a35bec860_0_16 .concat [ 1 1 1 1], L_0000020a35bec400, L_0000020a35bec400, L_0000020a35bec400, L_0000020a35bec400;
LS_0000020a35bec860_0_20 .concat [ 1 1 1 1], L_0000020a35bec400, L_0000020a35bec400, L_0000020a35bec400, L_0000020a35bec400;
LS_0000020a35bec860_0_24 .concat [ 1 1 1 1], L_0000020a35bec400, L_0000020a35bec400, L_0000020a35bec400, L_0000020a35bec400;
LS_0000020a35bec860_0_28 .concat [ 1 1 1 1], L_0000020a35bec400, L_0000020a35bec400, L_0000020a35bec400, L_0000020a35bec400;
LS_0000020a35bec860_1_0 .concat [ 4 4 4 4], LS_0000020a35bec860_0_0, LS_0000020a35bec860_0_4, LS_0000020a35bec860_0_8, LS_0000020a35bec860_0_12;
LS_0000020a35bec860_1_4 .concat [ 4 4 4 4], LS_0000020a35bec860_0_16, LS_0000020a35bec860_0_20, LS_0000020a35bec860_0_24, LS_0000020a35bec860_0_28;
L_0000020a35bec860 .concat [ 16 16 0 0], LS_0000020a35bec860_1_0, LS_0000020a35bec860_1_4;
S_0000020a35bb9f20 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000020a35bb9d90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000020a35bf6220 .functor AND 32, L_0000020a35bed440, L_0000020a35bedbc0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000020a35bbced0_0 .net "in1", 31 0, L_0000020a35bed440;  1 drivers
v0000020a35bbbc10_0 .net "in2", 31 0, L_0000020a35bedbc0;  1 drivers
v0000020a35bbad10_0 .net "out", 31 0, L_0000020a35bf6220;  alias, 1 drivers
S_0000020a35bb9750 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000020a35bb9d90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000020a35bf5ff0 .functor AND 32, L_0000020a35bec0e0, L_0000020a35bed4e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000020a35bbc6b0_0 .net "in1", 31 0, L_0000020a35bec0e0;  1 drivers
v0000020a35bbc4d0_0 .net "in2", 31 0, L_0000020a35bed4e0;  1 drivers
v0000020a35bbc750_0 .net "out", 31 0, L_0000020a35bf5ff0;  alias, 1 drivers
S_0000020a35bba240 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000020a35bb9d90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000020a35b31460 .functor AND 32, L_0000020a35becb80, L_0000020a35bec180, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000020a35bbadb0_0 .net "in1", 31 0, L_0000020a35becb80;  1 drivers
v0000020a35bbbfd0_0 .net "in2", 31 0, L_0000020a35bec180;  1 drivers
v0000020a35bbbcb0_0 .net "out", 31 0, L_0000020a35b31460;  alias, 1 drivers
S_0000020a35bba560 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000020a35bb9d90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000020a35c5a270 .functor AND 32, L_0000020a35bed1c0, L_0000020a35bec860, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000020a35bbcb10_0 .net "in1", 31 0, L_0000020a35bed1c0;  1 drivers
v0000020a35bbb030_0 .net "in2", 31 0, L_0000020a35bec860;  1 drivers
v0000020a35bbc890_0 .net "out", 31 0, L_0000020a35c5a270;  alias, 1 drivers
S_0000020a35bb9c00 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_0000020a359bca50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000020a35b38ac0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000020a35c5a2e0 .functor NOT 1, L_0000020a35bec680, C4<0>, C4<0>, C4<0>;
L_0000020a35c5b380 .functor NOT 1, L_0000020a35bec4a0, C4<0>, C4<0>, C4<0>;
L_0000020a35c5aba0 .functor NOT 1, L_0000020a35bed260, C4<0>, C4<0>, C4<0>;
L_0000020a35c5b930 .functor NOT 1, L_0000020a35bec900, C4<0>, C4<0>, C4<0>;
L_0000020a35c59fd0 .functor AND 32, L_0000020a35c5b000, v0000020a35bc1050_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020a35c5ab30 .functor AND 32, L_0000020a35c5b1c0, L_0000020a35c76090, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020a35c5a970 .functor OR 32, L_0000020a35c59fd0, L_0000020a35c5ab30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020a35c5b620 .functor AND 32, L_0000020a35c5af20, v0000020a35bb4db0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020a35c5a350 .functor OR 32, L_0000020a35c5a970, L_0000020a35c5b620, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020a35c5ac10 .functor AND 32, L_0000020a35c59f60, L_0000020a35becc20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020a35c5b070 .functor OR 32, L_0000020a35c5a350, L_0000020a35c5ac10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020a35bbd8d0_0 .net *"_ivl_1", 0 0, L_0000020a35bec680;  1 drivers
v0000020a35bbdbf0_0 .net *"_ivl_13", 0 0, L_0000020a35bed260;  1 drivers
v0000020a35bbdc90_0 .net *"_ivl_14", 0 0, L_0000020a35c5aba0;  1 drivers
v0000020a35bbe0f0_0 .net *"_ivl_19", 0 0, L_0000020a35bee020;  1 drivers
v0000020a35bbe190_0 .net *"_ivl_2", 0 0, L_0000020a35c5a2e0;  1 drivers
v0000020a35bbdd30_0 .net *"_ivl_23", 0 0, L_0000020a35bedda0;  1 drivers
v0000020a35bbe230_0 .net *"_ivl_27", 0 0, L_0000020a35bec900;  1 drivers
v0000020a35bbd1f0_0 .net *"_ivl_28", 0 0, L_0000020a35c5b930;  1 drivers
v0000020a35bbd150_0 .net *"_ivl_33", 0 0, L_0000020a35bee2a0;  1 drivers
v0000020a35bbe5f0_0 .net *"_ivl_37", 0 0, L_0000020a35bed080;  1 drivers
v0000020a35bbddd0_0 .net *"_ivl_40", 31 0, L_0000020a35c59fd0;  1 drivers
v0000020a35bbcf70_0 .net *"_ivl_42", 31 0, L_0000020a35c5ab30;  1 drivers
v0000020a35bbd3d0_0 .net *"_ivl_44", 31 0, L_0000020a35c5a970;  1 drivers
v0000020a35bbd010_0 .net *"_ivl_46", 31 0, L_0000020a35c5b620;  1 drivers
v0000020a35bbe370_0 .net *"_ivl_48", 31 0, L_0000020a35c5a350;  1 drivers
v0000020a35bbd5b0_0 .net *"_ivl_50", 31 0, L_0000020a35c5ac10;  1 drivers
v0000020a35bbe410_0 .net *"_ivl_7", 0 0, L_0000020a35bec4a0;  1 drivers
v0000020a35bbd0b0_0 .net *"_ivl_8", 0 0, L_0000020a35c5b380;  1 drivers
v0000020a35bbd510_0 .net "ina", 31 0, v0000020a35bc1050_0;  alias, 1 drivers
v0000020a35bbda10_0 .net "inb", 31 0, L_0000020a35c76090;  alias, 1 drivers
v0000020a35bbd290_0 .net "inc", 31 0, v0000020a35bb4db0_0;  alias, 1 drivers
v0000020a35bbde70_0 .net "ind", 31 0, L_0000020a35becc20;  alias, 1 drivers
v0000020a35bbd790_0 .net "out", 31 0, L_0000020a35c5b070;  alias, 1 drivers
v0000020a35bbd330_0 .net "s0", 31 0, L_0000020a35c5b000;  1 drivers
v0000020a35bbd650_0 .net "s1", 31 0, L_0000020a35c5b1c0;  1 drivers
v0000020a35bbd6f0_0 .net "s2", 31 0, L_0000020a35c5af20;  1 drivers
v0000020a35bc2770_0 .net "s3", 31 0, L_0000020a35c59f60;  1 drivers
v0000020a35bc0a10_0 .net "sel", 1 0, L_0000020a35bf33e0;  alias, 1 drivers
L_0000020a35bec680 .part L_0000020a35bf33e0, 1, 1;
LS_0000020a35beda80_0_0 .concat [ 1 1 1 1], L_0000020a35c5a2e0, L_0000020a35c5a2e0, L_0000020a35c5a2e0, L_0000020a35c5a2e0;
LS_0000020a35beda80_0_4 .concat [ 1 1 1 1], L_0000020a35c5a2e0, L_0000020a35c5a2e0, L_0000020a35c5a2e0, L_0000020a35c5a2e0;
LS_0000020a35beda80_0_8 .concat [ 1 1 1 1], L_0000020a35c5a2e0, L_0000020a35c5a2e0, L_0000020a35c5a2e0, L_0000020a35c5a2e0;
LS_0000020a35beda80_0_12 .concat [ 1 1 1 1], L_0000020a35c5a2e0, L_0000020a35c5a2e0, L_0000020a35c5a2e0, L_0000020a35c5a2e0;
LS_0000020a35beda80_0_16 .concat [ 1 1 1 1], L_0000020a35c5a2e0, L_0000020a35c5a2e0, L_0000020a35c5a2e0, L_0000020a35c5a2e0;
LS_0000020a35beda80_0_20 .concat [ 1 1 1 1], L_0000020a35c5a2e0, L_0000020a35c5a2e0, L_0000020a35c5a2e0, L_0000020a35c5a2e0;
LS_0000020a35beda80_0_24 .concat [ 1 1 1 1], L_0000020a35c5a2e0, L_0000020a35c5a2e0, L_0000020a35c5a2e0, L_0000020a35c5a2e0;
LS_0000020a35beda80_0_28 .concat [ 1 1 1 1], L_0000020a35c5a2e0, L_0000020a35c5a2e0, L_0000020a35c5a2e0, L_0000020a35c5a2e0;
LS_0000020a35beda80_1_0 .concat [ 4 4 4 4], LS_0000020a35beda80_0_0, LS_0000020a35beda80_0_4, LS_0000020a35beda80_0_8, LS_0000020a35beda80_0_12;
LS_0000020a35beda80_1_4 .concat [ 4 4 4 4], LS_0000020a35beda80_0_16, LS_0000020a35beda80_0_20, LS_0000020a35beda80_0_24, LS_0000020a35beda80_0_28;
L_0000020a35beda80 .concat [ 16 16 0 0], LS_0000020a35beda80_1_0, LS_0000020a35beda80_1_4;
L_0000020a35bec4a0 .part L_0000020a35bf33e0, 0, 1;
LS_0000020a35bec540_0_0 .concat [ 1 1 1 1], L_0000020a35c5b380, L_0000020a35c5b380, L_0000020a35c5b380, L_0000020a35c5b380;
LS_0000020a35bec540_0_4 .concat [ 1 1 1 1], L_0000020a35c5b380, L_0000020a35c5b380, L_0000020a35c5b380, L_0000020a35c5b380;
LS_0000020a35bec540_0_8 .concat [ 1 1 1 1], L_0000020a35c5b380, L_0000020a35c5b380, L_0000020a35c5b380, L_0000020a35c5b380;
LS_0000020a35bec540_0_12 .concat [ 1 1 1 1], L_0000020a35c5b380, L_0000020a35c5b380, L_0000020a35c5b380, L_0000020a35c5b380;
LS_0000020a35bec540_0_16 .concat [ 1 1 1 1], L_0000020a35c5b380, L_0000020a35c5b380, L_0000020a35c5b380, L_0000020a35c5b380;
LS_0000020a35bec540_0_20 .concat [ 1 1 1 1], L_0000020a35c5b380, L_0000020a35c5b380, L_0000020a35c5b380, L_0000020a35c5b380;
LS_0000020a35bec540_0_24 .concat [ 1 1 1 1], L_0000020a35c5b380, L_0000020a35c5b380, L_0000020a35c5b380, L_0000020a35c5b380;
LS_0000020a35bec540_0_28 .concat [ 1 1 1 1], L_0000020a35c5b380, L_0000020a35c5b380, L_0000020a35c5b380, L_0000020a35c5b380;
LS_0000020a35bec540_1_0 .concat [ 4 4 4 4], LS_0000020a35bec540_0_0, LS_0000020a35bec540_0_4, LS_0000020a35bec540_0_8, LS_0000020a35bec540_0_12;
LS_0000020a35bec540_1_4 .concat [ 4 4 4 4], LS_0000020a35bec540_0_16, LS_0000020a35bec540_0_20, LS_0000020a35bec540_0_24, LS_0000020a35bec540_0_28;
L_0000020a35bec540 .concat [ 16 16 0 0], LS_0000020a35bec540_1_0, LS_0000020a35bec540_1_4;
L_0000020a35bed260 .part L_0000020a35bf33e0, 1, 1;
LS_0000020a35bebf00_0_0 .concat [ 1 1 1 1], L_0000020a35c5aba0, L_0000020a35c5aba0, L_0000020a35c5aba0, L_0000020a35c5aba0;
LS_0000020a35bebf00_0_4 .concat [ 1 1 1 1], L_0000020a35c5aba0, L_0000020a35c5aba0, L_0000020a35c5aba0, L_0000020a35c5aba0;
LS_0000020a35bebf00_0_8 .concat [ 1 1 1 1], L_0000020a35c5aba0, L_0000020a35c5aba0, L_0000020a35c5aba0, L_0000020a35c5aba0;
LS_0000020a35bebf00_0_12 .concat [ 1 1 1 1], L_0000020a35c5aba0, L_0000020a35c5aba0, L_0000020a35c5aba0, L_0000020a35c5aba0;
LS_0000020a35bebf00_0_16 .concat [ 1 1 1 1], L_0000020a35c5aba0, L_0000020a35c5aba0, L_0000020a35c5aba0, L_0000020a35c5aba0;
LS_0000020a35bebf00_0_20 .concat [ 1 1 1 1], L_0000020a35c5aba0, L_0000020a35c5aba0, L_0000020a35c5aba0, L_0000020a35c5aba0;
LS_0000020a35bebf00_0_24 .concat [ 1 1 1 1], L_0000020a35c5aba0, L_0000020a35c5aba0, L_0000020a35c5aba0, L_0000020a35c5aba0;
LS_0000020a35bebf00_0_28 .concat [ 1 1 1 1], L_0000020a35c5aba0, L_0000020a35c5aba0, L_0000020a35c5aba0, L_0000020a35c5aba0;
LS_0000020a35bebf00_1_0 .concat [ 4 4 4 4], LS_0000020a35bebf00_0_0, LS_0000020a35bebf00_0_4, LS_0000020a35bebf00_0_8, LS_0000020a35bebf00_0_12;
LS_0000020a35bebf00_1_4 .concat [ 4 4 4 4], LS_0000020a35bebf00_0_16, LS_0000020a35bebf00_0_20, LS_0000020a35bebf00_0_24, LS_0000020a35bebf00_0_28;
L_0000020a35bebf00 .concat [ 16 16 0 0], LS_0000020a35bebf00_1_0, LS_0000020a35bebf00_1_4;
L_0000020a35bee020 .part L_0000020a35bf33e0, 0, 1;
LS_0000020a35bec720_0_0 .concat [ 1 1 1 1], L_0000020a35bee020, L_0000020a35bee020, L_0000020a35bee020, L_0000020a35bee020;
LS_0000020a35bec720_0_4 .concat [ 1 1 1 1], L_0000020a35bee020, L_0000020a35bee020, L_0000020a35bee020, L_0000020a35bee020;
LS_0000020a35bec720_0_8 .concat [ 1 1 1 1], L_0000020a35bee020, L_0000020a35bee020, L_0000020a35bee020, L_0000020a35bee020;
LS_0000020a35bec720_0_12 .concat [ 1 1 1 1], L_0000020a35bee020, L_0000020a35bee020, L_0000020a35bee020, L_0000020a35bee020;
LS_0000020a35bec720_0_16 .concat [ 1 1 1 1], L_0000020a35bee020, L_0000020a35bee020, L_0000020a35bee020, L_0000020a35bee020;
LS_0000020a35bec720_0_20 .concat [ 1 1 1 1], L_0000020a35bee020, L_0000020a35bee020, L_0000020a35bee020, L_0000020a35bee020;
LS_0000020a35bec720_0_24 .concat [ 1 1 1 1], L_0000020a35bee020, L_0000020a35bee020, L_0000020a35bee020, L_0000020a35bee020;
LS_0000020a35bec720_0_28 .concat [ 1 1 1 1], L_0000020a35bee020, L_0000020a35bee020, L_0000020a35bee020, L_0000020a35bee020;
LS_0000020a35bec720_1_0 .concat [ 4 4 4 4], LS_0000020a35bec720_0_0, LS_0000020a35bec720_0_4, LS_0000020a35bec720_0_8, LS_0000020a35bec720_0_12;
LS_0000020a35bec720_1_4 .concat [ 4 4 4 4], LS_0000020a35bec720_0_16, LS_0000020a35bec720_0_20, LS_0000020a35bec720_0_24, LS_0000020a35bec720_0_28;
L_0000020a35bec720 .concat [ 16 16 0 0], LS_0000020a35bec720_1_0, LS_0000020a35bec720_1_4;
L_0000020a35bedda0 .part L_0000020a35bf33e0, 1, 1;
LS_0000020a35bed6c0_0_0 .concat [ 1 1 1 1], L_0000020a35bedda0, L_0000020a35bedda0, L_0000020a35bedda0, L_0000020a35bedda0;
LS_0000020a35bed6c0_0_4 .concat [ 1 1 1 1], L_0000020a35bedda0, L_0000020a35bedda0, L_0000020a35bedda0, L_0000020a35bedda0;
LS_0000020a35bed6c0_0_8 .concat [ 1 1 1 1], L_0000020a35bedda0, L_0000020a35bedda0, L_0000020a35bedda0, L_0000020a35bedda0;
LS_0000020a35bed6c0_0_12 .concat [ 1 1 1 1], L_0000020a35bedda0, L_0000020a35bedda0, L_0000020a35bedda0, L_0000020a35bedda0;
LS_0000020a35bed6c0_0_16 .concat [ 1 1 1 1], L_0000020a35bedda0, L_0000020a35bedda0, L_0000020a35bedda0, L_0000020a35bedda0;
LS_0000020a35bed6c0_0_20 .concat [ 1 1 1 1], L_0000020a35bedda0, L_0000020a35bedda0, L_0000020a35bedda0, L_0000020a35bedda0;
LS_0000020a35bed6c0_0_24 .concat [ 1 1 1 1], L_0000020a35bedda0, L_0000020a35bedda0, L_0000020a35bedda0, L_0000020a35bedda0;
LS_0000020a35bed6c0_0_28 .concat [ 1 1 1 1], L_0000020a35bedda0, L_0000020a35bedda0, L_0000020a35bedda0, L_0000020a35bedda0;
LS_0000020a35bed6c0_1_0 .concat [ 4 4 4 4], LS_0000020a35bed6c0_0_0, LS_0000020a35bed6c0_0_4, LS_0000020a35bed6c0_0_8, LS_0000020a35bed6c0_0_12;
LS_0000020a35bed6c0_1_4 .concat [ 4 4 4 4], LS_0000020a35bed6c0_0_16, LS_0000020a35bed6c0_0_20, LS_0000020a35bed6c0_0_24, LS_0000020a35bed6c0_0_28;
L_0000020a35bed6c0 .concat [ 16 16 0 0], LS_0000020a35bed6c0_1_0, LS_0000020a35bed6c0_1_4;
L_0000020a35bec900 .part L_0000020a35bf33e0, 0, 1;
LS_0000020a35bec9a0_0_0 .concat [ 1 1 1 1], L_0000020a35c5b930, L_0000020a35c5b930, L_0000020a35c5b930, L_0000020a35c5b930;
LS_0000020a35bec9a0_0_4 .concat [ 1 1 1 1], L_0000020a35c5b930, L_0000020a35c5b930, L_0000020a35c5b930, L_0000020a35c5b930;
LS_0000020a35bec9a0_0_8 .concat [ 1 1 1 1], L_0000020a35c5b930, L_0000020a35c5b930, L_0000020a35c5b930, L_0000020a35c5b930;
LS_0000020a35bec9a0_0_12 .concat [ 1 1 1 1], L_0000020a35c5b930, L_0000020a35c5b930, L_0000020a35c5b930, L_0000020a35c5b930;
LS_0000020a35bec9a0_0_16 .concat [ 1 1 1 1], L_0000020a35c5b930, L_0000020a35c5b930, L_0000020a35c5b930, L_0000020a35c5b930;
LS_0000020a35bec9a0_0_20 .concat [ 1 1 1 1], L_0000020a35c5b930, L_0000020a35c5b930, L_0000020a35c5b930, L_0000020a35c5b930;
LS_0000020a35bec9a0_0_24 .concat [ 1 1 1 1], L_0000020a35c5b930, L_0000020a35c5b930, L_0000020a35c5b930, L_0000020a35c5b930;
LS_0000020a35bec9a0_0_28 .concat [ 1 1 1 1], L_0000020a35c5b930, L_0000020a35c5b930, L_0000020a35c5b930, L_0000020a35c5b930;
LS_0000020a35bec9a0_1_0 .concat [ 4 4 4 4], LS_0000020a35bec9a0_0_0, LS_0000020a35bec9a0_0_4, LS_0000020a35bec9a0_0_8, LS_0000020a35bec9a0_0_12;
LS_0000020a35bec9a0_1_4 .concat [ 4 4 4 4], LS_0000020a35bec9a0_0_16, LS_0000020a35bec9a0_0_20, LS_0000020a35bec9a0_0_24, LS_0000020a35bec9a0_0_28;
L_0000020a35bec9a0 .concat [ 16 16 0 0], LS_0000020a35bec9a0_1_0, LS_0000020a35bec9a0_1_4;
L_0000020a35bee2a0 .part L_0000020a35bf33e0, 1, 1;
LS_0000020a35becd60_0_0 .concat [ 1 1 1 1], L_0000020a35bee2a0, L_0000020a35bee2a0, L_0000020a35bee2a0, L_0000020a35bee2a0;
LS_0000020a35becd60_0_4 .concat [ 1 1 1 1], L_0000020a35bee2a0, L_0000020a35bee2a0, L_0000020a35bee2a0, L_0000020a35bee2a0;
LS_0000020a35becd60_0_8 .concat [ 1 1 1 1], L_0000020a35bee2a0, L_0000020a35bee2a0, L_0000020a35bee2a0, L_0000020a35bee2a0;
LS_0000020a35becd60_0_12 .concat [ 1 1 1 1], L_0000020a35bee2a0, L_0000020a35bee2a0, L_0000020a35bee2a0, L_0000020a35bee2a0;
LS_0000020a35becd60_0_16 .concat [ 1 1 1 1], L_0000020a35bee2a0, L_0000020a35bee2a0, L_0000020a35bee2a0, L_0000020a35bee2a0;
LS_0000020a35becd60_0_20 .concat [ 1 1 1 1], L_0000020a35bee2a0, L_0000020a35bee2a0, L_0000020a35bee2a0, L_0000020a35bee2a0;
LS_0000020a35becd60_0_24 .concat [ 1 1 1 1], L_0000020a35bee2a0, L_0000020a35bee2a0, L_0000020a35bee2a0, L_0000020a35bee2a0;
LS_0000020a35becd60_0_28 .concat [ 1 1 1 1], L_0000020a35bee2a0, L_0000020a35bee2a0, L_0000020a35bee2a0, L_0000020a35bee2a0;
LS_0000020a35becd60_1_0 .concat [ 4 4 4 4], LS_0000020a35becd60_0_0, LS_0000020a35becd60_0_4, LS_0000020a35becd60_0_8, LS_0000020a35becd60_0_12;
LS_0000020a35becd60_1_4 .concat [ 4 4 4 4], LS_0000020a35becd60_0_16, LS_0000020a35becd60_0_20, LS_0000020a35becd60_0_24, LS_0000020a35becd60_0_28;
L_0000020a35becd60 .concat [ 16 16 0 0], LS_0000020a35becd60_1_0, LS_0000020a35becd60_1_4;
L_0000020a35bed080 .part L_0000020a35bf33e0, 0, 1;
LS_0000020a35bed300_0_0 .concat [ 1 1 1 1], L_0000020a35bed080, L_0000020a35bed080, L_0000020a35bed080, L_0000020a35bed080;
LS_0000020a35bed300_0_4 .concat [ 1 1 1 1], L_0000020a35bed080, L_0000020a35bed080, L_0000020a35bed080, L_0000020a35bed080;
LS_0000020a35bed300_0_8 .concat [ 1 1 1 1], L_0000020a35bed080, L_0000020a35bed080, L_0000020a35bed080, L_0000020a35bed080;
LS_0000020a35bed300_0_12 .concat [ 1 1 1 1], L_0000020a35bed080, L_0000020a35bed080, L_0000020a35bed080, L_0000020a35bed080;
LS_0000020a35bed300_0_16 .concat [ 1 1 1 1], L_0000020a35bed080, L_0000020a35bed080, L_0000020a35bed080, L_0000020a35bed080;
LS_0000020a35bed300_0_20 .concat [ 1 1 1 1], L_0000020a35bed080, L_0000020a35bed080, L_0000020a35bed080, L_0000020a35bed080;
LS_0000020a35bed300_0_24 .concat [ 1 1 1 1], L_0000020a35bed080, L_0000020a35bed080, L_0000020a35bed080, L_0000020a35bed080;
LS_0000020a35bed300_0_28 .concat [ 1 1 1 1], L_0000020a35bed080, L_0000020a35bed080, L_0000020a35bed080, L_0000020a35bed080;
LS_0000020a35bed300_1_0 .concat [ 4 4 4 4], LS_0000020a35bed300_0_0, LS_0000020a35bed300_0_4, LS_0000020a35bed300_0_8, LS_0000020a35bed300_0_12;
LS_0000020a35bed300_1_4 .concat [ 4 4 4 4], LS_0000020a35bed300_0_16, LS_0000020a35bed300_0_20, LS_0000020a35bed300_0_24, LS_0000020a35bed300_0_28;
L_0000020a35bed300 .concat [ 16 16 0 0], LS_0000020a35bed300_1_0, LS_0000020a35bed300_1_4;
S_0000020a35bba0b0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000020a35bb9c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000020a35c5b000 .functor AND 32, L_0000020a35beda80, L_0000020a35bec540, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000020a35bbb530_0 .net "in1", 31 0, L_0000020a35beda80;  1 drivers
v0000020a35bbe4b0_0 .net "in2", 31 0, L_0000020a35bec540;  1 drivers
v0000020a35bbe050_0 .net "out", 31 0, L_0000020a35c5b000;  alias, 1 drivers
S_0000020a35bba3d0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000020a35bb9c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000020a35c5b1c0 .functor AND 32, L_0000020a35bebf00, L_0000020a35bec720, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000020a35bbd970_0 .net "in1", 31 0, L_0000020a35bebf00;  1 drivers
v0000020a35bbd830_0 .net "in2", 31 0, L_0000020a35bec720;  1 drivers
v0000020a35bbdfb0_0 .net "out", 31 0, L_0000020a35c5b1c0;  alias, 1 drivers
S_0000020a35bb98e0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000020a35bb9c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000020a35c5af20 .functor AND 32, L_0000020a35bed6c0, L_0000020a35bec9a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000020a35bbdab0_0 .net "in1", 31 0, L_0000020a35bed6c0;  1 drivers
v0000020a35bbdf10_0 .net "in2", 31 0, L_0000020a35bec9a0;  1 drivers
v0000020a35bbe550_0 .net "out", 31 0, L_0000020a35c5af20;  alias, 1 drivers
S_0000020a35bc0390 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000020a35bb9c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000020a35c59f60 .functor AND 32, L_0000020a35becd60, L_0000020a35bed300, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000020a35bbd470_0 .net "in1", 31 0, L_0000020a35becd60;  1 drivers
v0000020a35bbdb50_0 .net "in2", 31 0, L_0000020a35bed300;  1 drivers
v0000020a35bbe2d0_0 .net "out", 31 0, L_0000020a35c59f60;  alias, 1 drivers
S_0000020a35bbfa30 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_0000020a359996a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_0000020a35bc4740 .param/l "add" 0 9 6, C4<000000100000>;
P_0000020a35bc4778 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000020a35bc47b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000020a35bc47e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000020a35bc4820 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000020a35bc4858 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000020a35bc4890 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000020a35bc48c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000020a35bc4900 .param/l "j" 0 9 19, C4<000010000000>;
P_0000020a35bc4938 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000020a35bc4970 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000020a35bc49a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000020a35bc49e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000020a35bc4a18 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000020a35bc4a50 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000020a35bc4a88 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000020a35bc4ac0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000020a35bc4af8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000020a35bc4b30 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000020a35bc4b68 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000020a35bc4ba0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000020a35bc4bd8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000020a35bc4c10 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000020a35bc4c48 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000020a35bc4c80 .param/l "xori" 0 9 12, C4<001110000000>;
v0000020a35bc2c70_0 .var "EX1_PC", 31 0;
v0000020a35bc10f0_0 .var "EX1_PFC", 31 0;
v0000020a35bc29f0_0 .var "EX1_forward_to_B", 31 0;
v0000020a35bc1870_0 .var "EX1_is_beq", 0 0;
v0000020a35bc08d0_0 .var "EX1_is_bne", 0 0;
v0000020a35bc1730_0 .var "EX1_is_jal", 0 0;
v0000020a35bc1910_0 .var "EX1_is_jr", 0 0;
v0000020a35bc2450_0 .var "EX1_is_oper2_immed", 0 0;
v0000020a35bc0970_0 .var "EX1_memread", 0 0;
v0000020a35bc1ff0_0 .var "EX1_memwrite", 0 0;
v0000020a35bc2a90_0 .var "EX1_opcode", 11 0;
v0000020a35bc19b0_0 .var "EX1_predicted", 0 0;
v0000020a35bc2590_0 .var "EX1_rd_ind", 4 0;
v0000020a35bc2090_0 .var "EX1_rd_indzero", 0 0;
v0000020a35bc2310_0 .var "EX1_regwrite", 0 0;
v0000020a35bc14b0_0 .var "EX1_rs1", 31 0;
v0000020a35bc2130_0 .var "EX1_rs1_ind", 4 0;
v0000020a35bc1050_0 .var "EX1_rs2", 31 0;
v0000020a35bc0e70_0 .var "EX1_rs2_ind", 4 0;
v0000020a35bc1550_0 .net "FLUSH", 0 0, v0000020a35bc7280_0;  alias, 1 drivers
v0000020a35bc1190_0 .net "ID_PC", 31 0, v0000020a35bccbe0_0;  alias, 1 drivers
v0000020a35bc2db0_0 .net "ID_PFC_to_EX", 31 0, L_0000020a35bf1d60;  alias, 1 drivers
v0000020a35bc26d0_0 .net "ID_forward_to_B", 31 0, L_0000020a35bf2940;  alias, 1 drivers
v0000020a35bc1af0_0 .net "ID_is_beq", 0 0, L_0000020a35bf3200;  alias, 1 drivers
v0000020a35bc17d0_0 .net "ID_is_bne", 0 0, L_0000020a35bf3340;  alias, 1 drivers
v0000020a35bc21d0_0 .net "ID_is_jal", 0 0, L_0000020a35bf3de0;  alias, 1 drivers
v0000020a35bc1b90_0 .net "ID_is_jr", 0 0, L_0000020a35bf0f00;  alias, 1 drivers
v0000020a35bc1c30_0 .net "ID_is_oper2_immed", 0 0, L_0000020a35bf5b90;  alias, 1 drivers
v0000020a35bc2630_0 .net "ID_memread", 0 0, L_0000020a35bf3c00;  alias, 1 drivers
v0000020a35bc0b50_0 .net "ID_memwrite", 0 0, L_0000020a35bf3700;  alias, 1 drivers
v0000020a35bc0f10_0 .net "ID_opcode", 11 0, v0000020a35bddcd0_0;  alias, 1 drivers
v0000020a35bc28b0_0 .net "ID_predicted", 0 0, v0000020a35bc5700_0;  alias, 1 drivers
v0000020a35bc2950_0 .net "ID_rd_ind", 4 0, v0000020a35bdc3d0_0;  alias, 1 drivers
v0000020a35bc2b30_0 .net "ID_rd_indzero", 0 0, L_0000020a35bf3980;  1 drivers
v0000020a35bc2e50_0 .net "ID_regwrite", 0 0, L_0000020a35bf3b60;  alias, 1 drivers
v0000020a35bc1d70_0 .net "ID_rs1", 31 0, v0000020a35bcc780_0;  alias, 1 drivers
v0000020a35bc2ef0_0 .net "ID_rs1_ind", 4 0, v0000020a35bdcd30_0;  alias, 1 drivers
v0000020a35bc0bf0_0 .net "ID_rs2", 31 0, v0000020a35bcbce0_0;  alias, 1 drivers
v0000020a35bc0c90_0 .net "ID_rs2_ind", 4 0, v0000020a35bddd70_0;  alias, 1 drivers
v0000020a35bc0790_0 .net "clk", 0 0, L_0000020a35bf5e30;  1 drivers
v0000020a35bc0d30_0 .net "rst", 0 0, v0000020a35bf0460_0;  alias, 1 drivers
E_0000020a35b38e80 .event posedge, v0000020a35bb37d0_0, v0000020a35bc0790_0;
S_0000020a35bbf710 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_0000020a359996a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_0000020a35bc4cc0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000020a35bc4cf8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000020a35bc4d30 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000020a35bc4d68 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000020a35bc4da0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000020a35bc4dd8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000020a35bc4e10 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000020a35bc4e48 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000020a35bc4e80 .param/l "j" 0 9 19, C4<000010000000>;
P_0000020a35bc4eb8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000020a35bc4ef0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000020a35bc4f28 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000020a35bc4f60 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000020a35bc4f98 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000020a35bc4fd0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000020a35bc5008 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000020a35bc5040 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000020a35bc5078 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000020a35bc50b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000020a35bc50e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000020a35bc5120 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000020a35bc5158 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000020a35bc5190 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000020a35bc51c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000020a35bc5200 .param/l "xori" 0 9 12, C4<001110000000>;
v0000020a35bc0fb0_0 .net "EX1_ALU_OPER1", 31 0, L_0000020a35bf61b0;  alias, 1 drivers
v0000020a35bc0dd0_0 .net "EX1_ALU_OPER2", 31 0, L_0000020a35c5a5f0;  alias, 1 drivers
v0000020a35bc1230_0 .net "EX1_PC", 31 0, v0000020a35bc2c70_0;  alias, 1 drivers
v0000020a35bc1410_0 .net "EX1_PFC_to_IF", 31 0, L_0000020a35bed120;  alias, 1 drivers
v0000020a35bc15f0_0 .net "EX1_forward_to_B", 31 0, v0000020a35bc29f0_0;  alias, 1 drivers
v0000020a35bc3710_0 .net "EX1_is_beq", 0 0, v0000020a35bc1870_0;  alias, 1 drivers
v0000020a35bc3490_0 .net "EX1_is_bne", 0 0, v0000020a35bc08d0_0;  alias, 1 drivers
v0000020a35bc42f0_0 .net "EX1_is_jal", 0 0, v0000020a35bc1730_0;  alias, 1 drivers
v0000020a35bc3b70_0 .net "EX1_is_jr", 0 0, v0000020a35bc1910_0;  alias, 1 drivers
v0000020a35bc3fd0_0 .net "EX1_is_oper2_immed", 0 0, v0000020a35bc2450_0;  alias, 1 drivers
v0000020a35bc38f0_0 .net "EX1_memread", 0 0, v0000020a35bc0970_0;  alias, 1 drivers
v0000020a35bc3990_0 .net "EX1_memwrite", 0 0, v0000020a35bc1ff0_0;  alias, 1 drivers
v0000020a35bc3df0_0 .net "EX1_opcode", 11 0, v0000020a35bc2a90_0;  alias, 1 drivers
v0000020a35bc3850_0 .net "EX1_predicted", 0 0, v0000020a35bc19b0_0;  alias, 1 drivers
v0000020a35bc3a30_0 .net "EX1_rd_ind", 4 0, v0000020a35bc2590_0;  alias, 1 drivers
v0000020a35bc3170_0 .net "EX1_rd_indzero", 0 0, v0000020a35bc2090_0;  alias, 1 drivers
v0000020a35bc33f0_0 .net "EX1_regwrite", 0 0, v0000020a35bc2310_0;  alias, 1 drivers
v0000020a35bc41b0_0 .net "EX1_rs1", 31 0, v0000020a35bc14b0_0;  alias, 1 drivers
v0000020a35bc4110_0 .net "EX1_rs1_ind", 4 0, v0000020a35bc2130_0;  alias, 1 drivers
v0000020a35bc4250_0 .net "EX1_rs2_ind", 4 0, v0000020a35bc0e70_0;  alias, 1 drivers
v0000020a35bc3c10_0 .net "EX1_rs2_out", 31 0, L_0000020a35c5b070;  alias, 1 drivers
v0000020a35bc30d0_0 .var "EX2_ALU_OPER1", 31 0;
v0000020a35bc3ad0_0 .var "EX2_ALU_OPER2", 31 0;
v0000020a35bc3cb0_0 .var "EX2_PC", 31 0;
v0000020a35bc4390_0 .var "EX2_PFC_to_IF", 31 0;
v0000020a35bc3d50_0 .var "EX2_forward_to_B", 31 0;
v0000020a35bc37b0_0 .var "EX2_is_beq", 0 0;
v0000020a35bc44d0_0 .var "EX2_is_bne", 0 0;
v0000020a35bc3670_0 .var "EX2_is_jal", 0 0;
v0000020a35bc3e90_0 .var "EX2_is_jr", 0 0;
v0000020a35bc2f90_0 .var "EX2_is_oper2_immed", 0 0;
v0000020a35bc3f30_0 .var "EX2_memread", 0 0;
v0000020a35bc4070_0 .var "EX2_memwrite", 0 0;
v0000020a35bc3530_0 .var "EX2_opcode", 11 0;
v0000020a35bc35d0_0 .var "EX2_predicted", 0 0;
v0000020a35bc3030_0 .var "EX2_rd_ind", 4 0;
v0000020a35bc3210_0 .var "EX2_rd_indzero", 0 0;
v0000020a35bc4430_0 .var "EX2_regwrite", 0 0;
v0000020a35bc4570_0 .var "EX2_rs1", 31 0;
v0000020a35bc32b0_0 .var "EX2_rs1_ind", 4 0;
v0000020a35bc3350_0 .var "EX2_rs2_ind", 4 0;
v0000020a35bc4610_0 .var "EX2_rs2_out", 31 0;
v0000020a35bc5ac0_0 .net "FLUSH", 0 0, v0000020a35bc73c0_0;  alias, 1 drivers
v0000020a35bc62e0_0 .net "clk", 0 0, L_0000020a35c5a580;  1 drivers
v0000020a35bc5520_0 .net "rst", 0 0, v0000020a35bf0460_0;  alias, 1 drivers
E_0000020a35b39780 .event posedge, v0000020a35bb37d0_0, v0000020a35bc62e0_0;
S_0000020a35bbf8a0 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_0000020a359996a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_0000020a35bcd250 .param/l "add" 0 9 6, C4<000000100000>;
P_0000020a35bcd288 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000020a35bcd2c0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000020a35bcd2f8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000020a35bcd330 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000020a35bcd368 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000020a35bcd3a0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000020a35bcd3d8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000020a35bcd410 .param/l "j" 0 9 19, C4<000010000000>;
P_0000020a35bcd448 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000020a35bcd480 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000020a35bcd4b8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000020a35bcd4f0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000020a35bcd528 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000020a35bcd560 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000020a35bcd598 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000020a35bcd5d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000020a35bcd608 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000020a35bcd640 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000020a35bcd678 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000020a35bcd6b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000020a35bcd6e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000020a35bcd720 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000020a35bcd758 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000020a35bcd790 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000020a35bf5730 .functor OR 1, L_0000020a35bf3200, L_0000020a35bf3340, C4<0>, C4<0>;
L_0000020a35bf5ab0 .functor AND 1, L_0000020a35bf5730, L_0000020a35bf4d20, C4<1>, C4<1>;
L_0000020a35bf4e70 .functor OR 1, L_0000020a35bf3200, L_0000020a35bf3340, C4<0>, C4<0>;
L_0000020a35bf4d90 .functor AND 1, L_0000020a35bf4e70, L_0000020a35bf4d20, C4<1>, C4<1>;
L_0000020a35bf5960 .functor OR 1, L_0000020a35bf3200, L_0000020a35bf3340, C4<0>, C4<0>;
L_0000020a35bf4ee0 .functor AND 1, L_0000020a35bf5960, v0000020a35bc5700_0, C4<1>, C4<1>;
v0000020a35bcade0_0 .net "EX1_memread", 0 0, v0000020a35bc0970_0;  alias, 1 drivers
v0000020a35bcb380_0 .net "EX1_opcode", 11 0, v0000020a35bc2a90_0;  alias, 1 drivers
v0000020a35bca3e0_0 .net "EX1_rd_ind", 4 0, v0000020a35bc2590_0;  alias, 1 drivers
v0000020a35bcbba0_0 .net "EX1_rd_indzero", 0 0, v0000020a35bc2090_0;  alias, 1 drivers
v0000020a35bcbd80_0 .net "EX2_memread", 0 0, v0000020a35bc3f30_0;  alias, 1 drivers
v0000020a35bca480_0 .net "EX2_opcode", 11 0, v0000020a35bc3530_0;  alias, 1 drivers
v0000020a35bcc8c0_0 .net "EX2_rd_ind", 4 0, v0000020a35bc3030_0;  alias, 1 drivers
v0000020a35bcbf60_0 .net "EX2_rd_indzero", 0 0, v0000020a35bc3210_0;  alias, 1 drivers
v0000020a35bcc140_0 .net "ID_EX1_flush", 0 0, v0000020a35bc7280_0;  alias, 1 drivers
v0000020a35bcaa20_0 .net "ID_EX2_flush", 0 0, v0000020a35bc73c0_0;  alias, 1 drivers
v0000020a35bcb6a0_0 .net "ID_is_beq", 0 0, L_0000020a35bf3200;  alias, 1 drivers
v0000020a35bcb420_0 .net "ID_is_bne", 0 0, L_0000020a35bf3340;  alias, 1 drivers
v0000020a35bcb4c0_0 .net "ID_is_j", 0 0, L_0000020a35bf3ca0;  alias, 1 drivers
v0000020a35bca2a0_0 .net "ID_is_jal", 0 0, L_0000020a35bf3de0;  alias, 1 drivers
v0000020a35bcc320_0 .net "ID_is_jr", 0 0, L_0000020a35bf0f00;  alias, 1 drivers
v0000020a35bcb1a0_0 .net "ID_opcode", 11 0, v0000020a35bddcd0_0;  alias, 1 drivers
v0000020a35bcc640_0 .net "ID_rs1_ind", 4 0, v0000020a35bdcd30_0;  alias, 1 drivers
v0000020a35bcb060_0 .net "ID_rs2_ind", 4 0, v0000020a35bddd70_0;  alias, 1 drivers
v0000020a35bca980_0 .net "IF_ID_flush", 0 0, v0000020a35bc85e0_0;  alias, 1 drivers
v0000020a35bcb920_0 .net "IF_ID_write", 0 0, v0000020a35bc7d20_0;  alias, 1 drivers
v0000020a35bcc3c0_0 .net "PC_src", 2 0, L_0000020a35bf3660;  alias, 1 drivers
v0000020a35bcaf20_0 .net "PFC_to_EX", 31 0, L_0000020a35bf1d60;  alias, 1 drivers
v0000020a35bcc500_0 .net "PFC_to_IF", 31 0, L_0000020a35bf2f80;  alias, 1 drivers
v0000020a35bcc5a0_0 .net "WB_rd_ind", 4 0, v0000020a35be0b10_0;  alias, 1 drivers
v0000020a35bcb560_0 .net "Wrong_prediction", 0 0, L_0000020a35c5bd20;  alias, 1 drivers
v0000020a35bcbc40_0 .net *"_ivl_11", 0 0, L_0000020a35bf4d90;  1 drivers
v0000020a35bca520_0 .net *"_ivl_13", 9 0, L_0000020a35bf1040;  1 drivers
v0000020a35bcb740_0 .net *"_ivl_15", 9 0, L_0000020a35bf1cc0;  1 drivers
v0000020a35bcb9c0_0 .net *"_ivl_16", 9 0, L_0000020a35bf2760;  1 drivers
v0000020a35bcc960_0 .net *"_ivl_19", 9 0, L_0000020a35bf2e40;  1 drivers
v0000020a35bcc000_0 .net *"_ivl_20", 9 0, L_0000020a35bf2620;  1 drivers
v0000020a35bcb240_0 .net *"_ivl_25", 0 0, L_0000020a35bf5960;  1 drivers
v0000020a35bcba60_0 .net *"_ivl_27", 0 0, L_0000020a35bf4ee0;  1 drivers
v0000020a35bcc6e0_0 .net *"_ivl_29", 9 0, L_0000020a35bf2bc0;  1 drivers
v0000020a35bcbe20_0 .net *"_ivl_3", 0 0, L_0000020a35bf5730;  1 drivers
L_0000020a35c101f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0000020a35bcc0a0_0 .net/2u *"_ivl_30", 9 0, L_0000020a35c101f0;  1 drivers
v0000020a35bcbec0_0 .net *"_ivl_32", 9 0, L_0000020a35bf0fa0;  1 drivers
v0000020a35bcc1e0_0 .net *"_ivl_35", 9 0, L_0000020a35bf1220;  1 drivers
v0000020a35bcc820_0 .net *"_ivl_37", 9 0, L_0000020a35bf1400;  1 drivers
v0000020a35bca8e0_0 .net *"_ivl_38", 9 0, L_0000020a35bf2da0;  1 drivers
v0000020a35bcc280_0 .net *"_ivl_40", 9 0, L_0000020a35bf14a0;  1 drivers
L_0000020a35c10238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020a35bca5c0_0 .net/2s *"_ivl_45", 21 0, L_0000020a35c10238;  1 drivers
L_0000020a35c10280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020a35bca660_0 .net/2s *"_ivl_50", 21 0, L_0000020a35c10280;  1 drivers
v0000020a35bca700_0 .net *"_ivl_9", 0 0, L_0000020a35bf4e70;  1 drivers
v0000020a35bca7a0_0 .net "clk", 0 0, L_0000020a35b2fe10;  alias, 1 drivers
v0000020a35bcaac0_0 .net "forward_to_B", 31 0, L_0000020a35bf2940;  alias, 1 drivers
v0000020a35bcab60_0 .net "imm", 31 0, v0000020a35bc8540_0;  1 drivers
v0000020a35bcac00_0 .net "inst", 31 0, v0000020a35bcd0e0_0;  alias, 1 drivers
v0000020a35bcaca0_0 .net "is_branch_and_taken", 0 0, L_0000020a35bf5ab0;  alias, 1 drivers
v0000020a35bcad40_0 .net "is_oper2_immed", 0 0, L_0000020a35bf5b90;  alias, 1 drivers
v0000020a35bcae80_0 .net "mem_read", 0 0, L_0000020a35bf3c00;  alias, 1 drivers
v0000020a35bcafc0_0 .net "mem_write", 0 0, L_0000020a35bf3700;  alias, 1 drivers
v0000020a35bccaa0_0 .net "pc", 31 0, v0000020a35bccbe0_0;  alias, 1 drivers
v0000020a35bcce60_0 .net "pc_write", 0 0, v0000020a35bc9c60_0;  alias, 1 drivers
v0000020a35bccd20_0 .net "predicted", 0 0, L_0000020a35bf4d20;  1 drivers
v0000020a35bccc80_0 .net "predicted_to_EX", 0 0, v0000020a35bc5700_0;  alias, 1 drivers
v0000020a35bcd180_0 .net "reg_write", 0 0, L_0000020a35bf3b60;  alias, 1 drivers
v0000020a35bccf00_0 .net "reg_write_from_wb", 0 0, v0000020a35bdeb30_0;  alias, 1 drivers
v0000020a35bccfa0_0 .net "rs1", 31 0, v0000020a35bcc780_0;  alias, 1 drivers
v0000020a35bccb40_0 .net "rs2", 31 0, v0000020a35bcbce0_0;  alias, 1 drivers
v0000020a35bcd040_0 .net "rst", 0 0, v0000020a35bf0460_0;  alias, 1 drivers
v0000020a35bccdc0_0 .net "wr_reg_data", 31 0, L_0000020a35c76090;  alias, 1 drivers
L_0000020a35bf2940 .functor MUXZ 32, v0000020a35bcbce0_0, v0000020a35bc8540_0, L_0000020a35bf5b90, C4<>;
L_0000020a35bf1040 .part v0000020a35bccbe0_0, 0, 10;
L_0000020a35bf1cc0 .part v0000020a35bcd0e0_0, 0, 10;
L_0000020a35bf2760 .arith/sum 10, L_0000020a35bf1040, L_0000020a35bf1cc0;
L_0000020a35bf2e40 .part v0000020a35bcd0e0_0, 0, 10;
L_0000020a35bf2620 .functor MUXZ 10, L_0000020a35bf2e40, L_0000020a35bf2760, L_0000020a35bf4d90, C4<>;
L_0000020a35bf2bc0 .part v0000020a35bccbe0_0, 0, 10;
L_0000020a35bf0fa0 .arith/sum 10, L_0000020a35bf2bc0, L_0000020a35c101f0;
L_0000020a35bf1220 .part v0000020a35bccbe0_0, 0, 10;
L_0000020a35bf1400 .part v0000020a35bcd0e0_0, 0, 10;
L_0000020a35bf2da0 .arith/sum 10, L_0000020a35bf1220, L_0000020a35bf1400;
L_0000020a35bf14a0 .functor MUXZ 10, L_0000020a35bf2da0, L_0000020a35bf0fa0, L_0000020a35bf4ee0, C4<>;
L_0000020a35bf2f80 .concat8 [ 10 22 0 0], L_0000020a35bf2620, L_0000020a35c10238;
L_0000020a35bf1d60 .concat8 [ 10 22 0 0], L_0000020a35bf14a0, L_0000020a35c10280;
S_0000020a35bbfbc0 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_0000020a35bbf8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_0000020a35bcd7d0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000020a35bcd808 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000020a35bcd840 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000020a35bcd878 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000020a35bcd8b0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000020a35bcd8e8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000020a35bcd920 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000020a35bcd958 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000020a35bcd990 .param/l "j" 0 9 19, C4<000010000000>;
P_0000020a35bcd9c8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000020a35bcda00 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000020a35bcda38 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000020a35bcda70 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000020a35bcdaa8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000020a35bcdae0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000020a35bcdb18 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000020a35bcdb50 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000020a35bcdb88 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000020a35bcdbc0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000020a35bcdbf8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000020a35bcdc30 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000020a35bcdc68 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000020a35bcdca0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000020a35bcdcd8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000020a35bcdd10 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000020a35bf4460 .functor OR 1, L_0000020a35bf4d20, L_0000020a35bf2800, C4<0>, C4<0>;
L_0000020a35bf4770 .functor OR 1, L_0000020a35bf4460, L_0000020a35bf29e0, C4<0>, C4<0>;
v0000020a35bc75a0_0 .net "EX1_opcode", 11 0, v0000020a35bc2a90_0;  alias, 1 drivers
v0000020a35bc52a0_0 .net "EX2_opcode", 11 0, v0000020a35bc3530_0;  alias, 1 drivers
v0000020a35bc5f20_0 .net "ID_opcode", 11 0, v0000020a35bddcd0_0;  alias, 1 drivers
v0000020a35bc5840_0 .net "PC_src", 2 0, L_0000020a35bf3660;  alias, 1 drivers
v0000020a35bc5b60_0 .net "Wrong_prediction", 0 0, L_0000020a35c5bd20;  alias, 1 drivers
L_0000020a35c103e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000020a35bc69c0_0 .net/2u *"_ivl_0", 2 0, L_0000020a35c103e8;  1 drivers
v0000020a35bc5340_0 .net *"_ivl_10", 0 0, L_0000020a35bf24e0;  1 drivers
L_0000020a35c10508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000020a35bc5fc0_0 .net/2u *"_ivl_12", 2 0, L_0000020a35c10508;  1 drivers
L_0000020a35c10550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000020a35bc7140_0 .net/2u *"_ivl_14", 11 0, L_0000020a35c10550;  1 drivers
v0000020a35bc6100_0 .net *"_ivl_16", 0 0, L_0000020a35bf2800;  1 drivers
v0000020a35bc5c00_0 .net *"_ivl_19", 0 0, L_0000020a35bf4460;  1 drivers
L_0000020a35c10430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v0000020a35bc6420_0 .net/2u *"_ivl_2", 11 0, L_0000020a35c10430;  1 drivers
L_0000020a35c10598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000020a35bc7320_0 .net/2u *"_ivl_20", 11 0, L_0000020a35c10598;  1 drivers
v0000020a35bc61a0_0 .net *"_ivl_22", 0 0, L_0000020a35bf29e0;  1 drivers
v0000020a35bc6740_0 .net *"_ivl_25", 0 0, L_0000020a35bf4770;  1 drivers
L_0000020a35c105e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000020a35bc7820_0 .net/2u *"_ivl_26", 2 0, L_0000020a35c105e0;  1 drivers
L_0000020a35c10628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000020a35bc64c0_0 .net/2u *"_ivl_28", 2 0, L_0000020a35c10628;  1 drivers
v0000020a35bc6b00_0 .net *"_ivl_30", 2 0, L_0000020a35bf2120;  1 drivers
v0000020a35bc5ca0_0 .net *"_ivl_32", 2 0, L_0000020a35bf1540;  1 drivers
v0000020a35bc6560_0 .net *"_ivl_34", 2 0, L_0000020a35bf17c0;  1 drivers
v0000020a35bc6880_0 .net *"_ivl_4", 0 0, L_0000020a35bf1e00;  1 drivers
L_0000020a35c10478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000020a35bc78c0_0 .net/2u *"_ivl_6", 2 0, L_0000020a35c10478;  1 drivers
L_0000020a35c104c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000020a35bc7000_0 .net/2u *"_ivl_8", 11 0, L_0000020a35c104c0;  1 drivers
v0000020a35bc6380_0 .net "clk", 0 0, L_0000020a35b2fe10;  alias, 1 drivers
v0000020a35bc6ba0_0 .net "predicted", 0 0, L_0000020a35bf4d20;  alias, 1 drivers
v0000020a35bc7960_0 .net "predicted_to_EX", 0 0, v0000020a35bc5700_0;  alias, 1 drivers
v0000020a35bc71e0_0 .net "rst", 0 0, v0000020a35bf0460_0;  alias, 1 drivers
v0000020a35bc6600_0 .net "state", 1 0, v0000020a35bc7460_0;  1 drivers
L_0000020a35bf1e00 .cmp/eq 12, v0000020a35bddcd0_0, L_0000020a35c10430;
L_0000020a35bf24e0 .cmp/eq 12, v0000020a35bc2a90_0, L_0000020a35c104c0;
L_0000020a35bf2800 .cmp/eq 12, v0000020a35bddcd0_0, L_0000020a35c10550;
L_0000020a35bf29e0 .cmp/eq 12, v0000020a35bddcd0_0, L_0000020a35c10598;
L_0000020a35bf2120 .functor MUXZ 3, L_0000020a35c10628, L_0000020a35c105e0, L_0000020a35bf4770, C4<>;
L_0000020a35bf1540 .functor MUXZ 3, L_0000020a35bf2120, L_0000020a35c10508, L_0000020a35bf24e0, C4<>;
L_0000020a35bf17c0 .functor MUXZ 3, L_0000020a35bf1540, L_0000020a35c10478, L_0000020a35bf1e00, C4<>;
L_0000020a35bf3660 .functor MUXZ 3, L_0000020a35bf17c0, L_0000020a35c103e8, L_0000020a35c5bd20, C4<>;
S_0000020a35bc0520 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_0000020a35bbfbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_0000020a35bcdd50 .param/l "add" 0 9 6, C4<000000100000>;
P_0000020a35bcdd88 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000020a35bcddc0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000020a35bcddf8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000020a35bcde30 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000020a35bcde68 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000020a35bcdea0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000020a35bcded8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000020a35bcdf10 .param/l "j" 0 9 19, C4<000010000000>;
P_0000020a35bcdf48 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000020a35bcdf80 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000020a35bcdfb8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000020a35bcdff0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000020a35bce028 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000020a35bce060 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000020a35bce098 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000020a35bce0d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000020a35bce108 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000020a35bce140 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000020a35bce178 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000020a35bce1b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000020a35bce1e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000020a35bce220 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000020a35bce258 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000020a35bce290 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000020a35bf45b0 .functor OR 1, L_0000020a35bf1720, L_0000020a35bf32a0, C4<0>, C4<0>;
L_0000020a35bf4620 .functor OR 1, L_0000020a35bf1b80, L_0000020a35bf23a0, C4<0>, C4<0>;
L_0000020a35bf5b20 .functor AND 1, L_0000020a35bf45b0, L_0000020a35bf4620, C4<1>, C4<1>;
L_0000020a35bf4690 .functor NOT 1, L_0000020a35bf5b20, C4<0>, C4<0>, C4<0>;
L_0000020a35bf4380 .functor OR 1, v0000020a35bf0460_0, L_0000020a35bf4690, C4<0>, C4<0>;
L_0000020a35bf4d20 .functor NOT 1, L_0000020a35bf4380, C4<0>, C4<0>, C4<0>;
v0000020a35bc7500_0 .net "EX_opcode", 11 0, v0000020a35bc3530_0;  alias, 1 drivers
v0000020a35bc5a20_0 .net "ID_opcode", 11 0, v0000020a35bddcd0_0;  alias, 1 drivers
v0000020a35bc7a00_0 .net "Wrong_prediction", 0 0, L_0000020a35c5bd20;  alias, 1 drivers
L_0000020a35c102c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000020a35bc66a0_0 .net/2u *"_ivl_0", 11 0, L_0000020a35c102c8;  1 drivers
L_0000020a35c10358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000020a35bc6a60_0 .net/2u *"_ivl_10", 1 0, L_0000020a35c10358;  1 drivers
v0000020a35bc6240_0 .net *"_ivl_12", 0 0, L_0000020a35bf1b80;  1 drivers
L_0000020a35c103a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000020a35bc7640_0 .net/2u *"_ivl_14", 1 0, L_0000020a35c103a0;  1 drivers
v0000020a35bc55c0_0 .net *"_ivl_16", 0 0, L_0000020a35bf23a0;  1 drivers
v0000020a35bc5980_0 .net *"_ivl_19", 0 0, L_0000020a35bf4620;  1 drivers
v0000020a35bc57a0_0 .net *"_ivl_2", 0 0, L_0000020a35bf1720;  1 drivers
v0000020a35bc76e0_0 .net *"_ivl_21", 0 0, L_0000020a35bf5b20;  1 drivers
v0000020a35bc6ec0_0 .net *"_ivl_22", 0 0, L_0000020a35bf4690;  1 drivers
v0000020a35bc58e0_0 .net *"_ivl_25", 0 0, L_0000020a35bf4380;  1 drivers
L_0000020a35c10310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000020a35bc70a0_0 .net/2u *"_ivl_4", 11 0, L_0000020a35c10310;  1 drivers
v0000020a35bc5660_0 .net *"_ivl_6", 0 0, L_0000020a35bf32a0;  1 drivers
v0000020a35bc5e80_0 .net *"_ivl_9", 0 0, L_0000020a35bf45b0;  1 drivers
v0000020a35bc6f60_0 .net "clk", 0 0, L_0000020a35b2fe10;  alias, 1 drivers
v0000020a35bc7780_0 .net "predicted", 0 0, L_0000020a35bf4d20;  alias, 1 drivers
v0000020a35bc5700_0 .var "predicted_to_EX", 0 0;
v0000020a35bc5de0_0 .net "rst", 0 0, v0000020a35bf0460_0;  alias, 1 drivers
v0000020a35bc7460_0 .var "state", 1 0;
E_0000020a35b38f40 .event posedge, v0000020a35bc6f60_0, v0000020a35bb37d0_0;
L_0000020a35bf1720 .cmp/eq 12, v0000020a35bddcd0_0, L_0000020a35c102c8;
L_0000020a35bf32a0 .cmp/eq 12, v0000020a35bddcd0_0, L_0000020a35c10310;
L_0000020a35bf1b80 .cmp/eq 2, v0000020a35bc7460_0, L_0000020a35c10358;
L_0000020a35bf23a0 .cmp/eq 2, v0000020a35bc7460_0, L_0000020a35c103a0;
S_0000020a35bbf3f0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_0000020a35bbf8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_0000020a35bd02e0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000020a35bd0318 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000020a35bd0350 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000020a35bd0388 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000020a35bd03c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000020a35bd03f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000020a35bd0430 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000020a35bd0468 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000020a35bd04a0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000020a35bd04d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000020a35bd0510 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000020a35bd0548 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000020a35bd0580 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000020a35bd05b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000020a35bd05f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000020a35bd0628 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000020a35bd0660 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000020a35bd0698 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000020a35bd06d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000020a35bd0708 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000020a35bd0740 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000020a35bd0778 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000020a35bd07b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000020a35bd07e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000020a35bd0820 .param/l "xori" 0 9 12, C4<001110000000>;
v0000020a35bc6c40_0 .net "EX1_memread", 0 0, v0000020a35bc0970_0;  alias, 1 drivers
v0000020a35bc67e0_0 .net "EX1_rd_ind", 4 0, v0000020a35bc2590_0;  alias, 1 drivers
v0000020a35bc6920_0 .net "EX1_rd_indzero", 0 0, v0000020a35bc2090_0;  alias, 1 drivers
v0000020a35bc6ce0_0 .net "EX2_memread", 0 0, v0000020a35bc3f30_0;  alias, 1 drivers
v0000020a35bc6d80_0 .net "EX2_rd_ind", 4 0, v0000020a35bc3030_0;  alias, 1 drivers
v0000020a35bc6e20_0 .net "EX2_rd_indzero", 0 0, v0000020a35bc3210_0;  alias, 1 drivers
v0000020a35bc7280_0 .var "ID_EX1_flush", 0 0;
v0000020a35bc73c0_0 .var "ID_EX2_flush", 0 0;
v0000020a35bc5d40_0 .net "ID_opcode", 11 0, v0000020a35bddcd0_0;  alias, 1 drivers
v0000020a35bc53e0_0 .net "ID_rs1_ind", 4 0, v0000020a35bdcd30_0;  alias, 1 drivers
v0000020a35bc5480_0 .net "ID_rs2_ind", 4 0, v0000020a35bddd70_0;  alias, 1 drivers
v0000020a35bc7d20_0 .var "IF_ID_Write", 0 0;
v0000020a35bc85e0_0 .var "IF_ID_flush", 0 0;
v0000020a35bc9c60_0 .var "PC_Write", 0 0;
v0000020a35bc8ae0_0 .net "Wrong_prediction", 0 0, L_0000020a35c5bd20;  alias, 1 drivers
E_0000020a35b397c0/0 .event anyedge, v0000020a35bb7e20_0, v0000020a35bc0970_0, v0000020a35bc2090_0, v0000020a35bc2ef0_0;
E_0000020a35b397c0/1 .event anyedge, v0000020a35bc2590_0, v0000020a35bc0c90_0, v0000020a35ad64e0_0, v0000020a35bc3210_0;
E_0000020a35b397c0/2 .event anyedge, v0000020a35bb4c70_0, v0000020a35bc0f10_0;
E_0000020a35b397c0 .event/or E_0000020a35b397c0/0, E_0000020a35b397c0/1, E_0000020a35b397c0/2;
S_0000020a35bbef40 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_0000020a35bbf8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_0000020a35bd8870 .param/l "add" 0 9 6, C4<000000100000>;
P_0000020a35bd88a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000020a35bd88e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000020a35bd8918 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000020a35bd8950 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000020a35bd8988 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000020a35bd89c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000020a35bd89f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000020a35bd8a30 .param/l "j" 0 9 19, C4<000010000000>;
P_0000020a35bd8a68 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000020a35bd8aa0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000020a35bd8ad8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000020a35bd8b10 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000020a35bd8b48 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000020a35bd8b80 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000020a35bd8bb8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000020a35bd8bf0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000020a35bd8c28 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000020a35bd8c60 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000020a35bd8c98 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000020a35bd8cd0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000020a35bd8d08 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000020a35bd8d40 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000020a35bd8d78 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000020a35bd8db0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000020a35bf57a0 .functor OR 1, L_0000020a35bf2c60, L_0000020a35bf1900, C4<0>, C4<0>;
L_0000020a35bf50a0 .functor OR 1, L_0000020a35bf57a0, L_0000020a35bf30c0, C4<0>, C4<0>;
L_0000020a35bf47e0 .functor OR 1, L_0000020a35bf50a0, L_0000020a35bf19a0, C4<0>, C4<0>;
L_0000020a35bf4310 .functor OR 1, L_0000020a35bf47e0, L_0000020a35bf2ee0, C4<0>, C4<0>;
L_0000020a35bf4850 .functor OR 1, L_0000020a35bf4310, L_0000020a35bf10e0, C4<0>, C4<0>;
L_0000020a35bf4930 .functor OR 1, L_0000020a35bf4850, L_0000020a35bf3020, C4<0>, C4<0>;
L_0000020a35bf5c70 .functor OR 1, L_0000020a35bf4930, L_0000020a35bf15e0, C4<0>, C4<0>;
L_0000020a35bf5b90 .functor OR 1, L_0000020a35bf5c70, L_0000020a35bf3160, C4<0>, C4<0>;
L_0000020a35bf5500 .functor OR 1, L_0000020a35bf3d40, L_0000020a35bf3a20, C4<0>, C4<0>;
L_0000020a35bf5570 .functor OR 1, L_0000020a35bf5500, L_0000020a35bf3ac0, C4<0>, C4<0>;
L_0000020a35bf5d50 .functor OR 1, L_0000020a35bf5570, L_0000020a35bf37a0, C4<0>, C4<0>;
L_0000020a35bf5dc0 .functor OR 1, L_0000020a35bf5d50, L_0000020a35bf3840, C4<0>, C4<0>;
v0000020a35bca160_0 .net "ID_opcode", 11 0, v0000020a35bddcd0_0;  alias, 1 drivers
L_0000020a35c10670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v0000020a35bc9a80_0 .net/2u *"_ivl_0", 11 0, L_0000020a35c10670;  1 drivers
L_0000020a35c10700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v0000020a35bc8220_0 .net/2u *"_ivl_10", 11 0, L_0000020a35c10700;  1 drivers
L_0000020a35c10bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000020a35bc8b80_0 .net/2u *"_ivl_102", 11 0, L_0000020a35c10bc8;  1 drivers
L_0000020a35c10c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000020a35bca020_0 .net/2u *"_ivl_106", 11 0, L_0000020a35c10c10;  1 drivers
v0000020a35bc8cc0_0 .net *"_ivl_12", 0 0, L_0000020a35bf30c0;  1 drivers
v0000020a35bc8c20_0 .net *"_ivl_15", 0 0, L_0000020a35bf50a0;  1 drivers
L_0000020a35c10748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v0000020a35bc8680_0 .net/2u *"_ivl_16", 11 0, L_0000020a35c10748;  1 drivers
v0000020a35bc8360_0 .net *"_ivl_18", 0 0, L_0000020a35bf19a0;  1 drivers
v0000020a35bc9120_0 .net *"_ivl_2", 0 0, L_0000020a35bf2c60;  1 drivers
v0000020a35bc9b20_0 .net *"_ivl_21", 0 0, L_0000020a35bf47e0;  1 drivers
L_0000020a35c10790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000020a35bc8d60_0 .net/2u *"_ivl_22", 11 0, L_0000020a35c10790;  1 drivers
v0000020a35bc8ea0_0 .net *"_ivl_24", 0 0, L_0000020a35bf2ee0;  1 drivers
v0000020a35bc9ee0_0 .net *"_ivl_27", 0 0, L_0000020a35bf4310;  1 drivers
L_0000020a35c107d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000020a35bc9bc0_0 .net/2u *"_ivl_28", 11 0, L_0000020a35c107d8;  1 drivers
v0000020a35bc8e00_0 .net *"_ivl_30", 0 0, L_0000020a35bf10e0;  1 drivers
v0000020a35bc9300_0 .net *"_ivl_33", 0 0, L_0000020a35bf4850;  1 drivers
L_0000020a35c10820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000020a35bc8400_0 .net/2u *"_ivl_34", 11 0, L_0000020a35c10820;  1 drivers
v0000020a35bc8f40_0 .net *"_ivl_36", 0 0, L_0000020a35bf3020;  1 drivers
v0000020a35bc8fe0_0 .net *"_ivl_39", 0 0, L_0000020a35bf4930;  1 drivers
L_0000020a35c106b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v0000020a35bc8a40_0 .net/2u *"_ivl_4", 11 0, L_0000020a35c106b8;  1 drivers
L_0000020a35c10868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v0000020a35bc80e0_0 .net/2u *"_ivl_40", 11 0, L_0000020a35c10868;  1 drivers
v0000020a35bc7be0_0 .net *"_ivl_42", 0 0, L_0000020a35bf15e0;  1 drivers
v0000020a35bca200_0 .net *"_ivl_45", 0 0, L_0000020a35bf5c70;  1 drivers
L_0000020a35c108b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v0000020a35bc7aa0_0 .net/2u *"_ivl_46", 11 0, L_0000020a35c108b0;  1 drivers
v0000020a35bc9940_0 .net *"_ivl_48", 0 0, L_0000020a35bf3160;  1 drivers
L_0000020a35c108f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000020a35bc91c0_0 .net/2u *"_ivl_52", 11 0, L_0000020a35c108f8;  1 drivers
L_0000020a35c10940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000020a35bc82c0_0 .net/2u *"_ivl_56", 11 0, L_0000020a35c10940;  1 drivers
v0000020a35bc9620_0 .net *"_ivl_6", 0 0, L_0000020a35bf1900;  1 drivers
L_0000020a35c10988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000020a35bc87c0_0 .net/2u *"_ivl_60", 11 0, L_0000020a35c10988;  1 drivers
L_0000020a35c109d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000020a35bc9260_0 .net/2u *"_ivl_64", 11 0, L_0000020a35c109d0;  1 drivers
L_0000020a35c10a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000020a35bc96c0_0 .net/2u *"_ivl_68", 11 0, L_0000020a35c10a18;  1 drivers
L_0000020a35c10a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000020a35bc9080_0 .net/2u *"_ivl_72", 11 0, L_0000020a35c10a60;  1 drivers
v0000020a35bc93a0_0 .net *"_ivl_74", 0 0, L_0000020a35bf3d40;  1 drivers
L_0000020a35c10aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000020a35bc7e60_0 .net/2u *"_ivl_76", 11 0, L_0000020a35c10aa8;  1 drivers
v0000020a35bc9d00_0 .net *"_ivl_78", 0 0, L_0000020a35bf3a20;  1 drivers
v0000020a35bc9440_0 .net *"_ivl_81", 0 0, L_0000020a35bf5500;  1 drivers
L_0000020a35c10af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000020a35bc99e0_0 .net/2u *"_ivl_82", 11 0, L_0000020a35c10af0;  1 drivers
v0000020a35bc94e0_0 .net *"_ivl_84", 0 0, L_0000020a35bf3ac0;  1 drivers
v0000020a35bc9580_0 .net *"_ivl_87", 0 0, L_0000020a35bf5570;  1 drivers
L_0000020a35c10b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000020a35bc9760_0 .net/2u *"_ivl_88", 11 0, L_0000020a35c10b38;  1 drivers
v0000020a35bc9800_0 .net *"_ivl_9", 0 0, L_0000020a35bf57a0;  1 drivers
v0000020a35bc98a0_0 .net *"_ivl_90", 0 0, L_0000020a35bf37a0;  1 drivers
v0000020a35bc9da0_0 .net *"_ivl_93", 0 0, L_0000020a35bf5d50;  1 drivers
L_0000020a35c10b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000020a35bc7dc0_0 .net/2u *"_ivl_94", 11 0, L_0000020a35c10b80;  1 drivers
v0000020a35bc9e40_0 .net *"_ivl_96", 0 0, L_0000020a35bf3840;  1 drivers
v0000020a35bc8720_0 .net *"_ivl_99", 0 0, L_0000020a35bf5dc0;  1 drivers
v0000020a35bc84a0_0 .net "is_beq", 0 0, L_0000020a35bf3200;  alias, 1 drivers
v0000020a35bc9f80_0 .net "is_bne", 0 0, L_0000020a35bf3340;  alias, 1 drivers
v0000020a35bca0c0_0 .net "is_j", 0 0, L_0000020a35bf3ca0;  alias, 1 drivers
v0000020a35bc7b40_0 .net "is_jal", 0 0, L_0000020a35bf3de0;  alias, 1 drivers
v0000020a35bc7f00_0 .net "is_jr", 0 0, L_0000020a35bf0f00;  alias, 1 drivers
v0000020a35bc7c80_0 .net "is_oper2_immed", 0 0, L_0000020a35bf5b90;  alias, 1 drivers
v0000020a35bc7fa0_0 .net "memread", 0 0, L_0000020a35bf3c00;  alias, 1 drivers
v0000020a35bc8040_0 .net "memwrite", 0 0, L_0000020a35bf3700;  alias, 1 drivers
v0000020a35bc8180_0 .net "regwrite", 0 0, L_0000020a35bf3b60;  alias, 1 drivers
L_0000020a35bf2c60 .cmp/eq 12, v0000020a35bddcd0_0, L_0000020a35c10670;
L_0000020a35bf1900 .cmp/eq 12, v0000020a35bddcd0_0, L_0000020a35c106b8;
L_0000020a35bf30c0 .cmp/eq 12, v0000020a35bddcd0_0, L_0000020a35c10700;
L_0000020a35bf19a0 .cmp/eq 12, v0000020a35bddcd0_0, L_0000020a35c10748;
L_0000020a35bf2ee0 .cmp/eq 12, v0000020a35bddcd0_0, L_0000020a35c10790;
L_0000020a35bf10e0 .cmp/eq 12, v0000020a35bddcd0_0, L_0000020a35c107d8;
L_0000020a35bf3020 .cmp/eq 12, v0000020a35bddcd0_0, L_0000020a35c10820;
L_0000020a35bf15e0 .cmp/eq 12, v0000020a35bddcd0_0, L_0000020a35c10868;
L_0000020a35bf3160 .cmp/eq 12, v0000020a35bddcd0_0, L_0000020a35c108b0;
L_0000020a35bf3200 .cmp/eq 12, v0000020a35bddcd0_0, L_0000020a35c108f8;
L_0000020a35bf3340 .cmp/eq 12, v0000020a35bddcd0_0, L_0000020a35c10940;
L_0000020a35bf0f00 .cmp/eq 12, v0000020a35bddcd0_0, L_0000020a35c10988;
L_0000020a35bf3de0 .cmp/eq 12, v0000020a35bddcd0_0, L_0000020a35c109d0;
L_0000020a35bf3ca0 .cmp/eq 12, v0000020a35bddcd0_0, L_0000020a35c10a18;
L_0000020a35bf3d40 .cmp/eq 12, v0000020a35bddcd0_0, L_0000020a35c10a60;
L_0000020a35bf3a20 .cmp/eq 12, v0000020a35bddcd0_0, L_0000020a35c10aa8;
L_0000020a35bf3ac0 .cmp/eq 12, v0000020a35bddcd0_0, L_0000020a35c10af0;
L_0000020a35bf37a0 .cmp/eq 12, v0000020a35bddcd0_0, L_0000020a35c10b38;
L_0000020a35bf3840 .cmp/eq 12, v0000020a35bddcd0_0, L_0000020a35c10b80;
L_0000020a35bf3b60 .reduce/nor L_0000020a35bf5dc0;
L_0000020a35bf3c00 .cmp/eq 12, v0000020a35bddcd0_0, L_0000020a35c10bc8;
L_0000020a35bf3700 .cmp/eq 12, v0000020a35bddcd0_0, L_0000020a35c10c10;
S_0000020a35bbfd50 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_0000020a35bbf8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_0000020a35bd8df0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000020a35bd8e28 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000020a35bd8e60 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000020a35bd8e98 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000020a35bd8ed0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000020a35bd8f08 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000020a35bd8f40 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000020a35bd8f78 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000020a35bd8fb0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000020a35bd8fe8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000020a35bd9020 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000020a35bd9058 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000020a35bd9090 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000020a35bd90c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000020a35bd9100 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000020a35bd9138 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000020a35bd9170 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000020a35bd91a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000020a35bd91e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000020a35bd9218 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000020a35bd9250 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000020a35bd9288 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000020a35bd92c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000020a35bd92f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000020a35bd9330 .param/l "xori" 0 9 12, C4<001110000000>;
v0000020a35bc8540_0 .var "Immed", 31 0;
v0000020a35bc8860_0 .net "Inst", 31 0, v0000020a35bcd0e0_0;  alias, 1 drivers
v0000020a35bc8900_0 .net "opcode", 11 0, v0000020a35bddcd0_0;  alias, 1 drivers
E_0000020a35b38f80 .event anyedge, v0000020a35bc0f10_0, v0000020a35bc8860_0;
S_0000020a35bbfee0 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_0000020a35bbf8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v0000020a35bcc780_0 .var "Read_data1", 31 0;
v0000020a35bcbce0_0 .var "Read_data2", 31 0;
v0000020a35bcb100_0 .net "Read_reg1", 4 0, v0000020a35bdcd30_0;  alias, 1 drivers
v0000020a35bcb2e0_0 .net "Read_reg2", 4 0, v0000020a35bddd70_0;  alias, 1 drivers
v0000020a35bcca00_0 .net "Write_data", 31 0, L_0000020a35c76090;  alias, 1 drivers
v0000020a35bcb600_0 .net "Write_en", 0 0, v0000020a35bdeb30_0;  alias, 1 drivers
v0000020a35bca340_0 .net "Write_reg", 4 0, v0000020a35be0b10_0;  alias, 1 drivers
v0000020a35bcb7e0_0 .net "clk", 0 0, L_0000020a35b2fe10;  alias, 1 drivers
v0000020a35bcbb00_0 .var/i "i", 31 0;
v0000020a35bca840 .array "reg_file", 0 31, 31 0;
v0000020a35bcb880_0 .net "rst", 0 0, v0000020a35bf0460_0;  alias, 1 drivers
E_0000020a35b3a500 .event posedge, v0000020a35bc6f60_0;
S_0000020a35bbe770 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_0000020a35bbfee0;
 .timescale 0 0;
v0000020a35bcc460_0 .var/i "i", 31 0;
S_0000020a35bbea90 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_0000020a359996a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_0000020a35bd9370 .param/l "add" 0 9 6, C4<000000100000>;
P_0000020a35bd93a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000020a35bd93e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000020a35bd9418 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000020a35bd9450 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000020a35bd9488 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000020a35bd94c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000020a35bd94f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000020a35bd9530 .param/l "j" 0 9 19, C4<000010000000>;
P_0000020a35bd9568 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000020a35bd95a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000020a35bd95d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000020a35bd9610 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000020a35bd9648 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000020a35bd9680 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000020a35bd96b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000020a35bd96f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000020a35bd9728 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000020a35bd9760 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000020a35bd9798 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000020a35bd97d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000020a35bd9808 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000020a35bd9840 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000020a35bd9878 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000020a35bd98b0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000020a35bcd0e0_0 .var "ID_INST", 31 0;
v0000020a35bccbe0_0 .var "ID_PC", 31 0;
v0000020a35bddcd0_0 .var "ID_opcode", 11 0;
v0000020a35bdc3d0_0 .var "ID_rd_ind", 4 0;
v0000020a35bdcd30_0 .var "ID_rs1_ind", 4 0;
v0000020a35bddd70_0 .var "ID_rs2_ind", 4 0;
v0000020a35bdd690_0 .net "IF_FLUSH", 0 0, v0000020a35bc85e0_0;  alias, 1 drivers
v0000020a35bde6d0_0 .net "IF_INST", 31 0, L_0000020a35bf5c00;  alias, 1 drivers
v0000020a35bdd7d0_0 .net "IF_PC", 31 0, v0000020a35bdc290_0;  alias, 1 drivers
v0000020a35bdc330_0 .net "clk", 0 0, L_0000020a35bf4b60;  1 drivers
v0000020a35bdcc90_0 .net "if_id_Write", 0 0, v0000020a35bc7d20_0;  alias, 1 drivers
v0000020a35bdd230_0 .net "rst", 0 0, v0000020a35bf0460_0;  alias, 1 drivers
E_0000020a35b3a200 .event posedge, v0000020a35bb37d0_0, v0000020a35bdc330_0;
S_0000020a35bc0070 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_0000020a359996a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v0000020a35bdf8f0_0 .net "EX1_PFC", 31 0, L_0000020a35bed120;  alias, 1 drivers
v0000020a35bdff30_0 .net "EX2_PFC", 31 0, v0000020a35bc4390_0;  alias, 1 drivers
v0000020a35bdfc10_0 .net "ID_PFC", 31 0, L_0000020a35bf2f80;  alias, 1 drivers
v0000020a35bdffd0_0 .net "PC_src", 2 0, L_0000020a35bf3660;  alias, 1 drivers
v0000020a35be0cf0_0 .net "PC_write", 0 0, v0000020a35bc9c60_0;  alias, 1 drivers
L_0000020a35c10088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000020a35bdfad0_0 .net/2u *"_ivl_0", 31 0, L_0000020a35c10088;  1 drivers
v0000020a35be0110_0 .net "clk", 0 0, L_0000020a35b2fe10;  alias, 1 drivers
v0000020a35be0e30_0 .net "inst", 31 0, L_0000020a35bf5c00;  alias, 1 drivers
v0000020a35bdfcb0_0 .net "inst_mem_in", 31 0, v0000020a35bdc290_0;  alias, 1 drivers
v0000020a35bdf2b0_0 .net "pc_reg_in", 31 0, L_0000020a35bf4a10;  1 drivers
v0000020a35be0750_0 .net "rst", 0 0, v0000020a35bf0460_0;  alias, 1 drivers
L_0000020a35bf1680 .arith/sum 32, v0000020a35bdc290_0, L_0000020a35c10088;
S_0000020a35bc0200 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_0000020a35bc0070;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_0000020a35bf5c00 .functor BUFZ 32, L_0000020a35bf26c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020a35bdd370_0 .net "Data_Out", 31 0, L_0000020a35bf5c00;  alias, 1 drivers
v0000020a35bde1d0 .array "InstMem", 0 1023, 31 0;
v0000020a35bdd2d0_0 .net *"_ivl_0", 31 0, L_0000020a35bf26c0;  1 drivers
v0000020a35bdcf10_0 .net *"_ivl_3", 9 0, L_0000020a35bf1ea0;  1 drivers
v0000020a35bdd410_0 .net *"_ivl_4", 11 0, L_0000020a35bf2300;  1 drivers
L_0000020a35c101a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020a35bddeb0_0 .net *"_ivl_7", 1 0, L_0000020a35c101a8;  1 drivers
v0000020a35bdc5b0_0 .net "addr", 31 0, v0000020a35bdc290_0;  alias, 1 drivers
v0000020a35bde590_0 .net "clk", 0 0, L_0000020a35b2fe10;  alias, 1 drivers
v0000020a35bde270_0 .var/i "i", 31 0;
L_0000020a35bf26c0 .array/port v0000020a35bde1d0, L_0000020a35bf2300;
L_0000020a35bf1ea0 .part v0000020a35bdc290_0, 0, 10;
L_0000020a35bf2300 .concat [ 10 2 0 0], L_0000020a35bf1ea0, L_0000020a35c101a8;
S_0000020a35bbf0d0 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_0000020a35bc0070;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_0000020a35b3a080 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v0000020a35bdd4b0_0 .net "DataIn", 31 0, L_0000020a35bf4a10;  alias, 1 drivers
v0000020a35bdc290_0 .var "DataOut", 31 0;
v0000020a35bde8b0_0 .net "PC_Write", 0 0, v0000020a35bc9c60_0;  alias, 1 drivers
v0000020a35bddff0_0 .net "clk", 0 0, L_0000020a35b2fe10;  alias, 1 drivers
v0000020a35bdd550_0 .net "rst", 0 0, v0000020a35bf0460_0;  alias, 1 drivers
S_0000020a35bbf260 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_0000020a35bc0070;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_0000020a35b3a2c0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_0000020a35b314d0 .functor NOT 1, L_0000020a35bf2b20, C4<0>, C4<0>, C4<0>;
L_0000020a35b31540 .functor NOT 1, L_0000020a35bf12c0, C4<0>, C4<0>, C4<0>;
L_0000020a35b315b0 .functor AND 1, L_0000020a35b314d0, L_0000020a35b31540, C4<1>, C4<1>;
L_0000020a35acd440 .functor NOT 1, L_0000020a35bf2d00, C4<0>, C4<0>, C4<0>;
L_0000020a35ace0f0 .functor AND 1, L_0000020a35b315b0, L_0000020a35acd440, C4<1>, C4<1>;
L_0000020a35ace160 .functor AND 32, L_0000020a35bf1a40, L_0000020a35bf1680, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020a35acd2f0 .functor NOT 1, L_0000020a35bf21c0, C4<0>, C4<0>, C4<0>;
L_0000020a35bf44d0 .functor NOT 1, L_0000020a35bf2a80, C4<0>, C4<0>, C4<0>;
L_0000020a35bf5340 .functor AND 1, L_0000020a35acd2f0, L_0000020a35bf44d0, C4<1>, C4<1>;
L_0000020a35bf52d0 .functor AND 1, L_0000020a35bf5340, L_0000020a35bf3480, C4<1>, C4<1>;
L_0000020a35bf53b0 .functor AND 32, L_0000020a35bf1ae0, L_0000020a35bf2f80, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020a35bf4540 .functor OR 32, L_0000020a35ace160, L_0000020a35bf53b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020a35bf5110 .functor NOT 1, L_0000020a35bf1360, C4<0>, C4<0>, C4<0>;
L_0000020a35bf59d0 .functor AND 1, L_0000020a35bf5110, L_0000020a35bf3520, C4<1>, C4<1>;
L_0000020a35bf5a40 .functor NOT 1, L_0000020a35bf1c20, C4<0>, C4<0>, C4<0>;
L_0000020a35bf5180 .functor AND 1, L_0000020a35bf59d0, L_0000020a35bf5a40, C4<1>, C4<1>;
L_0000020a35bf5420 .functor AND 32, L_0000020a35bf1860, v0000020a35bdc290_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020a35bf5260 .functor OR 32, L_0000020a35bf4540, L_0000020a35bf5420, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020a35bf5ea0 .functor NOT 1, L_0000020a35bf2440, C4<0>, C4<0>, C4<0>;
L_0000020a35bf4fc0 .functor AND 1, L_0000020a35bf5ea0, L_0000020a35bf2580, C4<1>, C4<1>;
L_0000020a35bf5490 .functor AND 1, L_0000020a35bf4fc0, L_0000020a35bf1f40, C4<1>, C4<1>;
L_0000020a35bf43f0 .functor AND 32, L_0000020a35bf2080, L_0000020a35bed120, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020a35bf5ce0 .functor OR 32, L_0000020a35bf5260, L_0000020a35bf43f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020a35bf4e00 .functor NOT 1, L_0000020a35bf35c0, C4<0>, C4<0>, C4<0>;
L_0000020a35bf51f0 .functor AND 1, L_0000020a35bf28a0, L_0000020a35bf4e00, C4<1>, C4<1>;
L_0000020a35bf4700 .functor NOT 1, L_0000020a35bf2260, C4<0>, C4<0>, C4<0>;
L_0000020a35bf5030 .functor AND 1, L_0000020a35bf51f0, L_0000020a35bf4700, C4<1>, C4<1>;
L_0000020a35bf4a80 .functor AND 32, L_0000020a35bf1180, v0000020a35bc4390_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020a35bf4a10 .functor OR 32, L_0000020a35bf5ce0, L_0000020a35bf4a80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020a35bdd5f0_0 .net *"_ivl_1", 0 0, L_0000020a35bf2b20;  1 drivers
v0000020a35bdce70_0 .net *"_ivl_11", 0 0, L_0000020a35bf2d00;  1 drivers
v0000020a35bde310_0 .net *"_ivl_12", 0 0, L_0000020a35acd440;  1 drivers
v0000020a35bde090_0 .net *"_ivl_14", 0 0, L_0000020a35ace0f0;  1 drivers
v0000020a35bdd730_0 .net *"_ivl_16", 31 0, L_0000020a35bf1a40;  1 drivers
v0000020a35bdda50_0 .net *"_ivl_18", 31 0, L_0000020a35ace160;  1 drivers
v0000020a35bdd0f0_0 .net *"_ivl_2", 0 0, L_0000020a35b314d0;  1 drivers
v0000020a35bddf50_0 .net *"_ivl_21", 0 0, L_0000020a35bf21c0;  1 drivers
v0000020a35bdc470_0 .net *"_ivl_22", 0 0, L_0000020a35acd2f0;  1 drivers
v0000020a35bdc510_0 .net *"_ivl_25", 0 0, L_0000020a35bf2a80;  1 drivers
v0000020a35bdca10_0 .net *"_ivl_26", 0 0, L_0000020a35bf44d0;  1 drivers
v0000020a35bdd870_0 .net *"_ivl_28", 0 0, L_0000020a35bf5340;  1 drivers
v0000020a35bdd910_0 .net *"_ivl_31", 0 0, L_0000020a35bf3480;  1 drivers
v0000020a35bdc650_0 .net *"_ivl_32", 0 0, L_0000020a35bf52d0;  1 drivers
v0000020a35bdde10_0 .net *"_ivl_34", 31 0, L_0000020a35bf1ae0;  1 drivers
v0000020a35bdd9b0_0 .net *"_ivl_36", 31 0, L_0000020a35bf53b0;  1 drivers
v0000020a35bddaf0_0 .net *"_ivl_38", 31 0, L_0000020a35bf4540;  1 drivers
v0000020a35bdc6f0_0 .net *"_ivl_41", 0 0, L_0000020a35bf1360;  1 drivers
v0000020a35bde630_0 .net *"_ivl_42", 0 0, L_0000020a35bf5110;  1 drivers
v0000020a35bddb90_0 .net *"_ivl_45", 0 0, L_0000020a35bf3520;  1 drivers
v0000020a35bddc30_0 .net *"_ivl_46", 0 0, L_0000020a35bf59d0;  1 drivers
v0000020a35bde130_0 .net *"_ivl_49", 0 0, L_0000020a35bf1c20;  1 drivers
v0000020a35bde770_0 .net *"_ivl_5", 0 0, L_0000020a35bf12c0;  1 drivers
v0000020a35bde3b0_0 .net *"_ivl_50", 0 0, L_0000020a35bf5a40;  1 drivers
v0000020a35bde450_0 .net *"_ivl_52", 0 0, L_0000020a35bf5180;  1 drivers
v0000020a35bdcfb0_0 .net *"_ivl_54", 31 0, L_0000020a35bf1860;  1 drivers
v0000020a35bdc830_0 .net *"_ivl_56", 31 0, L_0000020a35bf5420;  1 drivers
v0000020a35bde4f0_0 .net *"_ivl_58", 31 0, L_0000020a35bf5260;  1 drivers
v0000020a35bde810_0 .net *"_ivl_6", 0 0, L_0000020a35b31540;  1 drivers
v0000020a35bdc150_0 .net *"_ivl_61", 0 0, L_0000020a35bf2440;  1 drivers
v0000020a35bdc1f0_0 .net *"_ivl_62", 0 0, L_0000020a35bf5ea0;  1 drivers
v0000020a35bdcab0_0 .net *"_ivl_65", 0 0, L_0000020a35bf2580;  1 drivers
v0000020a35bdc790_0 .net *"_ivl_66", 0 0, L_0000020a35bf4fc0;  1 drivers
v0000020a35bdcb50_0 .net *"_ivl_69", 0 0, L_0000020a35bf1f40;  1 drivers
v0000020a35bdc970_0 .net *"_ivl_70", 0 0, L_0000020a35bf5490;  1 drivers
v0000020a35bdcbf0_0 .net *"_ivl_72", 31 0, L_0000020a35bf2080;  1 drivers
v0000020a35bdcdd0_0 .net *"_ivl_74", 31 0, L_0000020a35bf43f0;  1 drivers
v0000020a35bdd050_0 .net *"_ivl_76", 31 0, L_0000020a35bf5ce0;  1 drivers
v0000020a35bdd190_0 .net *"_ivl_79", 0 0, L_0000020a35bf28a0;  1 drivers
v0000020a35be0bb0_0 .net *"_ivl_8", 0 0, L_0000020a35b315b0;  1 drivers
v0000020a35be0610_0 .net *"_ivl_81", 0 0, L_0000020a35bf35c0;  1 drivers
v0000020a35be09d0_0 .net *"_ivl_82", 0 0, L_0000020a35bf4e00;  1 drivers
v0000020a35be06b0_0 .net *"_ivl_84", 0 0, L_0000020a35bf51f0;  1 drivers
v0000020a35bdf670_0 .net *"_ivl_87", 0 0, L_0000020a35bf2260;  1 drivers
v0000020a35be0070_0 .net *"_ivl_88", 0 0, L_0000020a35bf4700;  1 drivers
v0000020a35be0570_0 .net *"_ivl_90", 0 0, L_0000020a35bf5030;  1 drivers
v0000020a35bdfa30_0 .net *"_ivl_92", 31 0, L_0000020a35bf1180;  1 drivers
v0000020a35bdfd50_0 .net *"_ivl_94", 31 0, L_0000020a35bf4a80;  1 drivers
v0000020a35bdf210_0 .net "ina", 31 0, L_0000020a35bf1680;  1 drivers
v0000020a35be0d90_0 .net "inb", 31 0, L_0000020a35bf2f80;  alias, 1 drivers
v0000020a35be0890_0 .net "inc", 31 0, v0000020a35bdc290_0;  alias, 1 drivers
v0000020a35be0c50_0 .net "ind", 31 0, L_0000020a35bed120;  alias, 1 drivers
v0000020a35bdf990_0 .net "ine", 31 0, v0000020a35bc4390_0;  alias, 1 drivers
L_0000020a35c100d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020a35bdf850_0 .net "inf", 31 0, L_0000020a35c100d0;  1 drivers
L_0000020a35c10118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020a35bdfdf0_0 .net "ing", 31 0, L_0000020a35c10118;  1 drivers
L_0000020a35c10160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020a35bdfe90_0 .net "inh", 31 0, L_0000020a35c10160;  1 drivers
v0000020a35be0930_0 .net "out", 31 0, L_0000020a35bf4a10;  alias, 1 drivers
v0000020a35bdebd0_0 .net "sel", 2 0, L_0000020a35bf3660;  alias, 1 drivers
L_0000020a35bf2b20 .part L_0000020a35bf3660, 2, 1;
L_0000020a35bf12c0 .part L_0000020a35bf3660, 1, 1;
L_0000020a35bf2d00 .part L_0000020a35bf3660, 0, 1;
LS_0000020a35bf1a40_0_0 .concat [ 1 1 1 1], L_0000020a35ace0f0, L_0000020a35ace0f0, L_0000020a35ace0f0, L_0000020a35ace0f0;
LS_0000020a35bf1a40_0_4 .concat [ 1 1 1 1], L_0000020a35ace0f0, L_0000020a35ace0f0, L_0000020a35ace0f0, L_0000020a35ace0f0;
LS_0000020a35bf1a40_0_8 .concat [ 1 1 1 1], L_0000020a35ace0f0, L_0000020a35ace0f0, L_0000020a35ace0f0, L_0000020a35ace0f0;
LS_0000020a35bf1a40_0_12 .concat [ 1 1 1 1], L_0000020a35ace0f0, L_0000020a35ace0f0, L_0000020a35ace0f0, L_0000020a35ace0f0;
LS_0000020a35bf1a40_0_16 .concat [ 1 1 1 1], L_0000020a35ace0f0, L_0000020a35ace0f0, L_0000020a35ace0f0, L_0000020a35ace0f0;
LS_0000020a35bf1a40_0_20 .concat [ 1 1 1 1], L_0000020a35ace0f0, L_0000020a35ace0f0, L_0000020a35ace0f0, L_0000020a35ace0f0;
LS_0000020a35bf1a40_0_24 .concat [ 1 1 1 1], L_0000020a35ace0f0, L_0000020a35ace0f0, L_0000020a35ace0f0, L_0000020a35ace0f0;
LS_0000020a35bf1a40_0_28 .concat [ 1 1 1 1], L_0000020a35ace0f0, L_0000020a35ace0f0, L_0000020a35ace0f0, L_0000020a35ace0f0;
LS_0000020a35bf1a40_1_0 .concat [ 4 4 4 4], LS_0000020a35bf1a40_0_0, LS_0000020a35bf1a40_0_4, LS_0000020a35bf1a40_0_8, LS_0000020a35bf1a40_0_12;
LS_0000020a35bf1a40_1_4 .concat [ 4 4 4 4], LS_0000020a35bf1a40_0_16, LS_0000020a35bf1a40_0_20, LS_0000020a35bf1a40_0_24, LS_0000020a35bf1a40_0_28;
L_0000020a35bf1a40 .concat [ 16 16 0 0], LS_0000020a35bf1a40_1_0, LS_0000020a35bf1a40_1_4;
L_0000020a35bf21c0 .part L_0000020a35bf3660, 2, 1;
L_0000020a35bf2a80 .part L_0000020a35bf3660, 1, 1;
L_0000020a35bf3480 .part L_0000020a35bf3660, 0, 1;
LS_0000020a35bf1ae0_0_0 .concat [ 1 1 1 1], L_0000020a35bf52d0, L_0000020a35bf52d0, L_0000020a35bf52d0, L_0000020a35bf52d0;
LS_0000020a35bf1ae0_0_4 .concat [ 1 1 1 1], L_0000020a35bf52d0, L_0000020a35bf52d0, L_0000020a35bf52d0, L_0000020a35bf52d0;
LS_0000020a35bf1ae0_0_8 .concat [ 1 1 1 1], L_0000020a35bf52d0, L_0000020a35bf52d0, L_0000020a35bf52d0, L_0000020a35bf52d0;
LS_0000020a35bf1ae0_0_12 .concat [ 1 1 1 1], L_0000020a35bf52d0, L_0000020a35bf52d0, L_0000020a35bf52d0, L_0000020a35bf52d0;
LS_0000020a35bf1ae0_0_16 .concat [ 1 1 1 1], L_0000020a35bf52d0, L_0000020a35bf52d0, L_0000020a35bf52d0, L_0000020a35bf52d0;
LS_0000020a35bf1ae0_0_20 .concat [ 1 1 1 1], L_0000020a35bf52d0, L_0000020a35bf52d0, L_0000020a35bf52d0, L_0000020a35bf52d0;
LS_0000020a35bf1ae0_0_24 .concat [ 1 1 1 1], L_0000020a35bf52d0, L_0000020a35bf52d0, L_0000020a35bf52d0, L_0000020a35bf52d0;
LS_0000020a35bf1ae0_0_28 .concat [ 1 1 1 1], L_0000020a35bf52d0, L_0000020a35bf52d0, L_0000020a35bf52d0, L_0000020a35bf52d0;
LS_0000020a35bf1ae0_1_0 .concat [ 4 4 4 4], LS_0000020a35bf1ae0_0_0, LS_0000020a35bf1ae0_0_4, LS_0000020a35bf1ae0_0_8, LS_0000020a35bf1ae0_0_12;
LS_0000020a35bf1ae0_1_4 .concat [ 4 4 4 4], LS_0000020a35bf1ae0_0_16, LS_0000020a35bf1ae0_0_20, LS_0000020a35bf1ae0_0_24, LS_0000020a35bf1ae0_0_28;
L_0000020a35bf1ae0 .concat [ 16 16 0 0], LS_0000020a35bf1ae0_1_0, LS_0000020a35bf1ae0_1_4;
L_0000020a35bf1360 .part L_0000020a35bf3660, 2, 1;
L_0000020a35bf3520 .part L_0000020a35bf3660, 1, 1;
L_0000020a35bf1c20 .part L_0000020a35bf3660, 0, 1;
LS_0000020a35bf1860_0_0 .concat [ 1 1 1 1], L_0000020a35bf5180, L_0000020a35bf5180, L_0000020a35bf5180, L_0000020a35bf5180;
LS_0000020a35bf1860_0_4 .concat [ 1 1 1 1], L_0000020a35bf5180, L_0000020a35bf5180, L_0000020a35bf5180, L_0000020a35bf5180;
LS_0000020a35bf1860_0_8 .concat [ 1 1 1 1], L_0000020a35bf5180, L_0000020a35bf5180, L_0000020a35bf5180, L_0000020a35bf5180;
LS_0000020a35bf1860_0_12 .concat [ 1 1 1 1], L_0000020a35bf5180, L_0000020a35bf5180, L_0000020a35bf5180, L_0000020a35bf5180;
LS_0000020a35bf1860_0_16 .concat [ 1 1 1 1], L_0000020a35bf5180, L_0000020a35bf5180, L_0000020a35bf5180, L_0000020a35bf5180;
LS_0000020a35bf1860_0_20 .concat [ 1 1 1 1], L_0000020a35bf5180, L_0000020a35bf5180, L_0000020a35bf5180, L_0000020a35bf5180;
LS_0000020a35bf1860_0_24 .concat [ 1 1 1 1], L_0000020a35bf5180, L_0000020a35bf5180, L_0000020a35bf5180, L_0000020a35bf5180;
LS_0000020a35bf1860_0_28 .concat [ 1 1 1 1], L_0000020a35bf5180, L_0000020a35bf5180, L_0000020a35bf5180, L_0000020a35bf5180;
LS_0000020a35bf1860_1_0 .concat [ 4 4 4 4], LS_0000020a35bf1860_0_0, LS_0000020a35bf1860_0_4, LS_0000020a35bf1860_0_8, LS_0000020a35bf1860_0_12;
LS_0000020a35bf1860_1_4 .concat [ 4 4 4 4], LS_0000020a35bf1860_0_16, LS_0000020a35bf1860_0_20, LS_0000020a35bf1860_0_24, LS_0000020a35bf1860_0_28;
L_0000020a35bf1860 .concat [ 16 16 0 0], LS_0000020a35bf1860_1_0, LS_0000020a35bf1860_1_4;
L_0000020a35bf2440 .part L_0000020a35bf3660, 2, 1;
L_0000020a35bf2580 .part L_0000020a35bf3660, 1, 1;
L_0000020a35bf1f40 .part L_0000020a35bf3660, 0, 1;
LS_0000020a35bf2080_0_0 .concat [ 1 1 1 1], L_0000020a35bf5490, L_0000020a35bf5490, L_0000020a35bf5490, L_0000020a35bf5490;
LS_0000020a35bf2080_0_4 .concat [ 1 1 1 1], L_0000020a35bf5490, L_0000020a35bf5490, L_0000020a35bf5490, L_0000020a35bf5490;
LS_0000020a35bf2080_0_8 .concat [ 1 1 1 1], L_0000020a35bf5490, L_0000020a35bf5490, L_0000020a35bf5490, L_0000020a35bf5490;
LS_0000020a35bf2080_0_12 .concat [ 1 1 1 1], L_0000020a35bf5490, L_0000020a35bf5490, L_0000020a35bf5490, L_0000020a35bf5490;
LS_0000020a35bf2080_0_16 .concat [ 1 1 1 1], L_0000020a35bf5490, L_0000020a35bf5490, L_0000020a35bf5490, L_0000020a35bf5490;
LS_0000020a35bf2080_0_20 .concat [ 1 1 1 1], L_0000020a35bf5490, L_0000020a35bf5490, L_0000020a35bf5490, L_0000020a35bf5490;
LS_0000020a35bf2080_0_24 .concat [ 1 1 1 1], L_0000020a35bf5490, L_0000020a35bf5490, L_0000020a35bf5490, L_0000020a35bf5490;
LS_0000020a35bf2080_0_28 .concat [ 1 1 1 1], L_0000020a35bf5490, L_0000020a35bf5490, L_0000020a35bf5490, L_0000020a35bf5490;
LS_0000020a35bf2080_1_0 .concat [ 4 4 4 4], LS_0000020a35bf2080_0_0, LS_0000020a35bf2080_0_4, LS_0000020a35bf2080_0_8, LS_0000020a35bf2080_0_12;
LS_0000020a35bf2080_1_4 .concat [ 4 4 4 4], LS_0000020a35bf2080_0_16, LS_0000020a35bf2080_0_20, LS_0000020a35bf2080_0_24, LS_0000020a35bf2080_0_28;
L_0000020a35bf2080 .concat [ 16 16 0 0], LS_0000020a35bf2080_1_0, LS_0000020a35bf2080_1_4;
L_0000020a35bf28a0 .part L_0000020a35bf3660, 2, 1;
L_0000020a35bf35c0 .part L_0000020a35bf3660, 1, 1;
L_0000020a35bf2260 .part L_0000020a35bf3660, 0, 1;
LS_0000020a35bf1180_0_0 .concat [ 1 1 1 1], L_0000020a35bf5030, L_0000020a35bf5030, L_0000020a35bf5030, L_0000020a35bf5030;
LS_0000020a35bf1180_0_4 .concat [ 1 1 1 1], L_0000020a35bf5030, L_0000020a35bf5030, L_0000020a35bf5030, L_0000020a35bf5030;
LS_0000020a35bf1180_0_8 .concat [ 1 1 1 1], L_0000020a35bf5030, L_0000020a35bf5030, L_0000020a35bf5030, L_0000020a35bf5030;
LS_0000020a35bf1180_0_12 .concat [ 1 1 1 1], L_0000020a35bf5030, L_0000020a35bf5030, L_0000020a35bf5030, L_0000020a35bf5030;
LS_0000020a35bf1180_0_16 .concat [ 1 1 1 1], L_0000020a35bf5030, L_0000020a35bf5030, L_0000020a35bf5030, L_0000020a35bf5030;
LS_0000020a35bf1180_0_20 .concat [ 1 1 1 1], L_0000020a35bf5030, L_0000020a35bf5030, L_0000020a35bf5030, L_0000020a35bf5030;
LS_0000020a35bf1180_0_24 .concat [ 1 1 1 1], L_0000020a35bf5030, L_0000020a35bf5030, L_0000020a35bf5030, L_0000020a35bf5030;
LS_0000020a35bf1180_0_28 .concat [ 1 1 1 1], L_0000020a35bf5030, L_0000020a35bf5030, L_0000020a35bf5030, L_0000020a35bf5030;
LS_0000020a35bf1180_1_0 .concat [ 4 4 4 4], LS_0000020a35bf1180_0_0, LS_0000020a35bf1180_0_4, LS_0000020a35bf1180_0_8, LS_0000020a35bf1180_0_12;
LS_0000020a35bf1180_1_4 .concat [ 4 4 4 4], LS_0000020a35bf1180_0_16, LS_0000020a35bf1180_0_20, LS_0000020a35bf1180_0_24, LS_0000020a35bf1180_0_28;
L_0000020a35bf1180 .concat [ 16 16 0 0], LS_0000020a35bf1180_1_0, LS_0000020a35bf1180_1_4;
S_0000020a35bbe900 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_0000020a359996a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v0000020a35be01b0_0 .net "Write_Data", 31 0, v0000020a35bb39b0_0;  alias, 1 drivers
v0000020a35be0ed0_0 .net "addr", 31 0, v0000020a35bb4db0_0;  alias, 1 drivers
v0000020a35bdf710_0 .net "clk", 0 0, L_0000020a35b2fe10;  alias, 1 drivers
v0000020a35be1010_0 .net "mem_out", 31 0, v0000020a35bdf530_0;  alias, 1 drivers
v0000020a35bdf3f0_0 .net "mem_read", 0 0, v0000020a35bb49f0_0;  alias, 1 drivers
v0000020a35bdf5d0_0 .net "mem_write", 0 0, v0000020a35bb3910_0;  alias, 1 drivers
S_0000020a35bbf580 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_0000020a35bbe900;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v0000020a35bdef90 .array "DataMem", 1023 0, 31 0;
v0000020a35be02f0_0 .net "Data_In", 31 0, v0000020a35bb39b0_0;  alias, 1 drivers
v0000020a35bdf530_0 .var "Data_Out", 31 0;
v0000020a35be0a70_0 .net "Write_en", 0 0, v0000020a35bb3910_0;  alias, 1 drivers
v0000020a35bdea90_0 .net "addr", 31 0, v0000020a35bb4db0_0;  alias, 1 drivers
v0000020a35bdf490_0 .net "clk", 0 0, L_0000020a35b2fe10;  alias, 1 drivers
v0000020a35bded10_0 .var/i "i", 31 0;
S_0000020a35bbec20 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_0000020a359996a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_0000020a35beb920 .param/l "add" 0 9 6, C4<000000100000>;
P_0000020a35beb958 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000020a35beb990 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000020a35beb9c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000020a35beba00 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000020a35beba38 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000020a35beba70 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000020a35bebaa8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000020a35bebae0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000020a35bebb18 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000020a35bebb50 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000020a35bebb88 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000020a35bebbc0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000020a35bebbf8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000020a35bebc30 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000020a35bebc68 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000020a35bebca0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000020a35bebcd8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000020a35bebd10 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000020a35bebd48 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000020a35bebd80 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000020a35bebdb8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000020a35bebdf0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000020a35bebe28 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000020a35bebe60 .param/l "xori" 0 9 12, C4<001110000000>;
v0000020a35be0250_0 .net "MEM_ALU_OUT", 31 0, v0000020a35bb4db0_0;  alias, 1 drivers
v0000020a35be10b0_0 .net "MEM_Data_mem_out", 31 0, v0000020a35bdf530_0;  alias, 1 drivers
v0000020a35bdf7b0_0 .net "MEM_memread", 0 0, v0000020a35bb49f0_0;  alias, 1 drivers
v0000020a35bdedb0_0 .net "MEM_opcode", 11 0, v0000020a35bb3ff0_0;  alias, 1 drivers
v0000020a35bde950_0 .net "MEM_rd_ind", 4 0, v0000020a35bb4130_0;  alias, 1 drivers
v0000020a35bdfb70_0 .net "MEM_rd_indzero", 0 0, v0000020a35bb4bd0_0;  alias, 1 drivers
v0000020a35be04d0_0 .net "MEM_regwrite", 0 0, v0000020a35bb41d0_0;  alias, 1 drivers
v0000020a35be0390_0 .var "WB_ALU_OUT", 31 0;
v0000020a35be07f0_0 .var "WB_Data_mem_out", 31 0;
v0000020a35bdec70_0 .var "WB_memread", 0 0;
v0000020a35be0b10_0 .var "WB_rd_ind", 4 0;
v0000020a35be0f70_0 .var "WB_rd_indzero", 0 0;
v0000020a35bdeb30_0 .var "WB_regwrite", 0 0;
v0000020a35bde9f0_0 .net "clk", 0 0, L_0000020a35c5bbd0;  1 drivers
v0000020a35bdee50_0 .var "hlt", 0 0;
v0000020a35bdeef0_0 .net "rst", 0 0, v0000020a35bf0460_0;  alias, 1 drivers
E_0000020a35b3a180 .event posedge, v0000020a35bb37d0_0, v0000020a35bde9f0_0;
S_0000020a35bbedb0 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_0000020a359996a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_0000020a35c5bc40 .functor AND 32, v0000020a35be07f0_0, L_0000020a35c5f9d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020a35c5bd90 .functor NOT 1, v0000020a35bdec70_0, C4<0>, C4<0>, C4<0>;
L_0000020a35c5be00 .functor AND 32, v0000020a35be0390_0, L_0000020a35c5ecb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000020a35c76090 .functor OR 32, L_0000020a35c5bc40, L_0000020a35c5be00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020a35bdf030_0 .net "Write_Data_RegFile", 31 0, L_0000020a35c76090;  alias, 1 drivers
v0000020a35be0430_0 .net *"_ivl_0", 31 0, L_0000020a35c5f9d0;  1 drivers
v0000020a35bdf0d0_0 .net *"_ivl_2", 31 0, L_0000020a35c5bc40;  1 drivers
v0000020a35bdf170_0 .net *"_ivl_4", 0 0, L_0000020a35c5bd90;  1 drivers
v0000020a35bdf350_0 .net *"_ivl_6", 31 0, L_0000020a35c5ecb0;  1 drivers
v0000020a35be1650_0 .net *"_ivl_8", 31 0, L_0000020a35c5be00;  1 drivers
v0000020a35be1330_0 .net "alu_out", 31 0, v0000020a35be0390_0;  alias, 1 drivers
v0000020a35be16f0_0 .net "mem_out", 31 0, v0000020a35be07f0_0;  alias, 1 drivers
v0000020a35be13d0_0 .net "mem_read", 0 0, v0000020a35bdec70_0;  alias, 1 drivers
LS_0000020a35c5f9d0_0_0 .concat [ 1 1 1 1], v0000020a35bdec70_0, v0000020a35bdec70_0, v0000020a35bdec70_0, v0000020a35bdec70_0;
LS_0000020a35c5f9d0_0_4 .concat [ 1 1 1 1], v0000020a35bdec70_0, v0000020a35bdec70_0, v0000020a35bdec70_0, v0000020a35bdec70_0;
LS_0000020a35c5f9d0_0_8 .concat [ 1 1 1 1], v0000020a35bdec70_0, v0000020a35bdec70_0, v0000020a35bdec70_0, v0000020a35bdec70_0;
LS_0000020a35c5f9d0_0_12 .concat [ 1 1 1 1], v0000020a35bdec70_0, v0000020a35bdec70_0, v0000020a35bdec70_0, v0000020a35bdec70_0;
LS_0000020a35c5f9d0_0_16 .concat [ 1 1 1 1], v0000020a35bdec70_0, v0000020a35bdec70_0, v0000020a35bdec70_0, v0000020a35bdec70_0;
LS_0000020a35c5f9d0_0_20 .concat [ 1 1 1 1], v0000020a35bdec70_0, v0000020a35bdec70_0, v0000020a35bdec70_0, v0000020a35bdec70_0;
LS_0000020a35c5f9d0_0_24 .concat [ 1 1 1 1], v0000020a35bdec70_0, v0000020a35bdec70_0, v0000020a35bdec70_0, v0000020a35bdec70_0;
LS_0000020a35c5f9d0_0_28 .concat [ 1 1 1 1], v0000020a35bdec70_0, v0000020a35bdec70_0, v0000020a35bdec70_0, v0000020a35bdec70_0;
LS_0000020a35c5f9d0_1_0 .concat [ 4 4 4 4], LS_0000020a35c5f9d0_0_0, LS_0000020a35c5f9d0_0_4, LS_0000020a35c5f9d0_0_8, LS_0000020a35c5f9d0_0_12;
LS_0000020a35c5f9d0_1_4 .concat [ 4 4 4 4], LS_0000020a35c5f9d0_0_16, LS_0000020a35c5f9d0_0_20, LS_0000020a35c5f9d0_0_24, LS_0000020a35c5f9d0_0_28;
L_0000020a35c5f9d0 .concat [ 16 16 0 0], LS_0000020a35c5f9d0_1_0, LS_0000020a35c5f9d0_1_4;
LS_0000020a35c5ecb0_0_0 .concat [ 1 1 1 1], L_0000020a35c5bd90, L_0000020a35c5bd90, L_0000020a35c5bd90, L_0000020a35c5bd90;
LS_0000020a35c5ecb0_0_4 .concat [ 1 1 1 1], L_0000020a35c5bd90, L_0000020a35c5bd90, L_0000020a35c5bd90, L_0000020a35c5bd90;
LS_0000020a35c5ecb0_0_8 .concat [ 1 1 1 1], L_0000020a35c5bd90, L_0000020a35c5bd90, L_0000020a35c5bd90, L_0000020a35c5bd90;
LS_0000020a35c5ecb0_0_12 .concat [ 1 1 1 1], L_0000020a35c5bd90, L_0000020a35c5bd90, L_0000020a35c5bd90, L_0000020a35c5bd90;
LS_0000020a35c5ecb0_0_16 .concat [ 1 1 1 1], L_0000020a35c5bd90, L_0000020a35c5bd90, L_0000020a35c5bd90, L_0000020a35c5bd90;
LS_0000020a35c5ecb0_0_20 .concat [ 1 1 1 1], L_0000020a35c5bd90, L_0000020a35c5bd90, L_0000020a35c5bd90, L_0000020a35c5bd90;
LS_0000020a35c5ecb0_0_24 .concat [ 1 1 1 1], L_0000020a35c5bd90, L_0000020a35c5bd90, L_0000020a35c5bd90, L_0000020a35c5bd90;
LS_0000020a35c5ecb0_0_28 .concat [ 1 1 1 1], L_0000020a35c5bd90, L_0000020a35c5bd90, L_0000020a35c5bd90, L_0000020a35c5bd90;
LS_0000020a35c5ecb0_1_0 .concat [ 4 4 4 4], LS_0000020a35c5ecb0_0_0, LS_0000020a35c5ecb0_0_4, LS_0000020a35c5ecb0_0_8, LS_0000020a35c5ecb0_0_12;
LS_0000020a35c5ecb0_1_4 .concat [ 4 4 4 4], LS_0000020a35c5ecb0_0_16, LS_0000020a35c5ecb0_0_20, LS_0000020a35c5ecb0_0_24, LS_0000020a35c5ecb0_0_28;
L_0000020a35c5ecb0 .concat [ 16 16 0 0], LS_0000020a35c5ecb0_1_0, LS_0000020a35c5ecb0_1_4;
    .scope S_0000020a35bbf0d0;
T_0 ;
    %wait E_0000020a35b38f40;
    %load/vec4 v0000020a35bdd550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000020a35bdc290_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000020a35bde8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000020a35bdd4b0_0;
    %assign/vec4 v0000020a35bdc290_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000020a35bc0200;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020a35bde270_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000020a35bde270_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000020a35bde270_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a35bde1d0, 0, 4;
    %load/vec4 v0000020a35bde270_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020a35bde270_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537001979, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a35bde1d0, 0, 4;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a35bde1d0, 0, 4;
    %pushi/vec4 537067525, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a35bde1d0, 0, 4;
    %pushi/vec4 537133079, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a35bde1d0, 0, 4;
    %pushi/vec4 272826371, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a35bde1d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a35bde1d0, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a35bde1d0, 0, 4;
    %pushi/vec4 339935233, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a35bde1d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a35bde1d0, 0, 4;
    %pushi/vec4 2160682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a35bde1d0, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a35bde1d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a35bde1d0, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a35bde1d0, 0, 4;
    %pushi/vec4 4257834, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a35bde1d0, 0, 4;
    %pushi/vec4 333447171, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a35bde1d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a35bde1d0, 0, 4;
    %pushi/vec4 201326605, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a35bde1d0, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a35bde1d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a35bde1d0, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a35bde1d0, 0, 4;
    %pushi/vec4 8388616, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a35bde1d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a35bde1d0, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a35bde1d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a35bde1d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a35bde1d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a35bde1d0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a35bde1d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a35bde1d0, 0, 4;
    %end;
    .thread T_1;
    .scope S_0000020a35bbea90;
T_2 ;
    %wait E_0000020a35b3a200;
    %load/vec4 v0000020a35bdd230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000020a35bccbe0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020a35bcd0e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020a35bdc3d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020a35bddd70_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020a35bdcd30_0, 0;
    %assign/vec4 v0000020a35bddcd0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000020a35bdcc90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0000020a35bdd690_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000020a35bccbe0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020a35bcd0e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020a35bdc3d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020a35bddd70_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020a35bdcd30_0, 0;
    %assign/vec4 v0000020a35bddcd0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000020a35bdcc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0000020a35bde6d0_0;
    %assign/vec4 v0000020a35bcd0e0_0, 0;
    %load/vec4 v0000020a35bdd7d0_0;
    %assign/vec4 v0000020a35bccbe0_0, 0;
    %load/vec4 v0000020a35bde6d0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000020a35bddd70_0, 0;
    %load/vec4 v0000020a35bde6d0_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020a35bddcd0_0, 4, 5;
    %load/vec4 v0000020a35bde6d0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v0000020a35bde6d0_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020a35bddcd0_0, 4, 5;
    %load/vec4 v0000020a35bde6d0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000020a35bde6d0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000020a35bde6d0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000020a35bde6d0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v0000020a35bde6d0_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v0000020a35bde6d0_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v0000020a35bdcd30_0, 0;
    %load/vec4 v0000020a35bde6d0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v0000020a35bde6d0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0000020a35bdc3d0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0000020a35bde6d0_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0000020a35bdc3d0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0000020a35bde6d0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000020a35bdc3d0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000020a35bbfee0;
T_3 ;
    %wait E_0000020a35b38f40;
    %load/vec4 v0000020a35bcb880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020a35bcbb00_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000020a35bcbb00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000020a35bcbb00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a35bca840, 0, 4;
    %load/vec4 v0000020a35bcbb00_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020a35bcbb00_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000020a35bca340_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v0000020a35bcb600_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000020a35bcca00_0;
    %load/vec4 v0000020a35bca340_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a35bca840, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a35bca840, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000020a35bbfee0;
T_4 ;
    %wait E_0000020a35b3a500;
    %load/vec4 v0000020a35bca340_0;
    %load/vec4 v0000020a35bcb100_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v0000020a35bca340_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0000020a35bcb600_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000020a35bcca00_0;
    %assign/vec4 v0000020a35bcc780_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000020a35bcb100_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000020a35bca840, 4;
    %assign/vec4 v0000020a35bcc780_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000020a35bbfee0;
T_5 ;
    %wait E_0000020a35b3a500;
    %load/vec4 v0000020a35bca340_0;
    %load/vec4 v0000020a35bcb2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v0000020a35bca340_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0000020a35bcb600_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000020a35bcca00_0;
    %assign/vec4 v0000020a35bcbce0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000020a35bcb2e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000020a35bca840, 4;
    %assign/vec4 v0000020a35bcbce0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000020a35bbfee0;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_0000020a35bbe770;
    %jmp t_0;
    .scope S_0000020a35bbe770;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020a35bcc460_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000020a35bcc460_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0000020a35bcc460_0;
    %ix/getv/s 4, v0000020a35bcc460_0;
    %load/vec4a v0000020a35bca840, 4;
    %ix/getv/s 4, v0000020a35bcc460_0;
    %load/vec4a v0000020a35bca840, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000020a35bcc460_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020a35bcc460_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_0000020a35bbfee0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_0000020a35bbfd50;
T_7 ;
    %wait E_0000020a35b38f80;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020a35bc8540_0, 0, 32;
    %load/vec4 v0000020a35bc8900_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000020a35bc8900_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000020a35bc8860_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000020a35bc8540_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000020a35bc8900_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000020a35bc8900_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000020a35bc8900_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000020a35bc8860_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000020a35bc8540_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0000020a35bc8900_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000020a35bc8900_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000020a35bc8900_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000020a35bc8900_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000020a35bc8900_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000020a35bc8900_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v0000020a35bc8860_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v0000020a35bc8860_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000020a35bc8540_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000020a35bc0520;
T_8 ;
    %wait E_0000020a35b38f40;
    %load/vec4 v0000020a35bc5de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020a35bc7460_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000020a35bc7500_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000020a35bc7500_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0000020a35bc7460_0;
    %load/vec4 v0000020a35bc7a00_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000020a35bc7460_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020a35bc7460_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000020a35bc7460_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000020a35bc7460_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000020a35bc7460_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000020a35bc7460_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000020a35bc0520;
T_9 ;
    %wait E_0000020a35b38f40;
    %load/vec4 v0000020a35bc5de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020a35bc5700_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000020a35bc7780_0;
    %assign/vec4 v0000020a35bc5700_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000020a35bbf3f0;
T_10 ;
    %wait E_0000020a35b397c0;
    %load/vec4 v0000020a35bc8ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020a35bc9c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020a35bc7d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020a35bc85e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020a35bc7280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020a35bc73c0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000020a35bc6c40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v0000020a35bc6920_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v0000020a35bc53e0_0;
    %load/vec4 v0000020a35bc67e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v0000020a35bc5480_0;
    %load/vec4 v0000020a35bc67e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v0000020a35bc6ce0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v0000020a35bc6e20_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v0000020a35bc53e0_0;
    %load/vec4 v0000020a35bc6d80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v0000020a35bc5480_0;
    %load/vec4 v0000020a35bc6d80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020a35bc9c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020a35bc7d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020a35bc85e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020a35bc7280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020a35bc73c0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000020a35bc5d40_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020a35bc9c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020a35bc7d20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020a35bc85e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020a35bc7280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020a35bc73c0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020a35bc9c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020a35bc7d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020a35bc85e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020a35bc7280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020a35bc73c0_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000020a35bbfa30;
T_11 ;
    %wait E_0000020a35b38e80;
    %load/vec4 v0000020a35bc0d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000020a35bc2090_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020a35bc29f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020a35bc1730_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020a35bc1910_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020a35bc08d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020a35bc1870_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020a35bc2450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020a35bc19b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020a35bc10f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020a35bc1ff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020a35bc0970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020a35bc2310_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020a35bc1050_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020a35bc14b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020a35bc2c70_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020a35bc2590_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020a35bc0e70_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020a35bc2130_0, 0;
    %assign/vec4 v0000020a35bc2a90_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000020a35bc1550_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000020a35bc0f10_0;
    %assign/vec4 v0000020a35bc2a90_0, 0;
    %load/vec4 v0000020a35bc2ef0_0;
    %assign/vec4 v0000020a35bc2130_0, 0;
    %load/vec4 v0000020a35bc0c90_0;
    %assign/vec4 v0000020a35bc0e70_0, 0;
    %load/vec4 v0000020a35bc2950_0;
    %assign/vec4 v0000020a35bc2590_0, 0;
    %load/vec4 v0000020a35bc1190_0;
    %assign/vec4 v0000020a35bc2c70_0, 0;
    %load/vec4 v0000020a35bc1d70_0;
    %assign/vec4 v0000020a35bc14b0_0, 0;
    %load/vec4 v0000020a35bc0bf0_0;
    %assign/vec4 v0000020a35bc1050_0, 0;
    %load/vec4 v0000020a35bc2e50_0;
    %assign/vec4 v0000020a35bc2310_0, 0;
    %load/vec4 v0000020a35bc2630_0;
    %assign/vec4 v0000020a35bc0970_0, 0;
    %load/vec4 v0000020a35bc0b50_0;
    %assign/vec4 v0000020a35bc1ff0_0, 0;
    %load/vec4 v0000020a35bc2db0_0;
    %assign/vec4 v0000020a35bc10f0_0, 0;
    %load/vec4 v0000020a35bc28b0_0;
    %assign/vec4 v0000020a35bc19b0_0, 0;
    %load/vec4 v0000020a35bc1c30_0;
    %assign/vec4 v0000020a35bc2450_0, 0;
    %load/vec4 v0000020a35bc1af0_0;
    %assign/vec4 v0000020a35bc1870_0, 0;
    %load/vec4 v0000020a35bc17d0_0;
    %assign/vec4 v0000020a35bc08d0_0, 0;
    %load/vec4 v0000020a35bc1b90_0;
    %assign/vec4 v0000020a35bc1910_0, 0;
    %load/vec4 v0000020a35bc21d0_0;
    %assign/vec4 v0000020a35bc1730_0, 0;
    %load/vec4 v0000020a35bc26d0_0;
    %assign/vec4 v0000020a35bc29f0_0, 0;
    %load/vec4 v0000020a35bc2b30_0;
    %assign/vec4 v0000020a35bc2090_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000020a35bc2090_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020a35bc29f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020a35bc1730_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020a35bc1910_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020a35bc08d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020a35bc1870_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020a35bc2450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020a35bc19b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020a35bc10f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020a35bc1ff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020a35bc0970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020a35bc2310_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020a35bc1050_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020a35bc14b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020a35bc2c70_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020a35bc2590_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020a35bc0e70_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020a35bc2130_0, 0;
    %assign/vec4 v0000020a35bc2a90_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000020a35bbf710;
T_12 ;
    %wait E_0000020a35b39780;
    %load/vec4 v0000020a35bc5520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000020a35bc3210_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020a35bc4390_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020a35bc3d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020a35bc3670_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020a35bc3e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020a35bc44d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020a35bc37b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020a35bc2f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020a35bc35d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020a35bc4070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020a35bc3f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020a35bc4430_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020a35bc4610_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020a35bc4570_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020a35bc3cb0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020a35bc3030_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020a35bc3350_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020a35bc32b0_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000020a35bc3530_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020a35bc3ad0_0, 0;
    %assign/vec4 v0000020a35bc30d0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000020a35bc5ac0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000020a35bc0fb0_0;
    %assign/vec4 v0000020a35bc30d0_0, 0;
    %load/vec4 v0000020a35bc0dd0_0;
    %assign/vec4 v0000020a35bc3ad0_0, 0;
    %load/vec4 v0000020a35bc3df0_0;
    %assign/vec4 v0000020a35bc3530_0, 0;
    %load/vec4 v0000020a35bc4110_0;
    %assign/vec4 v0000020a35bc32b0_0, 0;
    %load/vec4 v0000020a35bc4250_0;
    %assign/vec4 v0000020a35bc3350_0, 0;
    %load/vec4 v0000020a35bc3a30_0;
    %assign/vec4 v0000020a35bc3030_0, 0;
    %load/vec4 v0000020a35bc1230_0;
    %assign/vec4 v0000020a35bc3cb0_0, 0;
    %load/vec4 v0000020a35bc41b0_0;
    %assign/vec4 v0000020a35bc4570_0, 0;
    %load/vec4 v0000020a35bc3c10_0;
    %assign/vec4 v0000020a35bc4610_0, 0;
    %load/vec4 v0000020a35bc33f0_0;
    %assign/vec4 v0000020a35bc4430_0, 0;
    %load/vec4 v0000020a35bc38f0_0;
    %assign/vec4 v0000020a35bc3f30_0, 0;
    %load/vec4 v0000020a35bc3990_0;
    %assign/vec4 v0000020a35bc4070_0, 0;
    %load/vec4 v0000020a35bc3850_0;
    %assign/vec4 v0000020a35bc35d0_0, 0;
    %load/vec4 v0000020a35bc3fd0_0;
    %assign/vec4 v0000020a35bc2f90_0, 0;
    %load/vec4 v0000020a35bc3710_0;
    %assign/vec4 v0000020a35bc37b0_0, 0;
    %load/vec4 v0000020a35bc3490_0;
    %assign/vec4 v0000020a35bc44d0_0, 0;
    %load/vec4 v0000020a35bc3b70_0;
    %assign/vec4 v0000020a35bc3e90_0, 0;
    %load/vec4 v0000020a35bc42f0_0;
    %assign/vec4 v0000020a35bc3670_0, 0;
    %load/vec4 v0000020a35bc15f0_0;
    %assign/vec4 v0000020a35bc3d50_0, 0;
    %load/vec4 v0000020a35bc1410_0;
    %assign/vec4 v0000020a35bc4390_0, 0;
    %load/vec4 v0000020a35bc3170_0;
    %assign/vec4 v0000020a35bc3210_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000020a35bc3210_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020a35bc4390_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020a35bc3d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020a35bc3670_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020a35bc3e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020a35bc44d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020a35bc37b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020a35bc2f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020a35bc35d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020a35bc4070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020a35bc3f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020a35bc4430_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020a35bc4610_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020a35bc4570_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020a35bc3cb0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020a35bc3030_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020a35bc3350_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020a35bc32b0_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000020a35bc3530_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020a35bc3ad0_0, 0;
    %assign/vec4 v0000020a35bc30d0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000020a359bc8c0;
T_13 ;
    %wait E_0000020a35b38bc0;
    %load/vec4 v0000020a35bb6e80_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020a35bb59e0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020a35bb59e0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020a35bb59e0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020a35bb59e0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020a35bb59e0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020a35bb59e0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020a35bb59e0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020a35bb59e0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000020a35bb59e0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000020a35bb59e0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000020a35bb59e0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000020a35bb59e0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000020a35bb59e0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000020a35bb59e0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000020a35bb59e0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000020a35bb59e0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000020a35bb59e0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000020a35bb59e0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000020a35bb59e0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000020a35bb59e0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000020a35bb59e0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000020a35bb59e0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000020a359c3300;
T_14 ;
    %wait E_0000020a35b38b80;
    %load/vec4 v0000020a35bb60c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v0000020a35bb5260_0;
    %pad/u 33;
    %load/vec4 v0000020a35bb6ca0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v0000020a35bb58a0_0, 0;
    %assign/vec4 v0000020a35bb6d40_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v0000020a35bb5260_0;
    %pad/u 33;
    %load/vec4 v0000020a35bb6ca0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v0000020a35bb58a0_0, 0;
    %assign/vec4 v0000020a35bb6d40_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v0000020a35bb5260_0;
    %pad/u 33;
    %load/vec4 v0000020a35bb6ca0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v0000020a35bb58a0_0, 0;
    %assign/vec4 v0000020a35bb6d40_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v0000020a35bb5260_0;
    %pad/u 33;
    %load/vec4 v0000020a35bb6ca0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v0000020a35bb58a0_0, 0;
    %assign/vec4 v0000020a35bb6d40_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v0000020a35bb5260_0;
    %pad/u 33;
    %load/vec4 v0000020a35bb6ca0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v0000020a35bb58a0_0, 0;
    %assign/vec4 v0000020a35bb6d40_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v0000020a35bb5260_0;
    %pad/u 33;
    %load/vec4 v0000020a35bb6ca0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v0000020a35bb58a0_0, 0;
    %assign/vec4 v0000020a35bb6d40_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v0000020a35bb6ca0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v0000020a35bb6d40_0;
    %load/vec4 v0000020a35bb6ca0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000020a35bb5260_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000020a35bb6ca0_0;
    %sub;
    %part/u 1;
    %load/vec4 v0000020a35bb6ca0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v0000020a35bb6d40_0, 0;
    %load/vec4 v0000020a35bb5260_0;
    %ix/getv 4, v0000020a35bb6ca0_0;
    %shiftl 4;
    %assign/vec4 v0000020a35bb58a0_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v0000020a35bb6ca0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v0000020a35bb6d40_0;
    %load/vec4 v0000020a35bb6ca0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000020a35bb5260_0;
    %load/vec4 v0000020a35bb6ca0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v0000020a35bb6ca0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v0000020a35bb6d40_0, 0;
    %load/vec4 v0000020a35bb5260_0;
    %ix/getv 4, v0000020a35bb6ca0_0;
    %shiftr 4;
    %assign/vec4 v0000020a35bb58a0_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020a35bb6d40_0, 0;
    %load/vec4 v0000020a35bb5260_0;
    %load/vec4 v0000020a35bb6ca0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v0000020a35bb58a0_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020a35bb6d40_0, 0;
    %load/vec4 v0000020a35bb6ca0_0;
    %load/vec4 v0000020a35bb5260_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v0000020a35bb58a0_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000020a35906b50;
T_15 ;
    %wait E_0000020a35b39600;
    %load/vec4 v0000020a35bb37d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v0000020a35bb4bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020a35bb41d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020a35bb3910_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020a35bb49f0_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000020a35bb3ff0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020a35bb4130_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020a35bb39b0_0, 0;
    %assign/vec4 v0000020a35bb4db0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000020a35ad6300_0;
    %assign/vec4 v0000020a35bb4db0_0, 0;
    %load/vec4 v0000020a35bb3e10_0;
    %assign/vec4 v0000020a35bb39b0_0, 0;
    %load/vec4 v0000020a35bb4c70_0;
    %assign/vec4 v0000020a35bb4130_0, 0;
    %load/vec4 v0000020a35abd5f0_0;
    %assign/vec4 v0000020a35bb3ff0_0, 0;
    %load/vec4 v0000020a35ad64e0_0;
    %assign/vec4 v0000020a35bb49f0_0, 0;
    %load/vec4 v0000020a35abdd70_0;
    %assign/vec4 v0000020a35bb3910_0, 0;
    %load/vec4 v0000020a35bb4d10_0;
    %assign/vec4 v0000020a35bb41d0_0, 0;
    %load/vec4 v0000020a35bb3eb0_0;
    %assign/vec4 v0000020a35bb4bd0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000020a35bbf580;
T_16 ;
    %wait E_0000020a35b3a500;
    %load/vec4 v0000020a35be0a70_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0000020a35be02f0_0;
    %load/vec4 v0000020a35bdea90_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a35bdef90, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000020a35bbf580;
T_17 ;
    %wait E_0000020a35b3a500;
    %load/vec4 v0000020a35bdea90_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000020a35bdef90, 4;
    %assign/vec4 v0000020a35bdf530_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0000020a35bbf580;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020a35bded10_0, 0, 32;
T_18.0 ;
    %load/vec4 v0000020a35bded10_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000020a35bded10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020a35bdef90, 0, 4;
    %load/vec4 v0000020a35bded10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020a35bded10_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_0000020a35bbf580;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020a35bded10_0, 0, 32;
T_19.0 ;
    %load/vec4 v0000020a35bded10_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v0000020a35bded10_0;
    %load/vec4a v0000020a35bdef90, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v0000020a35bded10_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000020a35bded10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020a35bded10_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_0000020a35bbec20;
T_20 ;
    %wait E_0000020a35b3a180;
    %load/vec4 v0000020a35bdeef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v0000020a35be0f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020a35bdee50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020a35bdeb30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020a35bdec70_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000020a35be0b10_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000020a35be07f0_0, 0;
    %assign/vec4 v0000020a35be0390_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000020a35be0250_0;
    %assign/vec4 v0000020a35be0390_0, 0;
    %load/vec4 v0000020a35be10b0_0;
    %assign/vec4 v0000020a35be07f0_0, 0;
    %load/vec4 v0000020a35bdf7b0_0;
    %assign/vec4 v0000020a35bdec70_0, 0;
    %load/vec4 v0000020a35bde950_0;
    %assign/vec4 v0000020a35be0b10_0, 0;
    %load/vec4 v0000020a35be04d0_0;
    %assign/vec4 v0000020a35bdeb30_0, 0;
    %load/vec4 v0000020a35bdfb70_0;
    %assign/vec4 v0000020a35be0f70_0, 0;
    %load/vec4 v0000020a35bdedb0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v0000020a35bdee50_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000020a359996a0;
T_21 ;
    %wait E_0000020a35b39200;
    %load/vec4 v0000020a35befec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020a35beed40_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000020a35beed40_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000020a35beed40_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000020a35989f80;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a35bf0820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a35bf0460_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0000020a35989f80;
T_23 ;
    %delay 1, 0;
    %load/vec4 v0000020a35bf0820_0;
    %inv;
    %assign/vec4 v0000020a35bf0820_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0000020a35989f80;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./ControlFlowInstructions/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020a35bf0460_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a35bf0460_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v0000020a35bef1a0_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
