============================================================
   Tang Dynasty, V4.5.12562
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.5.12562/bin/td.exe
   Built at =   11:23:57 Jun  4 2019
   Run by =     Administrator
   Run Date =   Fri Sep 13 09:56:00 2019

   Run on =     PC-20190811NNTS
============================================================
RUN-1002 : start command "open_project Quick_Start.al"
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(89)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(90)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "import_device ef2_4.db -package EF2L45BG256B"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      C13      |    gpio    
ARC-1001 :        initn       |      A13      |    gpio    
ARC-1001 :      programn      |      B10      |  dedicated  
ARC-1001 :   tdi/tms/tck/tdo  |  A6/B8/A7/C6  |  dedicated  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_pr.db" in  7.313209s wall, 3.432022s user + 0.327602s system = 3.759624s CPU (51.4%)

RUN-1004 : used memory is 246 MB, reserved memory is 233 MB, peak memory is 246 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(89)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(90)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(89)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(90)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(92)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(93)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(94)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(95)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(96)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(97)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(98)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(99)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(100)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(101)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(105)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(106)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10243/103 useful/useless nets, 9376/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 528 distributor mux.
SYN-1016 : Merged 552 instances.
SYN-1015 : Optimize round 1, 3041 better
SYN-1014 : Optimize round 2
SYN-1032 : 8930/2921 useful/useless nets, 8063/560 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 648 better
SYN-1014 : Optimize round 3
SYN-1032 : 8882/0 useful/useless nets, 8015/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.542399s wall, 3.634823s user + 0.078001s system = 3.712824s CPU (81.7%)

RUN-1004 : used memory is 158 MB, reserved memory is 181 MB, peak memory is 248 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         4263
  #and                715
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                156
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2798
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2688

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1465   |2798   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 2 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.671309s wall, 1.466409s user + 0.046800s system = 1.513210s CPU (90.5%)

RUN-1004 : used memory is 193 MB, reserved memory is 213 MB, peak memory is 248 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9016/2 useful/useless nets, 8152/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11392/0 useful/useless nets, 10528/0 useful/useless insts
SYN-1016 : Merged 66 instances.
SYN-2501 : Optimize round 1, 1402 better
SYN-2501 : Optimize round 2
SYN-1032 : 11326/0 useful/useless nets, 10462/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12174/0 useful/useless nets, 11310/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 44403, tnet num: 12165, tinst num: 11285, tnode num: 83658, tedge num: 84637.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.492737s wall, 1.357209s user + 0.078001s system = 1.435209s CPU (96.1%)

RUN-1004 : used memory is 320 MB, reserved memory is 340 MB, peak memory is 320 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12165 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-3001 : Logic optimization runtime opt =   0.56 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6579 instances into 2956 LUTs, name keeping = 52%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8519/0 useful/useless nets, 7655/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2798 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2956 LUT to BLE ...
SYN-4008 : Packed 2956 LUT and 1408 SEQ to BLE.
SYN-4003 : Packing 1390 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1390 nodes)...
SYN-4004 : #1: Packed 458 SEQ (67659 nodes)...
SYN-4004 : #2: Packed 1140 SEQ (1019104 nodes)...
SYN-4004 : #3: Packed 1389 SEQ (180843 nodes)...
SYN-4004 : #4: Packed 1390 SEQ (23 nodes)...
SYN-4004 : #5: Packed 1390 SEQ (0 nodes)...
SYN-4005 : Packed 1390 SEQ with LUT/SLICE
SYN-4006 : 182 single LUT's are left
SYN-4006 : 1390 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 2956/4329 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 3966   out of   4480   88.53%
#reg                 2798   out of   4480   62.46%
#le                  3966
  #lut only          1168   out of   3966   29.45%
  #reg only             0   out of   3966    0.00%
  #lut&reg           2798   out of   3966   70.55%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |3966  |3966  |2798  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  20.435654s wall, 17.846514s user + 0.374402s system = 18.220917s CPU (89.2%)

RUN-1004 : used memory is 273 MB, reserved memory is 292 MB, peak memory is 387 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 3 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.675251s wall, 2.558416s user + 0.140401s system = 2.698817s CPU (100.9%)

RUN-1004 : used memory is 279 MB, reserved memory is 296 MB, peak memory is 387 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2112 instances
RUN-1001 : 1002 mslices, 1002 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5638 nets
RUN-1001 : 2856 nets have 2 pins
RUN-1001 : 2158 nets have [3 - 5] pins
RUN-1001 : 407 nets have [6 - 10] pins
RUN-1001 : 71 nets have [11 - 20] pins
RUN-1001 : 141 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2110 instances, 2004 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2110, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.398610s wall, 1.185608s user + 0.031200s system = 1.216808s CPU (87.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 896282
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 89%, beta_incr = 0.463214
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 516012, overlap = 183.5
PHY-3002 : Step(2): len = 355616, overlap = 242.5
PHY-3002 : Step(3): len = 277048, overlap = 269
PHY-3002 : Step(4): len = 227271, overlap = 287
PHY-3002 : Step(5): len = 188811, overlap = 303.25
PHY-3002 : Step(6): len = 153848, overlap = 327
PHY-3002 : Step(7): len = 125151, overlap = 347.25
PHY-3002 : Step(8): len = 102475, overlap = 358.75
PHY-3002 : Step(9): len = 86366.5, overlap = 366.75
PHY-3002 : Step(10): len = 78222.6, overlap = 376.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.76785e-07
PHY-3002 : Step(11): len = 76794.8, overlap = 374.5
PHY-3002 : Step(12): len = 77060.1, overlap = 372
PHY-3002 : Step(13): len = 88963, overlap = 355.25
PHY-3002 : Step(14): len = 87297.7, overlap = 351.25
PHY-3002 : Step(15): len = 87936.9, overlap = 342.75
PHY-3002 : Step(16): len = 86265.7, overlap = 338.75
PHY-3002 : Step(17): len = 87780.6, overlap = 338.75
PHY-3002 : Step(18): len = 90969.5, overlap = 335.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.75357e-06
PHY-3002 : Step(19): len = 90459.9, overlap = 335.5
PHY-3002 : Step(20): len = 100279, overlap = 329
PHY-3002 : Step(21): len = 108943, overlap = 304.75
PHY-3002 : Step(22): len = 107787, overlap = 296.75
PHY-3002 : Step(23): len = 107419, overlap = 293.25
PHY-3002 : Step(24): len = 108488, overlap = 289.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.50714e-06
PHY-3002 : Step(25): len = 109942, overlap = 281.25
PHY-3002 : Step(26): len = 113102, overlap = 280.75
PHY-3002 : Step(27): len = 114547, overlap = 271.75
PHY-3002 : Step(28): len = 118667, overlap = 258.25
PHY-3002 : Step(29): len = 123999, overlap = 251.5
PHY-3002 : Step(30): len = 124634, overlap = 248.75
PHY-3002 : Step(31): len = 124684, overlap = 244.75
PHY-3002 : Step(32): len = 125178, overlap = 242.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.01428e-06
PHY-3002 : Step(33): len = 131824, overlap = 236
PHY-3002 : Step(34): len = 136653, overlap = 229.75
PHY-3002 : Step(35): len = 134898, overlap = 216.5
PHY-3002 : Step(36): len = 135625, overlap = 210
PHY-3002 : Step(37): len = 136904, overlap = 202.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.39319e-05
PHY-3002 : Step(38): len = 142832, overlap = 188
PHY-3002 : Step(39): len = 154803, overlap = 161
PHY-3002 : Step(40): len = 152020, overlap = 164.5
PHY-3002 : Step(41): len = 151657, overlap = 166
PHY-3002 : Step(42): len = 153615, overlap = 166.25
PHY-3002 : Step(43): len = 154867, overlap = 164
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.78638e-05
PHY-3002 : Step(44): len = 157613, overlap = 156.25
PHY-3002 : Step(45): len = 164965, overlap = 156.5
PHY-3002 : Step(46): len = 164572, overlap = 150
PHY-3002 : Step(47): len = 165916, overlap = 146.25
PHY-3002 : Step(48): len = 166731, overlap = 144.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.57276e-05
PHY-3002 : Step(49): len = 171149, overlap = 144.25
PHY-3002 : Step(50): len = 176572, overlap = 130.75
PHY-3002 : Step(51): len = 175859, overlap = 129.75
PHY-3002 : Step(52): len = 175342, overlap = 129.5
PHY-3002 : Step(53): len = 175755, overlap = 130.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003298s wall, 0.000000s user + 0.015600s system = 0.015600s CPU (473.0%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.461465s wall, 1.201208s user + 0.000000s system = 1.201208s CPU (82.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.727548s wall, 0.702005s user + 0.015600s system = 0.717605s CPU (98.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.00243e-05
PHY-3002 : Step(54): len = 176347, overlap = 143.5
PHY-3002 : Step(55): len = 175829, overlap = 138.75
PHY-3002 : Step(56): len = 173913, overlap = 145.5
PHY-3002 : Step(57): len = 171123, overlap = 151.25
PHY-3002 : Step(58): len = 166997, overlap = 160.75
PHY-3002 : Step(59): len = 162855, overlap = 160.25
PHY-3002 : Step(60): len = 158657, overlap = 166.25
PHY-3002 : Step(61): len = 155273, overlap = 173.25
PHY-3002 : Step(62): len = 153175, overlap = 182.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.97719e-05
PHY-3002 : Step(63): len = 161713, overlap = 168.25
PHY-3002 : Step(64): len = 168923, overlap = 155
PHY-3002 : Step(65): len = 168593, overlap = 152.75
PHY-3002 : Step(66): len = 169018, overlap = 152.25
PHY-3002 : Step(67): len = 169701, overlap = 147.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.84562e-05
PHY-3002 : Step(68): len = 176370, overlap = 129.25
PHY-3002 : Step(69): len = 182169, overlap = 116.25
PHY-3002 : Step(70): len = 184286, overlap = 107.5
PHY-3002 : Step(71): len = 185814, overlap = 107.25
PHY-3002 : Step(72): len = 187277, overlap = 99
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.69123e-05
PHY-3002 : Step(73): len = 190967, overlap = 97
PHY-3002 : Step(74): len = 193687, overlap = 94.25
PHY-3002 : Step(75): len = 196707, overlap = 96.75
PHY-3002 : Step(76): len = 197674, overlap = 96.25
PHY-3002 : Step(77): len = 198726, overlap = 97.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000153825
PHY-3002 : Step(78): len = 202568, overlap = 98.75
PHY-3002 : Step(79): len = 205330, overlap = 96.75
PHY-3002 : Step(80): len = 207589, overlap = 97.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.146490s wall, 1.014007s user + 0.000000s system = 1.014007s CPU (88.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.770467s wall, 0.686404s user + 0.000000s system = 0.686404s CPU (89.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.00421e-05
PHY-3002 : Step(81): len = 212602, overlap = 175.75
PHY-3002 : Step(82): len = 210147, overlap = 152.75
PHY-3002 : Step(83): len = 205280, overlap = 157.5
PHY-3002 : Step(84): len = 198607, overlap = 168.25
PHY-3002 : Step(85): len = 191888, overlap = 181.25
PHY-3002 : Step(86): len = 186573, overlap = 189.25
PHY-3002 : Step(87): len = 182941, overlap = 192.25
PHY-3002 : Step(88): len = 180079, overlap = 191.25
PHY-3002 : Step(89): len = 177802, overlap = 197.25
PHY-3002 : Step(90): len = 176715, overlap = 201
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000160084
PHY-3002 : Step(91): len = 183625, overlap = 187.75
PHY-3002 : Step(92): len = 189652, overlap = 175.5
PHY-3002 : Step(93): len = 190379, overlap = 172
PHY-3002 : Step(94): len = 190815, overlap = 170.75
PHY-3002 : Step(95): len = 192210, overlap = 171.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000307884
PHY-3002 : Step(96): len = 199505, overlap = 159.5
PHY-3002 : Step(97): len = 202349, overlap = 158.25
PHY-3002 : Step(98): len = 203852, overlap = 147.75
PHY-3002 : Step(99): len = 205833, overlap = 147.5
PHY-3002 : Step(100): len = 207612, overlap = 150
PHY-3002 : Step(101): len = 208403, overlap = 146.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000602413
PHY-3002 : Step(102): len = 212683, overlap = 142.5
PHY-3002 : Step(103): len = 214042, overlap = 143.75
PHY-3002 : Step(104): len = 216266, overlap = 143
PHY-3002 : Step(105): len = 217679, overlap = 142.5
PHY-3002 : Step(106): len = 218247, overlap = 139.75
PHY-3002 : Step(107): len = 219332, overlap = 135
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00115694
PHY-3002 : Step(108): len = 221513, overlap = 134.75
PHY-3002 : Step(109): len = 222629, overlap = 134.75
PHY-3002 : Step(110): len = 224404, overlap = 133.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0019197
PHY-3002 : Step(111): len = 225348, overlap = 132.75
PHY-3002 : Step(112): len = 226865, overlap = 133
PHY-3002 : Step(113): len = 228495, overlap = 131.5
PHY-3002 : Step(114): len = 228664, overlap = 131.5
PHY-3002 : Step(115): len = 229177, overlap = 131.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00311303
PHY-3002 : Step(116): len = 229753, overlap = 130.75
PHY-3002 : Step(117): len = 230746, overlap = 134.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00413423
PHY-3002 : Step(118): len = 231101, overlap = 132.25
PHY-3002 : Step(119): len = 231856, overlap = 130
PHY-3002 : Step(120): len = 232377, overlap = 130
PHY-3002 : Step(121): len = 232737, overlap = 129.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.330306s wall, 0.156001s user + 0.140401s system = 0.296402s CPU (89.7%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.273413s wall, 1.123207s user + 0.000000s system = 1.123207s CPU (88.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.746874s wall, 0.764405s user + 0.000000s system = 0.764405s CPU (102.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000286314
PHY-3002 : Step(122): len = 226946, overlap = 88.5
PHY-3002 : Step(123): len = 224385, overlap = 99.5
PHY-3002 : Step(124): len = 221196, overlap = 114.5
PHY-3002 : Step(125): len = 218823, overlap = 127
PHY-3002 : Step(126): len = 217277, overlap = 136.5
PHY-3002 : Step(127): len = 216164, overlap = 136.5
PHY-3002 : Step(128): len = 215384, overlap = 140.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000572628
PHY-3002 : Step(129): len = 219413, overlap = 134
PHY-3002 : Step(130): len = 220033, overlap = 127.5
PHY-3002 : Step(131): len = 221417, overlap = 125.75
PHY-3002 : Step(132): len = 222472, overlap = 123
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00111858
PHY-3002 : Step(133): len = 224624, overlap = 118.5
PHY-3002 : Step(134): len = 225863, overlap = 118.25
PHY-3002 : Step(135): len = 227316, overlap = 117
PHY-3002 : Step(136): len = 227743, overlap = 118
PHY-3002 : Step(137): len = 228384, overlap = 116.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.046765s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (66.7%)

PHY-3001 : Legalized: Len = 236850, Over = 0
PHY-3001 : Final: Len = 236850, Over = 0
RUN-1003 : finish command "place" in  32.009730s wall, 32.105006s user + 1.731611s system = 33.836617s CPU (105.7%)

RUN-1004 : used memory is 351 MB, reserved memory is 365 MB, peak memory is 387 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2993 to 2457
PHY-1001 : Pin misalignment score is improved from 2457 to 2412
PHY-1001 : Pin misalignment score is improved from 2412 to 2410
PHY-1001 : Pin misalignment score is improved from 2410 to 2410
PHY-1001 : Pin local connectivity score is improved from 255 to 0
PHY-1001 : Pin misalignment score is improved from 2527 to 2466
PHY-1001 : Pin misalignment score is improved from 2466 to 2449
PHY-1001 : Pin misalignment score is improved from 2449 to 2446
PHY-1001 : Pin misalignment score is improved from 2446 to 2446
PHY-1001 : Pin local connectivity score is improved from 80 to 0
PHY-1001 : End pin swap;  6.063795s wall, 4.290027s user + 0.046800s system = 4.336828s CPU (71.5%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2112 instances
RUN-1001 : 1002 mslices, 1002 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5638 nets
RUN-1001 : 2856 nets have 2 pins
RUN-1001 : 2158 nets have [3 - 5] pins
RUN-1001 : 407 nets have [6 - 10] pins
RUN-1001 : 71 nets have [11 - 20] pins
RUN-1001 : 141 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 302328, over cnt = 1612(20%), over = 3029, worst = 8
PHY-1002 : len = 310768, over cnt = 1315(16%), over = 1974, worst = 5
PHY-1002 : len = 316152, over cnt = 1226(15%), over = 1616, worst = 4
PHY-1002 : len = 336936, over cnt = 827(10%), over = 875, worst = 2
PHY-1002 : len = 350336, over cnt = 621(7%), over = 634, worst = 2
PHY-1002 : len = 361656, over cnt = 526(6%), over = 533, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2110, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 137 out of 5638 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.679421s wall, 5.428835s user + 0.078001s system = 5.506835s CPU (97.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.154807s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (100.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 2% nets.
PHY-1002 : len = 58144, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End Routed; 0.605889s wall, 0.577204s user + 0.000000s system = 0.577204s CPU (95.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 57568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.094126s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (99.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 682448, over cnt = 1978(1%), over = 2058, worst = 3
PHY-1001 : End Routed; 32.039991s wall, 31.122200s user + 0.218401s system = 31.340601s CPU (97.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 602976, over cnt = 1039(0%), over = 1043, worst = 2
PHY-1001 : End DR Iter 1; 26.500685s wall, 26.395369s user + 0.000000s system = 26.395369s CPU (99.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 598368, over cnt = 481(0%), over = 481, worst = 1
PHY-1001 : End DR Iter 2; 5.974367s wall, 5.959238s user + 0.000000s system = 5.959238s CPU (99.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 601672, over cnt = 205(0%), over = 205, worst = 1
PHY-1001 : End DR Iter 3; 2.320074s wall, 2.277615s user + 0.000000s system = 2.277615s CPU (98.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 605904, over cnt = 94(0%), over = 94, worst = 1
PHY-1001 : End DR Iter 4; 1.472578s wall, 1.497610s user + 0.000000s system = 1.497610s CPU (101.7%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 610096, over cnt = 38(0%), over = 38, worst = 1
PHY-1001 : End DR Iter 5; 1.082345s wall, 1.107607s user + 0.000000s system = 1.107607s CPU (102.3%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 613472, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 6; 1.702415s wall, 1.684811s user + 0.000000s system = 1.684811s CPU (99.0%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 7; 1.005337s wall, 0.982806s user + 0.000000s system = 0.982806s CPU (97.8%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 8; 0.868869s wall, 0.873606s user + 0.015600s system = 0.889206s CPU (102.3%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 9; 0.902979s wall, 0.904806s user + 0.000000s system = 0.904806s CPU (100.2%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 9; 0.899172s wall, 0.889206s user + 0.000000s system = 0.889206s CPU (98.9%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 10; 0.964105s wall, 0.951606s user + 0.000000s system = 0.951606s CPU (98.7%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 11; 0.943586s wall, 0.936006s user + 0.000000s system = 0.936006s CPU (99.2%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 12; 0.916614s wall, 0.936006s user + 0.000000s system = 0.936006s CPU (102.1%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 13; 0.914791s wall, 0.920406s user + 0.000000s system = 0.920406s CPU (100.6%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 614328, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 614328
PHY-1001 : End DC Iter 1; 0.172258s wall, 0.171601s user + 0.015600s system = 0.187201s CPU (108.7%)

PHY-1001 : 2 feed throughs used by 2 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  89.428446s wall, 88.078165s user + 0.374402s system = 88.452567s CPU (98.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  101.338709s wall, 97.968628s user + 0.499203s system = 98.467831s CPU (97.2%)

RUN-1004 : used memory is 480 MB, reserved memory is 492 MB, peak memory is 514 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 3967   out of   4480   88.55%
#reg                 2798   out of   4480   62.46%
#le                  3967
  #lut only          1169   out of   3967   29.47%
  #reg only             0   out of   3967    0.00%
  #lut&reg           2798   out of   3967   70.53%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.722032s wall, 2.605217s user + 0.140401s system = 2.745618s CPU (100.9%)

RUN-1004 : used memory is 480 MB, reserved memory is 492 MB, peak memory is 514 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2112, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.779523s wall, 3.790824s user + 0.015600s system = 3.806424s CPU (100.7%)

RUN-1004 : used memory is 531 MB, reserved memory is 543 MB, peak memory is 531 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2114
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5638, pip num: 55261
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 938 valid insts, and 155325 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  12.609170s wall, 23.446950s user + 0.046800s system = 23.493751s CPU (186.3%)

RUN-1004 : used memory is 563 MB, reserved memory is 569 MB, peak memory is 571 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  4.036709s wall, 1.404009s user + 0.156001s system = 1.560010s CPU (38.6%)

RUN-1004 : used memory is 636 MB, reserved memory is 683 MB, peak memory is 650 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  27.671384s wall, 2.386815s user + 0.374402s system = 2.761218s CPU (10.0%)

RUN-1004 : used memory is 604 MB, reserved memory is 685 MB, peak memory is 650 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.953366s wall, 0.358802s user + 0.062400s system = 0.421203s CPU (6.1%)

RUN-1004 : used memory is 582 MB, reserved memory is 662 MB, peak memory is 650 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  39.560591s wall, 4.633230s user + 0.670804s system = 5.304034s CPU (13.4%)

RUN-1004 : used memory is 571 MB, reserved memory is 652 MB, peak memory is 650 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(89)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(90)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(89)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(90)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(92)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(93)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(94)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(95)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(96)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(97)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(98)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(99)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(100)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(101)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(105)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(106)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10243/103 useful/useless nets, 9376/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 528 distributor mux.
SYN-1016 : Merged 552 instances.
SYN-1015 : Optimize round 1, 3041 better
SYN-1014 : Optimize round 2
SYN-1032 : 8930/2921 useful/useless nets, 8063/560 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 648 better
SYN-1014 : Optimize round 3
SYN-1032 : 8882/0 useful/useless nets, 8015/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.384953s wall, 3.338421s user + 0.078001s system = 3.416422s CPU (100.9%)

RUN-1004 : used memory is 249 MB, reserved memory is 363 MB, peak memory is 650 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         4263
  #and                715
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                156
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2798
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2688

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1465   |2798   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 4 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.688986s wall, 1.404009s user + 0.093601s system = 1.497610s CPU (88.7%)

RUN-1004 : used memory is 300 MB, reserved memory is 382 MB, peak memory is 650 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9016/2 useful/useless nets, 8152/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11392/0 useful/useless nets, 10528/0 useful/useless insts
SYN-1016 : Merged 66 instances.
SYN-2501 : Optimize round 1, 1402 better
SYN-2501 : Optimize round 2
SYN-1032 : 11326/0 useful/useless nets, 10462/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12174/0 useful/useless nets, 11310/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 44403, tnet num: 12165, tinst num: 11285, tnode num: 83658, tedge num: 84637.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.466969s wall, 1.310408s user + 0.078001s system = 1.388409s CPU (94.6%)

RUN-1004 : used memory is 407 MB, reserved memory is 471 MB, peak memory is 650 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12165 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-3001 : Logic optimization runtime opt =   0.50 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6579 instances into 2956 LUTs, name keeping = 52%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8519/0 useful/useless nets, 7655/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2798 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2956 LUT to BLE ...
SYN-4008 : Packed 2956 LUT and 1408 SEQ to BLE.
SYN-4003 : Packing 1390 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1390 nodes)...
SYN-4004 : #1: Packed 458 SEQ (67659 nodes)...
SYN-4004 : #2: Packed 1140 SEQ (1019104 nodes)...
SYN-4004 : #3: Packed 1389 SEQ (180843 nodes)...
SYN-4004 : #4: Packed 1390 SEQ (23 nodes)...
SYN-4004 : #5: Packed 1390 SEQ (0 nodes)...
SYN-4005 : Packed 1390 SEQ with LUT/SLICE
SYN-4006 : 182 single LUT's are left
SYN-4006 : 1390 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 2956/4329 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 3966   out of   4480   88.53%
#reg                 2798   out of   4480   62.46%
#le                  3966
  #lut only          1168   out of   3966   29.45%
  #reg only             0   out of   3966    0.00%
  #lut&reg           2798   out of   3966   70.55%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |3966  |3966  |2798  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  17.501136s wall, 17.144510s user + 0.202801s system = 17.347311s CPU (99.1%)

RUN-1004 : used memory is 396 MB, reserved memory is 475 MB, peak memory is 650 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 5 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.644393s wall, 2.496016s user + 0.140401s system = 2.636417s CPU (99.7%)

RUN-1004 : used memory is 401 MB, reserved memory is 477 MB, peak memory is 650 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2112 instances
RUN-1001 : 1002 mslices, 1002 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5638 nets
RUN-1001 : 2856 nets have 2 pins
RUN-1001 : 2158 nets have [3 - 5] pins
RUN-1001 : 407 nets have [6 - 10] pins
RUN-1001 : 71 nets have [11 - 20] pins
RUN-1001 : 141 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2110 instances, 2004 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2110, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.168795s wall, 1.201208s user + 0.000000s system = 1.201208s CPU (102.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 896282
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 89%, beta_incr = 0.463214
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(138): len = 516012, overlap = 183.5
PHY-3002 : Step(139): len = 355616, overlap = 242.5
PHY-3002 : Step(140): len = 277048, overlap = 269
PHY-3002 : Step(141): len = 227271, overlap = 287
PHY-3002 : Step(142): len = 188811, overlap = 303.25
PHY-3002 : Step(143): len = 153848, overlap = 327
PHY-3002 : Step(144): len = 125151, overlap = 347.25
PHY-3002 : Step(145): len = 102475, overlap = 358.75
PHY-3002 : Step(146): len = 86366.5, overlap = 366.75
PHY-3002 : Step(147): len = 78222.6, overlap = 376.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.76785e-07
PHY-3002 : Step(148): len = 76794.8, overlap = 374.5
PHY-3002 : Step(149): len = 77060.1, overlap = 372
PHY-3002 : Step(150): len = 88963, overlap = 355.25
PHY-3002 : Step(151): len = 87297.7, overlap = 351.25
PHY-3002 : Step(152): len = 87936.9, overlap = 342.75
PHY-3002 : Step(153): len = 86265.7, overlap = 338.75
PHY-3002 : Step(154): len = 87780.6, overlap = 338.75
PHY-3002 : Step(155): len = 90969.5, overlap = 335.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.75357e-06
PHY-3002 : Step(156): len = 90459.9, overlap = 335.5
PHY-3002 : Step(157): len = 100279, overlap = 329
PHY-3002 : Step(158): len = 108943, overlap = 304.75
PHY-3002 : Step(159): len = 107787, overlap = 296.75
PHY-3002 : Step(160): len = 107419, overlap = 293.25
PHY-3002 : Step(161): len = 108488, overlap = 289.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.50714e-06
PHY-3002 : Step(162): len = 109942, overlap = 281.25
PHY-3002 : Step(163): len = 113102, overlap = 280.75
PHY-3002 : Step(164): len = 114547, overlap = 271.75
PHY-3002 : Step(165): len = 118667, overlap = 258.25
PHY-3002 : Step(166): len = 123999, overlap = 251.5
PHY-3002 : Step(167): len = 124634, overlap = 248.75
PHY-3002 : Step(168): len = 124684, overlap = 244.75
PHY-3002 : Step(169): len = 125178, overlap = 242.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.01428e-06
PHY-3002 : Step(170): len = 131824, overlap = 236
PHY-3002 : Step(171): len = 136653, overlap = 229.75
PHY-3002 : Step(172): len = 134898, overlap = 216.5
PHY-3002 : Step(173): len = 135625, overlap = 210
PHY-3002 : Step(174): len = 136904, overlap = 202.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.39319e-05
PHY-3002 : Step(175): len = 142832, overlap = 188
PHY-3002 : Step(176): len = 154803, overlap = 161
PHY-3002 : Step(177): len = 152020, overlap = 164.5
PHY-3002 : Step(178): len = 151657, overlap = 166
PHY-3002 : Step(179): len = 153615, overlap = 166.25
PHY-3002 : Step(180): len = 154867, overlap = 164
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.78638e-05
PHY-3002 : Step(181): len = 157613, overlap = 156.25
PHY-3002 : Step(182): len = 164965, overlap = 156.5
PHY-3002 : Step(183): len = 164572, overlap = 150
PHY-3002 : Step(184): len = 165916, overlap = 146.25
PHY-3002 : Step(185): len = 166731, overlap = 144.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.57276e-05
PHY-3002 : Step(186): len = 171149, overlap = 144.25
PHY-3002 : Step(187): len = 176572, overlap = 130.75
PHY-3002 : Step(188): len = 175859, overlap = 129.75
PHY-3002 : Step(189): len = 175342, overlap = 129.5
PHY-3002 : Step(190): len = 175755, overlap = 130.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003264s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (478.0%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.081884s wall, 1.045207s user + 0.031200s system = 1.076407s CPU (99.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.695500s wall, 0.702005s user + 0.000000s system = 0.702005s CPU (100.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.00243e-05
PHY-3002 : Step(191): len = 176347, overlap = 143.5
PHY-3002 : Step(192): len = 175829, overlap = 138.75
PHY-3002 : Step(193): len = 173913, overlap = 145.5
PHY-3002 : Step(194): len = 171123, overlap = 151.25
PHY-3002 : Step(195): len = 166997, overlap = 160.75
PHY-3002 : Step(196): len = 162855, overlap = 160.25
PHY-3002 : Step(197): len = 158657, overlap = 166.25
PHY-3002 : Step(198): len = 155273, overlap = 173.25
PHY-3002 : Step(199): len = 153175, overlap = 182.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.97719e-05
PHY-3002 : Step(200): len = 161713, overlap = 168.25
PHY-3002 : Step(201): len = 168923, overlap = 155
PHY-3002 : Step(202): len = 168593, overlap = 152.75
PHY-3002 : Step(203): len = 169018, overlap = 152.25
PHY-3002 : Step(204): len = 169701, overlap = 147.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.84562e-05
PHY-3002 : Step(205): len = 176370, overlap = 129.25
PHY-3002 : Step(206): len = 182169, overlap = 116.25
PHY-3002 : Step(207): len = 184286, overlap = 107.5
PHY-3002 : Step(208): len = 185814, overlap = 107.25
PHY-3002 : Step(209): len = 187277, overlap = 99
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.69123e-05
PHY-3002 : Step(210): len = 190967, overlap = 97
PHY-3002 : Step(211): len = 193687, overlap = 94.25
PHY-3002 : Step(212): len = 196707, overlap = 96.75
PHY-3002 : Step(213): len = 197674, overlap = 96.25
PHY-3002 : Step(214): len = 198726, overlap = 97.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000153825
PHY-3002 : Step(215): len = 202568, overlap = 98.75
PHY-3002 : Step(216): len = 205330, overlap = 96.75
PHY-3002 : Step(217): len = 207589, overlap = 97.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.030077s wall, 1.029607s user + 0.000000s system = 1.029607s CPU (100.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.726453s wall, 0.717605s user + 0.031200s system = 0.748805s CPU (103.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.00421e-05
PHY-3002 : Step(218): len = 212602, overlap = 175.75
PHY-3002 : Step(219): len = 210147, overlap = 152.75
PHY-3002 : Step(220): len = 205280, overlap = 157.5
PHY-3002 : Step(221): len = 198607, overlap = 168.25
PHY-3002 : Step(222): len = 191888, overlap = 181.25
PHY-3002 : Step(223): len = 186573, overlap = 189.25
PHY-3002 : Step(224): len = 182941, overlap = 192.25
PHY-3002 : Step(225): len = 180079, overlap = 191.25
PHY-3002 : Step(226): len = 177802, overlap = 197.25
PHY-3002 : Step(227): len = 176715, overlap = 201
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000160084
PHY-3002 : Step(228): len = 183625, overlap = 187.75
PHY-3002 : Step(229): len = 189652, overlap = 175.5
PHY-3002 : Step(230): len = 190379, overlap = 172
PHY-3002 : Step(231): len = 190815, overlap = 170.75
PHY-3002 : Step(232): len = 192210, overlap = 171.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000307884
PHY-3002 : Step(233): len = 199505, overlap = 159.5
PHY-3002 : Step(234): len = 202349, overlap = 158.25
PHY-3002 : Step(235): len = 203852, overlap = 147.75
PHY-3002 : Step(236): len = 205833, overlap = 147.5
PHY-3002 : Step(237): len = 207612, overlap = 150
PHY-3002 : Step(238): len = 208403, overlap = 146.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000602413
PHY-3002 : Step(239): len = 212683, overlap = 142.5
PHY-3002 : Step(240): len = 214042, overlap = 143.75
PHY-3002 : Step(241): len = 216266, overlap = 143
PHY-3002 : Step(242): len = 217679, overlap = 142.5
PHY-3002 : Step(243): len = 218247, overlap = 139.75
PHY-3002 : Step(244): len = 219332, overlap = 135
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00115694
PHY-3002 : Step(245): len = 221513, overlap = 134.75
PHY-3002 : Step(246): len = 222629, overlap = 134.75
PHY-3002 : Step(247): len = 224404, overlap = 133.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0019197
PHY-3002 : Step(248): len = 225348, overlap = 132.75
PHY-3002 : Step(249): len = 226865, overlap = 133
PHY-3002 : Step(250): len = 228495, overlap = 131.5
PHY-3002 : Step(251): len = 228664, overlap = 131.5
PHY-3002 : Step(252): len = 229177, overlap = 131.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00311303
PHY-3002 : Step(253): len = 229753, overlap = 130.75
PHY-3002 : Step(254): len = 230746, overlap = 134.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00413423
PHY-3002 : Step(255): len = 231101, overlap = 132.25
PHY-3002 : Step(256): len = 231856, overlap = 130
PHY-3002 : Step(257): len = 232377, overlap = 130
PHY-3002 : Step(258): len = 232737, overlap = 129.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.399245s wall, 0.202801s user + 0.265202s system = 0.468003s CPU (117.2%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.018477s wall, 1.045207s user + 0.000000s system = 1.045207s CPU (102.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.737907s wall, 0.717605s user + 0.015600s system = 0.733205s CPU (99.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000286314
PHY-3002 : Step(259): len = 226946, overlap = 88.5
PHY-3002 : Step(260): len = 224385, overlap = 99.5
PHY-3002 : Step(261): len = 221196, overlap = 114.5
PHY-3002 : Step(262): len = 218823, overlap = 127
PHY-3002 : Step(263): len = 217277, overlap = 136.5
PHY-3002 : Step(264): len = 216164, overlap = 136.5
PHY-3002 : Step(265): len = 215384, overlap = 140.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000572628
PHY-3002 : Step(266): len = 219413, overlap = 134
PHY-3002 : Step(267): len = 220033, overlap = 127.5
PHY-3002 : Step(268): len = 221417, overlap = 125.75
PHY-3002 : Step(269): len = 222472, overlap = 123
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00111858
PHY-3002 : Step(270): len = 224624, overlap = 118.5
PHY-3002 : Step(271): len = 225863, overlap = 118.25
PHY-3002 : Step(272): len = 227316, overlap = 117
PHY-3002 : Step(273): len = 227743, overlap = 118
PHY-3002 : Step(274): len = 228384, overlap = 116.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021352s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (146.1%)

PHY-3001 : Legalized: Len = 236850, Over = 0
PHY-3001 : Final: Len = 236850, Over = 0
RUN-1003 : finish command "place" in  22.612744s wall, 30.435795s user + 1.669211s system = 32.105006s CPU (142.0%)

RUN-1004 : used memory is 440 MB, reserved memory is 509 MB, peak memory is 650 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2993 to 2457
PHY-1001 : Pin misalignment score is improved from 2457 to 2412
PHY-1001 : Pin misalignment score is improved from 2412 to 2410
PHY-1001 : Pin misalignment score is improved from 2410 to 2410
PHY-1001 : Pin local connectivity score is improved from 255 to 0
PHY-1001 : Pin misalignment score is improved from 2527 to 2466
PHY-1001 : Pin misalignment score is improved from 2466 to 2449
PHY-1001 : Pin misalignment score is improved from 2449 to 2446
PHY-1001 : Pin misalignment score is improved from 2446 to 2446
PHY-1001 : Pin local connectivity score is improved from 80 to 0
PHY-1001 : End pin swap;  3.660821s wall, 3.619223s user + 0.015600s system = 3.634823s CPU (99.3%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2112 instances
RUN-1001 : 1002 mslices, 1002 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5638 nets
RUN-1001 : 2856 nets have 2 pins
RUN-1001 : 2158 nets have [3 - 5] pins
RUN-1001 : 407 nets have [6 - 10] pins
RUN-1001 : 71 nets have [11 - 20] pins
RUN-1001 : 141 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 302328, over cnt = 1612(20%), over = 3029, worst = 8
PHY-1002 : len = 310768, over cnt = 1315(16%), over = 1974, worst = 5
PHY-1002 : len = 316152, over cnt = 1226(15%), over = 1616, worst = 4
PHY-1002 : len = 336936, over cnt = 827(10%), over = 875, worst = 2
PHY-1002 : len = 350336, over cnt = 621(7%), over = 634, worst = 2
PHY-1002 : len = 361656, over cnt = 526(6%), over = 533, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2110, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 137 out of 5638 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.580674s wall, 5.506835s user + 0.015600s system = 5.522435s CPU (99.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.125019s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (112.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 2% nets.
PHY-1002 : len = 58144, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End Routed; 0.544278s wall, 0.546003s user + 0.000000s system = 0.546003s CPU (100.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 57568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.089111s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (105.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 682448, over cnt = 1978(1%), over = 2058, worst = 3
PHY-1001 : End Routed; 26.315890s wall, 30.747797s user + 0.280802s system = 31.028599s CPU (117.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 602976, over cnt = 1039(0%), over = 1043, worst = 2
PHY-1001 : End DR Iter 1; 26.966374s wall, 26.863372s user + 0.000000s system = 26.863372s CPU (99.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 598368, over cnt = 481(0%), over = 481, worst = 1
PHY-1001 : End DR Iter 2; 6.200151s wall, 6.208840s user + 0.000000s system = 6.208840s CPU (100.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 601672, over cnt = 205(0%), over = 205, worst = 1
PHY-1001 : End DR Iter 3; 2.370635s wall, 2.371215s user + 0.000000s system = 2.371215s CPU (100.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 605904, over cnt = 94(0%), over = 94, worst = 1
PHY-1001 : End DR Iter 4; 1.548180s wall, 1.560010s user + 0.000000s system = 1.560010s CPU (100.8%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 610096, over cnt = 38(0%), over = 38, worst = 1
PHY-1001 : End DR Iter 5; 1.280989s wall, 1.201208s user + 0.031200s system = 1.232408s CPU (96.2%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 613472, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 6; 1.802241s wall, 1.794012s user + 0.000000s system = 1.794012s CPU (99.5%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 7; 1.045442s wall, 1.045207s user + 0.000000s system = 1.045207s CPU (100.0%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 8; 1.004689s wall, 0.967206s user + 0.015600s system = 0.982806s CPU (97.8%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 9; 1.189236s wall, 1.045207s user + 0.000000s system = 1.045207s CPU (87.9%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 9; 1.003296s wall, 0.982806s user + 0.000000s system = 0.982806s CPU (98.0%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 10; 1.012433s wall, 0.998406s user + 0.000000s system = 0.998406s CPU (98.6%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 11; 1.145044s wall, 1.014007s user + 0.000000s system = 1.014007s CPU (88.6%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 12; 1.297065s wall, 1.060807s user + 0.031200s system = 1.092007s CPU (84.2%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 13; 1.581209s wall, 1.107607s user + 0.000000s system = 1.107607s CPU (70.0%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 614328, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 614328
PHY-1001 : End DC Iter 1; 0.314281s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (54.6%)

PHY-1001 : 2 feed throughs used by 2 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  85.845703s wall, 87.235759s user + 0.577204s system = 87.812963s CPU (102.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  95.234995s wall, 96.517819s user + 0.608404s system = 97.126223s CPU (102.0%)

RUN-1004 : used memory is 329 MB, reserved memory is 588 MB, peak memory is 650 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 3967   out of   4480   88.55%
#reg                 2798   out of   4480   62.46%
#le                  3967
  #lut only          1169   out of   3967   29.47%
  #reg only             0   out of   3967    0.00%
  #lut&reg           2798   out of   3967   70.53%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  5.713534s wall, 3.010819s user + 0.358802s system = 3.369622s CPU (59.0%)

RUN-1004 : used memory is 415 MB, reserved memory is 588 MB, peak memory is 650 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2112, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  4.196381s wall, 4.165227s user + 0.078001s system = 4.243227s CPU (101.1%)

RUN-1004 : used memory is 455 MB, reserved memory is 623 MB, peak memory is 650 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2114
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5638, pip num: 55261
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 938 valid insts, and 155325 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  12.490482s wall, 21.528138s user + 0.140401s system = 21.668539s CPU (173.5%)

RUN-1004 : used memory is 483 MB, reserved memory is 643 MB, peak memory is 650 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  2.635141s wall, 1.450809s user + 0.109201s system = 1.560010s CPU (59.2%)

RUN-1004 : used memory is 583 MB, reserved memory is 747 MB, peak memory is 650 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.521284s wall, 2.418016s user + 0.374402s system = 2.792418s CPU (10.5%)

RUN-1004 : used memory is 539 MB, reserved memory is 749 MB, peak memory is 650 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.885171s wall, 0.280802s user + 0.093601s system = 0.374402s CPU (5.4%)

RUN-1004 : used memory is 534 MB, reserved memory is 739 MB, peak memory is 650 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  36.934533s wall, 4.711230s user + 0.639604s system = 5.350834s CPU (14.5%)

RUN-1004 : used memory is 523 MB, reserved memory is 729 MB, peak memory is 650 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(89)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(90)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(89)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(90)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(92)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(93)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(94)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(95)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(96)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(97)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(98)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(99)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(100)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(101)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(102)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(103)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(104)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(105)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'freq' in CPLD_SOC_AHB_TOP.v(106)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10243/103 useful/useless nets, 9376/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 528 distributor mux.
SYN-1016 : Merged 552 instances.
SYN-1015 : Optimize round 1, 3041 better
SYN-1014 : Optimize round 2
SYN-1032 : 8930/2921 useful/useless nets, 8063/560 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 648 better
SYN-1014 : Optimize round 3
SYN-1032 : 8882/0 useful/useless nets, 8015/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.815987s wall, 3.510022s user + 0.124801s system = 3.634823s CPU (95.3%)

RUN-1004 : used memory is 309 MB, reserved memory is 456 MB, peak memory is 650 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         4263
  #and                715
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                156
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2798
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2688

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1465   |2798   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 6 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.825764s wall, 1.513210s user + 0.093601s system = 1.606810s CPU (88.0%)

RUN-1004 : used memory is 330 MB, reserved memory is 460 MB, peak memory is 650 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9016/2 useful/useless nets, 8152/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11392/0 useful/useless nets, 10528/0 useful/useless insts
SYN-1016 : Merged 66 instances.
SYN-2501 : Optimize round 1, 1402 better
SYN-2501 : Optimize round 2
SYN-1032 : 11326/0 useful/useless nets, 10462/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12174/0 useful/useless nets, 11310/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 44403, tnet num: 12165, tinst num: 11285, tnode num: 83658, tedge num: 84637.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.872928s wall, 1.528810s user + 0.046800s system = 1.575610s CPU (84.1%)

RUN-1004 : used memory is 432 MB, reserved memory is 542 MB, peak memory is 650 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12165 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-2581 : Mapping with K=5, #lut = 2956 (4.25), #lev = 7 (3.99)
SYN-3001 : Logic optimization runtime opt =   0.78 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6579 instances into 2956 LUTs, name keeping = 52%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8519/0 useful/useless nets, 7655/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2798 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2956 LUT to BLE ...
SYN-4008 : Packed 2956 LUT and 1408 SEQ to BLE.
SYN-4003 : Packing 1390 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1390 nodes)...
SYN-4004 : #1: Packed 458 SEQ (67659 nodes)...
SYN-4004 : #2: Packed 1140 SEQ (1019104 nodes)...
SYN-4004 : #3: Packed 1389 SEQ (180843 nodes)...
SYN-4004 : #4: Packed 1390 SEQ (23 nodes)...
SYN-4004 : #5: Packed 1390 SEQ (0 nodes)...
SYN-4005 : Packed 1390 SEQ with LUT/SLICE
SYN-4006 : 182 single LUT's are left
SYN-4006 : 1390 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 2956/4329 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 3966   out of   4480   88.53%
#reg                 2798   out of   4480   62.46%
#le                  3966
  #lut only          1168   out of   3966   29.45%
  #reg only             0   out of   3966    0.00%
  #lut&reg           2798   out of   3966   70.55%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |3966  |3966  |2798  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  20.185013s wall, 18.891721s user + 0.265202s system = 19.156923s CPU (94.9%)

RUN-1004 : used memory is 396 MB, reserved memory is 522 MB, peak memory is 650 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 7 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.785659s wall, 2.683217s user + 0.062400s system = 2.745618s CPU (98.6%)

RUN-1004 : used memory is 402 MB, reserved memory is 527 MB, peak memory is 650 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2112 instances
RUN-1001 : 1002 mslices, 1002 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5638 nets
RUN-1001 : 2856 nets have 2 pins
RUN-1001 : 2158 nets have [3 - 5] pins
RUN-1001 : 407 nets have [6 - 10] pins
RUN-1001 : 71 nets have [11 - 20] pins
RUN-1001 : 141 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2110 instances, 2004 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2110, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.438748s wall, 1.388409s user + 0.046800s system = 1.435209s CPU (99.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 896282
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 89%, beta_incr = 0.463214
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(275): len = 516012, overlap = 183.5
PHY-3002 : Step(276): len = 355616, overlap = 242.5
PHY-3002 : Step(277): len = 277048, overlap = 269
PHY-3002 : Step(278): len = 227271, overlap = 287
PHY-3002 : Step(279): len = 188811, overlap = 303.25
PHY-3002 : Step(280): len = 153848, overlap = 327
PHY-3002 : Step(281): len = 125151, overlap = 347.25
PHY-3002 : Step(282): len = 102475, overlap = 358.75
PHY-3002 : Step(283): len = 86366.5, overlap = 366.75
PHY-3002 : Step(284): len = 78222.6, overlap = 376.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.76785e-07
PHY-3002 : Step(285): len = 76794.8, overlap = 374.5
PHY-3002 : Step(286): len = 77060.1, overlap = 372
PHY-3002 : Step(287): len = 88963, overlap = 355.25
PHY-3002 : Step(288): len = 87297.7, overlap = 351.25
PHY-3002 : Step(289): len = 87936.9, overlap = 342.75
PHY-3002 : Step(290): len = 86265.7, overlap = 338.75
PHY-3002 : Step(291): len = 87780.6, overlap = 338.75
PHY-3002 : Step(292): len = 90969.5, overlap = 335.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.75357e-06
PHY-3002 : Step(293): len = 90459.9, overlap = 335.5
PHY-3002 : Step(294): len = 100279, overlap = 329
PHY-3002 : Step(295): len = 108943, overlap = 304.75
PHY-3002 : Step(296): len = 107787, overlap = 296.75
PHY-3002 : Step(297): len = 107419, overlap = 293.25
PHY-3002 : Step(298): len = 108488, overlap = 289.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.50714e-06
PHY-3002 : Step(299): len = 109942, overlap = 281.25
PHY-3002 : Step(300): len = 113102, overlap = 280.75
PHY-3002 : Step(301): len = 114547, overlap = 271.75
PHY-3002 : Step(302): len = 118667, overlap = 258.25
PHY-3002 : Step(303): len = 123999, overlap = 251.5
PHY-3002 : Step(304): len = 124634, overlap = 248.75
PHY-3002 : Step(305): len = 124684, overlap = 244.75
PHY-3002 : Step(306): len = 125178, overlap = 242.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.01428e-06
PHY-3002 : Step(307): len = 131824, overlap = 236
PHY-3002 : Step(308): len = 136653, overlap = 229.75
PHY-3002 : Step(309): len = 134898, overlap = 216.5
PHY-3002 : Step(310): len = 135625, overlap = 210
PHY-3002 : Step(311): len = 136904, overlap = 202.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.39319e-05
PHY-3002 : Step(312): len = 142832, overlap = 188
PHY-3002 : Step(313): len = 154803, overlap = 161
PHY-3002 : Step(314): len = 152020, overlap = 164.5
PHY-3002 : Step(315): len = 151657, overlap = 166
PHY-3002 : Step(316): len = 153615, overlap = 166.25
PHY-3002 : Step(317): len = 154867, overlap = 164
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.78638e-05
PHY-3002 : Step(318): len = 157613, overlap = 156.25
PHY-3002 : Step(319): len = 164965, overlap = 156.5
PHY-3002 : Step(320): len = 164572, overlap = 150
PHY-3002 : Step(321): len = 165916, overlap = 146.25
PHY-3002 : Step(322): len = 166731, overlap = 144.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.57276e-05
PHY-3002 : Step(323): len = 171149, overlap = 144.25
PHY-3002 : Step(324): len = 176572, overlap = 130.75
PHY-3002 : Step(325): len = 175859, overlap = 129.75
PHY-3002 : Step(326): len = 175342, overlap = 129.5
PHY-3002 : Step(327): len = 175755, overlap = 130.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003649s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.129307s wall, 1.092007s user + 0.000000s system = 1.092007s CPU (96.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.727017s wall, 0.764405s user + 0.000000s system = 0.764405s CPU (105.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.00243e-05
PHY-3002 : Step(328): len = 176347, overlap = 143.5
PHY-3002 : Step(329): len = 175829, overlap = 138.75
PHY-3002 : Step(330): len = 173913, overlap = 145.5
PHY-3002 : Step(331): len = 171123, overlap = 151.25
PHY-3002 : Step(332): len = 166997, overlap = 160.75
PHY-3002 : Step(333): len = 162855, overlap = 160.25
PHY-3002 : Step(334): len = 158657, overlap = 166.25
PHY-3002 : Step(335): len = 155273, overlap = 173.25
PHY-3002 : Step(336): len = 153175, overlap = 182.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.97719e-05
PHY-3002 : Step(337): len = 161713, overlap = 168.25
PHY-3002 : Step(338): len = 168923, overlap = 155
PHY-3002 : Step(339): len = 168593, overlap = 152.75
PHY-3002 : Step(340): len = 169018, overlap = 152.25
PHY-3002 : Step(341): len = 169701, overlap = 147.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.84562e-05
PHY-3002 : Step(342): len = 176370, overlap = 129.25
PHY-3002 : Step(343): len = 182169, overlap = 116.25
PHY-3002 : Step(344): len = 184286, overlap = 107.5
PHY-3002 : Step(345): len = 185814, overlap = 107.25
PHY-3002 : Step(346): len = 187277, overlap = 99
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.69123e-05
PHY-3002 : Step(347): len = 190967, overlap = 97
PHY-3002 : Step(348): len = 193687, overlap = 94.25
PHY-3002 : Step(349): len = 196707, overlap = 96.75
PHY-3002 : Step(350): len = 197674, overlap = 96.25
PHY-3002 : Step(351): len = 198726, overlap = 97.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000153825
PHY-3002 : Step(352): len = 202568, overlap = 98.75
PHY-3002 : Step(353): len = 205330, overlap = 96.75
PHY-3002 : Step(354): len = 207589, overlap = 97.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.072137s wall, 1.060807s user + 0.000000s system = 1.060807s CPU (98.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.772970s wall, 0.780005s user + 0.015600s system = 0.795605s CPU (102.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.00421e-05
PHY-3002 : Step(355): len = 212602, overlap = 175.75
PHY-3002 : Step(356): len = 210147, overlap = 152.75
PHY-3002 : Step(357): len = 205280, overlap = 157.5
PHY-3002 : Step(358): len = 198607, overlap = 168.25
PHY-3002 : Step(359): len = 191888, overlap = 181.25
PHY-3002 : Step(360): len = 186573, overlap = 189.25
PHY-3002 : Step(361): len = 182941, overlap = 192.25
PHY-3002 : Step(362): len = 180079, overlap = 191.25
PHY-3002 : Step(363): len = 177802, overlap = 197.25
PHY-3002 : Step(364): len = 176715, overlap = 201
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000160084
PHY-3002 : Step(365): len = 183625, overlap = 187.75
PHY-3002 : Step(366): len = 189652, overlap = 175.5
PHY-3002 : Step(367): len = 190379, overlap = 172
PHY-3002 : Step(368): len = 190815, overlap = 170.75
PHY-3002 : Step(369): len = 192210, overlap = 171.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000307884
PHY-3002 : Step(370): len = 199505, overlap = 159.5
PHY-3002 : Step(371): len = 202349, overlap = 158.25
PHY-3002 : Step(372): len = 203852, overlap = 147.75
PHY-3002 : Step(373): len = 205833, overlap = 147.5
PHY-3002 : Step(374): len = 207612, overlap = 150
PHY-3002 : Step(375): len = 208403, overlap = 146.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000602413
PHY-3002 : Step(376): len = 212683, overlap = 142.5
PHY-3002 : Step(377): len = 214042, overlap = 143.75
PHY-3002 : Step(378): len = 216266, overlap = 143
PHY-3002 : Step(379): len = 217679, overlap = 142.5
PHY-3002 : Step(380): len = 218247, overlap = 139.75
PHY-3002 : Step(381): len = 219332, overlap = 135
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00115694
PHY-3002 : Step(382): len = 221513, overlap = 134.75
PHY-3002 : Step(383): len = 222629, overlap = 134.75
PHY-3002 : Step(384): len = 224404, overlap = 133.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0019197
PHY-3002 : Step(385): len = 225348, overlap = 132.75
PHY-3002 : Step(386): len = 226865, overlap = 133
PHY-3002 : Step(387): len = 228495, overlap = 131.5
PHY-3002 : Step(388): len = 228664, overlap = 131.5
PHY-3002 : Step(389): len = 229177, overlap = 131.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00311303
PHY-3002 : Step(390): len = 229753, overlap = 130.75
PHY-3002 : Step(391): len = 230746, overlap = 134.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00413423
PHY-3002 : Step(392): len = 231101, overlap = 132.25
PHY-3002 : Step(393): len = 231856, overlap = 130
PHY-3002 : Step(394): len = 232377, overlap = 130
PHY-3002 : Step(395): len = 232737, overlap = 129.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.426911s wall, 0.374402s user + 0.187201s system = 0.561604s CPU (131.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.463214
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.069250s wall, 1.060807s user + 0.000000s system = 1.060807s CPU (99.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.755807s wall, 0.795605s user + 0.000000s system = 0.795605s CPU (105.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000286314
PHY-3002 : Step(396): len = 226946, overlap = 88.5
PHY-3002 : Step(397): len = 224385, overlap = 99.5
PHY-3002 : Step(398): len = 221196, overlap = 114.5
PHY-3002 : Step(399): len = 218823, overlap = 127
PHY-3002 : Step(400): len = 217277, overlap = 136.5
PHY-3002 : Step(401): len = 216164, overlap = 136.5
PHY-3002 : Step(402): len = 215384, overlap = 140.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000572628
PHY-3002 : Step(403): len = 219413, overlap = 134
PHY-3002 : Step(404): len = 220033, overlap = 127.5
PHY-3002 : Step(405): len = 221417, overlap = 125.75
PHY-3002 : Step(406): len = 222472, overlap = 123
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00111858
PHY-3002 : Step(407): len = 224624, overlap = 118.5
PHY-3002 : Step(408): len = 225863, overlap = 118.25
PHY-3002 : Step(409): len = 227316, overlap = 117
PHY-3002 : Step(410): len = 227743, overlap = 118
PHY-3002 : Step(411): len = 228384, overlap = 116.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022455s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (69.5%)

PHY-3001 : Legalized: Len = 236850, Over = 0
PHY-3001 : Final: Len = 236850, Over = 0
RUN-1003 : finish command "place" in  27.957534s wall, 34.382620s user + 1.747211s system = 36.129832s CPU (129.2%)

RUN-1004 : used memory is 431 MB, reserved memory is 554 MB, peak memory is 650 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2993 to 2457
PHY-1001 : Pin misalignment score is improved from 2457 to 2412
PHY-1001 : Pin misalignment score is improved from 2412 to 2410
PHY-1001 : Pin misalignment score is improved from 2410 to 2410
PHY-1001 : Pin local connectivity score is improved from 255 to 0
PHY-1001 : Pin misalignment score is improved from 2527 to 2466
PHY-1001 : Pin misalignment score is improved from 2466 to 2449
PHY-1001 : Pin misalignment score is improved from 2449 to 2446
PHY-1001 : Pin misalignment score is improved from 2446 to 2446
PHY-1001 : Pin local connectivity score is improved from 80 to 0
PHY-1001 : End pin swap;  4.226042s wall, 4.212027s user + 0.000000s system = 4.212027s CPU (99.7%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2112 instances
RUN-1001 : 1002 mslices, 1002 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5638 nets
RUN-1001 : 2856 nets have 2 pins
RUN-1001 : 2158 nets have [3 - 5] pins
RUN-1001 : 407 nets have [6 - 10] pins
RUN-1001 : 71 nets have [11 - 20] pins
RUN-1001 : 141 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 302328, over cnt = 1612(20%), over = 3029, worst = 8
PHY-1002 : len = 310768, over cnt = 1315(16%), over = 1974, worst = 5
PHY-1002 : len = 316152, over cnt = 1226(15%), over = 1616, worst = 4
PHY-1002 : len = 336936, over cnt = 827(10%), over = 875, worst = 2
PHY-1002 : len = 350336, over cnt = 621(7%), over = 634, worst = 2
PHY-1002 : len = 361656, over cnt = 526(6%), over = 533, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2110, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 137 out of 5638 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.998999s wall, 5.818837s user + 0.000000s system = 5.818837s CPU (97.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.132833s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (94.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 2% nets.
PHY-1002 : len = 58144, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End Routed; 0.555256s wall, 0.561604s user + 0.000000s system = 0.561604s CPU (101.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 57568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.093372s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (117.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 682448, over cnt = 1978(1%), over = 2058, worst = 3
PHY-1001 : End Routed; 29.801282s wall, 33.025412s user + 0.078001s system = 33.103412s CPU (111.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 602976, over cnt = 1039(0%), over = 1043, worst = 2
PHY-1001 : End DR Iter 1; 29.136300s wall, 29.078586s user + 0.124801s system = 29.203387s CPU (100.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 598368, over cnt = 481(0%), over = 481, worst = 1
PHY-1001 : End DR Iter 2; 6.482052s wall, 6.458441s user + 0.015600s system = 6.474042s CPU (99.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 601672, over cnt = 205(0%), over = 205, worst = 1
PHY-1001 : End DR Iter 3; 2.386943s wall, 2.402415s user + 0.000000s system = 2.402415s CPU (100.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 605904, over cnt = 94(0%), over = 94, worst = 1
PHY-1001 : End DR Iter 4; 1.657363s wall, 1.653611s user + 0.000000s system = 1.653611s CPU (99.8%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 610096, over cnt = 38(0%), over = 38, worst = 1
PHY-1001 : End DR Iter 5; 1.183761s wall, 1.138807s user + 0.000000s system = 1.138807s CPU (96.2%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 613472, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 6; 1.750343s wall, 1.747211s user + 0.000000s system = 1.747211s CPU (99.8%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 7; 1.024271s wall, 1.014007s user + 0.000000s system = 1.014007s CPU (99.0%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 8; 1.031653s wall, 0.998406s user + 0.015600s system = 1.014007s CPU (98.3%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 9; 1.075803s wall, 1.076407s user + 0.000000s system = 1.076407s CPU (100.1%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 9; 0.970948s wall, 0.951606s user + 0.000000s system = 0.951606s CPU (98.0%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 10; 0.989450s wall, 1.014007s user + 0.000000s system = 1.014007s CPU (102.5%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 11; 1.155479s wall, 1.092007s user + 0.062400s system = 1.154407s CPU (99.9%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 12; 1.310865s wall, 1.123207s user + 0.000000s system = 1.123207s CPU (85.7%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 614112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 13; 1.153686s wall, 1.045207s user + 0.000000s system = 1.045207s CPU (90.6%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 614328, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 614328
PHY-1001 : End DC Iter 1; 0.191959s wall, 0.202801s user + 0.015600s system = 0.218401s CPU (113.8%)

PHY-1001 : 2 feed throughs used by 2 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  89.990998s wall, 92.383792s user + 0.436803s system = 92.820595s CPU (103.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  100.375789s wall, 102.601858s user + 0.452403s system = 103.054261s CPU (102.7%)

RUN-1004 : used memory is 544 MB, reserved memory is 643 MB, peak memory is 650 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 3967   out of   4480   88.55%
#reg                 2798   out of   4480   62.46%
#le                  3967
  #lut only          1169   out of   3967   29.47%
  #reg only             0   out of   3967    0.00%
  #lut&reg           2798   out of   3967   70.53%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  3.050466s wall, 2.948419s user + 0.093601s system = 3.042019s CPU (99.7%)

RUN-1004 : used memory is 544 MB, reserved memory is 643 MB, peak memory is 650 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25054, tnet num: 5636, tinst num: 2112, tnode num: 30541, tedge num: 42302.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  4.233613s wall, 4.165227s user + 0.015600s system = 4.180827s CPU (98.8%)

RUN-1004 : used memory is 577 MB, reserved memory is 678 MB, peak memory is 650 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2114
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5638, pip num: 55261
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 938 valid insts, and 155325 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  13.262439s wall, 22.464144s user + 0.109201s system = 22.573345s CPU (170.2%)

RUN-1004 : used memory is 603 MB, reserved memory is 697 MB, peak memory is 650 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  2.966954s wall, 1.326008s user + 0.078001s system = 1.404009s CPU (47.3%)

RUN-1004 : used memory is 685 MB, reserved memory is 797 MB, peak memory is 688 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.947354s wall, 2.012413s user + 0.499203s system = 2.511616s CPU (9.3%)

RUN-1004 : used memory is 625 MB, reserved memory is 799 MB, peak memory is 688 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.843619s wall, 0.312002s user + 0.078001s system = 0.390002s CPU (5.7%)

RUN-1004 : used memory is 619 MB, reserved memory is 792 MB, peak memory is 688 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  37.654707s wall, 4.180827s user + 0.686404s system = 4.867231s CPU (12.9%)

RUN-1004 : used memory is 609 MB, reserved memory is 782 MB, peak memory is 688 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(89)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(90)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(89)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(90)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10339/263 useful/useless nets, 9472/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 480 distributor mux.
SYN-1016 : Merged 488 instances.
SYN-1015 : Optimize round 1, 3297 better
SYN-1014 : Optimize round 2
SYN-1032 : 8994/2969 useful/useless nets, 8127/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 552 better
SYN-1014 : Optimize round 3
SYN-1032 : 8994/0 useful/useless nets, 8127/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.055430s wall, 3.619223s user + 0.062400s system = 3.681624s CPU (90.8%)

RUN-1004 : used memory is 412 MB, reserved memory is 536 MB, peak memory is 688 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         4327
  #and                699
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                140
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2736

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1433   |2894   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 8 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.753150s wall, 1.466409s user + 0.093601s system = 1.560010s CPU (89.0%)

RUN-1004 : used memory is 444 MB, reserved memory is 538 MB, peak memory is 688 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9128/2 useful/useless nets, 8264/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11600/0 useful/useless nets, 10736/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 11598/0 useful/useless nets, 10734/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12446/0 useful/useless nets, 11582/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 45571, tnet num: 12437, tinst num: 11557, tnode num: 86074, tedge num: 87005.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.583746s wall, 1.466409s user + 0.015600s system = 1.482009s CPU (93.6%)

RUN-1004 : used memory is 515 MB, reserved memory is 599 MB, peak memory is 688 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12437 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3132 (4.12), #lev = 7 (4.01)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3132 (4.12), #lev = 7 (4.01)
SYN-2581 : Mapping with K=5, #lut = 3132 (4.12), #lev = 7 (4.01)
SYN-3001 : Logic optimization runtime opt =   0.54 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6755 instances into 3132 LUTs, name keeping = 51%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8791/0 useful/useless nets, 7927/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3132 LUT to BLE ...
SYN-4008 : Packed 3132 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 470 SEQ (74942 nodes)...
SYN-4004 : #2: Packed 1209 SEQ (1139050 nodes)...
SYN-4004 : #3: Packed 1438 SEQ (146192 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 258 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3132/4505 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 4050   out of   4480   90.40%
#reg                 2894   out of   4480   64.60%
#le                  4050
  #lut only          1156   out of   4050   28.54%
  #reg only             0   out of   4050    0.00%
  #lut&reg           2894   out of   4050   71.46%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |4050  |4050  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  17.217591s wall, 16.458105s user + 0.218401s system = 16.676507s CPU (96.9%)

RUN-1004 : used memory is 599 MB, reserved memory is 670 MB, peak memory is 688 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 9 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.870187s wall, 2.808018s user + 0.062400s system = 2.870418s CPU (100.0%)

RUN-1004 : used memory is 609 MB, reserved memory is 671 MB, peak memory is 688 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2137 instances
RUN-1001 : 1014 mslices, 1015 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5862 nets
RUN-1001 : 3046 nets have 2 pins
RUN-1001 : 2168 nets have [3 - 5] pins
RUN-1001 : 446 nets have [6 - 10] pins
RUN-1001 : 70 nets have [11 - 20] pins
RUN-1001 : 127 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2135 instances, 2029 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25378, tnet num: 5860, tinst num: 2135, tnode num: 31041, tedge num: 42583.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.394642s wall, 1.248008s user + 0.000000s system = 1.248008s CPU (89.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 936677
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 90%, beta_incr = 0.456518
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(412): len = 537907, overlap = 186.75
PHY-3002 : Step(413): len = 362203, overlap = 251.25
PHY-3002 : Step(414): len = 277323, overlap = 284.5
PHY-3002 : Step(415): len = 220404, overlap = 303.5
PHY-3002 : Step(416): len = 178922, overlap = 318.5
PHY-3002 : Step(417): len = 147480, overlap = 341.25
PHY-3002 : Step(418): len = 116952, overlap = 359.5
PHY-3002 : Step(419): len = 100884, overlap = 369.75
PHY-3002 : Step(420): len = 81352.9, overlap = 385
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.74948e-07
PHY-3002 : Step(421): len = 79342, overlap = 383.75
PHY-3002 : Step(422): len = 80318.8, overlap = 379.75
PHY-3002 : Step(423): len = 89145.5, overlap = 358.75
PHY-3002 : Step(424): len = 85723.3, overlap = 353.75
PHY-3002 : Step(425): len = 85948, overlap = 350.75
PHY-3002 : Step(426): len = 87313.6, overlap = 347.25
PHY-3002 : Step(427): len = 91965, overlap = 344
PHY-3002 : Step(428): len = 95315.4, overlap = 340.75
PHY-3002 : Step(429): len = 95085.5, overlap = 339.5
PHY-3002 : Step(430): len = 94695.8, overlap = 338.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.7499e-06
PHY-3002 : Step(431): len = 98057.2, overlap = 333.25
PHY-3002 : Step(432): len = 100165, overlap = 328.75
PHY-3002 : Step(433): len = 99626.9, overlap = 325.75
PHY-3002 : Step(434): len = 102655, overlap = 323.25
PHY-3002 : Step(435): len = 106579, overlap = 320.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.49979e-06
PHY-3002 : Step(436): len = 106366, overlap = 314.25
PHY-3002 : Step(437): len = 115660, overlap = 290.75
PHY-3002 : Step(438): len = 124793, overlap = 249.5
PHY-3002 : Step(439): len = 123627, overlap = 243.25
PHY-3002 : Step(440): len = 123948, overlap = 243.25
PHY-3002 : Step(441): len = 124305, overlap = 242.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.99958e-06
PHY-3002 : Step(442): len = 128460, overlap = 239.25
PHY-3002 : Step(443): len = 132864, overlap = 237
PHY-3002 : Step(444): len = 132306, overlap = 232.75
PHY-3002 : Step(445): len = 133940, overlap = 228
PHY-3002 : Step(446): len = 137088, overlap = 223.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.39992e-05
PHY-3002 : Step(447): len = 141443, overlap = 220.25
PHY-3002 : Step(448): len = 154395, overlap = 188
PHY-3002 : Step(449): len = 151510, overlap = 181
PHY-3002 : Step(450): len = 152025, overlap = 175.5
PHY-3002 : Step(451): len = 152326, overlap = 172.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.66609e-05
PHY-3002 : Step(452): len = 161162, overlap = 161
PHY-3002 : Step(453): len = 170594, overlap = 154
PHY-3002 : Step(454): len = 167754, overlap = 150.75
PHY-3002 : Step(455): len = 166472, overlap = 148.5
PHY-3002 : Step(456): len = 165671, overlap = 148.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.08843e-05
PHY-3002 : Step(457): len = 171735, overlap = 141.25
PHY-3002 : Step(458): len = 178322, overlap = 132
PHY-3002 : Step(459): len = 176536, overlap = 132.5
PHY-3002 : Step(460): len = 175847, overlap = 133
PHY-3002 : Step(461): len = 175814, overlap = 133.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000101769
PHY-3002 : Step(462): len = 181508, overlap = 130.75
PHY-3002 : Step(463): len = 185304, overlap = 125.75
PHY-3002 : Step(464): len = 185052, overlap = 125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003318s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.456518
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.463275s wall, 1.388409s user + 0.015600s system = 1.404009s CPU (95.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.886815s wall, 0.780005s user + 0.015600s system = 0.795605s CPU (89.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.48397e-05
PHY-3002 : Step(465): len = 182902, overlap = 134.75
PHY-3002 : Step(466): len = 179616, overlap = 130
PHY-3002 : Step(467): len = 176362, overlap = 140.5
PHY-3002 : Step(468): len = 172889, overlap = 148
PHY-3002 : Step(469): len = 169901, overlap = 160.75
PHY-3002 : Step(470): len = 166308, overlap = 170
PHY-3002 : Step(471): len = 162921, overlap = 176
PHY-3002 : Step(472): len = 160318, overlap = 185.25
PHY-3002 : Step(473): len = 159089, overlap = 183.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.92533e-05
PHY-3002 : Step(474): len = 168730, overlap = 162.25
PHY-3002 : Step(475): len = 175963, overlap = 152
PHY-3002 : Step(476): len = 175484, overlap = 147.75
PHY-3002 : Step(477): len = 175832, overlap = 146
PHY-3002 : Step(478): len = 176354, overlap = 140.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.67193e-05
PHY-3002 : Step(479): len = 184299, overlap = 125
PHY-3002 : Step(480): len = 189468, overlap = 118
PHY-3002 : Step(481): len = 190533, overlap = 117.5
PHY-3002 : Step(482): len = 191999, overlap = 119.75
PHY-3002 : Step(483): len = 193027, overlap = 120.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000113439
PHY-3002 : Step(484): len = 198835, overlap = 115.25
PHY-3002 : Step(485): len = 202248, overlap = 115.75
PHY-3002 : Step(486): len = 203725, overlap = 118.75
PHY-3002 : Step(487): len = 204657, overlap = 120.5
PHY-3002 : Step(488): len = 204652, overlap = 124.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000226877
PHY-3002 : Step(489): len = 210030, overlap = 120.5
PHY-3002 : Step(490): len = 212820, overlap = 117
PHY-3002 : Step(491): len = 214998, overlap = 116
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.456518
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.519683s wall, 1.497610s user + 0.000000s system = 1.497610s CPU (98.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.882340s wall, 0.858005s user + 0.031200s system = 0.889206s CPU (100.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.58196e-05
PHY-3002 : Step(492): len = 216487, overlap = 191
PHY-3002 : Step(493): len = 214748, overlap = 170
PHY-3002 : Step(494): len = 210581, overlap = 162
PHY-3002 : Step(495): len = 203199, overlap = 169
PHY-3002 : Step(496): len = 195547, overlap = 185
PHY-3002 : Step(497): len = 189680, overlap = 189.75
PHY-3002 : Step(498): len = 184687, overlap = 192.75
PHY-3002 : Step(499): len = 180819, overlap = 198.5
PHY-3002 : Step(500): len = 177701, overlap = 201
PHY-3002 : Step(501): len = 175869, overlap = 209.25
PHY-3002 : Step(502): len = 174380, overlap = 211.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000151639
PHY-3002 : Step(503): len = 182209, overlap = 196
PHY-3002 : Step(504): len = 186547, overlap = 185.5
PHY-3002 : Step(505): len = 189713, overlap = 178.25
PHY-3002 : Step(506): len = 190326, overlap = 175.25
PHY-3002 : Step(507): len = 190806, overlap = 176.5
PHY-3002 : Step(508): len = 191470, overlap = 178
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000284251
PHY-3002 : Step(509): len = 197982, overlap = 168.75
PHY-3002 : Step(510): len = 201338, overlap = 156.5
PHY-3002 : Step(511): len = 205279, overlap = 157.75
PHY-3002 : Step(512): len = 207440, overlap = 153.5
PHY-3002 : Step(513): len = 208081, overlap = 153.75
PHY-3002 : Step(514): len = 208992, overlap = 151.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000549196
PHY-3002 : Step(515): len = 213407, overlap = 147.5
PHY-3002 : Step(516): len = 214860, overlap = 145
PHY-3002 : Step(517): len = 218851, overlap = 142.25
PHY-3002 : Step(518): len = 219770, overlap = 137.5
PHY-3002 : Step(519): len = 220160, overlap = 139
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00102313
PHY-3002 : Step(520): len = 223461, overlap = 134.5
PHY-3002 : Step(521): len = 224635, overlap = 131.75
PHY-3002 : Step(522): len = 226786, overlap = 130.75
PHY-3002 : Step(523): len = 227655, overlap = 130.25
PHY-3002 : Step(524): len = 228419, overlap = 126.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00167459
PHY-3002 : Step(525): len = 230073, overlap = 126.25
PHY-3002 : Step(526): len = 231365, overlap = 125.75
PHY-3002 : Step(527): len = 232743, overlap = 123.25
PHY-3002 : Step(528): len = 233191, overlap = 124.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00269626
PHY-3002 : Step(529): len = 234186, overlap = 122.5
PHY-3002 : Step(530): len = 235213, overlap = 124.5
PHY-3002 : Step(531): len = 236220, overlap = 126
PHY-3002 : Step(532): len = 236576, overlap = 124.25
PHY-3002 : Step(533): len = 237293, overlap = 125.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.338646s wall, 0.202801s user + 0.171601s system = 0.374402s CPU (110.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.456518
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.306243s wall, 1.310408s user + 0.000000s system = 1.310408s CPU (100.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.806314s wall, 0.811205s user + 0.000000s system = 0.811205s CPU (100.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000362356
PHY-3002 : Step(534): len = 239251, overlap = 114.25
PHY-3002 : Step(535): len = 234963, overlap = 113.25
PHY-3002 : Step(536): len = 228971, overlap = 123.75
PHY-3002 : Step(537): len = 225424, overlap = 128
PHY-3002 : Step(538): len = 222893, overlap = 132
PHY-3002 : Step(539): len = 220760, overlap = 136.75
PHY-3002 : Step(540): len = 219881, overlap = 137
PHY-3002 : Step(541): len = 219080, overlap = 139.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000718143
PHY-3002 : Step(542): len = 222699, overlap = 133
PHY-3002 : Step(543): len = 223356, overlap = 131.5
PHY-3002 : Step(544): len = 225284, overlap = 128
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00127008
PHY-3002 : Step(545): len = 227735, overlap = 126.5
PHY-3002 : Step(546): len = 228840, overlap = 122.75
PHY-3002 : Step(547): len = 229778, overlap = 122.75
PHY-3002 : Step(548): len = 230825, overlap = 121.5
PHY-3002 : Step(549): len = 231495, overlap = 120.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00198118
PHY-3002 : Step(550): len = 232806, overlap = 119.25
PHY-3002 : Step(551): len = 233824, overlap = 114
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.201639s wall, 0.202801s user + 0.000000s system = 0.202801s CPU (100.6%)

PHY-3001 : Legalized: Len = 245489, Over = 0
PHY-3001 : Final: Len = 245489, Over = 0
RUN-1003 : finish command "place" in  27.698476s wall, 34.398221s user + 1.544410s system = 35.942630s CPU (129.8%)

RUN-1004 : used memory is 577 MB, reserved memory is 671 MB, peak memory is 688 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2885 to 2187
PHY-1001 : Pin misalignment score is improved from 2187 to 2166
PHY-1001 : Pin misalignment score is improved from 2166 to 2163
PHY-1001 : Pin misalignment score is improved from 2163 to 2161
PHY-1001 : Pin misalignment score is improved from 2161 to 2161
PHY-1001 : Pin local connectivity score is improved from 207 to 0
PHY-1001 : Pin misalignment score is improved from 2250 to 2183
PHY-1001 : Pin misalignment score is improved from 2183 to 2167
PHY-1001 : Pin misalignment score is improved from 2167 to 2167
PHY-1001 : Pin local connectivity score is improved from 69 to 0
PHY-1001 : End pin swap;  3.832957s wall, 3.478822s user + 0.000000s system = 3.478822s CPU (90.8%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2137 instances
RUN-1001 : 1014 mslices, 1015 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5862 nets
RUN-1001 : 3046 nets have 2 pins
RUN-1001 : 2168 nets have [3 - 5] pins
RUN-1001 : 446 nets have [6 - 10] pins
RUN-1001 : 70 nets have [11 - 20] pins
RUN-1001 : 127 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 313928, over cnt = 1730(21%), over = 3451, worst = 9
PHY-1002 : len = 323144, over cnt = 1484(18%), over = 2401, worst = 5
PHY-1002 : len = 331040, over cnt = 1413(17%), over = 1962, worst = 4
PHY-1002 : len = 355432, over cnt = 1051(13%), over = 1170, worst = 3
PHY-1002 : len = 372608, over cnt = 885(11%), over = 921, worst = 2
PHY-1002 : len = 391240, over cnt = 778(9%), over = 794, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25378, tnet num: 5860, tinst num: 2135, tnode num: 31041, tedge num: 42583.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 79 out of 5862 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  6.451649s wall, 6.333641s user + 0.062400s system = 6.396041s CPU (99.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.171388s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (91.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 63192, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End Routed; 0.860426s wall, 0.858005s user + 0.000000s system = 0.858005s CPU (99.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 62920, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.086550s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (72.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 62920, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.008983s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (347.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 62920, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.010098s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (309.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 62920, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 4; 0.010018s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (155.7%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 62904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 5; 0.007888s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (197.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 699928, over cnt = 2145(1%), over = 2247, worst = 3
PHY-1001 : End Routed; 29.802153s wall, 32.760210s user + 0.280802s system = 33.041012s CPU (110.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 628072, over cnt = 1224(0%), over = 1229, worst = 2
PHY-1001 : End DR Iter 1; 21.735012s wall, 21.496938s user + 0.031200s system = 21.528138s CPU (99.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 615352, over cnt = 584(0%), over = 584, worst = 1
PHY-1001 : End DR Iter 2; 8.867196s wall, 8.829657s user + 0.015600s system = 8.845257s CPU (99.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 616160, over cnt = 254(0%), over = 254, worst = 1
PHY-1001 : End DR Iter 3; 5.284142s wall, 5.241634s user + 0.000000s system = 5.241634s CPU (99.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 620808, over cnt = 101(0%), over = 101, worst = 1
PHY-1001 : End DR Iter 4; 1.927572s wall, 1.918812s user + 0.000000s system = 1.918812s CPU (99.5%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 623856, over cnt = 50(0%), over = 50, worst = 1
PHY-1001 : End DR Iter 5; 1.445301s wall, 1.419609s user + 0.000000s system = 1.419609s CPU (98.2%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 627120, over cnt = 21(0%), over = 21, worst = 1
PHY-1001 : End DR Iter 6; 2.349534s wall, 2.324415s user + 0.000000s system = 2.324415s CPU (98.9%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 628720, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 7; 3.225814s wall, 3.182420s user + 0.000000s system = 3.182420s CPU (98.7%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 8; 2.900538s wall, 2.901619s user + 0.000000s system = 2.901619s CPU (100.0%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 9; 2.977938s wall, 2.932819s user + 0.000000s system = 2.932819s CPU (98.5%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 10; 2.801696s wall, 2.776818s user + 0.000000s system = 2.776818s CPU (99.1%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 9; 3.062763s wall, 2.964019s user + 0.015600s system = 2.979619s CPU (97.3%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 10; 3.226117s wall, 3.057620s user + 0.015600s system = 3.073220s CPU (95.3%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 11; 2.839684s wall, 2.839218s user + 0.015600s system = 2.854818s CPU (100.5%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 12; 3.453399s wall, 3.166820s user + 0.000000s system = 3.166820s CPU (91.7%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 13; 4.006368s wall, 3.260421s user + 0.015600s system = 3.276021s CPU (81.8%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 629176, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DC Iter 2; 3.544627s wall, 3.510022s user + 0.000000s system = 3.510022s CPU (99.0%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 629216, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DC Iter 3; 5.449441s wall, 5.397635s user + 0.031200s system = 5.428835s CPU (99.6%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 629496, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 629496
PHY-1001 : End DC Iter 3; 0.326251s wall, 0.327602s user + 0.000000s system = 0.327602s CPU (100.4%)

PHY-1001 : 6 feed throughs used by 6 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  118.317513s wall, 119.340765s user + 0.499203s system = 119.839968s CPU (101.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  128.757955s wall, 129.324829s user + 0.577204s system = 129.902033s CPU (100.9%)

RUN-1004 : used memory is 569 MB, reserved memory is 679 MB, peak memory is 688 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 4053   out of   4480   90.47%
#reg                 2894   out of   4480   64.60%
#le                  4053
  #lut only          1159   out of   4053   28.60%
  #reg only             0   out of   4053    0.00%
  #lut&reg           2894   out of   4053   71.40%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.945239s wall, 2.886019s user + 0.078001s system = 2.964019s CPU (100.6%)

RUN-1004 : used memory is 569 MB, reserved memory is 679 MB, peak memory is 688 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25378, tnet num: 5860, tinst num: 2140, tnode num: 31041, tedge num: 42583.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  4.439400s wall, 4.243227s user + 0.046800s system = 4.290027s CPU (96.6%)

RUN-1004 : used memory is 621 MB, reserved memory is 732 MB, peak memory is 688 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2142
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5862, pip num: 56377
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 938 valid insts, and 159202 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  11.957053s wall, 19.453325s user + 0.046800s system = 19.500125s CPU (163.1%)

RUN-1004 : used memory is 647 MB, reserved memory is 750 MB, peak memory is 688 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.380936s wall, 1.341609s user + 0.031200s system = 1.372809s CPU (99.4%)

RUN-1004 : used memory is 735 MB, reserved memory is 819 MB, peak memory is 738 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.641627s wall, 2.059213s user + 0.436803s system = 2.496016s CPU (9.4%)

RUN-1004 : used memory is 729 MB, reserved memory is 821 MB, peak memory is 739 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.905838s wall, 0.343202s user + 0.078001s system = 0.421203s CPU (6.1%)

RUN-1004 : used memory is 724 MB, reserved memory is 815 MB, peak memory is 739 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.826565s wall, 4.290027s user + 0.592804s system = 4.882831s CPU (13.6%)

RUN-1004 : used memory is 713 MB, reserved memory is 805 MB, peak memory is 739 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(89)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(90)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-8007 ERROR: syntax error near '4' in src/AHB.v(8)
HDL-1007 : Verilog file 'src/AHB.v' ignored due to errors
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(89)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(90)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(89)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(90)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10339/263 useful/useless nets, 9472/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 480 distributor mux.
SYN-1016 : Merged 488 instances.
SYN-1015 : Optimize round 1, 3297 better
SYN-1014 : Optimize round 2
SYN-1032 : 8994/2969 useful/useless nets, 8127/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 552 better
SYN-1014 : Optimize round 3
SYN-1032 : 8994/0 useful/useless nets, 8127/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.849734s wall, 3.666024s user + 0.046800s system = 3.712824s CPU (96.4%)

RUN-1004 : used memory is 471 MB, reserved memory is 621 MB, peak memory is 739 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         4327
  #and                699
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                140
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2736

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1433   |2894   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 10 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.575870s wall, 1.450809s user + 0.093601s system = 1.544410s CPU (98.0%)

RUN-1004 : used memory is 481 MB, reserved memory is 625 MB, peak memory is 739 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9128/2 useful/useless nets, 8264/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11600/0 useful/useless nets, 10736/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 11598/0 useful/useless nets, 10734/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12446/0 useful/useless nets, 11582/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 45571, tnet num: 12437, tinst num: 11557, tnode num: 86074, tedge num: 87005.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.870805s wall, 1.591210s user + 0.015600s system = 1.606810s CPU (85.9%)

RUN-1004 : used memory is 552 MB, reserved memory is 675 MB, peak memory is 739 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12437 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3132 (4.12), #lev = 7 (4.01)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3132 (4.12), #lev = 7 (4.01)
SYN-2581 : Mapping with K=5, #lut = 3132 (4.12), #lev = 7 (4.01)
SYN-3001 : Logic optimization runtime opt =   0.55 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6755 instances into 3132 LUTs, name keeping = 51%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8791/0 useful/useless nets, 7927/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3132 LUT to BLE ...
SYN-4008 : Packed 3132 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 470 SEQ (74942 nodes)...
SYN-4004 : #2: Packed 1209 SEQ (1139050 nodes)...
SYN-4004 : #3: Packed 1438 SEQ (146192 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 258 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3132/4505 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 4050   out of   4480   90.40%
#reg                 2894   out of   4480   64.60%
#le                  4050
  #lut only          1156   out of   4050   28.54%
  #reg only             0   out of   4050    0.00%
  #lut&reg           2894   out of   4050   71.46%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |4050  |4050  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  17.755706s wall, 16.754507s user + 0.234002s system = 16.988509s CPU (95.7%)

RUN-1004 : used memory is 602 MB, reserved memory is 741 MB, peak memory is 739 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 11 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.887029s wall, 2.698817s user + 0.124801s system = 2.823618s CPU (97.8%)

RUN-1004 : used memory is 606 MB, reserved memory is 742 MB, peak memory is 739 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2137 instances
RUN-1001 : 1014 mslices, 1015 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5862 nets
RUN-1001 : 3046 nets have 2 pins
RUN-1001 : 2168 nets have [3 - 5] pins
RUN-1001 : 446 nets have [6 - 10] pins
RUN-1001 : 70 nets have [11 - 20] pins
RUN-1001 : 127 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2135 instances, 2029 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25378, tnet num: 5860, tinst num: 2135, tnode num: 31041, tedge num: 42583.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.369731s wall, 1.372809s user + 0.000000s system = 1.372809s CPU (100.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 936677
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 90%, beta_incr = 0.456518
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(552): len = 537907, overlap = 186.75
PHY-3002 : Step(553): len = 362203, overlap = 251.25
PHY-3002 : Step(554): len = 277323, overlap = 284.5
PHY-3002 : Step(555): len = 220404, overlap = 303.5
PHY-3002 : Step(556): len = 178922, overlap = 318.5
PHY-3002 : Step(557): len = 147480, overlap = 341.25
PHY-3002 : Step(558): len = 116952, overlap = 359.5
PHY-3002 : Step(559): len = 100884, overlap = 369.75
PHY-3002 : Step(560): len = 81352.9, overlap = 385
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.74948e-07
PHY-3002 : Step(561): len = 79342, overlap = 383.75
PHY-3002 : Step(562): len = 80318.8, overlap = 379.75
PHY-3002 : Step(563): len = 89145.5, overlap = 358.75
PHY-3002 : Step(564): len = 85723.3, overlap = 353.75
PHY-3002 : Step(565): len = 85948, overlap = 350.75
PHY-3002 : Step(566): len = 87313.6, overlap = 347.25
PHY-3002 : Step(567): len = 91965, overlap = 344
PHY-3002 : Step(568): len = 95315.4, overlap = 340.75
PHY-3002 : Step(569): len = 95085.5, overlap = 339.5
PHY-3002 : Step(570): len = 94695.8, overlap = 338.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.7499e-06
PHY-3002 : Step(571): len = 98057.2, overlap = 333.25
PHY-3002 : Step(572): len = 100165, overlap = 328.75
PHY-3002 : Step(573): len = 99626.9, overlap = 325.75
PHY-3002 : Step(574): len = 102655, overlap = 323.25
PHY-3002 : Step(575): len = 106579, overlap = 320.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.49979e-06
PHY-3002 : Step(576): len = 106366, overlap = 314.25
PHY-3002 : Step(577): len = 115660, overlap = 290.75
PHY-3002 : Step(578): len = 124793, overlap = 249.5
PHY-3002 : Step(579): len = 123627, overlap = 243.25
PHY-3002 : Step(580): len = 123948, overlap = 243.25
PHY-3002 : Step(581): len = 124305, overlap = 242.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.99958e-06
PHY-3002 : Step(582): len = 128460, overlap = 239.25
PHY-3002 : Step(583): len = 132864, overlap = 237
PHY-3002 : Step(584): len = 132306, overlap = 232.75
PHY-3002 : Step(585): len = 133940, overlap = 228
PHY-3002 : Step(586): len = 137088, overlap = 223.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.39992e-05
PHY-3002 : Step(587): len = 141443, overlap = 220.25
PHY-3002 : Step(588): len = 154395, overlap = 188
PHY-3002 : Step(589): len = 151510, overlap = 181
PHY-3002 : Step(590): len = 152025, overlap = 175.5
PHY-3002 : Step(591): len = 152326, overlap = 172.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.66609e-05
PHY-3002 : Step(592): len = 161162, overlap = 161
PHY-3002 : Step(593): len = 170594, overlap = 154
PHY-3002 : Step(594): len = 167754, overlap = 150.75
PHY-3002 : Step(595): len = 166472, overlap = 148.5
PHY-3002 : Step(596): len = 165671, overlap = 148.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.08843e-05
PHY-3002 : Step(597): len = 171735, overlap = 141.25
PHY-3002 : Step(598): len = 178322, overlap = 132
PHY-3002 : Step(599): len = 176536, overlap = 132.5
PHY-3002 : Step(600): len = 175847, overlap = 133
PHY-3002 : Step(601): len = 175814, overlap = 133.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000101769
PHY-3002 : Step(602): len = 181508, overlap = 130.75
PHY-3002 : Step(603): len = 185304, overlap = 125.75
PHY-3002 : Step(604): len = 185052, overlap = 125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003374s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.456518
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.425901s wall, 1.435209s user + 0.000000s system = 1.435209s CPU (100.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.761112s wall, 0.780005s user + 0.000000s system = 0.780005s CPU (102.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.48397e-05
PHY-3002 : Step(605): len = 182902, overlap = 134.75
PHY-3002 : Step(606): len = 179616, overlap = 130
PHY-3002 : Step(607): len = 176362, overlap = 140.5
PHY-3002 : Step(608): len = 172889, overlap = 148
PHY-3002 : Step(609): len = 169901, overlap = 160.75
PHY-3002 : Step(610): len = 166308, overlap = 170
PHY-3002 : Step(611): len = 162921, overlap = 176
PHY-3002 : Step(612): len = 160318, overlap = 185.25
PHY-3002 : Step(613): len = 159089, overlap = 183.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.92533e-05
PHY-3002 : Step(614): len = 168730, overlap = 162.25
PHY-3002 : Step(615): len = 175963, overlap = 152
PHY-3002 : Step(616): len = 175484, overlap = 147.75
PHY-3002 : Step(617): len = 175832, overlap = 146
PHY-3002 : Step(618): len = 176354, overlap = 140.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.67193e-05
PHY-3002 : Step(619): len = 184299, overlap = 125
PHY-3002 : Step(620): len = 189468, overlap = 118
PHY-3002 : Step(621): len = 190533, overlap = 117.5
PHY-3002 : Step(622): len = 191999, overlap = 119.75
PHY-3002 : Step(623): len = 193027, overlap = 120.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000113439
PHY-3002 : Step(624): len = 198835, overlap = 115.25
PHY-3002 : Step(625): len = 202248, overlap = 115.75
PHY-3002 : Step(626): len = 203725, overlap = 118.75
PHY-3002 : Step(627): len = 204657, overlap = 120.5
PHY-3002 : Step(628): len = 204652, overlap = 124.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000226877
PHY-3002 : Step(629): len = 210030, overlap = 120.5
PHY-3002 : Step(630): len = 212820, overlap = 117
PHY-3002 : Step(631): len = 214998, overlap = 116
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.456518
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.443525s wall, 1.466409s user + 0.000000s system = 1.466409s CPU (101.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.841674s wall, 0.842405s user + 0.000000s system = 0.842405s CPU (100.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.58196e-05
PHY-3002 : Step(632): len = 216487, overlap = 191
PHY-3002 : Step(633): len = 214748, overlap = 170
PHY-3002 : Step(634): len = 210581, overlap = 162
PHY-3002 : Step(635): len = 203199, overlap = 169
PHY-3002 : Step(636): len = 195547, overlap = 185
PHY-3002 : Step(637): len = 189680, overlap = 189.75
PHY-3002 : Step(638): len = 184687, overlap = 192.75
PHY-3002 : Step(639): len = 180819, overlap = 198.5
PHY-3002 : Step(640): len = 177701, overlap = 201
PHY-3002 : Step(641): len = 175869, overlap = 209.25
PHY-3002 : Step(642): len = 174380, overlap = 211.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000151639
PHY-3002 : Step(643): len = 182209, overlap = 196
PHY-3002 : Step(644): len = 186547, overlap = 185.5
PHY-3002 : Step(645): len = 189713, overlap = 178.25
PHY-3002 : Step(646): len = 190326, overlap = 175.25
PHY-3002 : Step(647): len = 190806, overlap = 176.5
PHY-3002 : Step(648): len = 191470, overlap = 178
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000284251
PHY-3002 : Step(649): len = 197982, overlap = 168.75
PHY-3002 : Step(650): len = 201338, overlap = 156.5
PHY-3002 : Step(651): len = 205279, overlap = 157.75
PHY-3002 : Step(652): len = 207440, overlap = 153.5
PHY-3002 : Step(653): len = 208081, overlap = 153.75
PHY-3002 : Step(654): len = 208992, overlap = 151.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000549196
PHY-3002 : Step(655): len = 213407, overlap = 147.5
PHY-3002 : Step(656): len = 214860, overlap = 145
PHY-3002 : Step(657): len = 218851, overlap = 142.25
PHY-3002 : Step(658): len = 219770, overlap = 137.5
PHY-3002 : Step(659): len = 220160, overlap = 139
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00102313
PHY-3002 : Step(660): len = 223461, overlap = 134.5
PHY-3002 : Step(661): len = 224635, overlap = 131.75
PHY-3002 : Step(662): len = 226786, overlap = 130.75
PHY-3002 : Step(663): len = 227655, overlap = 130.25
PHY-3002 : Step(664): len = 228419, overlap = 126.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00167459
PHY-3002 : Step(665): len = 230073, overlap = 126.25
PHY-3002 : Step(666): len = 231365, overlap = 125.75
PHY-3002 : Step(667): len = 232743, overlap = 123.25
PHY-3002 : Step(668): len = 233191, overlap = 124.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00269626
PHY-3002 : Step(669): len = 234186, overlap = 122.5
PHY-3002 : Step(670): len = 235213, overlap = 124.5
PHY-3002 : Step(671): len = 236220, overlap = 126
PHY-3002 : Step(672): len = 236576, overlap = 124.25
PHY-3002 : Step(673): len = 237293, overlap = 125.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.435211s wall, 0.249602s user + 0.140401s system = 0.390002s CPU (89.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.456518
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.360979s wall, 1.357209s user + 0.000000s system = 1.357209s CPU (99.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.827384s wall, 0.811205s user + 0.046800s system = 0.858005s CPU (103.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000362356
PHY-3002 : Step(674): len = 239251, overlap = 114.25
PHY-3002 : Step(675): len = 234963, overlap = 113.25
PHY-3002 : Step(676): len = 228971, overlap = 123.75
PHY-3002 : Step(677): len = 225424, overlap = 128
PHY-3002 : Step(678): len = 222893, overlap = 132
PHY-3002 : Step(679): len = 220760, overlap = 136.75
PHY-3002 : Step(680): len = 219881, overlap = 137
PHY-3002 : Step(681): len = 219080, overlap = 139.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000718143
PHY-3002 : Step(682): len = 222699, overlap = 133
PHY-3002 : Step(683): len = 223356, overlap = 131.5
PHY-3002 : Step(684): len = 225284, overlap = 128
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00127008
PHY-3002 : Step(685): len = 227735, overlap = 126.5
PHY-3002 : Step(686): len = 228840, overlap = 122.75
PHY-3002 : Step(687): len = 229778, overlap = 122.75
PHY-3002 : Step(688): len = 230825, overlap = 121.5
PHY-3002 : Step(689): len = 231495, overlap = 120.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00198118
PHY-3002 : Step(690): len = 232806, overlap = 119.25
PHY-3002 : Step(691): len = 233824, overlap = 114
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.200249s wall, 0.202801s user + 0.000000s system = 0.202801s CPU (101.3%)

PHY-3001 : Legalized: Len = 245489, Over = 0
PHY-3001 : Final: Len = 245489, Over = 0
RUN-1003 : finish command "place" in  27.384292s wall, 34.289020s user + 1.950012s system = 36.239032s CPU (132.3%)

RUN-1004 : used memory is 606 MB, reserved memory is 742 MB, peak memory is 739 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2885 to 2187
PHY-1001 : Pin misalignment score is improved from 2187 to 2166
PHY-1001 : Pin misalignment score is improved from 2166 to 2163
PHY-1001 : Pin misalignment score is improved from 2163 to 2161
PHY-1001 : Pin misalignment score is improved from 2161 to 2161
PHY-1001 : Pin local connectivity score is improved from 207 to 0
PHY-1001 : Pin misalignment score is improved from 2250 to 2183
PHY-1001 : Pin misalignment score is improved from 2183 to 2167
PHY-1001 : Pin misalignment score is improved from 2167 to 2167
PHY-1001 : Pin local connectivity score is improved from 69 to 0
PHY-1001 : End pin swap;  3.665972s wall, 3.666024s user + 0.015600s system = 3.681624s CPU (100.4%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2137 instances
RUN-1001 : 1014 mslices, 1015 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5862 nets
RUN-1001 : 3046 nets have 2 pins
RUN-1001 : 2168 nets have [3 - 5] pins
RUN-1001 : 446 nets have [6 - 10] pins
RUN-1001 : 70 nets have [11 - 20] pins
RUN-1001 : 127 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 313928, over cnt = 1730(21%), over = 3451, worst = 9
PHY-1002 : len = 323144, over cnt = 1484(18%), over = 2401, worst = 5
PHY-1002 : len = 331040, over cnt = 1413(17%), over = 1962, worst = 4
PHY-1002 : len = 355432, over cnt = 1051(13%), over = 1170, worst = 3
PHY-1002 : len = 372608, over cnt = 885(11%), over = 921, worst = 2
PHY-1002 : len = 391240, over cnt = 778(9%), over = 794, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25378, tnet num: 5860, tinst num: 2135, tnode num: 31041, tedge num: 42583.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 79 out of 5862 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  6.476902s wall, 6.411641s user + 0.015600s system = 6.427241s CPU (99.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.123522s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (101.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 63192, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End Routed; 0.917337s wall, 0.936006s user + 0.000000s system = 0.936006s CPU (102.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 62920, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.087047s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (125.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 62920, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.008553s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (364.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 62920, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.008135s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 62920, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 4; 0.010287s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (303.3%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 62904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 5; 0.009916s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (157.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 699928, over cnt = 2145(1%), over = 2247, worst = 3
PHY-1001 : End Routed; 32.559243s wall, 34.523021s user + 0.202801s system = 34.725823s CPU (106.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 628072, over cnt = 1224(0%), over = 1229, worst = 2
PHY-1001 : End DR Iter 1; 26.858267s wall, 24.258156s user + 0.124801s system = 24.382956s CPU (90.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 615352, over cnt = 584(0%), over = 584, worst = 1
PHY-1001 : End DR Iter 2; 9.054459s wall, 8.970057s user + 0.015600s system = 8.985658s CPU (99.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 616160, over cnt = 254(0%), over = 254, worst = 1
PHY-1001 : End DR Iter 3; 5.223376s wall, 5.210433s user + 0.000000s system = 5.210433s CPU (99.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 620808, over cnt = 101(0%), over = 101, worst = 1
PHY-1001 : End DR Iter 4; 2.255374s wall, 2.184014s user + 0.000000s system = 2.184014s CPU (96.8%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 623856, over cnt = 50(0%), over = 50, worst = 1
PHY-1001 : End DR Iter 5; 1.330872s wall, 1.357209s user + 0.000000s system = 1.357209s CPU (102.0%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 627120, over cnt = 21(0%), over = 21, worst = 1
PHY-1001 : End DR Iter 6; 2.451516s wall, 2.418016s user + 0.000000s system = 2.418016s CPU (98.6%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 628720, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 7; 3.104098s wall, 3.088820s user + 0.000000s system = 3.088820s CPU (99.5%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 8; 3.257260s wall, 3.026419s user + 0.000000s system = 3.026419s CPU (92.9%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 9; 3.200117s wall, 2.886019s user + 0.000000s system = 2.886019s CPU (90.2%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 10; 2.898326s wall, 2.808018s user + 0.000000s system = 2.808018s CPU (96.9%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 9; 3.090587s wall, 3.010819s user + 0.000000s system = 3.010819s CPU (97.4%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 10; 2.851361s wall, 2.854818s user + 0.000000s system = 2.854818s CPU (100.1%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 11; 3.160239s wall, 2.948419s user + 0.000000s system = 2.948419s CPU (93.3%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 12; 3.054043s wall, 2.995219s user + 0.000000s system = 2.995219s CPU (98.1%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 13; 3.125163s wall, 2.979619s user + 0.000000s system = 2.979619s CPU (95.3%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
RUN-1003 : finish command "route" in  125.798151s wall, 123.615192s user + 0.592804s system = 124.207996s CPU (98.7%)

RUN-1004 : used memory is 653 MB, reserved memory is 787 MB, peak memory is 739 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(89)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(90)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(89)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(90)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10339/263 useful/useless nets, 9472/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 480 distributor mux.
SYN-1016 : Merged 488 instances.
SYN-1015 : Optimize round 1, 3297 better
SYN-1014 : Optimize round 2
SYN-1032 : 8994/2969 useful/useless nets, 8127/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 552 better
SYN-1014 : Optimize round 3
SYN-1032 : 8994/0 useful/useless nets, 8127/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.186187s wall, 3.900025s user + 0.062400s system = 3.962425s CPU (94.7%)

RUN-1004 : used memory is 448 MB, reserved memory is 590 MB, peak memory is 739 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         4327
  #and                699
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                140
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2736

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1433   |2894   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 12 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.725943s wall, 1.560010s user + 0.171601s system = 1.731611s CPU (100.3%)

RUN-1004 : used memory is 466 MB, reserved memory is 595 MB, peak memory is 739 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9128/2 useful/useless nets, 8264/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11600/0 useful/useless nets, 10736/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 11598/0 useful/useless nets, 10734/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12446/0 useful/useless nets, 11582/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 45571, tnet num: 12437, tinst num: 11557, tnode num: 86074, tedge num: 87005.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.575777s wall, 1.435209s user + 0.031200s system = 1.466409s CPU (93.1%)

RUN-1004 : used memory is 507 MB, reserved memory is 626 MB, peak memory is 739 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12437 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3132 (4.12), #lev = 7 (4.01)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3132 (4.12), #lev = 7 (4.01)
SYN-2581 : Mapping with K=5, #lut = 3132 (4.12), #lev = 7 (4.01)
SYN-3001 : Logic optimization runtime opt =   0.58 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6755 instances into 3132 LUTs, name keeping = 51%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8791/0 useful/useless nets, 7927/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3132 LUT to BLE ...
SYN-4008 : Packed 3132 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 470 SEQ (74942 nodes)...
SYN-4004 : #2: Packed 1209 SEQ (1139050 nodes)...
SYN-4004 : #3: Packed 1438 SEQ (146192 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 258 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3132/4505 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 4050   out of   4480   90.40%
#reg                 2894   out of   4480   64.60%
#le                  4050
  #lut only          1156   out of   4050   28.54%
  #reg only             0   out of   4050    0.00%
  #lut&reg           2894   out of   4050   71.46%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |4050  |4050  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  17.622536s wall, 16.816908s user + 0.187201s system = 17.004109s CPU (96.5%)

RUN-1004 : used memory is 608 MB, reserved memory is 727 MB, peak memory is 739 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 13 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  3.006580s wall, 2.761218s user + 0.093601s system = 2.854818s CPU (95.0%)

RUN-1004 : used memory is 611 MB, reserved memory is 727 MB, peak memory is 739 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2137 instances
RUN-1001 : 1014 mslices, 1015 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5862 nets
RUN-1001 : 3046 nets have 2 pins
RUN-1001 : 2168 nets have [3 - 5] pins
RUN-1001 : 446 nets have [6 - 10] pins
RUN-1001 : 70 nets have [11 - 20] pins
RUN-1001 : 127 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2135 instances, 2029 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25378, tnet num: 5860, tinst num: 2135, tnode num: 31041, tedge num: 42583.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.293327s wall, 1.294808s user + 0.031200s system = 1.326008s CPU (102.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 936677
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 90%, beta_incr = 0.456518
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(692): len = 537907, overlap = 186.75
PHY-3002 : Step(693): len = 362203, overlap = 251.25
PHY-3002 : Step(694): len = 277323, overlap = 284.5
PHY-3002 : Step(695): len = 220404, overlap = 303.5
PHY-3002 : Step(696): len = 178922, overlap = 318.5
PHY-3002 : Step(697): len = 147480, overlap = 341.25
PHY-3002 : Step(698): len = 116952, overlap = 359.5
PHY-3002 : Step(699): len = 100884, overlap = 369.75
PHY-3002 : Step(700): len = 81352.9, overlap = 385
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.74948e-07
PHY-3002 : Step(701): len = 79342, overlap = 383.75
PHY-3002 : Step(702): len = 80318.8, overlap = 379.75
PHY-3002 : Step(703): len = 89145.5, overlap = 358.75
PHY-3002 : Step(704): len = 85723.3, overlap = 353.75
PHY-3002 : Step(705): len = 85948, overlap = 350.75
PHY-3002 : Step(706): len = 87313.6, overlap = 347.25
PHY-3002 : Step(707): len = 91965, overlap = 344
PHY-3002 : Step(708): len = 95315.4, overlap = 340.75
PHY-3002 : Step(709): len = 95085.5, overlap = 339.5
PHY-3002 : Step(710): len = 94695.8, overlap = 338.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.7499e-06
PHY-3002 : Step(711): len = 98057.2, overlap = 333.25
PHY-3002 : Step(712): len = 100165, overlap = 328.75
PHY-3002 : Step(713): len = 99626.9, overlap = 325.75
PHY-3002 : Step(714): len = 102655, overlap = 323.25
PHY-3002 : Step(715): len = 106579, overlap = 320.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.49979e-06
PHY-3002 : Step(716): len = 106366, overlap = 314.25
PHY-3002 : Step(717): len = 115660, overlap = 290.75
PHY-3002 : Step(718): len = 124793, overlap = 249.5
PHY-3002 : Step(719): len = 123627, overlap = 243.25
PHY-3002 : Step(720): len = 123948, overlap = 243.25
PHY-3002 : Step(721): len = 124305, overlap = 242.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.99958e-06
PHY-3002 : Step(722): len = 128460, overlap = 239.25
PHY-3002 : Step(723): len = 132864, overlap = 237
PHY-3002 : Step(724): len = 132306, overlap = 232.75
PHY-3002 : Step(725): len = 133940, overlap = 228
PHY-3002 : Step(726): len = 137088, overlap = 223.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.39992e-05
PHY-3002 : Step(727): len = 141443, overlap = 220.25
PHY-3002 : Step(728): len = 154395, overlap = 188
PHY-3002 : Step(729): len = 151510, overlap = 181
PHY-3002 : Step(730): len = 152025, overlap = 175.5
PHY-3002 : Step(731): len = 152326, overlap = 172.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.66609e-05
PHY-3002 : Step(732): len = 161162, overlap = 161
PHY-3002 : Step(733): len = 170594, overlap = 154
PHY-3002 : Step(734): len = 167754, overlap = 150.75
PHY-3002 : Step(735): len = 166472, overlap = 148.5
PHY-3002 : Step(736): len = 165671, overlap = 148.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.08843e-05
PHY-3002 : Step(737): len = 171735, overlap = 141.25
PHY-3002 : Step(738): len = 178322, overlap = 132
PHY-3002 : Step(739): len = 176536, overlap = 132.5
PHY-3002 : Step(740): len = 175847, overlap = 133
PHY-3002 : Step(741): len = 175814, overlap = 133.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000101769
PHY-3002 : Step(742): len = 181508, overlap = 130.75
PHY-3002 : Step(743): len = 185304, overlap = 125.75
PHY-3002 : Step(744): len = 185052, overlap = 125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003246s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.456518
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.611177s wall, 1.606810s user + 0.000000s system = 1.606810s CPU (99.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.893784s wall, 0.904806s user + 0.015600s system = 0.920406s CPU (103.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.48397e-05
PHY-3002 : Step(745): len = 182902, overlap = 134.75
PHY-3002 : Step(746): len = 179616, overlap = 130
PHY-3002 : Step(747): len = 176362, overlap = 140.5
PHY-3002 : Step(748): len = 172889, overlap = 148
PHY-3002 : Step(749): len = 169901, overlap = 160.75
PHY-3002 : Step(750): len = 166308, overlap = 170
PHY-3002 : Step(751): len = 162921, overlap = 176
PHY-3002 : Step(752): len = 160318, overlap = 185.25
PHY-3002 : Step(753): len = 159089, overlap = 183.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.92533e-05
PHY-3002 : Step(754): len = 168730, overlap = 162.25
PHY-3002 : Step(755): len = 175963, overlap = 152
PHY-3002 : Step(756): len = 175484, overlap = 147.75
PHY-3002 : Step(757): len = 175832, overlap = 146
PHY-3002 : Step(758): len = 176354, overlap = 140.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.67193e-05
PHY-3002 : Step(759): len = 184299, overlap = 125
PHY-3002 : Step(760): len = 189468, overlap = 118
PHY-3002 : Step(761): len = 190533, overlap = 117.5
PHY-3002 : Step(762): len = 191999, overlap = 119.75
PHY-3002 : Step(763): len = 193027, overlap = 120.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000113439
PHY-3002 : Step(764): len = 198835, overlap = 115.25
PHY-3002 : Step(765): len = 202248, overlap = 115.75
PHY-3002 : Step(766): len = 203725, overlap = 118.75
PHY-3002 : Step(767): len = 204657, overlap = 120.5
PHY-3002 : Step(768): len = 204652, overlap = 124.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000226877
PHY-3002 : Step(769): len = 210030, overlap = 120.5
PHY-3002 : Step(770): len = 212820, overlap = 117
PHY-3002 : Step(771): len = 214998, overlap = 116
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.456518
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.898022s wall, 1.794012s user + 0.000000s system = 1.794012s CPU (94.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.828260s wall, 0.826805s user + 0.000000s system = 0.826805s CPU (99.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.58196e-05
PHY-3002 : Step(772): len = 216487, overlap = 191
PHY-3002 : Step(773): len = 214748, overlap = 170
PHY-3002 : Step(774): len = 210581, overlap = 162
PHY-3002 : Step(775): len = 203199, overlap = 169
PHY-3002 : Step(776): len = 195547, overlap = 185
PHY-3002 : Step(777): len = 189680, overlap = 189.75
PHY-3002 : Step(778): len = 184687, overlap = 192.75
PHY-3002 : Step(779): len = 180819, overlap = 198.5
PHY-3002 : Step(780): len = 177701, overlap = 201
PHY-3002 : Step(781): len = 175869, overlap = 209.25
PHY-3002 : Step(782): len = 174380, overlap = 211.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000151639
PHY-3002 : Step(783): len = 182209, overlap = 196
PHY-3002 : Step(784): len = 186547, overlap = 185.5
PHY-3002 : Step(785): len = 189713, overlap = 178.25
PHY-3002 : Step(786): len = 190326, overlap = 175.25
PHY-3002 : Step(787): len = 190806, overlap = 176.5
PHY-3002 : Step(788): len = 191470, overlap = 178
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000284251
PHY-3002 : Step(789): len = 197982, overlap = 168.75
PHY-3002 : Step(790): len = 201338, overlap = 156.5
PHY-3002 : Step(791): len = 205279, overlap = 157.75
PHY-3002 : Step(792): len = 207440, overlap = 153.5
PHY-3002 : Step(793): len = 208081, overlap = 153.75
PHY-3002 : Step(794): len = 208992, overlap = 151.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000549196
PHY-3002 : Step(795): len = 213407, overlap = 147.5
PHY-3002 : Step(796): len = 214860, overlap = 145
PHY-3002 : Step(797): len = 218851, overlap = 142.25
PHY-3002 : Step(798): len = 219770, overlap = 137.5
PHY-3002 : Step(799): len = 220160, overlap = 139
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00102313
PHY-3002 : Step(800): len = 223461, overlap = 134.5
PHY-3002 : Step(801): len = 224635, overlap = 131.75
PHY-3002 : Step(802): len = 226786, overlap = 130.75
PHY-3002 : Step(803): len = 227655, overlap = 130.25
PHY-3002 : Step(804): len = 228419, overlap = 126.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00167459
PHY-3002 : Step(805): len = 230073, overlap = 126.25
PHY-3002 : Step(806): len = 231365, overlap = 125.75
PHY-3002 : Step(807): len = 232743, overlap = 123.25
PHY-3002 : Step(808): len = 233191, overlap = 124.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00269626
PHY-3002 : Step(809): len = 234186, overlap = 122.5
PHY-3002 : Step(810): len = 235213, overlap = 124.5
PHY-3002 : Step(811): len = 236220, overlap = 126
PHY-3002 : Step(812): len = 236576, overlap = 124.25
PHY-3002 : Step(813): len = 237293, overlap = 125.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.321792s wall, 0.265202s user + 0.171601s system = 0.436803s CPU (135.7%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.456518
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.433590s wall, 1.404009s user + 0.000000s system = 1.404009s CPU (97.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.816842s wall, 0.826805s user + 0.000000s system = 0.826805s CPU (101.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000362356
PHY-3002 : Step(814): len = 239251, overlap = 114.25
PHY-3002 : Step(815): len = 234963, overlap = 113.25
PHY-3002 : Step(816): len = 228971, overlap = 123.75
PHY-3002 : Step(817): len = 225424, overlap = 128
PHY-3002 : Step(818): len = 222893, overlap = 132
PHY-3002 : Step(819): len = 220760, overlap = 136.75
PHY-3002 : Step(820): len = 219881, overlap = 137
PHY-3002 : Step(821): len = 219080, overlap = 139.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000718143
PHY-3002 : Step(822): len = 222699, overlap = 133
PHY-3002 : Step(823): len = 223356, overlap = 131.5
PHY-3002 : Step(824): len = 225284, overlap = 128
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00127008
PHY-3002 : Step(825): len = 227735, overlap = 126.5
PHY-3002 : Step(826): len = 228840, overlap = 122.75
PHY-3002 : Step(827): len = 229778, overlap = 122.75
PHY-3002 : Step(828): len = 230825, overlap = 121.5
PHY-3002 : Step(829): len = 231495, overlap = 120.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00198118
PHY-3002 : Step(830): len = 232806, overlap = 119.25
PHY-3002 : Step(831): len = 233824, overlap = 114
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.197904s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (94.6%)

PHY-3001 : Legalized: Len = 245489, Over = 0
PHY-3001 : Final: Len = 245489, Over = 0
RUN-1003 : finish command "place" in  27.752813s wall, 35.334226s user + 1.450809s system = 36.785036s CPU (132.5%)

RUN-1004 : used memory is 613 MB, reserved memory is 728 MB, peak memory is 739 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2885 to 2187
PHY-1001 : Pin misalignment score is improved from 2187 to 2166
PHY-1001 : Pin misalignment score is improved from 2166 to 2163
PHY-1001 : Pin misalignment score is improved from 2163 to 2161
PHY-1001 : Pin misalignment score is improved from 2161 to 2161
PHY-1001 : Pin local connectivity score is improved from 207 to 0
PHY-1001 : Pin misalignment score is improved from 2250 to 2183
PHY-1001 : Pin misalignment score is improved from 2183 to 2167
PHY-1001 : Pin misalignment score is improved from 2167 to 2167
PHY-1001 : Pin local connectivity score is improved from 69 to 0
PHY-1001 : End pin swap;  3.842094s wall, 3.790824s user + 0.015600s system = 3.806424s CPU (99.1%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2137 instances
RUN-1001 : 1014 mslices, 1015 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5862 nets
RUN-1001 : 3046 nets have 2 pins
RUN-1001 : 2168 nets have [3 - 5] pins
RUN-1001 : 446 nets have [6 - 10] pins
RUN-1001 : 70 nets have [11 - 20] pins
RUN-1001 : 127 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 313928, over cnt = 1730(21%), over = 3451, worst = 9
PHY-1002 : len = 323144, over cnt = 1484(18%), over = 2401, worst = 5
PHY-1002 : len = 331040, over cnt = 1413(17%), over = 1962, worst = 4
PHY-1002 : len = 355432, over cnt = 1051(13%), over = 1170, worst = 3
PHY-1002 : len = 372608, over cnt = 885(11%), over = 921, worst = 2
PHY-1002 : len = 391240, over cnt = 778(9%), over = 794, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25378, tnet num: 5860, tinst num: 2135, tnode num: 31041, tedge num: 42583.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 79 out of 5862 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  6.801816s wall, 6.442841s user + 0.015600s system = 6.458441s CPU (95.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.123806s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (100.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 63192, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End Routed; 1.038868s wall, 0.936006s user + 0.000000s system = 0.936006s CPU (90.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 62920, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.099159s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (94.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 62920, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.018996s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (82.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 62920, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.014596s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 62920, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 4; 0.012397s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (251.7%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 62904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 5; 0.009559s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (163.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 699928, over cnt = 2145(1%), over = 2247, worst = 3
PHY-1001 : End Routed; 30.952725s wall, 34.554221s user + 0.093601s system = 34.647822s CPU (111.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 628072, over cnt = 1224(0%), over = 1229, worst = 2
PHY-1001 : End DR Iter 1; 22.462366s wall, 21.980541s user + 0.031200s system = 22.011741s CPU (98.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 615352, over cnt = 584(0%), over = 584, worst = 1
PHY-1001 : End DR Iter 2; 8.899826s wall, 8.751656s user + 0.000000s system = 8.751656s CPU (98.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 616160, over cnt = 254(0%), over = 254, worst = 1
PHY-1001 : End DR Iter 3; 5.466726s wall, 5.257234s user + 0.000000s system = 5.257234s CPU (96.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 620808, over cnt = 101(0%), over = 101, worst = 1
PHY-1001 : End DR Iter 4; 2.024525s wall, 2.012413s user + 0.000000s system = 2.012413s CPU (99.4%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 623856, over cnt = 50(0%), over = 50, worst = 1
PHY-1001 : End DR Iter 5; 1.365020s wall, 1.388409s user + 0.000000s system = 1.388409s CPU (101.7%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 627120, over cnt = 21(0%), over = 21, worst = 1
PHY-1001 : End DR Iter 6; 2.602164s wall, 2.527216s user + 0.000000s system = 2.527216s CPU (97.1%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 628720, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 7; 3.319202s wall, 3.260421s user + 0.015600s system = 3.276021s CPU (98.7%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 8; 3.937180s wall, 3.369622s user + 0.031200s system = 3.400822s CPU (86.4%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 9; 3.257665s wall, 2.932819s user + 0.000000s system = 2.932819s CPU (90.0%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 10; 3.083065s wall, 2.917219s user + 0.000000s system = 2.917219s CPU (94.6%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 9; 3.126684s wall, 3.026419s user + 0.000000s system = 3.026419s CPU (96.8%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 10; 3.071523s wall, 3.026419s user + 0.000000s system = 3.026419s CPU (98.5%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 11; 2.912120s wall, 2.886019s user + 0.000000s system = 2.886019s CPU (99.1%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 12; 3.215851s wall, 2.964019s user + 0.000000s system = 2.964019s CPU (92.2%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 13; 3.356420s wall, 2.964019s user + 0.000000s system = 2.964019s CPU (88.3%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 629176, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DC Iter 2; 3.921625s wall, 3.666024s user + 0.000000s system = 3.666024s CPU (93.5%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 629216, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DC Iter 3; 6.672071s wall, 5.818837s user + 0.015600s system = 5.834437s CPU (87.4%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 629496, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 629496
PHY-1001 : End DC Iter 3; 0.321799s wall, 0.343202s user + 0.000000s system = 0.343202s CPU (106.7%)

PHY-1001 : 6 feed throughs used by 6 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  123.239110s wall, 122.601186s user + 0.265202s system = 122.866388s CPU (99.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  134.033031s wall, 132.990852s user + 0.296402s system = 133.287254s CPU (99.4%)

RUN-1004 : used memory is 621 MB, reserved memory is 734 MB, peak memory is 739 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 4053   out of   4480   90.47%
#reg                 2894   out of   4480   64.60%
#le                  4053
  #lut only          1159   out of   4053   28.60%
  #reg only             0   out of   4053    0.00%
  #lut&reg           2894   out of   4053   71.40%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  3.191444s wall, 2.932819s user + 0.093601s system = 3.026419s CPU (94.8%)

RUN-1004 : used memory is 621 MB, reserved memory is 734 MB, peak memory is 739 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25378, tnet num: 5860, tinst num: 2140, tnode num: 31041, tedge num: 42583.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  4.511120s wall, 4.212027s user + 0.078001s system = 4.290027s CPU (95.1%)

RUN-1004 : used memory is 653 MB, reserved memory is 772 MB, peak memory is 739 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2142
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5862, pip num: 56377
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 938 valid insts, and 159202 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  13.288260s wall, 20.467331s user + 0.062400s system = 20.529732s CPU (154.5%)

RUN-1004 : used memory is 670 MB, reserved memory is 776 MB, peak memory is 739 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  2.138471s wall, 1.450809s user + 0.171601s system = 1.622410s CPU (75.9%)

RUN-1004 : used memory is 768 MB, reserved memory is 862 MB, peak memory is 771 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.483125s wall, 2.230814s user + 0.405603s system = 2.636417s CPU (10.0%)

RUN-1004 : used memory is 709 MB, reserved memory is 863 MB, peak memory is 772 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.797810s wall, 0.280802s user + 0.093601s system = 0.374402s CPU (5.5%)

RUN-1004 : used memory is 712 MB, reserved memory is 866 MB, peak memory is 772 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  36.302488s wall, 4.477229s user + 0.702005s system = 5.179233s CPU (14.3%)

RUN-1004 : used memory is 702 MB, reserved memory is 856 MB, peak memory is 772 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(89)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(90)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(89)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(90)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10339/263 useful/useless nets, 9472/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 480 distributor mux.
SYN-1016 : Merged 488 instances.
SYN-1015 : Optimize round 1, 3297 better
SYN-1014 : Optimize round 2
SYN-1032 : 8994/2969 useful/useless nets, 8127/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 552 better
SYN-1014 : Optimize round 3
SYN-1032 : 8994/0 useful/useless nets, 8127/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.966681s wall, 3.868825s user + 0.000000s system = 3.868825s CPU (97.5%)

RUN-1004 : used memory is 507 MB, reserved memory is 651 MB, peak memory is 772 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         4327
  #and                699
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                140
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2736

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1433   |2894   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 14 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.856146s wall, 1.622410s user + 0.124801s system = 1.747211s CPU (94.1%)

RUN-1004 : used memory is 518 MB, reserved memory is 655 MB, peak memory is 772 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9128/2 useful/useless nets, 8264/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11600/0 useful/useless nets, 10736/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 11598/0 useful/useless nets, 10734/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12446/0 useful/useless nets, 11582/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 45571, tnet num: 12437, tinst num: 11557, tnode num: 86074, tedge num: 87005.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.523314s wall, 1.435209s user + 0.046800s system = 1.482009s CPU (97.3%)

RUN-1004 : used memory is 535 MB, reserved memory is 661 MB, peak memory is 772 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12437 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3132 (4.12), #lev = 7 (4.01)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3132 (4.12), #lev = 7 (4.01)
SYN-2581 : Mapping with K=5, #lut = 3132 (4.12), #lev = 7 (4.01)
SYN-3001 : Logic optimization runtime opt =   0.62 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6755 instances into 3132 LUTs, name keeping = 51%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8791/0 useful/useless nets, 7927/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3132 LUT to BLE ...
SYN-4008 : Packed 3132 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 470 SEQ (74942 nodes)...
SYN-4004 : #2: Packed 1209 SEQ (1139050 nodes)...
SYN-4004 : #3: Packed 1438 SEQ (146192 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 258 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3132/4505 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 4050   out of   4480   90.40%
#reg                 2894   out of   4480   64.60%
#le                  4050
  #lut only          1156   out of   4050   28.54%
  #reg only             0   out of   4050    0.00%
  #lut&reg           2894   out of   4050   71.46%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |4050  |4050  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  17.297563s wall, 16.692107s user + 0.265202s system = 16.957309s CPU (98.0%)

RUN-1004 : used memory is 632 MB, reserved memory is 750 MB, peak memory is 772 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 15 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  3.066773s wall, 2.870418s user + 0.140401s system = 3.010819s CPU (98.2%)

RUN-1004 : used memory is 632 MB, reserved memory is 750 MB, peak memory is 772 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2137 instances
RUN-1001 : 1014 mslices, 1015 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5862 nets
RUN-1001 : 3046 nets have 2 pins
RUN-1001 : 2168 nets have [3 - 5] pins
RUN-1001 : 446 nets have [6 - 10] pins
RUN-1001 : 70 nets have [11 - 20] pins
RUN-1001 : 127 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2135 instances, 2029 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25378, tnet num: 5860, tinst num: 2135, tnode num: 31041, tedge num: 42583.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.212102s wall, 1.216808s user + 0.000000s system = 1.216808s CPU (100.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 936677
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 90%, beta_incr = 0.456518
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(832): len = 537907, overlap = 186.75
PHY-3002 : Step(833): len = 362203, overlap = 251.25
PHY-3002 : Step(834): len = 277323, overlap = 284.5
PHY-3002 : Step(835): len = 220404, overlap = 303.5
PHY-3002 : Step(836): len = 178922, overlap = 318.5
PHY-3002 : Step(837): len = 147480, overlap = 341.25
PHY-3002 : Step(838): len = 116952, overlap = 359.5
PHY-3002 : Step(839): len = 100884, overlap = 369.75
PHY-3002 : Step(840): len = 81352.9, overlap = 385
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.74948e-07
PHY-3002 : Step(841): len = 79342, overlap = 383.75
PHY-3002 : Step(842): len = 80318.8, overlap = 379.75
PHY-3002 : Step(843): len = 89145.5, overlap = 358.75
PHY-3002 : Step(844): len = 85723.3, overlap = 353.75
PHY-3002 : Step(845): len = 85948, overlap = 350.75
PHY-3002 : Step(846): len = 87313.6, overlap = 347.25
PHY-3002 : Step(847): len = 91965, overlap = 344
PHY-3002 : Step(848): len = 95315.4, overlap = 340.75
PHY-3002 : Step(849): len = 95085.5, overlap = 339.5
PHY-3002 : Step(850): len = 94695.8, overlap = 338.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.7499e-06
PHY-3002 : Step(851): len = 98057.2, overlap = 333.25
PHY-3002 : Step(852): len = 100165, overlap = 328.75
PHY-3002 : Step(853): len = 99626.9, overlap = 325.75
PHY-3002 : Step(854): len = 102655, overlap = 323.25
PHY-3002 : Step(855): len = 106579, overlap = 320.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.49979e-06
PHY-3002 : Step(856): len = 106366, overlap = 314.25
PHY-3002 : Step(857): len = 115660, overlap = 290.75
PHY-3002 : Step(858): len = 124793, overlap = 249.5
PHY-3002 : Step(859): len = 123627, overlap = 243.25
PHY-3002 : Step(860): len = 123948, overlap = 243.25
PHY-3002 : Step(861): len = 124305, overlap = 242.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.99958e-06
PHY-3002 : Step(862): len = 128460, overlap = 239.25
PHY-3002 : Step(863): len = 132864, overlap = 237
PHY-3002 : Step(864): len = 132306, overlap = 232.75
PHY-3002 : Step(865): len = 133940, overlap = 228
PHY-3002 : Step(866): len = 137088, overlap = 223.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.39992e-05
PHY-3002 : Step(867): len = 141443, overlap = 220.25
PHY-3002 : Step(868): len = 154395, overlap = 188
PHY-3002 : Step(869): len = 151510, overlap = 181
PHY-3002 : Step(870): len = 152025, overlap = 175.5
PHY-3002 : Step(871): len = 152326, overlap = 172.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.66609e-05
PHY-3002 : Step(872): len = 161162, overlap = 161
PHY-3002 : Step(873): len = 170594, overlap = 154
PHY-3002 : Step(874): len = 167754, overlap = 150.75
PHY-3002 : Step(875): len = 166472, overlap = 148.5
PHY-3002 : Step(876): len = 165671, overlap = 148.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.08843e-05
PHY-3002 : Step(877): len = 171735, overlap = 141.25
PHY-3002 : Step(878): len = 178322, overlap = 132
PHY-3002 : Step(879): len = 176536, overlap = 132.5
PHY-3002 : Step(880): len = 175847, overlap = 133
PHY-3002 : Step(881): len = 175814, overlap = 133.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000101769
PHY-3002 : Step(882): len = 181508, overlap = 130.75
PHY-3002 : Step(883): len = 185304, overlap = 125.75
PHY-3002 : Step(884): len = 185052, overlap = 125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002938s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.456518
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.482398s wall, 1.326008s user + 0.000000s system = 1.326008s CPU (89.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.730624s wall, 0.717605s user + 0.000000s system = 0.717605s CPU (98.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.48397e-05
PHY-3002 : Step(885): len = 182902, overlap = 134.75
PHY-3002 : Step(886): len = 179616, overlap = 130
PHY-3002 : Step(887): len = 176362, overlap = 140.5
PHY-3002 : Step(888): len = 172889, overlap = 148
PHY-3002 : Step(889): len = 169901, overlap = 160.75
PHY-3002 : Step(890): len = 166308, overlap = 170
PHY-3002 : Step(891): len = 162921, overlap = 176
PHY-3002 : Step(892): len = 160318, overlap = 185.25
PHY-3002 : Step(893): len = 159089, overlap = 183.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.92533e-05
PHY-3002 : Step(894): len = 168730, overlap = 162.25
PHY-3002 : Step(895): len = 175963, overlap = 152
PHY-3002 : Step(896): len = 175484, overlap = 147.75
PHY-3002 : Step(897): len = 175832, overlap = 146
PHY-3002 : Step(898): len = 176354, overlap = 140.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.67193e-05
PHY-3002 : Step(899): len = 184299, overlap = 125
PHY-3002 : Step(900): len = 189468, overlap = 118
PHY-3002 : Step(901): len = 190533, overlap = 117.5
PHY-3002 : Step(902): len = 191999, overlap = 119.75
PHY-3002 : Step(903): len = 193027, overlap = 120.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000113439
PHY-3002 : Step(904): len = 198835, overlap = 115.25
PHY-3002 : Step(905): len = 202248, overlap = 115.75
PHY-3002 : Step(906): len = 203725, overlap = 118.75
PHY-3002 : Step(907): len = 204657, overlap = 120.5
PHY-3002 : Step(908): len = 204652, overlap = 124.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000226877
PHY-3002 : Step(909): len = 210030, overlap = 120.5
PHY-3002 : Step(910): len = 212820, overlap = 117
PHY-3002 : Step(911): len = 214998, overlap = 116
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.456518
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.542510s wall, 1.357209s user + 0.000000s system = 1.357209s CPU (88.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.785408s wall, 0.748805s user + 0.000000s system = 0.748805s CPU (95.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.58196e-05
PHY-3002 : Step(912): len = 216487, overlap = 191
PHY-3002 : Step(913): len = 214748, overlap = 170
PHY-3002 : Step(914): len = 210581, overlap = 162
PHY-3002 : Step(915): len = 203199, overlap = 169
PHY-3002 : Step(916): len = 195547, overlap = 185
PHY-3002 : Step(917): len = 189680, overlap = 189.75
PHY-3002 : Step(918): len = 184687, overlap = 192.75
PHY-3002 : Step(919): len = 180819, overlap = 198.5
PHY-3002 : Step(920): len = 177701, overlap = 201
PHY-3002 : Step(921): len = 175869, overlap = 209.25
PHY-3002 : Step(922): len = 174380, overlap = 211.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000151639
PHY-3002 : Step(923): len = 182209, overlap = 196
PHY-3002 : Step(924): len = 186547, overlap = 185.5
PHY-3002 : Step(925): len = 189713, overlap = 178.25
PHY-3002 : Step(926): len = 190326, overlap = 175.25
PHY-3002 : Step(927): len = 190806, overlap = 176.5
PHY-3002 : Step(928): len = 191470, overlap = 178
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000284251
PHY-3002 : Step(929): len = 197982, overlap = 168.75
PHY-3002 : Step(930): len = 201338, overlap = 156.5
PHY-3002 : Step(931): len = 205279, overlap = 157.75
PHY-3002 : Step(932): len = 207440, overlap = 153.5
PHY-3002 : Step(933): len = 208081, overlap = 153.75
PHY-3002 : Step(934): len = 208992, overlap = 151.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000549196
PHY-3002 : Step(935): len = 213407, overlap = 147.5
PHY-3002 : Step(936): len = 214860, overlap = 145
PHY-3002 : Step(937): len = 218851, overlap = 142.25
PHY-3002 : Step(938): len = 219770, overlap = 137.5
PHY-3002 : Step(939): len = 220160, overlap = 139
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00102313
PHY-3002 : Step(940): len = 223461, overlap = 134.5
PHY-3002 : Step(941): len = 224635, overlap = 131.75
PHY-3002 : Step(942): len = 226786, overlap = 130.75
PHY-3002 : Step(943): len = 227655, overlap = 130.25
PHY-3002 : Step(944): len = 228419, overlap = 126.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00167459
PHY-3002 : Step(945): len = 230073, overlap = 126.25
PHY-3002 : Step(946): len = 231365, overlap = 125.75
PHY-3002 : Step(947): len = 232743, overlap = 123.25
PHY-3002 : Step(948): len = 233191, overlap = 124.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00269626
PHY-3002 : Step(949): len = 234186, overlap = 122.5
PHY-3002 : Step(950): len = 235213, overlap = 124.5
PHY-3002 : Step(951): len = 236220, overlap = 126
PHY-3002 : Step(952): len = 236576, overlap = 124.25
PHY-3002 : Step(953): len = 237293, overlap = 125.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.353510s wall, 0.202801s user + 0.156001s system = 0.358802s CPU (101.5%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.456518
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.257045s wall, 1.232408s user + 0.015600s system = 1.248008s CPU (99.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.778601s wall, 0.780005s user + 0.000000s system = 0.780005s CPU (100.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000362356
PHY-3002 : Step(954): len = 239251, overlap = 114.25
PHY-3002 : Step(955): len = 234963, overlap = 113.25
PHY-3002 : Step(956): len = 228971, overlap = 123.75
PHY-3002 : Step(957): len = 225424, overlap = 128
PHY-3002 : Step(958): len = 222893, overlap = 132
PHY-3002 : Step(959): len = 220760, overlap = 136.75
PHY-3002 : Step(960): len = 219881, overlap = 137
PHY-3002 : Step(961): len = 219080, overlap = 139.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000718143
PHY-3002 : Step(962): len = 222699, overlap = 133
PHY-3002 : Step(963): len = 223356, overlap = 131.5
PHY-3002 : Step(964): len = 225284, overlap = 128
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00127008
PHY-3002 : Step(965): len = 227735, overlap = 126.5
PHY-3002 : Step(966): len = 228840, overlap = 122.75
PHY-3002 : Step(967): len = 229778, overlap = 122.75
PHY-3002 : Step(968): len = 230825, overlap = 121.5
PHY-3002 : Step(969): len = 231495, overlap = 120.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00198118
PHY-3002 : Step(970): len = 232806, overlap = 119.25
PHY-3002 : Step(971): len = 233824, overlap = 114
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.222350s wall, 0.218401s user + 0.000000s system = 0.218401s CPU (98.2%)

PHY-3001 : Legalized: Len = 245489, Over = 0
PHY-3001 : Final: Len = 245489, Over = 0
RUN-1003 : finish command "place" in  26.164441s wall, 32.276607s user + 1.372809s system = 33.649416s CPU (128.6%)

RUN-1004 : used memory is 634 MB, reserved memory is 751 MB, peak memory is 772 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2885 to 2187
PHY-1001 : Pin misalignment score is improved from 2187 to 2166
PHY-1001 : Pin misalignment score is improved from 2166 to 2163
PHY-1001 : Pin misalignment score is improved from 2163 to 2161
PHY-1001 : Pin misalignment score is improved from 2161 to 2161
PHY-1001 : Pin local connectivity score is improved from 207 to 0
PHY-1001 : Pin misalignment score is improved from 2250 to 2183
PHY-1001 : Pin misalignment score is improved from 2183 to 2167
PHY-1001 : Pin misalignment score is improved from 2167 to 2167
PHY-1001 : Pin local connectivity score is improved from 69 to 0
PHY-1001 : End pin swap;  5.564113s wall, 4.570829s user + 0.000000s system = 4.570829s CPU (82.1%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2137 instances
RUN-1001 : 1014 mslices, 1015 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5862 nets
RUN-1001 : 3046 nets have 2 pins
RUN-1001 : 2168 nets have [3 - 5] pins
RUN-1001 : 446 nets have [6 - 10] pins
RUN-1001 : 70 nets have [11 - 20] pins
RUN-1001 : 127 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 313928, over cnt = 1730(21%), over = 3451, worst = 9
PHY-1002 : len = 323144, over cnt = 1484(18%), over = 2401, worst = 5
PHY-1002 : len = 331040, over cnt = 1413(17%), over = 1962, worst = 4
PHY-1002 : len = 355432, over cnt = 1051(13%), over = 1170, worst = 3
PHY-1002 : len = 372608, over cnt = 885(11%), over = 921, worst = 2
PHY-1002 : len = 391240, over cnt = 778(9%), over = 794, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25378, tnet num: 5860, tinst num: 2135, tnode num: 31041, tedge num: 42583.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 79 out of 5862 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  7.006119s wall, 6.598842s user + 0.031200s system = 6.630043s CPU (94.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.204598s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (68.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 63192, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End Routed; 1.092174s wall, 0.967206s user + 0.000000s system = 0.967206s CPU (88.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 62920, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.188905s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (66.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 62920, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.011979s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (130.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 62920, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.046383s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 62920, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 4; 0.008450s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (369.2%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 62904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 5; 0.007389s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 699928, over cnt = 2145(1%), over = 2247, worst = 3
PHY-1001 : End Routed; 31.410625s wall, 33.836617s user + 0.296402s system = 34.133019s CPU (108.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 628072, over cnt = 1224(0%), over = 1229, worst = 2
PHY-1001 : End DR Iter 1; 22.693072s wall, 22.261343s user + 0.000000s system = 22.261343s CPU (98.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 615352, over cnt = 584(0%), over = 584, worst = 1
PHY-1001 : End DR Iter 2; 8.787659s wall, 8.642455s user + 0.000000s system = 8.642455s CPU (98.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 616160, over cnt = 254(0%), over = 254, worst = 1
PHY-1001 : End DR Iter 3; 5.316494s wall, 5.163633s user + 0.000000s system = 5.163633s CPU (97.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 620808, over cnt = 101(0%), over = 101, worst = 1
PHY-1001 : End DR Iter 4; 2.088634s wall, 2.074813s user + 0.000000s system = 2.074813s CPU (99.3%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 623856, over cnt = 50(0%), over = 50, worst = 1
PHY-1001 : End DR Iter 5; 1.323867s wall, 1.326008s user + 0.000000s system = 1.326008s CPU (100.2%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 627120, over cnt = 21(0%), over = 21, worst = 1
PHY-1001 : End DR Iter 6; 2.434500s wall, 2.480416s user + 0.046800s system = 2.527216s CPU (103.8%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 628720, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 7; 3.807443s wall, 3.463222s user + 0.062400s system = 3.525623s CPU (92.6%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 8; 3.463432s wall, 3.135620s user + 0.000000s system = 3.135620s CPU (90.5%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 9; 2.885091s wall, 2.776818s user + 0.000000s system = 2.776818s CPU (96.2%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 10; 2.900924s wall, 2.886019s user + 0.000000s system = 2.886019s CPU (99.5%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 9; 2.966011s wall, 2.964019s user + 0.000000s system = 2.964019s CPU (99.9%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 10; 2.794042s wall, 2.792418s user + 0.000000s system = 2.792418s CPU (99.9%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 11; 2.932533s wall, 2.886019s user + 0.000000s system = 2.886019s CPU (98.4%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 12; 2.837953s wall, 2.808018s user + 0.000000s system = 2.808018s CPU (98.9%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 13; 3.185379s wall, 3.057620s user + 0.000000s system = 3.057620s CPU (96.0%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 629176, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DC Iter 2; 3.623234s wall, 3.619223s user + 0.000000s system = 3.619223s CPU (99.9%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 629216, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DC Iter 3; 5.429206s wall, 5.335234s user + 0.000000s system = 5.335234s CPU (98.3%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 629496, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 629496
PHY-1001 : End DC Iter 3; 0.380210s wall, 0.343202s user + 0.000000s system = 0.343202s CPU (90.3%)

PHY-1001 : 6 feed throughs used by 6 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  121.023598s wall, 120.853975s user + 0.452403s system = 121.306378s CPU (100.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  133.740911s wall, 132.179647s user + 0.483603s system = 132.663250s CPU (99.2%)

RUN-1004 : used memory is 611 MB, reserved memory is 775 MB, peak memory is 772 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 4053   out of   4480   90.47%
#reg                 2894   out of   4480   64.60%
#le                  4053
  #lut only          1159   out of   4053   28.60%
  #reg only             0   out of   4053    0.00%
  #lut&reg           2894   out of   4053   71.40%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  3.254455s wall, 2.979619s user + 0.156001s system = 3.135620s CPU (96.3%)

RUN-1004 : used memory is 611 MB, reserved memory is 775 MB, peak memory is 772 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25378, tnet num: 5860, tinst num: 2140, tnode num: 31041, tedge num: 42583.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  4.082343s wall, 3.962425s user + 0.031200s system = 3.993626s CPU (97.8%)

RUN-1004 : used memory is 643 MB, reserved memory is 809 MB, peak memory is 772 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2142
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5862, pip num: 56377
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 938 valid insts, and 159202 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  12.657754s wall, 21.418937s user + 0.031200s system = 21.450138s CPU (169.5%)

RUN-1004 : used memory is 659 MB, reserved memory is 824 MB, peak memory is 772 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.593575s wall, 1.341609s user + 0.109201s system = 1.450809s CPU (91.0%)

RUN-1004 : used memory is 689 MB, reserved memory is 905 MB, peak memory is 772 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.480805s wall, 2.464816s user + 0.483603s system = 2.948419s CPU (11.1%)

RUN-1004 : used memory is 687 MB, reserved memory is 907 MB, peak memory is 772 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.808572s wall, 0.265202s user + 0.093601s system = 0.358802s CPU (5.3%)

RUN-1004 : used memory is 691 MB, reserved memory is 917 MB, peak memory is 772 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.771108s wall, 4.664430s user + 0.717605s system = 5.382034s CPU (15.0%)

RUN-1004 : used memory is 681 MB, reserved memory is 907 MB, peak memory is 772 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(89)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(90)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(89)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(90)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10339/263 useful/useless nets, 9472/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 480 distributor mux.
SYN-1016 : Merged 488 instances.
SYN-1015 : Optimize round 1, 3297 better
SYN-1014 : Optimize round 2
SYN-1032 : 8994/2969 useful/useless nets, 8127/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 552 better
SYN-1014 : Optimize round 3
SYN-1032 : 8994/0 useful/useless nets, 8127/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.851105s wall, 3.681624s user + 0.046800s system = 3.728424s CPU (96.8%)

RUN-1004 : used memory is 494 MB, reserved memory is 683 MB, peak memory is 772 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         4327
  #and                699
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                140
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2736

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1433   |2894   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 16 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.803796s wall, 1.513210s user + 0.124801s system = 1.638011s CPU (90.8%)

RUN-1004 : used memory is 527 MB, reserved memory is 687 MB, peak memory is 772 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9128/2 useful/useless nets, 8264/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11600/0 useful/useless nets, 10736/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 11598/0 useful/useless nets, 10734/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12446/0 useful/useless nets, 11582/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 45571, tnet num: 12437, tinst num: 11557, tnode num: 86074, tedge num: 87005.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.489264s wall, 1.404009s user + 0.000000s system = 1.404009s CPU (94.3%)

RUN-1004 : used memory is 580 MB, reserved memory is 727 MB, peak memory is 772 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12437 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3132 (4.12), #lev = 7 (4.01)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3132 (4.12), #lev = 7 (4.01)
SYN-2581 : Mapping with K=5, #lut = 3132 (4.12), #lev = 7 (4.01)
SYN-3001 : Logic optimization runtime opt =   0.54 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6755 instances into 3132 LUTs, name keeping = 51%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8791/0 useful/useless nets, 7927/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3132 LUT to BLE ...
SYN-4008 : Packed 3132 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 470 SEQ (74942 nodes)...
SYN-4004 : #2: Packed 1209 SEQ (1139050 nodes)...
SYN-4004 : #3: Packed 1438 SEQ (146192 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 258 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3132/4505 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 4050   out of   4480   90.40%
#reg                 2894   out of   4480   64.60%
#le                  4050
  #lut only          1156   out of   4050   28.54%
  #reg only             0   out of   4050    0.00%
  #lut&reg           2894   out of   4050   71.46%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |4050  |4050  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  16.639826s wall, 16.286504s user + 0.156001s system = 16.442505s CPU (98.8%)

RUN-1004 : used memory is 651 MB, reserved memory is 825 MB, peak memory is 772 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 17 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.827276s wall, 2.730018s user + 0.124801s system = 2.854818s CPU (101.0%)

RUN-1004 : used memory is 654 MB, reserved memory is 825 MB, peak memory is 772 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2137 instances
RUN-1001 : 1014 mslices, 1015 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5862 nets
RUN-1001 : 3046 nets have 2 pins
RUN-1001 : 2168 nets have [3 - 5] pins
RUN-1001 : 446 nets have [6 - 10] pins
RUN-1001 : 70 nets have [11 - 20] pins
RUN-1001 : 127 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2135 instances, 2029 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25378, tnet num: 5860, tinst num: 2135, tnode num: 31041, tedge num: 42583.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.306335s wall, 1.263608s user + 0.031200s system = 1.294808s CPU (99.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 936677
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 90%, beta_incr = 0.456518
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(972): len = 537907, overlap = 186.75
PHY-3002 : Step(973): len = 362203, overlap = 251.25
PHY-3002 : Step(974): len = 277323, overlap = 284.5
PHY-3002 : Step(975): len = 220404, overlap = 303.5
PHY-3002 : Step(976): len = 178922, overlap = 318.5
PHY-3002 : Step(977): len = 147480, overlap = 341.25
PHY-3002 : Step(978): len = 116952, overlap = 359.5
PHY-3002 : Step(979): len = 100884, overlap = 369.75
PHY-3002 : Step(980): len = 81352.9, overlap = 385
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.74948e-07
PHY-3002 : Step(981): len = 79342, overlap = 383.75
PHY-3002 : Step(982): len = 80318.8, overlap = 379.75
PHY-3002 : Step(983): len = 89145.5, overlap = 358.75
PHY-3002 : Step(984): len = 85723.3, overlap = 353.75
PHY-3002 : Step(985): len = 85948, overlap = 350.75
PHY-3002 : Step(986): len = 87313.6, overlap = 347.25
PHY-3002 : Step(987): len = 91965, overlap = 344
PHY-3002 : Step(988): len = 95315.4, overlap = 340.75
PHY-3002 : Step(989): len = 95085.5, overlap = 339.5
PHY-3002 : Step(990): len = 94695.8, overlap = 338.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.7499e-06
PHY-3002 : Step(991): len = 98057.2, overlap = 333.25
PHY-3002 : Step(992): len = 100165, overlap = 328.75
PHY-3002 : Step(993): len = 99626.9, overlap = 325.75
PHY-3002 : Step(994): len = 102655, overlap = 323.25
PHY-3002 : Step(995): len = 106579, overlap = 320.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.49979e-06
PHY-3002 : Step(996): len = 106366, overlap = 314.25
PHY-3002 : Step(997): len = 115660, overlap = 290.75
PHY-3002 : Step(998): len = 124793, overlap = 249.5
PHY-3002 : Step(999): len = 123627, overlap = 243.25
PHY-3002 : Step(1000): len = 123948, overlap = 243.25
PHY-3002 : Step(1001): len = 124305, overlap = 242.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.99958e-06
PHY-3002 : Step(1002): len = 128460, overlap = 239.25
PHY-3002 : Step(1003): len = 132864, overlap = 237
PHY-3002 : Step(1004): len = 132306, overlap = 232.75
PHY-3002 : Step(1005): len = 133940, overlap = 228
PHY-3002 : Step(1006): len = 137088, overlap = 223.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.39992e-05
PHY-3002 : Step(1007): len = 141443, overlap = 220.25
PHY-3002 : Step(1008): len = 154395, overlap = 188
PHY-3002 : Step(1009): len = 151510, overlap = 181
PHY-3002 : Step(1010): len = 152025, overlap = 175.5
PHY-3002 : Step(1011): len = 152326, overlap = 172.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.66609e-05
PHY-3002 : Step(1012): len = 161162, overlap = 161
PHY-3002 : Step(1013): len = 170594, overlap = 154
PHY-3002 : Step(1014): len = 167754, overlap = 150.75
PHY-3002 : Step(1015): len = 166472, overlap = 148.5
PHY-3002 : Step(1016): len = 165671, overlap = 148.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.08843e-05
PHY-3002 : Step(1017): len = 171735, overlap = 141.25
PHY-3002 : Step(1018): len = 178322, overlap = 132
PHY-3002 : Step(1019): len = 176536, overlap = 132.5
PHY-3002 : Step(1020): len = 175847, overlap = 133
PHY-3002 : Step(1021): len = 175814, overlap = 133.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000101769
PHY-3002 : Step(1022): len = 181508, overlap = 130.75
PHY-3002 : Step(1023): len = 185304, overlap = 125.75
PHY-3002 : Step(1024): len = 185052, overlap = 125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003179s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.456518
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.414697s wall, 1.388409s user + 0.000000s system = 1.388409s CPU (98.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.899686s wall, 0.717605s user + 0.015600s system = 0.733205s CPU (81.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.48397e-05
PHY-3002 : Step(1025): len = 182902, overlap = 134.75
PHY-3002 : Step(1026): len = 179616, overlap = 130
PHY-3002 : Step(1027): len = 176362, overlap = 140.5
PHY-3002 : Step(1028): len = 172889, overlap = 148
PHY-3002 : Step(1029): len = 169901, overlap = 160.75
PHY-3002 : Step(1030): len = 166308, overlap = 170
PHY-3002 : Step(1031): len = 162921, overlap = 176
PHY-3002 : Step(1032): len = 160318, overlap = 185.25
PHY-3002 : Step(1033): len = 159089, overlap = 183.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.92533e-05
PHY-3002 : Step(1034): len = 168730, overlap = 162.25
PHY-3002 : Step(1035): len = 175963, overlap = 152
PHY-3002 : Step(1036): len = 175484, overlap = 147.75
PHY-3002 : Step(1037): len = 175832, overlap = 146
PHY-3002 : Step(1038): len = 176354, overlap = 140.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.67193e-05
PHY-3002 : Step(1039): len = 184299, overlap = 125
PHY-3002 : Step(1040): len = 189468, overlap = 118
PHY-3002 : Step(1041): len = 190533, overlap = 117.5
PHY-3002 : Step(1042): len = 191999, overlap = 119.75
PHY-3002 : Step(1043): len = 193027, overlap = 120.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000113439
PHY-3002 : Step(1044): len = 198835, overlap = 115.25
PHY-3002 : Step(1045): len = 202248, overlap = 115.75
PHY-3002 : Step(1046): len = 203725, overlap = 118.75
PHY-3002 : Step(1047): len = 204657, overlap = 120.5
PHY-3002 : Step(1048): len = 204652, overlap = 124.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000226877
PHY-3002 : Step(1049): len = 210030, overlap = 120.5
PHY-3002 : Step(1050): len = 212820, overlap = 117
PHY-3002 : Step(1051): len = 214998, overlap = 116
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.456518
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.420285s wall, 1.404009s user + 0.000000s system = 1.404009s CPU (98.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.767035s wall, 0.795605s user + 0.000000s system = 0.795605s CPU (103.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.58196e-05
PHY-3002 : Step(1052): len = 216487, overlap = 191
PHY-3002 : Step(1053): len = 214748, overlap = 170
PHY-3002 : Step(1054): len = 210581, overlap = 162
PHY-3002 : Step(1055): len = 203199, overlap = 169
PHY-3002 : Step(1056): len = 195547, overlap = 185
PHY-3002 : Step(1057): len = 189680, overlap = 189.75
PHY-3002 : Step(1058): len = 184687, overlap = 192.75
PHY-3002 : Step(1059): len = 180819, overlap = 198.5
PHY-3002 : Step(1060): len = 177701, overlap = 201
PHY-3002 : Step(1061): len = 175869, overlap = 209.25
PHY-3002 : Step(1062): len = 174380, overlap = 211.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000151639
PHY-3002 : Step(1063): len = 182209, overlap = 196
PHY-3002 : Step(1064): len = 186547, overlap = 185.5
PHY-3002 : Step(1065): len = 189713, overlap = 178.25
PHY-3002 : Step(1066): len = 190326, overlap = 175.25
PHY-3002 : Step(1067): len = 190806, overlap = 176.5
PHY-3002 : Step(1068): len = 191470, overlap = 178
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000284251
PHY-3002 : Step(1069): len = 197982, overlap = 168.75
PHY-3002 : Step(1070): len = 201338, overlap = 156.5
PHY-3002 : Step(1071): len = 205279, overlap = 157.75
PHY-3002 : Step(1072): len = 207440, overlap = 153.5
PHY-3002 : Step(1073): len = 208081, overlap = 153.75
PHY-3002 : Step(1074): len = 208992, overlap = 151.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000549196
PHY-3002 : Step(1075): len = 213407, overlap = 147.5
PHY-3002 : Step(1076): len = 214860, overlap = 145
PHY-3002 : Step(1077): len = 218851, overlap = 142.25
PHY-3002 : Step(1078): len = 219770, overlap = 137.5
PHY-3002 : Step(1079): len = 220160, overlap = 139
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00102313
PHY-3002 : Step(1080): len = 223461, overlap = 134.5
PHY-3002 : Step(1081): len = 224635, overlap = 131.75
PHY-3002 : Step(1082): len = 226786, overlap = 130.75
PHY-3002 : Step(1083): len = 227655, overlap = 130.25
PHY-3002 : Step(1084): len = 228419, overlap = 126.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00167459
PHY-3002 : Step(1085): len = 230073, overlap = 126.25
PHY-3002 : Step(1086): len = 231365, overlap = 125.75
PHY-3002 : Step(1087): len = 232743, overlap = 123.25
PHY-3002 : Step(1088): len = 233191, overlap = 124.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00269626
PHY-3002 : Step(1089): len = 234186, overlap = 122.5
PHY-3002 : Step(1090): len = 235213, overlap = 124.5
PHY-3002 : Step(1091): len = 236220, overlap = 126
PHY-3002 : Step(1092): len = 236576, overlap = 124.25
PHY-3002 : Step(1093): len = 237293, overlap = 125.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.529150s wall, 0.280802s user + 0.124801s system = 0.405603s CPU (76.7%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.456518
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.849234s wall, 1.638011s user + 0.015600s system = 1.653611s CPU (89.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.155115s wall, 0.951606s user + 0.000000s system = 0.951606s CPU (82.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000362356
PHY-3002 : Step(1094): len = 239251, overlap = 114.25
PHY-3002 : Step(1095): len = 234963, overlap = 113.25
PHY-3002 : Step(1096): len = 228971, overlap = 123.75
PHY-3002 : Step(1097): len = 225424, overlap = 128
PHY-3002 : Step(1098): len = 222893, overlap = 132
PHY-3002 : Step(1099): len = 220760, overlap = 136.75
PHY-3002 : Step(1100): len = 219881, overlap = 137
PHY-3002 : Step(1101): len = 219080, overlap = 139.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000718143
PHY-3002 : Step(1102): len = 222699, overlap = 133
PHY-3002 : Step(1103): len = 223356, overlap = 131.5
PHY-3002 : Step(1104): len = 225284, overlap = 128
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00127008
PHY-3002 : Step(1105): len = 227735, overlap = 126.5
PHY-3002 : Step(1106): len = 228840, overlap = 122.75
PHY-3002 : Step(1107): len = 229778, overlap = 122.75
PHY-3002 : Step(1108): len = 230825, overlap = 121.5
PHY-3002 : Step(1109): len = 231495, overlap = 120.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00198118
PHY-3002 : Step(1110): len = 232806, overlap = 119.25
PHY-3002 : Step(1111): len = 233824, overlap = 114
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.237628s wall, 0.234002s user + 0.000000s system = 0.234002s CPU (98.5%)

PHY-3001 : Legalized: Len = 245489, Over = 0
PHY-3001 : Final: Len = 245489, Over = 0
RUN-1003 : finish command "place" in  32.296180s wall, 34.117419s user + 2.215214s system = 36.332633s CPU (112.5%)

RUN-1004 : used memory is 659 MB, reserved memory is 826 MB, peak memory is 772 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2885 to 2187
PHY-1001 : Pin misalignment score is improved from 2187 to 2166
PHY-1001 : Pin misalignment score is improved from 2166 to 2163
PHY-1001 : Pin misalignment score is improved from 2163 to 2161
PHY-1001 : Pin misalignment score is improved from 2161 to 2161
PHY-1001 : Pin local connectivity score is improved from 207 to 0
PHY-1001 : Pin misalignment score is improved from 2250 to 2183
PHY-1001 : Pin misalignment score is improved from 2183 to 2167
PHY-1001 : Pin misalignment score is improved from 2167 to 2167
PHY-1001 : Pin local connectivity score is improved from 69 to 0
PHY-1001 : End pin swap;  3.566333s wall, 3.525623s user + 0.015600s system = 3.541223s CPU (99.3%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2137 instances
RUN-1001 : 1014 mslices, 1015 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5862 nets
RUN-1001 : 3046 nets have 2 pins
RUN-1001 : 2168 nets have [3 - 5] pins
RUN-1001 : 446 nets have [6 - 10] pins
RUN-1001 : 70 nets have [11 - 20] pins
RUN-1001 : 127 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 313928, over cnt = 1730(21%), over = 3451, worst = 9
PHY-1002 : len = 323144, over cnt = 1484(18%), over = 2401, worst = 5
PHY-1002 : len = 331040, over cnt = 1413(17%), over = 1962, worst = 4
PHY-1002 : len = 355432, over cnt = 1051(13%), over = 1170, worst = 3
PHY-1002 : len = 372608, over cnt = 885(11%), over = 921, worst = 2
PHY-1002 : len = 391240, over cnt = 778(9%), over = 794, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25378, tnet num: 5860, tinst num: 2135, tnode num: 31041, tedge num: 42583.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 79 out of 5862 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  6.372988s wall, 6.411641s user + 0.000000s system = 6.411641s CPU (100.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.213942s wall, 0.202801s user + 0.000000s system = 0.202801s CPU (94.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 63192, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End Routed; 0.877544s wall, 0.842405s user + 0.000000s system = 0.842405s CPU (96.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 62920, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.082724s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (132.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 62920, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.007318s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 62920, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.007710s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 62920, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 4; 0.009162s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (340.6%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 62904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 5; 0.007712s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 699928, over cnt = 2145(1%), over = 2247, worst = 3
PHY-1001 : End Routed; 29.727513s wall, 33.415414s user + 0.140401s system = 33.555815s CPU (112.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 628072, over cnt = 1224(0%), over = 1229, worst = 2
PHY-1001 : End DR Iter 1; 21.549396s wall, 21.387737s user + 0.015600s system = 21.403337s CPU (99.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 615352, over cnt = 584(0%), over = 584, worst = 1
PHY-1001 : End DR Iter 2; 8.783421s wall, 8.782856s user + 0.000000s system = 8.782856s CPU (100.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 616160, over cnt = 254(0%), over = 254, worst = 1
PHY-1001 : End DR Iter 3; 5.174629s wall, 5.194833s user + 0.000000s system = 5.194833s CPU (100.4%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 620808, over cnt = 101(0%), over = 101, worst = 1
PHY-1001 : End DR Iter 4; 1.890056s wall, 1.887612s user + 0.015600s system = 1.903212s CPU (100.7%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 623856, over cnt = 50(0%), over = 50, worst = 1
PHY-1001 : End DR Iter 5; 1.310300s wall, 1.326008s user + 0.000000s system = 1.326008s CPU (101.2%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 627120, over cnt = 21(0%), over = 21, worst = 1
PHY-1001 : End DR Iter 6; 2.439786s wall, 2.402415s user + 0.000000s system = 2.402415s CPU (98.5%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 628720, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 7; 3.194629s wall, 3.182420s user + 0.000000s system = 3.182420s CPU (99.6%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 8; 2.971853s wall, 2.948419s user + 0.000000s system = 2.948419s CPU (99.2%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 9; 2.929066s wall, 2.917219s user + 0.000000s system = 2.917219s CPU (99.6%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 10; 2.760835s wall, 2.761218s user + 0.000000s system = 2.761218s CPU (100.0%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 9; 2.975256s wall, 2.932819s user + 0.000000s system = 2.932819s CPU (98.6%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 10; 2.853312s wall, 2.870418s user + 0.000000s system = 2.870418s CPU (100.6%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 11; 2.939097s wall, 2.901619s user + 0.000000s system = 2.901619s CPU (98.7%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 12; 2.992338s wall, 2.964019s user + 0.000000s system = 2.964019s CPU (99.1%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 13; 2.840161s wall, 2.823618s user + 0.000000s system = 2.823618s CPU (99.4%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 629176, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DC Iter 2; 3.552170s wall, 3.510022s user + 0.000000s system = 3.510022s CPU (98.8%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 629216, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DC Iter 3; 5.234257s wall, 5.226033s user + 0.000000s system = 5.226033s CPU (99.8%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 629496, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 629496
PHY-1001 : End DC Iter 3; 0.317645s wall, 0.312002s user + 0.000000s system = 0.312002s CPU (98.2%)

PHY-1001 : 6 feed throughs used by 6 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  115.852834s wall, 118.560760s user + 0.327602s system = 118.888362s CPU (102.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  125.947192s wall, 128.654025s user + 0.343202s system = 128.997227s CPU (102.4%)

RUN-1004 : used memory is 667 MB, reserved memory is 827 MB, peak memory is 772 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 4053   out of   4480   90.47%
#reg                 2894   out of   4480   64.60%
#le                  4053
  #lut only          1159   out of   4053   28.60%
  #reg only             0   out of   4053    0.00%
  #lut&reg           2894   out of   4053   71.40%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  3.102059s wall, 2.995219s user + 0.109201s system = 3.104420s CPU (100.1%)

RUN-1004 : used memory is 669 MB, reserved memory is 827 MB, peak memory is 772 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25378, tnet num: 5860, tinst num: 2140, tnode num: 31041, tedge num: 42583.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  4.510018s wall, 4.258827s user + 0.046800s system = 4.305628s CPU (95.5%)

RUN-1004 : used memory is 676 MB, reserved memory is 863 MB, peak memory is 772 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2142
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5862, pip num: 56377
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 938 valid insts, and 159202 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  14.528556s wall, 24.850959s user + 0.078001s system = 24.928960s CPU (171.6%)

RUN-1004 : used memory is 692 MB, reserved memory is 866 MB, peak memory is 772 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.491413s wall, 1.372809s user + 0.078001s system = 1.450809s CPU (97.3%)

RUN-1004 : used memory is 784 MB, reserved memory is 932 MB, peak memory is 787 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.594279s wall, 2.948419s user + 0.608404s system = 3.556823s CPU (13.4%)

RUN-1004 : used memory is 776 MB, reserved memory is 934 MB, peak memory is 788 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.797778s wall, 1.201208s user + 0.358802s system = 1.560010s CPU (22.9%)

RUN-1004 : used memory is 787 MB, reserved memory is 944 MB, peak memory is 800 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.666962s wall, 6.052839s user + 1.092007s system = 7.144846s CPU (20.0%)

RUN-1004 : used memory is 776 MB, reserved memory is 934 MB, peak memory is 800 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(89)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(90)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(27)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 35 in CPLD_SOC_AHB_TOP.v(89)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 52 in CPLD_SOC_AHB_TOP.v(90)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[0]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "led_out[1]" in CPLD_SOC_AHB_TOP.v(11)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10339/263 useful/useless nets, 9472/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 480 distributor mux.
SYN-1016 : Merged 488 instances.
SYN-1015 : Optimize round 1, 3297 better
SYN-1014 : Optimize round 2
SYN-1032 : 8994/2969 useful/useless nets, 8127/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 552 better
SYN-1014 : Optimize round 3
SYN-1032 : 8994/0 useful/useless nets, 8127/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.554409s wall, 3.541223s user + 0.031200s system = 3.572423s CPU (100.5%)

RUN-1004 : used memory is 577 MB, reserved memory is 793 MB, peak memory is 800 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         4327
  #and                699
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                140
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2736

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1433   |2894   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 18 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.770800s wall, 1.450809s user + 0.156001s system = 1.606810s CPU (90.7%)

RUN-1004 : used memory is 588 MB, reserved memory is 794 MB, peak memory is 800 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9128/2 useful/useless nets, 8264/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11600/0 useful/useless nets, 10736/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 11598/0 useful/useless nets, 10734/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12446/0 useful/useless nets, 11582/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 45571, tnet num: 12437, tinst num: 11557, tnode num: 86074, tedge num: 87005.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.549993s wall, 1.357209s user + 0.031200s system = 1.388409s CPU (89.6%)

RUN-1004 : used memory is 613 MB, reserved memory is 803 MB, peak memory is 800 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12437 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3132 (4.12), #lev = 7 (4.01)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3132 (4.12), #lev = 7 (4.01)
SYN-2581 : Mapping with K=5, #lut = 3132 (4.12), #lev = 7 (4.01)
SYN-3001 : Logic optimization runtime opt =   0.54 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6755 instances into 3132 LUTs, name keeping = 51%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8791/0 useful/useless nets, 7927/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3132 LUT to BLE ...
SYN-4008 : Packed 3132 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 470 SEQ (74942 nodes)...
SYN-4004 : #2: Packed 1209 SEQ (1139050 nodes)...
SYN-4004 : #3: Packed 1438 SEQ (146192 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 258 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3132/4505 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 4050   out of   4480   90.40%
#reg                 2894   out of   4480   64.60%
#le                  4050
  #lut only          1156   out of   4050   28.54%
  #reg only             0   out of   4050    0.00%
  #lut&reg           2894   out of   4050   71.46%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |4050  |4050  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  16.498406s wall, 16.083703s user + 0.156001s system = 16.239704s CPU (98.4%)

RUN-1004 : used memory is 685 MB, reserved memory is 861 MB, peak memory is 800 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 19 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  3.023609s wall, 2.776818s user + 0.202801s system = 2.979619s CPU (98.5%)

RUN-1004 : used memory is 686 MB, reserved memory is 861 MB, peak memory is 800 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2137 instances
RUN-1001 : 1014 mslices, 1015 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5862 nets
RUN-1001 : 3046 nets have 2 pins
RUN-1001 : 2168 nets have [3 - 5] pins
RUN-1001 : 446 nets have [6 - 10] pins
RUN-1001 : 70 nets have [11 - 20] pins
RUN-1001 : 127 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2135 instances, 2029 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25378, tnet num: 5860, tinst num: 2135, tnode num: 31041, tedge num: 42583.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.186389s wall, 1.185608s user + 0.015600s system = 1.201208s CPU (101.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 936677
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 90%, beta_incr = 0.456518
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1112): len = 537907, overlap = 186.75
PHY-3002 : Step(1113): len = 362203, overlap = 251.25
PHY-3002 : Step(1114): len = 277323, overlap = 284.5
PHY-3002 : Step(1115): len = 220404, overlap = 303.5
PHY-3002 : Step(1116): len = 178922, overlap = 318.5
PHY-3002 : Step(1117): len = 147480, overlap = 341.25
PHY-3002 : Step(1118): len = 116952, overlap = 359.5
PHY-3002 : Step(1119): len = 100884, overlap = 369.75
PHY-3002 : Step(1120): len = 81352.9, overlap = 385
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.74948e-07
PHY-3002 : Step(1121): len = 79342, overlap = 383.75
PHY-3002 : Step(1122): len = 80318.8, overlap = 379.75
PHY-3002 : Step(1123): len = 89145.5, overlap = 358.75
PHY-3002 : Step(1124): len = 85723.3, overlap = 353.75
PHY-3002 : Step(1125): len = 85948, overlap = 350.75
PHY-3002 : Step(1126): len = 87313.6, overlap = 347.25
PHY-3002 : Step(1127): len = 91965, overlap = 344
PHY-3002 : Step(1128): len = 95315.4, overlap = 340.75
PHY-3002 : Step(1129): len = 95085.5, overlap = 339.5
PHY-3002 : Step(1130): len = 94695.8, overlap = 338.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.7499e-06
PHY-3002 : Step(1131): len = 98057.2, overlap = 333.25
PHY-3002 : Step(1132): len = 100165, overlap = 328.75
PHY-3002 : Step(1133): len = 99626.9, overlap = 325.75
PHY-3002 : Step(1134): len = 102655, overlap = 323.25
PHY-3002 : Step(1135): len = 106579, overlap = 320.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.49979e-06
PHY-3002 : Step(1136): len = 106366, overlap = 314.25
PHY-3002 : Step(1137): len = 115660, overlap = 290.75
PHY-3002 : Step(1138): len = 124793, overlap = 249.5
PHY-3002 : Step(1139): len = 123627, overlap = 243.25
PHY-3002 : Step(1140): len = 123948, overlap = 243.25
PHY-3002 : Step(1141): len = 124305, overlap = 242.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.99958e-06
PHY-3002 : Step(1142): len = 128460, overlap = 239.25
PHY-3002 : Step(1143): len = 132864, overlap = 237
PHY-3002 : Step(1144): len = 132306, overlap = 232.75
PHY-3002 : Step(1145): len = 133940, overlap = 228
PHY-3002 : Step(1146): len = 137088, overlap = 223.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.39992e-05
PHY-3002 : Step(1147): len = 141443, overlap = 220.25
PHY-3002 : Step(1148): len = 154395, overlap = 188
PHY-3002 : Step(1149): len = 151510, overlap = 181
PHY-3002 : Step(1150): len = 152025, overlap = 175.5
PHY-3002 : Step(1151): len = 152326, overlap = 172.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.66609e-05
PHY-3002 : Step(1152): len = 161162, overlap = 161
PHY-3002 : Step(1153): len = 170594, overlap = 154
PHY-3002 : Step(1154): len = 167754, overlap = 150.75
PHY-3002 : Step(1155): len = 166472, overlap = 148.5
PHY-3002 : Step(1156): len = 165671, overlap = 148.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.08843e-05
PHY-3002 : Step(1157): len = 171735, overlap = 141.25
PHY-3002 : Step(1158): len = 178322, overlap = 132
PHY-3002 : Step(1159): len = 176536, overlap = 132.5
PHY-3002 : Step(1160): len = 175847, overlap = 133
PHY-3002 : Step(1161): len = 175814, overlap = 133.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000101769
PHY-3002 : Step(1162): len = 181508, overlap = 130.75
PHY-3002 : Step(1163): len = 185304, overlap = 125.75
PHY-3002 : Step(1164): len = 185052, overlap = 125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003085s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.456518
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.621065s wall, 1.544410s user + 0.000000s system = 1.544410s CPU (95.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.913028s wall, 0.811205s user + 0.015600s system = 0.826805s CPU (90.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.48397e-05
PHY-3002 : Step(1165): len = 182902, overlap = 134.75
PHY-3002 : Step(1166): len = 179616, overlap = 130
PHY-3002 : Step(1167): len = 176362, overlap = 140.5
PHY-3002 : Step(1168): len = 172889, overlap = 148
PHY-3002 : Step(1169): len = 169901, overlap = 160.75
PHY-3002 : Step(1170): len = 166308, overlap = 170
PHY-3002 : Step(1171): len = 162921, overlap = 176
PHY-3002 : Step(1172): len = 160318, overlap = 185.25
PHY-3002 : Step(1173): len = 159089, overlap = 183.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.92533e-05
PHY-3002 : Step(1174): len = 168730, overlap = 162.25
PHY-3002 : Step(1175): len = 175963, overlap = 152
PHY-3002 : Step(1176): len = 175484, overlap = 147.75
PHY-3002 : Step(1177): len = 175832, overlap = 146
PHY-3002 : Step(1178): len = 176354, overlap = 140.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.67193e-05
PHY-3002 : Step(1179): len = 184299, overlap = 125
PHY-3002 : Step(1180): len = 189468, overlap = 118
PHY-3002 : Step(1181): len = 190533, overlap = 117.5
PHY-3002 : Step(1182): len = 191999, overlap = 119.75
PHY-3002 : Step(1183): len = 193027, overlap = 120.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000113439
PHY-3002 : Step(1184): len = 198835, overlap = 115.25
PHY-3002 : Step(1185): len = 202248, overlap = 115.75
PHY-3002 : Step(1186): len = 203725, overlap = 118.75
PHY-3002 : Step(1187): len = 204657, overlap = 120.5
PHY-3002 : Step(1188): len = 204652, overlap = 124.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000226877
PHY-3002 : Step(1189): len = 210030, overlap = 120.5
PHY-3002 : Step(1190): len = 212820, overlap = 117
PHY-3002 : Step(1191): len = 214998, overlap = 116
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.456518
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.481503s wall, 1.482009s user + 0.000000s system = 1.482009s CPU (100.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.780276s wall, 0.795605s user + 0.000000s system = 0.795605s CPU (102.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.58196e-05
PHY-3002 : Step(1192): len = 216487, overlap = 191
PHY-3002 : Step(1193): len = 214748, overlap = 170
PHY-3002 : Step(1194): len = 210581, overlap = 162
PHY-3002 : Step(1195): len = 203199, overlap = 169
PHY-3002 : Step(1196): len = 195547, overlap = 185
PHY-3002 : Step(1197): len = 189680, overlap = 189.75
PHY-3002 : Step(1198): len = 184687, overlap = 192.75
PHY-3002 : Step(1199): len = 180819, overlap = 198.5
PHY-3002 : Step(1200): len = 177701, overlap = 201
PHY-3002 : Step(1201): len = 175869, overlap = 209.25
PHY-3002 : Step(1202): len = 174380, overlap = 211.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000151639
PHY-3002 : Step(1203): len = 182209, overlap = 196
PHY-3002 : Step(1204): len = 186547, overlap = 185.5
PHY-3002 : Step(1205): len = 189713, overlap = 178.25
PHY-3002 : Step(1206): len = 190326, overlap = 175.25
PHY-3002 : Step(1207): len = 190806, overlap = 176.5
PHY-3002 : Step(1208): len = 191470, overlap = 178
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000284251
PHY-3002 : Step(1209): len = 197982, overlap = 168.75
PHY-3002 : Step(1210): len = 201338, overlap = 156.5
PHY-3002 : Step(1211): len = 205279, overlap = 157.75
PHY-3002 : Step(1212): len = 207440, overlap = 153.5
PHY-3002 : Step(1213): len = 208081, overlap = 153.75
PHY-3002 : Step(1214): len = 208992, overlap = 151.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000549196
PHY-3002 : Step(1215): len = 213407, overlap = 147.5
PHY-3002 : Step(1216): len = 214860, overlap = 145
PHY-3002 : Step(1217): len = 218851, overlap = 142.25
PHY-3002 : Step(1218): len = 219770, overlap = 137.5
PHY-3002 : Step(1219): len = 220160, overlap = 139
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00102313
PHY-3002 : Step(1220): len = 223461, overlap = 134.5
PHY-3002 : Step(1221): len = 224635, overlap = 131.75
PHY-3002 : Step(1222): len = 226786, overlap = 130.75
PHY-3002 : Step(1223): len = 227655, overlap = 130.25
PHY-3002 : Step(1224): len = 228419, overlap = 126.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00167459
PHY-3002 : Step(1225): len = 230073, overlap = 126.25
PHY-3002 : Step(1226): len = 231365, overlap = 125.75
PHY-3002 : Step(1227): len = 232743, overlap = 123.25
PHY-3002 : Step(1228): len = 233191, overlap = 124.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00269626
PHY-3002 : Step(1229): len = 234186, overlap = 122.5
PHY-3002 : Step(1230): len = 235213, overlap = 124.5
PHY-3002 : Step(1231): len = 236220, overlap = 126
PHY-3002 : Step(1232): len = 236576, overlap = 124.25
PHY-3002 : Step(1233): len = 237293, overlap = 125.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.372788s wall, 0.202801s user + 0.249602s system = 0.452403s CPU (121.4%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.456518
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.332140s wall, 1.341609s user + 0.000000s system = 1.341609s CPU (100.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.902113s wall, 0.889206s user + 0.000000s system = 0.889206s CPU (98.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000362356
PHY-3002 : Step(1234): len = 239251, overlap = 114.25
PHY-3002 : Step(1235): len = 234963, overlap = 113.25
PHY-3002 : Step(1236): len = 228971, overlap = 123.75
PHY-3002 : Step(1237): len = 225424, overlap = 128
PHY-3002 : Step(1238): len = 222893, overlap = 132
PHY-3002 : Step(1239): len = 220760, overlap = 136.75
PHY-3002 : Step(1240): len = 219881, overlap = 137
PHY-3002 : Step(1241): len = 219080, overlap = 139.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000718143
PHY-3002 : Step(1242): len = 222699, overlap = 133
PHY-3002 : Step(1243): len = 223356, overlap = 131.5
PHY-3002 : Step(1244): len = 225284, overlap = 128
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00127008
PHY-3002 : Step(1245): len = 227735, overlap = 126.5
PHY-3002 : Step(1246): len = 228840, overlap = 122.75
PHY-3002 : Step(1247): len = 229778, overlap = 122.75
PHY-3002 : Step(1248): len = 230825, overlap = 121.5
PHY-3002 : Step(1249): len = 231495, overlap = 120.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00198118
PHY-3002 : Step(1250): len = 232806, overlap = 119.25
PHY-3002 : Step(1251): len = 233824, overlap = 114
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.195440s wall, 0.202801s user + 0.000000s system = 0.202801s CPU (103.8%)

PHY-3001 : Legalized: Len = 245489, Over = 0
PHY-3001 : Final: Len = 245489, Over = 0
RUN-1003 : finish command "place" in  26.212331s wall, 34.289020s user + 1.591210s system = 35.880230s CPU (136.9%)

RUN-1004 : used memory is 710 MB, reserved memory is 863 MB, peak memory is 800 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2885 to 2187
PHY-1001 : Pin misalignment score is improved from 2187 to 2166
PHY-1001 : Pin misalignment score is improved from 2166 to 2163
PHY-1001 : Pin misalignment score is improved from 2163 to 2161
PHY-1001 : Pin misalignment score is improved from 2161 to 2161
PHY-1001 : Pin local connectivity score is improved from 207 to 0
PHY-1001 : Pin misalignment score is improved from 2250 to 2183
PHY-1001 : Pin misalignment score is improved from 2183 to 2167
PHY-1001 : Pin misalignment score is improved from 2167 to 2167
PHY-1001 : Pin local connectivity score is improved from 69 to 0
PHY-1001 : End pin swap;  3.584372s wall, 3.588023s user + 0.015600s system = 3.603623s CPU (100.5%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2137 instances
RUN-1001 : 1014 mslices, 1015 lslices, 103 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5862 nets
RUN-1001 : 3046 nets have 2 pins
RUN-1001 : 2168 nets have [3 - 5] pins
RUN-1001 : 446 nets have [6 - 10] pins
RUN-1001 : 70 nets have [11 - 20] pins
RUN-1001 : 127 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 313928, over cnt = 1730(21%), over = 3451, worst = 9
PHY-1002 : len = 323144, over cnt = 1484(18%), over = 2401, worst = 5
PHY-1002 : len = 331040, over cnt = 1413(17%), over = 1962, worst = 4
PHY-1002 : len = 355432, over cnt = 1051(13%), over = 1170, worst = 3
PHY-1002 : len = 372608, over cnt = 885(11%), over = 921, worst = 2
PHY-1002 : len = 391240, over cnt = 778(9%), over = 794, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25378, tnet num: 5860, tinst num: 2135, tnode num: 31041, tedge num: 42583.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 79 out of 5862 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  6.456640s wall, 6.162039s user + 0.109201s system = 6.271240s CPU (97.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.122671s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (89.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 63192, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End Routed; 0.982195s wall, 0.967206s user + 0.000000s system = 0.967206s CPU (98.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 62920, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.105403s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (103.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 62920, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.029323s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 62920, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.010207s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (305.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 62920, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 4; 0.017782s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (87.7%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 62904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 5; 0.011882s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 699928, over cnt = 2145(1%), over = 2247, worst = 3
PHY-1001 : End Routed; 30.178196s wall, 34.117419s user + 0.234002s system = 34.351420s CPU (113.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 628072, over cnt = 1224(0%), over = 1229, worst = 2
PHY-1001 : End DR Iter 1; 22.656486s wall, 22.230142s user + 0.000000s system = 22.230142s CPU (98.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 615352, over cnt = 584(0%), over = 584, worst = 1
PHY-1001 : End DR Iter 2; 8.992187s wall, 9.172859s user + 0.046800s system = 9.219659s CPU (102.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 616160, over cnt = 254(0%), over = 254, worst = 1
PHY-1001 : End DR Iter 3; 5.621652s wall, 5.506835s user + 0.078001s system = 5.584836s CPU (99.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 620808, over cnt = 101(0%), over = 101, worst = 1
PHY-1001 : End DR Iter 4; 2.211424s wall, 2.262014s user + 0.031200s system = 2.293215s CPU (103.7%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 623856, over cnt = 50(0%), over = 50, worst = 1
PHY-1001 : End DR Iter 5; 1.415999s wall, 1.419609s user + 0.000000s system = 1.419609s CPU (100.3%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 627120, over cnt = 21(0%), over = 21, worst = 1
PHY-1001 : End DR Iter 6; 2.806038s wall, 2.636417s user + 0.000000s system = 2.636417s CPU (94.0%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 628720, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 7; 3.691943s wall, 3.354021s user + 0.046800s system = 3.400822s CPU (92.1%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 8; 3.650917s wall, 3.447622s user + 0.046800s system = 3.494422s CPU (95.7%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 9; 3.159254s wall, 3.073220s user + 0.000000s system = 3.073220s CPU (97.3%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 10; 3.013111s wall, 2.995219s user + 0.015600s system = 3.010819s CPU (99.9%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 9; 3.037847s wall, 3.010819s user + 0.000000s system = 3.010819s CPU (99.1%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 10; 3.138349s wall, 3.088820s user + 0.000000s system = 3.088820s CPU (98.4%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 11; 2.945692s wall, 2.932819s user + 0.000000s system = 2.932819s CPU (99.6%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 12; 3.065803s wall, 3.010819s user + 0.000000s system = 3.010819s CPU (98.2%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 628856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 13; 2.989992s wall, 2.948419s user + 0.015600s system = 2.964019s CPU (99.1%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 629176, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DC Iter 2; 3.604878s wall, 3.541223s user + 0.000000s system = 3.541223s CPU (98.2%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 629216, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DC Iter 3; 5.464136s wall, 5.428835s user + 0.015600s system = 5.444435s CPU (99.6%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 629496, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 629496
PHY-1001 : End DC Iter 3; 0.362033s wall, 0.327602s user + 0.000000s system = 0.327602s CPU (90.5%)

PHY-1001 : 6 feed throughs used by 6 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  121.596564s wall, 123.552792s user + 0.592804s system = 124.145596s CPU (102.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  131.794321s wall, 133.490056s user + 0.733205s system = 134.223260s CPU (101.8%)

RUN-1004 : used memory is 728 MB, reserved memory is 868 MB, peak memory is 800 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 4053   out of   4480   90.47%
#reg                 2894   out of   4480   64.60%
#le                  4053
  #lut only          1159   out of   4053   28.60%
  #reg only             0   out of   4053    0.00%
  #lut&reg           2894   out of   4053   71.40%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  3.075102s wall, 2.901619s user + 0.187201s system = 3.088820s CPU (100.4%)

RUN-1004 : used memory is 728 MB, reserved memory is 868 MB, peak memory is 800 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 25378, tnet num: 5860, tinst num: 2140, tnode num: 31041, tedge num: 42583.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5860 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  5.185401s wall, 4.461629s user + 0.046800s system = 4.508429s CPU (86.9%)

RUN-1004 : used memory is 717 MB, reserved memory is 922 MB, peak memory is 800 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2142
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5862, pip num: 56377
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 938 valid insts, and 159202 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  14.794329s wall, 23.587351s user + 0.078001s system = 23.665352s CPU (160.0%)

RUN-1004 : used memory is 715 MB, reserved memory is 942 MB, peak memory is 800 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  2.439316s wall, 1.419609s user + 0.218401s system = 1.638011s CPU (67.2%)

RUN-1004 : used memory is 732 MB, reserved memory is 1002 MB, peak memory is 800 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.646687s wall, 4.539629s user + 0.936006s system = 5.475635s CPU (20.5%)

RUN-1004 : used memory is 726 MB, reserved memory is 1004 MB, peak memory is 800 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.801914s wall, 1.138807s user + 0.171601s system = 1.310408s CPU (19.3%)

RUN-1004 : used memory is 737 MB, reserved memory is 1015 MB, peak memory is 800 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  36.683926s wall, 7.566048s user + 1.388409s system = 8.954457s CPU (24.4%)

RUN-1004 : used memory is 726 MB, reserved memory is 1004 MB, peak memory is 800 MB
GUI-1001 : Download success!
