// Seed: 640337643
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  assign id_2 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    input uwire id_2,
    output wor id_3,
    output wor id_4,
    input tri id_5,
    input wire id_6,
    input tri1 id_7,
    input wire id_8
);
  wor id_10;
  assign id_10 = 1;
  assign id_3  = id_7;
  module_0(
      id_10, id_10, id_10
  );
  wire id_11;
endmodule
