Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Nov  4 11:40:49 2021
| Host         : DESKTOP-U5LPIJT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file claTop_timing_summary_routed.rpt -pb claTop_timing_summary_routed.pb -rpx claTop_timing_summary_routed.rpx -warn_on_violation
| Design       : claTop
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1           
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (1)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clkdiv/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.800        0.000                      0                   17        0.261        0.000                      0                   17        3.500        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.800        0.000                      0                   17        0.261        0.000                      0                   17        3.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.800ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.800ns  (required time - arrival time)
  Source:                 clkdiv/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 1.916ns (45.336%)  route 2.310ns (54.664%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.740     5.374    clkdiv/clk
    SLICE_X41Y53         FDCE                                         r  clkdiv/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDCE (Prop_fdce_C_Q)         0.456     5.830 f  clkdiv/count_reg[14]/Q
                         net (fo=2, routed)           0.816     6.646    clkdiv/count_reg[14]
    SLICE_X40Y52         LUT4 (Prop_lut4_I1_O)        0.124     6.770 r  clkdiv/clk_div_i_2/O
                         net (fo=2, routed)           0.499     7.269    clkdiv/clk_div_i_2_n_0
    SLICE_X40Y52         LUT5 (Prop_lut5_I4_O)        0.124     7.393 f  clkdiv/count[0]_i_7/O
                         net (fo=8, routed)           0.356     7.749    clkdiv/count[0]_i_7_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.873 r  clkdiv/count[0]_i_2/O
                         net (fo=1, routed)           0.640     8.512    clkdiv/count[0]_i_2_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.038 r  clkdiv/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.038    clkdiv/count_reg[0]_i_1_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.152 r  clkdiv/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.152    clkdiv/count_reg[4]_i_1_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.266 r  clkdiv/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.266    clkdiv/count_reg[8]_i_1_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.600 r  clkdiv/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.600    clkdiv/count_reg[12]_i_1_n_6
    SLICE_X41Y53         FDCE                                         r  clkdiv/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.563    14.921    clkdiv/clk
    SLICE_X41Y53         FDCE                                         r  clkdiv/count_reg[13]/C
                         clock pessimism              0.454    15.374    
                         clock uncertainty           -0.035    15.339    
    SLICE_X41Y53         FDCE (Setup_fdce_C_D)        0.062    15.401    clkdiv/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.401    
                         arrival time                          -9.600    
  -------------------------------------------------------------------
                         slack                                  5.800    

Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 clkdiv/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.205ns  (logic 1.895ns (45.063%)  route 2.310ns (54.937%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.740     5.374    clkdiv/clk
    SLICE_X41Y53         FDCE                                         r  clkdiv/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDCE (Prop_fdce_C_Q)         0.456     5.830 f  clkdiv/count_reg[14]/Q
                         net (fo=2, routed)           0.816     6.646    clkdiv/count_reg[14]
    SLICE_X40Y52         LUT4 (Prop_lut4_I1_O)        0.124     6.770 r  clkdiv/clk_div_i_2/O
                         net (fo=2, routed)           0.499     7.269    clkdiv/clk_div_i_2_n_0
    SLICE_X40Y52         LUT5 (Prop_lut5_I4_O)        0.124     7.393 f  clkdiv/count[0]_i_7/O
                         net (fo=8, routed)           0.356     7.749    clkdiv/count[0]_i_7_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.873 r  clkdiv/count[0]_i_2/O
                         net (fo=1, routed)           0.640     8.512    clkdiv/count[0]_i_2_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.038 r  clkdiv/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.038    clkdiv/count_reg[0]_i_1_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.152 r  clkdiv/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.152    clkdiv/count_reg[4]_i_1_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.266 r  clkdiv/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.266    clkdiv/count_reg[8]_i_1_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.579 r  clkdiv/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.579    clkdiv/count_reg[12]_i_1_n_4
    SLICE_X41Y53         FDCE                                         r  clkdiv/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.563    14.921    clkdiv/clk
    SLICE_X41Y53         FDCE                                         r  clkdiv/count_reg[15]/C
                         clock pessimism              0.454    15.374    
                         clock uncertainty           -0.035    15.339    
    SLICE_X41Y53         FDCE (Setup_fdce_C_D)        0.062    15.401    clkdiv/count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.401    
                         arrival time                          -9.579    
  -------------------------------------------------------------------
                         slack                                  5.821    

Slack (MET) :             5.890ns  (required time - arrival time)
  Source:                 clkdiv/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 1.802ns (43.821%)  route 2.310ns (56.179%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.740     5.374    clkdiv/clk
    SLICE_X41Y53         FDCE                                         r  clkdiv/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDCE (Prop_fdce_C_Q)         0.456     5.830 f  clkdiv/count_reg[14]/Q
                         net (fo=2, routed)           0.816     6.646    clkdiv/count_reg[14]
    SLICE_X40Y52         LUT4 (Prop_lut4_I1_O)        0.124     6.770 r  clkdiv/clk_div_i_2/O
                         net (fo=2, routed)           0.499     7.269    clkdiv/clk_div_i_2_n_0
    SLICE_X40Y52         LUT5 (Prop_lut5_I4_O)        0.124     7.393 f  clkdiv/count[0]_i_7/O
                         net (fo=8, routed)           0.356     7.749    clkdiv/count[0]_i_7_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.873 r  clkdiv/count[0]_i_2/O
                         net (fo=1, routed)           0.640     8.512    clkdiv/count[0]_i_2_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.038 r  clkdiv/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.038    clkdiv/count_reg[0]_i_1_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.152 r  clkdiv/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.152    clkdiv/count_reg[4]_i_1_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.486 r  clkdiv/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.486    clkdiv/count_reg[8]_i_1_n_6
    SLICE_X41Y52         FDCE                                         r  clkdiv/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.564    14.922    clkdiv/clk
    SLICE_X41Y52         FDCE                                         r  clkdiv/count_reg[9]/C
                         clock pessimism              0.429    15.350    
                         clock uncertainty           -0.035    15.315    
    SLICE_X41Y52         FDCE (Setup_fdce_C_D)        0.062    15.377    clkdiv/count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.377    
                         arrival time                          -9.486    
  -------------------------------------------------------------------
                         slack                                  5.890    

Slack (MET) :             5.895ns  (required time - arrival time)
  Source:                 clkdiv/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.131ns  (logic 1.821ns (44.079%)  route 2.310ns (55.921%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.740     5.374    clkdiv/clk
    SLICE_X41Y53         FDCE                                         r  clkdiv/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDCE (Prop_fdce_C_Q)         0.456     5.830 f  clkdiv/count_reg[14]/Q
                         net (fo=2, routed)           0.816     6.646    clkdiv/count_reg[14]
    SLICE_X40Y52         LUT4 (Prop_lut4_I1_O)        0.124     6.770 r  clkdiv/clk_div_i_2/O
                         net (fo=2, routed)           0.499     7.269    clkdiv/clk_div_i_2_n_0
    SLICE_X40Y52         LUT5 (Prop_lut5_I4_O)        0.124     7.393 f  clkdiv/count[0]_i_7/O
                         net (fo=8, routed)           0.356     7.749    clkdiv/count[0]_i_7_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.873 r  clkdiv/count[0]_i_2/O
                         net (fo=1, routed)           0.640     8.512    clkdiv/count[0]_i_2_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.038 r  clkdiv/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.038    clkdiv/count_reg[0]_i_1_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.152 r  clkdiv/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.152    clkdiv/count_reg[4]_i_1_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.266 r  clkdiv/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.266    clkdiv/count_reg[8]_i_1_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.505 r  clkdiv/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.505    clkdiv/count_reg[12]_i_1_n_5
    SLICE_X41Y53         FDCE                                         r  clkdiv/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.563    14.921    clkdiv/clk
    SLICE_X41Y53         FDCE                                         r  clkdiv/count_reg[14]/C
                         clock pessimism              0.454    15.374    
                         clock uncertainty           -0.035    15.339    
    SLICE_X41Y53         FDCE (Setup_fdce_C_D)        0.062    15.401    clkdiv/count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.401    
                         arrival time                          -9.505    
  -------------------------------------------------------------------
                         slack                                  5.895    

Slack (MET) :             5.911ns  (required time - arrival time)
  Source:                 clkdiv/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.091ns  (logic 1.781ns (43.532%)  route 2.310ns (56.468%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.740     5.374    clkdiv/clk
    SLICE_X41Y53         FDCE                                         r  clkdiv/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDCE (Prop_fdce_C_Q)         0.456     5.830 f  clkdiv/count_reg[14]/Q
                         net (fo=2, routed)           0.816     6.646    clkdiv/count_reg[14]
    SLICE_X40Y52         LUT4 (Prop_lut4_I1_O)        0.124     6.770 r  clkdiv/clk_div_i_2/O
                         net (fo=2, routed)           0.499     7.269    clkdiv/clk_div_i_2_n_0
    SLICE_X40Y52         LUT5 (Prop_lut5_I4_O)        0.124     7.393 f  clkdiv/count[0]_i_7/O
                         net (fo=8, routed)           0.356     7.749    clkdiv/count[0]_i_7_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.873 r  clkdiv/count[0]_i_2/O
                         net (fo=1, routed)           0.640     8.512    clkdiv/count[0]_i_2_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.038 r  clkdiv/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.038    clkdiv/count_reg[0]_i_1_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.152 r  clkdiv/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.152    clkdiv/count_reg[4]_i_1_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.465 r  clkdiv/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.465    clkdiv/count_reg[8]_i_1_n_4
    SLICE_X41Y52         FDCE                                         r  clkdiv/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.564    14.922    clkdiv/clk
    SLICE_X41Y52         FDCE                                         r  clkdiv/count_reg[11]/C
                         clock pessimism              0.429    15.350    
                         clock uncertainty           -0.035    15.315    
    SLICE_X41Y52         FDCE (Setup_fdce_C_D)        0.062    15.377    clkdiv/count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.377    
                         arrival time                          -9.465    
  -------------------------------------------------------------------
                         slack                                  5.911    

Slack (MET) :             5.911ns  (required time - arrival time)
  Source:                 clkdiv/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 1.805ns (43.862%)  route 2.310ns (56.138%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.740     5.374    clkdiv/clk
    SLICE_X41Y53         FDCE                                         r  clkdiv/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDCE (Prop_fdce_C_Q)         0.456     5.830 f  clkdiv/count_reg[14]/Q
                         net (fo=2, routed)           0.816     6.646    clkdiv/count_reg[14]
    SLICE_X40Y52         LUT4 (Prop_lut4_I1_O)        0.124     6.770 r  clkdiv/clk_div_i_2/O
                         net (fo=2, routed)           0.499     7.269    clkdiv/clk_div_i_2_n_0
    SLICE_X40Y52         LUT5 (Prop_lut5_I4_O)        0.124     7.393 f  clkdiv/count[0]_i_7/O
                         net (fo=8, routed)           0.356     7.749    clkdiv/count[0]_i_7_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.873 r  clkdiv/count[0]_i_2/O
                         net (fo=1, routed)           0.640     8.512    clkdiv/count[0]_i_2_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.038 r  clkdiv/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.038    clkdiv/count_reg[0]_i_1_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.152 r  clkdiv/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.152    clkdiv/count_reg[4]_i_1_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.266 r  clkdiv/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.266    clkdiv/count_reg[8]_i_1_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.489 r  clkdiv/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.489    clkdiv/count_reg[12]_i_1_n_7
    SLICE_X41Y53         FDCE                                         r  clkdiv/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.563    14.921    clkdiv/clk
    SLICE_X41Y53         FDCE                                         r  clkdiv/count_reg[12]/C
                         clock pessimism              0.454    15.374    
                         clock uncertainty           -0.035    15.339    
    SLICE_X41Y53         FDCE (Setup_fdce_C_D)        0.062    15.401    clkdiv/count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.401    
                         arrival time                          -9.489    
  -------------------------------------------------------------------
                         slack                                  5.911    

Slack (MET) :             5.985ns  (required time - arrival time)
  Source:                 clkdiv/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.017ns  (logic 1.707ns (42.492%)  route 2.310ns (57.508%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.740     5.374    clkdiv/clk
    SLICE_X41Y53         FDCE                                         r  clkdiv/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDCE (Prop_fdce_C_Q)         0.456     5.830 f  clkdiv/count_reg[14]/Q
                         net (fo=2, routed)           0.816     6.646    clkdiv/count_reg[14]
    SLICE_X40Y52         LUT4 (Prop_lut4_I1_O)        0.124     6.770 r  clkdiv/clk_div_i_2/O
                         net (fo=2, routed)           0.499     7.269    clkdiv/clk_div_i_2_n_0
    SLICE_X40Y52         LUT5 (Prop_lut5_I4_O)        0.124     7.393 f  clkdiv/count[0]_i_7/O
                         net (fo=8, routed)           0.356     7.749    clkdiv/count[0]_i_7_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.873 r  clkdiv/count[0]_i_2/O
                         net (fo=1, routed)           0.640     8.512    clkdiv/count[0]_i_2_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.038 r  clkdiv/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.038    clkdiv/count_reg[0]_i_1_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.152 r  clkdiv/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.152    clkdiv/count_reg[4]_i_1_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.391 r  clkdiv/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.391    clkdiv/count_reg[8]_i_1_n_5
    SLICE_X41Y52         FDCE                                         r  clkdiv/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.564    14.922    clkdiv/clk
    SLICE_X41Y52         FDCE                                         r  clkdiv/count_reg[10]/C
                         clock pessimism              0.429    15.350    
                         clock uncertainty           -0.035    15.315    
    SLICE_X41Y52         FDCE (Setup_fdce_C_D)        0.062    15.377    clkdiv/count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.377    
                         arrival time                          -9.391    
  -------------------------------------------------------------------
                         slack                                  5.985    

Slack (MET) :             6.001ns  (required time - arrival time)
  Source:                 clkdiv/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 1.691ns (42.262%)  route 2.310ns (57.738%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.740     5.374    clkdiv/clk
    SLICE_X41Y53         FDCE                                         r  clkdiv/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDCE (Prop_fdce_C_Q)         0.456     5.830 f  clkdiv/count_reg[14]/Q
                         net (fo=2, routed)           0.816     6.646    clkdiv/count_reg[14]
    SLICE_X40Y52         LUT4 (Prop_lut4_I1_O)        0.124     6.770 r  clkdiv/clk_div_i_2/O
                         net (fo=2, routed)           0.499     7.269    clkdiv/clk_div_i_2_n_0
    SLICE_X40Y52         LUT5 (Prop_lut5_I4_O)        0.124     7.393 f  clkdiv/count[0]_i_7/O
                         net (fo=8, routed)           0.356     7.749    clkdiv/count[0]_i_7_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.873 r  clkdiv/count[0]_i_2/O
                         net (fo=1, routed)           0.640     8.512    clkdiv/count[0]_i_2_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.038 r  clkdiv/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.038    clkdiv/count_reg[0]_i_1_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.152 r  clkdiv/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.152    clkdiv/count_reg[4]_i_1_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.375 r  clkdiv/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.375    clkdiv/count_reg[8]_i_1_n_7
    SLICE_X41Y52         FDCE                                         r  clkdiv/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.564    14.922    clkdiv/clk
    SLICE_X41Y52         FDCE                                         r  clkdiv/count_reg[8]/C
                         clock pessimism              0.429    15.350    
                         clock uncertainty           -0.035    15.315    
    SLICE_X41Y52         FDCE (Setup_fdce_C_D)        0.062    15.377    clkdiv/count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.377    
                         arrival time                          -9.375    
  -------------------------------------------------------------------
                         slack                                  6.001    

Slack (MET) :             6.004ns  (required time - arrival time)
  Source:                 clkdiv/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 1.688ns (42.219%)  route 2.310ns (57.781%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.740     5.374    clkdiv/clk
    SLICE_X41Y53         FDCE                                         r  clkdiv/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDCE (Prop_fdce_C_Q)         0.456     5.830 f  clkdiv/count_reg[14]/Q
                         net (fo=2, routed)           0.816     6.646    clkdiv/count_reg[14]
    SLICE_X40Y52         LUT4 (Prop_lut4_I1_O)        0.124     6.770 r  clkdiv/clk_div_i_2/O
                         net (fo=2, routed)           0.499     7.269    clkdiv/clk_div_i_2_n_0
    SLICE_X40Y52         LUT5 (Prop_lut5_I4_O)        0.124     7.393 f  clkdiv/count[0]_i_7/O
                         net (fo=8, routed)           0.356     7.749    clkdiv/count[0]_i_7_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.873 r  clkdiv/count[0]_i_2/O
                         net (fo=1, routed)           0.640     8.512    clkdiv/count[0]_i_2_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.038 r  clkdiv/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.038    clkdiv/count_reg[0]_i_1_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.372 r  clkdiv/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.372    clkdiv/count_reg[4]_i_1_n_6
    SLICE_X41Y51         FDCE                                         r  clkdiv/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.564    14.922    clkdiv/clk
    SLICE_X41Y51         FDCE                                         r  clkdiv/count_reg[5]/C
                         clock pessimism              0.429    15.350    
                         clock uncertainty           -0.035    15.315    
    SLICE_X41Y51         FDCE (Setup_fdce_C_D)        0.062    15.377    clkdiv/count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.377    
                         arrival time                          -9.372    
  -------------------------------------------------------------------
                         slack                                  6.004    

Slack (MET) :             6.025ns  (required time - arrival time)
  Source:                 clkdiv/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 1.667ns (41.914%)  route 2.310ns (58.086%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.740     5.374    clkdiv/clk
    SLICE_X41Y53         FDCE                                         r  clkdiv/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDCE (Prop_fdce_C_Q)         0.456     5.830 f  clkdiv/count_reg[14]/Q
                         net (fo=2, routed)           0.816     6.646    clkdiv/count_reg[14]
    SLICE_X40Y52         LUT4 (Prop_lut4_I1_O)        0.124     6.770 r  clkdiv/clk_div_i_2/O
                         net (fo=2, routed)           0.499     7.269    clkdiv/clk_div_i_2_n_0
    SLICE_X40Y52         LUT5 (Prop_lut5_I4_O)        0.124     7.393 f  clkdiv/count[0]_i_7/O
                         net (fo=8, routed)           0.356     7.749    clkdiv/count[0]_i_7_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.873 r  clkdiv/count[0]_i_2/O
                         net (fo=1, routed)           0.640     8.512    clkdiv/count[0]_i_2_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.038 r  clkdiv/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.038    clkdiv/count_reg[0]_i_1_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.351 r  clkdiv/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.351    clkdiv/count_reg[4]_i_1_n_4
    SLICE_X41Y51         FDCE                                         r  clkdiv/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.564    14.922    clkdiv/clk
    SLICE_X41Y51         FDCE                                         r  clkdiv/count_reg[7]/C
                         clock pessimism              0.429    15.350    
                         clock uncertainty           -0.035    15.315    
    SLICE_X41Y51         FDCE (Setup_fdce_C_D)        0.062    15.377    clkdiv/count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.377    
                         arrival time                          -9.351    
  -------------------------------------------------------------------
                         slack                                  6.025    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clkdiv/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.589     1.467    clkdiv/clk
    SLICE_X41Y52         FDCE                                         r  clkdiv/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  clkdiv/count_reg[11]/Q
                         net (fo=3, routed)           0.117     1.725    clkdiv/count_reg[11]
    SLICE_X41Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  clkdiv/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    clkdiv/count_reg[8]_i_1_n_4
    SLICE_X41Y52         FDCE                                         r  clkdiv/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.859     1.984    clkdiv/clk
    SLICE_X41Y52         FDCE                                         r  clkdiv/count_reg[11]/C
                         clock pessimism             -0.517     1.467    
    SLICE_X41Y52         FDCE (Hold_fdce_C_D)         0.105     1.572    clkdiv/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clkdiv/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.589     1.467    clkdiv/clk
    SLICE_X41Y51         FDCE                                         r  clkdiv/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  clkdiv/count_reg[4]/Q
                         net (fo=3, routed)           0.115     1.723    clkdiv/count_reg[4]
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.838 r  clkdiv/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.838    clkdiv/count_reg[4]_i_1_n_7
    SLICE_X41Y51         FDCE                                         r  clkdiv/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.859     1.984    clkdiv/clk
    SLICE_X41Y51         FDCE                                         r  clkdiv/count_reg[4]/C
                         clock pessimism             -0.517     1.467    
    SLICE_X41Y51         FDCE (Hold_fdce_C_D)         0.105     1.572    clkdiv/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clkdiv/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.588     1.466    clkdiv/clk
    SLICE_X41Y53         FDCE                                         r  clkdiv/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  clkdiv/count_reg[12]/Q
                         net (fo=3, routed)           0.117     1.724    clkdiv/count_reg[12]
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.839 r  clkdiv/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.839    clkdiv/count_reg[12]_i_1_n_7
    SLICE_X41Y53         FDCE                                         r  clkdiv/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.858     1.983    clkdiv/clk
    SLICE_X41Y53         FDCE                                         r  clkdiv/count_reg[12]/C
                         clock pessimism             -0.517     1.466    
    SLICE_X41Y53         FDCE (Hold_fdce_C_D)         0.105     1.571    clkdiv/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 clkdiv/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.251ns (63.347%)  route 0.145ns (36.653%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.589     1.467    clkdiv/clk
    SLICE_X41Y51         FDCE                                         r  clkdiv/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDCE (Prop_fdce_C_Q)         0.141     1.608 f  clkdiv/count_reg[6]/Q
                         net (fo=5, routed)           0.145     1.753    clkdiv/count_reg[6]
    SLICE_X41Y52         LUT6 (Prop_lut6_I3_O)        0.045     1.798 r  clkdiv/count[8]_i_4/O
                         net (fo=1, routed)           0.000     1.798    clkdiv/count[8]_i_4_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.863 r  clkdiv/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.863    clkdiv/count_reg[8]_i_1_n_6
    SLICE_X41Y52         FDCE                                         r  clkdiv/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.859     1.984    clkdiv/clk
    SLICE_X41Y52         FDCE                                         r  clkdiv/count_reg[9]/C
                         clock pessimism             -0.501     1.483    
    SLICE_X41Y52         FDCE (Hold_fdce_C_D)         0.105     1.588    clkdiv/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 clkdiv/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.268%)  route 0.133ns (34.732%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.589     1.467    clkdiv/clk
    SLICE_X41Y51         FDCE                                         r  clkdiv/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  clkdiv/count_reg[7]/Q
                         net (fo=3, routed)           0.133     1.741    clkdiv/count_reg[7]
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.849 r  clkdiv/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.849    clkdiv/count_reg[4]_i_1_n_4
    SLICE_X41Y51         FDCE                                         r  clkdiv/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.859     1.984    clkdiv/clk
    SLICE_X41Y51         FDCE                                         r  clkdiv/count_reg[7]/C
                         clock pessimism             -0.517     1.467    
    SLICE_X41Y51         FDCE (Hold_fdce_C_D)         0.105     1.572    clkdiv/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clkdiv/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.252ns (62.903%)  route 0.149ns (37.097%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.589     1.467    clkdiv/clk
    SLICE_X41Y52         FDCE                                         r  clkdiv/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.141     1.608 f  clkdiv/count_reg[9]/Q
                         net (fo=5, routed)           0.149     1.757    clkdiv/count_reg[9]
    SLICE_X41Y51         LUT6 (Prop_lut6_I1_O)        0.045     1.802 r  clkdiv/count[4]_i_3/O
                         net (fo=1, routed)           0.000     1.802    clkdiv/count[4]_i_3_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.868 r  clkdiv/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.868    clkdiv/count_reg[4]_i_1_n_5
    SLICE_X41Y51         FDCE                                         r  clkdiv/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.859     1.984    clkdiv/clk
    SLICE_X41Y51         FDCE                                         r  clkdiv/count_reg[6]/C
                         clock pessimism             -0.501     1.483    
    SLICE_X41Y51         FDCE (Hold_fdce_C_D)         0.105     1.588    clkdiv/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clkdiv/clk_div_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/clk_div_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.589     1.467    clkdiv/clk
    SLICE_X40Y52         FDCE                                         r  clkdiv/clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  clkdiv/clk_div_reg/Q
                         net (fo=2, routed)           0.185     1.793    clkdiv/clk_div_reg_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I5_O)        0.045     1.838 r  clkdiv/clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.838    clkdiv/clk_div_i_1_n_0
    SLICE_X40Y52         FDCE                                         r  clkdiv/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.859     1.984    clkdiv/clk
    SLICE_X40Y52         FDCE                                         r  clkdiv/clk_div_reg/C
                         clock pessimism             -0.517     1.467    
    SLICE_X40Y52         FDCE (Hold_fdce_C_D)         0.091     1.558    clkdiv/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clkdiv/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.256ns (63.646%)  route 0.146ns (36.354%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.589     1.467    clkdiv/clk
    SLICE_X41Y51         FDCE                                         r  clkdiv/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDCE (Prop_fdce_C_Q)         0.141     1.608 f  clkdiv/count_reg[6]/Q
                         net (fo=5, routed)           0.146     1.754    clkdiv/count_reg[6]
    SLICE_X41Y52         LUT6 (Prop_lut6_I3_O)        0.045     1.799 r  clkdiv/count[8]_i_5/O
                         net (fo=1, routed)           0.000     1.799    clkdiv/count[8]_i_5_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.869 r  clkdiv/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.869    clkdiv/count_reg[8]_i_1_n_7
    SLICE_X41Y52         FDCE                                         r  clkdiv/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.859     1.984    clkdiv/clk
    SLICE_X41Y52         FDCE                                         r  clkdiv/count_reg[8]/C
                         clock pessimism             -0.501     1.483    
    SLICE_X41Y52         FDCE (Hold_fdce_C_D)         0.105     1.588    clkdiv/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 clkdiv/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.292ns (71.736%)  route 0.115ns (28.264%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.589     1.467    clkdiv/clk
    SLICE_X41Y51         FDCE                                         r  clkdiv/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  clkdiv/count_reg[4]/Q
                         net (fo=3, routed)           0.115     1.723    clkdiv/count_reg[4]
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.874 r  clkdiv/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.874    clkdiv/count_reg[4]_i_1_n_6
    SLICE_X41Y51         FDCE                                         r  clkdiv/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.859     1.984    clkdiv/clk
    SLICE_X41Y51         FDCE                                         r  clkdiv/count_reg[5]/C
                         clock pessimism             -0.517     1.467    
    SLICE_X41Y51         FDCE (Hold_fdce_C_D)         0.105     1.572    clkdiv/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 clkdiv/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.292ns (71.340%)  route 0.117ns (28.660%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.588     1.466    clkdiv/clk
    SLICE_X41Y53         FDCE                                         r  clkdiv/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  clkdiv/count_reg[12]/Q
                         net (fo=3, routed)           0.117     1.724    clkdiv/count_reg[12]
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.875 r  clkdiv/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.875    clkdiv/count_reg[12]_i_1_n_6
    SLICE_X41Y53         FDCE                                         r  clkdiv/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.858     1.983    clkdiv/clk
    SLICE_X41Y53         FDCE                                         r  clkdiv/count_reg[13]/C
                         clock pessimism             -0.517     1.466    
    SLICE_X41Y53         FDCE (Hold_fdce_C_D)         0.105     1.571    clkdiv/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.304    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y52    clkdiv/clk_div_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y50    clkdiv/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y52    clkdiv/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y52    clkdiv/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y53    clkdiv/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y53    clkdiv/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y53    clkdiv/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y53    clkdiv/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y50    clkdiv/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X40Y52    clkdiv/clk_div_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X40Y52    clkdiv/clk_div_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X41Y50    clkdiv/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X41Y50    clkdiv/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X41Y52    clkdiv/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X41Y52    clkdiv/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X41Y52    clkdiv/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X41Y52    clkdiv/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X41Y53    clkdiv/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X41Y53    clkdiv/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y52    clkdiv/clk_div_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y52    clkdiv/clk_div_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y50    clkdiv/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y50    clkdiv/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y52    clkdiv/count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y52    clkdiv/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y52    clkdiv/count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y52    clkdiv/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y53    clkdiv/count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y53    clkdiv/count_reg[12]/C



