// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data_V_read,
        output_V_read,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [127:0] data_V_read;
input  [3199:0] output_V_read;
output  [3199:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
reg    layer_in_row_Array_V_3_0_0_ce0;
reg    layer_in_row_Array_V_3_0_0_we0;
wire   [31:0] layer_in_row_Array_V_3_0_0_q0;
reg    layer_in_row_Array_V_3_1_0_ce0;
reg    layer_in_row_Array_V_3_1_0_we0;
wire   [31:0] layer_in_row_Array_V_3_1_0_q0;
reg    layer_in_row_Array_V_3_2_0_ce0;
reg    layer_in_row_Array_V_3_2_0_we0;
wire   [31:0] layer_in_row_Array_V_3_2_0_q0;
reg    layer_in_row_Array_V_3_3_0_ce0;
reg    layer_in_row_Array_V_3_3_0_we0;
wire   [31:0] layer_in_row_Array_V_3_3_0_q0;
reg    layer_in_row_Array_V_3_0_1_ce0;
reg    layer_in_row_Array_V_3_0_1_we0;
wire   [31:0] layer_in_row_Array_V_3_0_1_d0;
wire   [31:0] layer_in_row_Array_V_3_0_1_q0;
reg    layer_in_row_Array_V_3_1_1_ce0;
reg    layer_in_row_Array_V_3_1_1_we0;
wire   [31:0] layer_in_row_Array_V_3_1_1_q0;
reg    layer_in_row_Array_V_3_2_1_ce0;
reg    layer_in_row_Array_V_3_2_1_we0;
wire   [31:0] layer_in_row_Array_V_3_2_1_q0;
reg    layer_in_row_Array_V_3_3_1_ce0;
reg    layer_in_row_Array_V_3_3_1_we0;
wire   [31:0] layer_in_row_Array_V_3_3_1_q0;
reg    layer_in_row_Array_V_3_0_2_ce0;
reg    layer_in_row_Array_V_3_0_2_we0;
wire   [31:0] layer_in_row_Array_V_3_0_2_d0;
wire   [31:0] layer_in_row_Array_V_3_0_2_q0;
reg    layer_in_row_Array_V_3_1_2_ce0;
reg    layer_in_row_Array_V_3_1_2_we0;
wire   [31:0] layer_in_row_Array_V_3_1_2_q0;
reg    layer_in_row_Array_V_3_2_2_ce0;
reg    layer_in_row_Array_V_3_2_2_we0;
wire   [31:0] layer_in_row_Array_V_3_2_2_q0;
reg    layer_in_row_Array_V_3_3_2_ce0;
reg    layer_in_row_Array_V_3_3_2_we0;
wire   [31:0] layer_in_row_Array_V_3_3_2_q0;
reg    layer_in_row_Array_V_3_0_3_ce0;
reg    layer_in_row_Array_V_3_0_3_we0;
wire   [31:0] layer_in_row_Array_V_3_0_3_d0;
wire   [31:0] layer_in_row_Array_V_3_0_3_q0;
reg    layer_in_row_Array_V_3_1_3_ce0;
reg    layer_in_row_Array_V_3_1_3_we0;
wire   [31:0] layer_in_row_Array_V_3_1_3_q0;
reg    layer_in_row_Array_V_3_2_3_ce0;
reg    layer_in_row_Array_V_3_2_3_we0;
wire   [31:0] layer_in_row_Array_V_3_2_3_q0;
reg    layer_in_row_Array_V_3_3_3_ce0;
reg    layer_in_row_Array_V_3_3_3_we0;
wire   [31:0] layer_in_row_Array_V_3_3_3_q0;
reg   [127:0] data_V_read_2_reg_410;
reg   [31:0] DataOut_V_22_reg_415;
reg   [31:0] DataOut_V_23_reg_420;
reg   [31:0] DataOut_V_25_reg_426;
reg   [31:0] DataOut_V_26_reg_431;
reg   [31:0] DataOut_V_29_reg_437;
reg   [31:0] DataOut_V_30_reg_442;
reg   [31:0] DataOut_V_33_reg_448;
reg   [31:0] DataOut_V_34_reg_453;
reg   [511:0] tmp_reg_459;
reg   [511:0] tmp_4_reg_464;
reg   [511:0] tmp_5_reg_469;
reg   [511:0] tmp_6_reg_474;
reg   [511:0] tmp_7_reg_479;
reg    ap_block_pp0_stage0_subdone;
wire   [31:0] trunc_ln203_fu_136_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_layebkb #(
    .DataWidth( 32 ),
    .AddressRange( 59 ),
    .AddressWidth( 6 ))
layer_in_row_Array_V_3_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(6'd58),
    .ce0(layer_in_row_Array_V_3_0_0_ce0),
    .we0(layer_in_row_Array_V_3_0_0_we0),
    .d0(trunc_ln203_fu_136_p1),
    .q0(layer_in_row_Array_V_3_0_0_q0)
);

cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_layebkb #(
    .DataWidth( 32 ),
    .AddressRange( 59 ),
    .AddressWidth( 6 ))
layer_in_row_Array_V_3_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(6'd58),
    .ce0(layer_in_row_Array_V_3_1_0_ce0),
    .we0(layer_in_row_Array_V_3_1_0_we0),
    .d0(layer_in_row_Array_V_3_0_0_q0),
    .q0(layer_in_row_Array_V_3_1_0_q0)
);

cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_layebkb #(
    .DataWidth( 32 ),
    .AddressRange( 59 ),
    .AddressWidth( 6 ))
layer_in_row_Array_V_3_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(6'd58),
    .ce0(layer_in_row_Array_V_3_2_0_ce0),
    .we0(layer_in_row_Array_V_3_2_0_we0),
    .d0(DataOut_V_23_reg_420),
    .q0(layer_in_row_Array_V_3_2_0_q0)
);

cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_layebkb #(
    .DataWidth( 32 ),
    .AddressRange( 59 ),
    .AddressWidth( 6 ))
layer_in_row_Array_V_3_3_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(6'd58),
    .ce0(layer_in_row_Array_V_3_3_0_ce0),
    .we0(layer_in_row_Array_V_3_3_0_we0),
    .d0(layer_in_row_Array_V_3_2_0_q0),
    .q0(layer_in_row_Array_V_3_3_0_q0)
);

cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_layebkb #(
    .DataWidth( 32 ),
    .AddressRange( 59 ),
    .AddressWidth( 6 ))
layer_in_row_Array_V_3_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(6'd58),
    .ce0(layer_in_row_Array_V_3_0_1_ce0),
    .we0(layer_in_row_Array_V_3_0_1_we0),
    .d0(layer_in_row_Array_V_3_0_1_d0),
    .q0(layer_in_row_Array_V_3_0_1_q0)
);

cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_layebkb #(
    .DataWidth( 32 ),
    .AddressRange( 59 ),
    .AddressWidth( 6 ))
layer_in_row_Array_V_3_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(6'd58),
    .ce0(layer_in_row_Array_V_3_1_1_ce0),
    .we0(layer_in_row_Array_V_3_1_1_we0),
    .d0(layer_in_row_Array_V_3_0_1_q0),
    .q0(layer_in_row_Array_V_3_1_1_q0)
);

cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_layebkb #(
    .DataWidth( 32 ),
    .AddressRange( 59 ),
    .AddressWidth( 6 ))
layer_in_row_Array_V_3_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(6'd58),
    .ce0(layer_in_row_Array_V_3_2_1_ce0),
    .we0(layer_in_row_Array_V_3_2_1_we0),
    .d0(DataOut_V_26_reg_431),
    .q0(layer_in_row_Array_V_3_2_1_q0)
);

cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_layebkb #(
    .DataWidth( 32 ),
    .AddressRange( 59 ),
    .AddressWidth( 6 ))
layer_in_row_Array_V_3_3_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(6'd58),
    .ce0(layer_in_row_Array_V_3_3_1_ce0),
    .we0(layer_in_row_Array_V_3_3_1_we0),
    .d0(layer_in_row_Array_V_3_2_1_q0),
    .q0(layer_in_row_Array_V_3_3_1_q0)
);

cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_layebkb #(
    .DataWidth( 32 ),
    .AddressRange( 59 ),
    .AddressWidth( 6 ))
layer_in_row_Array_V_3_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(6'd58),
    .ce0(layer_in_row_Array_V_3_0_2_ce0),
    .we0(layer_in_row_Array_V_3_0_2_we0),
    .d0(layer_in_row_Array_V_3_0_2_d0),
    .q0(layer_in_row_Array_V_3_0_2_q0)
);

cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_layebkb #(
    .DataWidth( 32 ),
    .AddressRange( 59 ),
    .AddressWidth( 6 ))
layer_in_row_Array_V_3_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(6'd58),
    .ce0(layer_in_row_Array_V_3_1_2_ce0),
    .we0(layer_in_row_Array_V_3_1_2_we0),
    .d0(layer_in_row_Array_V_3_0_2_q0),
    .q0(layer_in_row_Array_V_3_1_2_q0)
);

cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_layebkb #(
    .DataWidth( 32 ),
    .AddressRange( 59 ),
    .AddressWidth( 6 ))
layer_in_row_Array_V_3_2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(6'd58),
    .ce0(layer_in_row_Array_V_3_2_2_ce0),
    .we0(layer_in_row_Array_V_3_2_2_we0),
    .d0(DataOut_V_30_reg_442),
    .q0(layer_in_row_Array_V_3_2_2_q0)
);

cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_layebkb #(
    .DataWidth( 32 ),
    .AddressRange( 59 ),
    .AddressWidth( 6 ))
layer_in_row_Array_V_3_3_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(6'd58),
    .ce0(layer_in_row_Array_V_3_3_2_ce0),
    .we0(layer_in_row_Array_V_3_3_2_we0),
    .d0(layer_in_row_Array_V_3_2_2_q0),
    .q0(layer_in_row_Array_V_3_3_2_q0)
);

cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_layebkb #(
    .DataWidth( 32 ),
    .AddressRange( 59 ),
    .AddressWidth( 6 ))
layer_in_row_Array_V_3_0_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(6'd58),
    .ce0(layer_in_row_Array_V_3_0_3_ce0),
    .we0(layer_in_row_Array_V_3_0_3_we0),
    .d0(layer_in_row_Array_V_3_0_3_d0),
    .q0(layer_in_row_Array_V_3_0_3_q0)
);

cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_layebkb #(
    .DataWidth( 32 ),
    .AddressRange( 59 ),
    .AddressWidth( 6 ))
layer_in_row_Array_V_3_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(6'd58),
    .ce0(layer_in_row_Array_V_3_1_3_ce0),
    .we0(layer_in_row_Array_V_3_1_3_we0),
    .d0(layer_in_row_Array_V_3_0_3_q0),
    .q0(layer_in_row_Array_V_3_1_3_q0)
);

cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_layebkb #(
    .DataWidth( 32 ),
    .AddressRange( 59 ),
    .AddressWidth( 6 ))
layer_in_row_Array_V_3_2_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(6'd58),
    .ce0(layer_in_row_Array_V_3_2_3_ce0),
    .we0(layer_in_row_Array_V_3_2_3_we0),
    .d0(DataOut_V_34_reg_453),
    .q0(layer_in_row_Array_V_3_2_3_q0)
);

cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_layebkb #(
    .DataWidth( 32 ),
    .AddressRange( 59 ),
    .AddressWidth( 6 ))
layer_in_row_Array_V_3_3_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(6'd58),
    .ce0(layer_in_row_Array_V_3_3_3_ce0),
    .we0(layer_in_row_Array_V_3_3_3_we0),
    .d0(layer_in_row_Array_V_3_2_3_q0),
    .q0(layer_in_row_Array_V_3_3_3_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataOut_V_22_reg_415 <= layer_in_row_Array_V_3_0_0_q0;
        DataOut_V_23_reg_420 <= layer_in_row_Array_V_3_1_0_q0;
        DataOut_V_25_reg_426 <= layer_in_row_Array_V_3_0_1_q0;
        DataOut_V_26_reg_431 <= layer_in_row_Array_V_3_1_1_q0;
        DataOut_V_29_reg_437 <= layer_in_row_Array_V_3_0_2_q0;
        DataOut_V_30_reg_442 <= layer_in_row_Array_V_3_1_2_q0;
        DataOut_V_33_reg_448 <= layer_in_row_Array_V_3_0_3_q0;
        DataOut_V_34_reg_453 <= layer_in_row_Array_V_3_1_3_q0;
        data_V_read_2_reg_410 <= data_V_read;
        tmp_4_reg_464 <= {{output_V_read[2559:2048]}};
        tmp_5_reg_469 <= {{output_V_read[1919:1408]}};
        tmp_6_reg_474 <= {{output_V_read[1279:768]}};
        tmp_7_reg_479 <= {{output_V_read[639:128]}};
        tmp_reg_459 <= {{output_V_read[3199:2688]}};
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_row_Array_V_3_0_0_ce0 = 1'd1;
    end else begin
        layer_in_row_Array_V_3_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_row_Array_V_3_0_0_we0 = 1'd1;
    end else begin
        layer_in_row_Array_V_3_0_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_row_Array_V_3_0_1_ce0 = 1'd1;
    end else begin
        layer_in_row_Array_V_3_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_row_Array_V_3_0_1_we0 = 1'd1;
    end else begin
        layer_in_row_Array_V_3_0_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_row_Array_V_3_0_2_ce0 = 1'd1;
    end else begin
        layer_in_row_Array_V_3_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_row_Array_V_3_0_2_we0 = 1'd1;
    end else begin
        layer_in_row_Array_V_3_0_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_row_Array_V_3_0_3_ce0 = 1'd1;
    end else begin
        layer_in_row_Array_V_3_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_row_Array_V_3_0_3_we0 = 1'd1;
    end else begin
        layer_in_row_Array_V_3_0_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_row_Array_V_3_1_0_ce0 = 1'd1;
    end else begin
        layer_in_row_Array_V_3_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_row_Array_V_3_1_0_we0 = 1'd1;
    end else begin
        layer_in_row_Array_V_3_1_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_row_Array_V_3_1_1_ce0 = 1'd1;
    end else begin
        layer_in_row_Array_V_3_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_row_Array_V_3_1_1_we0 = 1'd1;
    end else begin
        layer_in_row_Array_V_3_1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_row_Array_V_3_1_2_ce0 = 1'd1;
    end else begin
        layer_in_row_Array_V_3_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_row_Array_V_3_1_2_we0 = 1'd1;
    end else begin
        layer_in_row_Array_V_3_1_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_row_Array_V_3_1_3_ce0 = 1'd1;
    end else begin
        layer_in_row_Array_V_3_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_row_Array_V_3_1_3_we0 = 1'd1;
    end else begin
        layer_in_row_Array_V_3_1_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_row_Array_V_3_2_0_ce0 = 1'd1;
    end else begin
        layer_in_row_Array_V_3_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_row_Array_V_3_2_0_we0 = 1'd1;
    end else begin
        layer_in_row_Array_V_3_2_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_row_Array_V_3_2_1_ce0 = 1'd1;
    end else begin
        layer_in_row_Array_V_3_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_row_Array_V_3_2_1_we0 = 1'd1;
    end else begin
        layer_in_row_Array_V_3_2_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_row_Array_V_3_2_2_ce0 = 1'd1;
    end else begin
        layer_in_row_Array_V_3_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_row_Array_V_3_2_2_we0 = 1'd1;
    end else begin
        layer_in_row_Array_V_3_2_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_row_Array_V_3_2_3_ce0 = 1'd1;
    end else begin
        layer_in_row_Array_V_3_2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_row_Array_V_3_2_3_we0 = 1'd1;
    end else begin
        layer_in_row_Array_V_3_2_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_row_Array_V_3_3_0_ce0 = 1'd1;
    end else begin
        layer_in_row_Array_V_3_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_row_Array_V_3_3_0_we0 = 1'd1;
    end else begin
        layer_in_row_Array_V_3_3_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_row_Array_V_3_3_1_ce0 = 1'd1;
    end else begin
        layer_in_row_Array_V_3_3_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_row_Array_V_3_3_1_we0 = 1'd1;
    end else begin
        layer_in_row_Array_V_3_3_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_row_Array_V_3_3_2_ce0 = 1'd1;
    end else begin
        layer_in_row_Array_V_3_3_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_row_Array_V_3_3_2_we0 = 1'd1;
    end else begin
        layer_in_row_Array_V_3_3_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_row_Array_V_3_3_3_ce0 = 1'd1;
    end else begin
        layer_in_row_Array_V_3_3_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_row_Array_V_3_3_3_we0 = 1'd1;
    end else begin
        layer_in_row_Array_V_3_3_3_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return = {{{{{{{{{{{{{{{{{{{{{{data_V_read_2_reg_410}, {tmp_reg_459}}, {DataOut_V_33_reg_448}}, {DataOut_V_29_reg_437}}, {DataOut_V_25_reg_426}}, {DataOut_V_22_reg_415}}, {tmp_4_reg_464}}, {DataOut_V_34_reg_453}}, {DataOut_V_30_reg_442}}, {DataOut_V_26_reg_431}}, {DataOut_V_23_reg_420}}, {tmp_5_reg_469}}, {layer_in_row_Array_V_3_2_3_q0}}, {layer_in_row_Array_V_3_2_2_q0}}, {layer_in_row_Array_V_3_2_1_q0}}, {layer_in_row_Array_V_3_2_0_q0}}, {tmp_6_reg_474}}, {layer_in_row_Array_V_3_3_3_q0}}, {layer_in_row_Array_V_3_3_2_q0}}, {layer_in_row_Array_V_3_3_1_q0}}, {layer_in_row_Array_V_3_3_0_q0}}, {tmp_7_reg_479}};

assign layer_in_row_Array_V_3_0_1_d0 = {{data_V_read[63:32]}};

assign layer_in_row_Array_V_3_0_2_d0 = {{data_V_read[95:64]}};

assign layer_in_row_Array_V_3_0_3_d0 = {{data_V_read[127:96]}};

assign trunc_ln203_fu_136_p1 = data_V_read[31:0];

endmodule //cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s
