// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module fwd_fft_FFT_C_Loop_VITIS_LOOP_138_1_proc (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_read,
        p_read1,
        p_read2,
        c_row_op_trans_st_dout,
        c_row_op_trans_st_empty_n,
        c_row_op_trans_st_read,
        c_fft_col_op_st_din,
        c_fft_col_op_st_full_n,
        c_fft_col_op_st_write
);

parameter    ap_ST_fsm_state1 = 17'd1;
parameter    ap_ST_fsm_state2 = 17'd2;
parameter    ap_ST_fsm_state3 = 17'd4;
parameter    ap_ST_fsm_state4 = 17'd8;
parameter    ap_ST_fsm_state5 = 17'd16;
parameter    ap_ST_fsm_state6 = 17'd32;
parameter    ap_ST_fsm_state7 = 17'd64;
parameter    ap_ST_fsm_state8 = 17'd128;
parameter    ap_ST_fsm_state9 = 17'd256;
parameter    ap_ST_fsm_state10 = 17'd512;
parameter    ap_ST_fsm_state11 = 17'd1024;
parameter    ap_ST_fsm_state12 = 17'd2048;
parameter    ap_ST_fsm_state13 = 17'd4096;
parameter    ap_ST_fsm_state14 = 17'd8192;
parameter    ap_ST_fsm_state15 = 17'd16384;
parameter    ap_ST_fsm_state16 = 17'd32768;
parameter    ap_ST_fsm_state17 = 17'd65536;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] p_read;
input  [7:0] p_read1;
input  [31:0] p_read2;
input  [31:0] c_row_op_trans_st_dout;
input   c_row_op_trans_st_empty_n;
output   c_row_op_trans_st_read;
output  [31:0] c_fft_col_op_st_din;
input   c_fft_col_op_st_full_n;
output   c_fft_col_op_st_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg c_row_op_trans_st_read;
reg c_fft_col_op_st_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [16:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [15:0] empty_fu_224_p1;
reg   [15:0] empty_reg_274;
reg   [5:0] input_data1_i_address0;
reg    input_data1_i_ce0;
reg    input_data1_i_we0;
wire   [31:0] input_data1_i_q0;
reg    input_data1_i_ce1;
wire   [31:0] input_data1_i_q1;
reg   [5:0] out_data_12_i_address0;
reg    out_data_12_i_ce0;
reg    out_data_12_i_we0;
wire   [31:0] out_data_12_i_q0;
reg   [5:0] out_data_12_i_address1;
reg    out_data_12_i_ce1;
reg    out_data_12_i_we1;
wire   [31:0] out_data_12_i_q1;
reg   [5:0] out_data_63_i_address0;
reg    out_data_63_i_ce0;
reg    out_data_63_i_we0;
wire   [31:0] out_data_63_i_q0;
reg    out_data_63_i_ce1;
reg    out_data_63_i_we1;
reg   [5:0] out_data_24_i_address0;
reg    out_data_24_i_ce0;
reg    out_data_24_i_we0;
wire   [31:0] out_data_24_i_q0;
reg   [5:0] out_data_24_i_address1;
reg    out_data_24_i_ce1;
reg    out_data_24_i_we1;
wire   [31:0] out_data_24_i_q1;
reg   [5:0] out_data_35_i_address0;
reg    out_data_35_i_ce0;
reg    out_data_35_i_we0;
wire   [31:0] out_data_35_i_q0;
reg   [5:0] out_data_35_i_address1;
reg    out_data_35_i_ce1;
reg    out_data_35_i_we1;
wire   [31:0] out_data_35_i_q1;
reg   [5:0] out_data_46_i_address0;
reg    out_data_46_i_ce0;
reg    out_data_46_i_we0;
wire   [31:0] out_data_46_i_q0;
reg   [5:0] out_data_46_i_address1;
reg    out_data_46_i_ce1;
reg    out_data_46_i_we1;
wire   [31:0] out_data_46_i_q1;
reg   [5:0] out_data_57_i_address0;
reg    out_data_57_i_ce0;
reg    out_data_57_i_we0;
wire   [31:0] out_data_57_i_q0;
reg   [5:0] out_data_57_i_address1;
reg    out_data_57_i_ce1;
reg    out_data_57_i_we1;
wire   [31:0] out_data_57_i_q1;
wire    grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_ap_start;
wire    grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_ap_done;
wire    grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_ap_idle;
wire    grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_ap_ready;
wire    grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_c_row_op_trans_st_read;
wire   [5:0] grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_input_data1_i_address0;
wire    grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_input_data1_i_ce0;
wire    grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_input_data1_i_we0;
wire   [31:0] grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_input_data1_i_d0;
wire    grp_fft_stage_0_0_fu_150_ap_start;
wire    grp_fft_stage_0_0_fu_150_ap_done;
wire    grp_fft_stage_0_0_fu_150_ap_idle;
wire    grp_fft_stage_0_0_fu_150_ap_ready;
wire   [5:0] grp_fft_stage_0_0_fu_150_IN_r_address0;
wire    grp_fft_stage_0_0_fu_150_IN_r_ce0;
wire   [5:0] grp_fft_stage_0_0_fu_150_IN_r_address1;
wire    grp_fft_stage_0_0_fu_150_IN_r_ce1;
wire   [5:0] grp_fft_stage_0_0_fu_150_OUT_r_address0;
wire    grp_fft_stage_0_0_fu_150_OUT_r_ce0;
wire    grp_fft_stage_0_0_fu_150_OUT_r_we0;
wire   [31:0] grp_fft_stage_0_0_fu_150_OUT_r_d0;
wire   [5:0] grp_fft_stage_0_0_fu_150_OUT_r_address1;
wire    grp_fft_stage_0_0_fu_150_OUT_r_ce1;
wire    grp_fft_stage_0_0_fu_150_OUT_r_we1;
wire   [31:0] grp_fft_stage_0_0_fu_150_OUT_r_d1;
wire    grp_fft_stage_1_0_fu_161_ap_start;
wire    grp_fft_stage_1_0_fu_161_ap_done;
wire    grp_fft_stage_1_0_fu_161_ap_idle;
wire    grp_fft_stage_1_0_fu_161_ap_ready;
wire   [5:0] grp_fft_stage_1_0_fu_161_IN_r_address0;
wire    grp_fft_stage_1_0_fu_161_IN_r_ce0;
wire   [5:0] grp_fft_stage_1_0_fu_161_IN_r_address1;
wire    grp_fft_stage_1_0_fu_161_IN_r_ce1;
wire   [5:0] grp_fft_stage_1_0_fu_161_OUT_r_address0;
wire    grp_fft_stage_1_0_fu_161_OUT_r_ce0;
wire    grp_fft_stage_1_0_fu_161_OUT_r_we0;
wire   [31:0] grp_fft_stage_1_0_fu_161_OUT_r_d0;
wire   [5:0] grp_fft_stage_1_0_fu_161_OUT_r_address1;
wire    grp_fft_stage_1_0_fu_161_OUT_r_ce1;
wire    grp_fft_stage_1_0_fu_161_OUT_r_we1;
wire   [31:0] grp_fft_stage_1_0_fu_161_OUT_r_d1;
wire    grp_fft_stage_2_0_fu_172_ap_start;
wire    grp_fft_stage_2_0_fu_172_ap_done;
wire    grp_fft_stage_2_0_fu_172_ap_idle;
wire    grp_fft_stage_2_0_fu_172_ap_ready;
wire   [5:0] grp_fft_stage_2_0_fu_172_IN_r_address0;
wire    grp_fft_stage_2_0_fu_172_IN_r_ce0;
wire   [5:0] grp_fft_stage_2_0_fu_172_IN_r_address1;
wire    grp_fft_stage_2_0_fu_172_IN_r_ce1;
wire   [5:0] grp_fft_stage_2_0_fu_172_OUT_r_address0;
wire    grp_fft_stage_2_0_fu_172_OUT_r_ce0;
wire    grp_fft_stage_2_0_fu_172_OUT_r_we0;
wire   [31:0] grp_fft_stage_2_0_fu_172_OUT_r_d0;
wire   [5:0] grp_fft_stage_2_0_fu_172_OUT_r_address1;
wire    grp_fft_stage_2_0_fu_172_OUT_r_ce1;
wire    grp_fft_stage_2_0_fu_172_OUT_r_we1;
wire   [31:0] grp_fft_stage_2_0_fu_172_OUT_r_d1;
wire    grp_fft_stage_3_0_fu_183_ap_start;
wire    grp_fft_stage_3_0_fu_183_ap_done;
wire    grp_fft_stage_3_0_fu_183_ap_idle;
wire    grp_fft_stage_3_0_fu_183_ap_ready;
wire   [5:0] grp_fft_stage_3_0_fu_183_IN_r_address0;
wire    grp_fft_stage_3_0_fu_183_IN_r_ce0;
wire   [5:0] grp_fft_stage_3_0_fu_183_IN_r_address1;
wire    grp_fft_stage_3_0_fu_183_IN_r_ce1;
wire   [5:0] grp_fft_stage_3_0_fu_183_OUT_r_address0;
wire    grp_fft_stage_3_0_fu_183_OUT_r_ce0;
wire    grp_fft_stage_3_0_fu_183_OUT_r_we0;
wire   [31:0] grp_fft_stage_3_0_fu_183_OUT_r_d0;
wire   [5:0] grp_fft_stage_3_0_fu_183_OUT_r_address1;
wire    grp_fft_stage_3_0_fu_183_OUT_r_ce1;
wire    grp_fft_stage_3_0_fu_183_OUT_r_we1;
wire   [31:0] grp_fft_stage_3_0_fu_183_OUT_r_d1;
wire    grp_fft_stage_4_0_fu_194_ap_start;
wire    grp_fft_stage_4_0_fu_194_ap_done;
wire    grp_fft_stage_4_0_fu_194_ap_idle;
wire    grp_fft_stage_4_0_fu_194_ap_ready;
wire   [5:0] grp_fft_stage_4_0_fu_194_IN_r_address0;
wire    grp_fft_stage_4_0_fu_194_IN_r_ce0;
wire   [5:0] grp_fft_stage_4_0_fu_194_IN_r_address1;
wire    grp_fft_stage_4_0_fu_194_IN_r_ce1;
wire   [5:0] grp_fft_stage_4_0_fu_194_OUT_r_address0;
wire    grp_fft_stage_4_0_fu_194_OUT_r_ce0;
wire    grp_fft_stage_4_0_fu_194_OUT_r_we0;
wire   [31:0] grp_fft_stage_4_0_fu_194_OUT_r_d0;
wire   [5:0] grp_fft_stage_4_0_fu_194_OUT_r_address1;
wire    grp_fft_stage_4_0_fu_194_OUT_r_ce1;
wire    grp_fft_stage_4_0_fu_194_OUT_r_we1;
wire   [31:0] grp_fft_stage_4_0_fu_194_OUT_r_d1;
wire    grp_fft_stage_5_0_fu_205_ap_start;
wire    grp_fft_stage_5_0_fu_205_ap_done;
wire    grp_fft_stage_5_0_fu_205_ap_idle;
wire    grp_fft_stage_5_0_fu_205_ap_ready;
wire   [5:0] grp_fft_stage_5_0_fu_205_IN_r_address0;
wire    grp_fft_stage_5_0_fu_205_IN_r_ce0;
wire   [5:0] grp_fft_stage_5_0_fu_205_IN_r_address1;
wire    grp_fft_stage_5_0_fu_205_IN_r_ce1;
wire   [5:0] grp_fft_stage_5_0_fu_205_OUT_r_address0;
wire    grp_fft_stage_5_0_fu_205_OUT_r_ce0;
wire    grp_fft_stage_5_0_fu_205_OUT_r_we0;
wire   [31:0] grp_fft_stage_5_0_fu_205_OUT_r_d0;
wire   [5:0] grp_fft_stage_5_0_fu_205_OUT_r_address1;
wire    grp_fft_stage_5_0_fu_205_OUT_r_ce1;
wire    grp_fft_stage_5_0_fu_205_OUT_r_we1;
wire   [31:0] grp_fft_stage_5_0_fu_205_OUT_r_d1;
wire    grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_ap_start;
wire    grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_ap_done;
wire    grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_ap_idle;
wire    grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_ap_ready;
wire   [31:0] grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_c_fft_col_op_st_din;
wire    grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_c_fft_col_op_st_write;
wire   [5:0] grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_out_data_63_i_address0;
wire    grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_out_data_63_i_ce0;
reg    grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_ap_start_reg;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln138_fu_240_p2;
wire    ap_CS_fsm_state3;
reg    grp_fft_stage_0_0_fu_150_ap_start_reg;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
reg    grp_fft_stage_1_0_fu_161_ap_start_reg;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
reg    grp_fft_stage_2_0_fu_172_ap_start_reg;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
reg    grp_fft_stage_3_0_fu_183_ap_start_reg;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
reg    grp_fft_stage_4_0_fu_194_ap_start_reg;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
reg    grp_fft_stage_5_0_fu_205_ap_start_reg;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
reg    grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_ap_start_reg;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
reg   [30:0] i_fu_92;
wire   [30:0] add_ln138_fu_245_p2;
reg    ap_block_state1;
wire   [31:0] zext_ln138_fu_236_p1;
reg   [16:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 17'd1;
#0 grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_ap_start_reg = 1'b0;
#0 grp_fft_stage_0_0_fu_150_ap_start_reg = 1'b0;
#0 grp_fft_stage_1_0_fu_161_ap_start_reg = 1'b0;
#0 grp_fft_stage_2_0_fu_172_ap_start_reg = 1'b0;
#0 grp_fft_stage_3_0_fu_183_ap_start_reg = 1'b0;
#0 grp_fft_stage_4_0_fu_194_ap_start_reg = 1'b0;
#0 grp_fft_stage_5_0_fu_205_ap_start_reg = 1'b0;
#0 grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_ap_start_reg = 1'b0;
end

fwd_fft_FFT_C_Loop_VITIS_LOOP_138_1_proc_input_data1_i #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
input_data1_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_data1_i_address0),
    .ce0(input_data1_i_ce0),
    .we0(input_data1_i_we0),
    .d0(grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_input_data1_i_d0),
    .q0(input_data1_i_q0),
    .address1(grp_fft_stage_0_0_fu_150_IN_r_address1),
    .ce1(input_data1_i_ce1),
    .q1(input_data1_i_q1)
);

fwd_fft_FFT_C_Loop_VITIS_LOOP_138_1_proc_out_data_12_i #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
out_data_12_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_data_12_i_address0),
    .ce0(out_data_12_i_ce0),
    .we0(out_data_12_i_we0),
    .d0(grp_fft_stage_0_0_fu_150_OUT_r_d0),
    .q0(out_data_12_i_q0),
    .address1(out_data_12_i_address1),
    .ce1(out_data_12_i_ce1),
    .we1(out_data_12_i_we1),
    .d1(grp_fft_stage_0_0_fu_150_OUT_r_d1),
    .q1(out_data_12_i_q1)
);

fwd_fft_FFT_C_Loop_VITIS_LOOP_138_1_proc_out_data_63_i #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
out_data_63_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_data_63_i_address0),
    .ce0(out_data_63_i_ce0),
    .we0(out_data_63_i_we0),
    .d0(grp_fft_stage_5_0_fu_205_OUT_r_d0),
    .q0(out_data_63_i_q0),
    .address1(grp_fft_stage_5_0_fu_205_OUT_r_address1),
    .ce1(out_data_63_i_ce1),
    .we1(out_data_63_i_we1),
    .d1(grp_fft_stage_5_0_fu_205_OUT_r_d1)
);

fwd_fft_FFT_C_Loop_VITIS_LOOP_138_1_proc_out_data_12_i #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
out_data_24_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_data_24_i_address0),
    .ce0(out_data_24_i_ce0),
    .we0(out_data_24_i_we0),
    .d0(grp_fft_stage_1_0_fu_161_OUT_r_d0),
    .q0(out_data_24_i_q0),
    .address1(out_data_24_i_address1),
    .ce1(out_data_24_i_ce1),
    .we1(out_data_24_i_we1),
    .d1(grp_fft_stage_1_0_fu_161_OUT_r_d1),
    .q1(out_data_24_i_q1)
);

fwd_fft_FFT_C_Loop_VITIS_LOOP_138_1_proc_out_data_12_i #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
out_data_35_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_data_35_i_address0),
    .ce0(out_data_35_i_ce0),
    .we0(out_data_35_i_we0),
    .d0(grp_fft_stage_2_0_fu_172_OUT_r_d0),
    .q0(out_data_35_i_q0),
    .address1(out_data_35_i_address1),
    .ce1(out_data_35_i_ce1),
    .we1(out_data_35_i_we1),
    .d1(grp_fft_stage_2_0_fu_172_OUT_r_d1),
    .q1(out_data_35_i_q1)
);

fwd_fft_FFT_C_Loop_VITIS_LOOP_138_1_proc_out_data_12_i #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
out_data_46_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_data_46_i_address0),
    .ce0(out_data_46_i_ce0),
    .we0(out_data_46_i_we0),
    .d0(grp_fft_stage_3_0_fu_183_OUT_r_d0),
    .q0(out_data_46_i_q0),
    .address1(out_data_46_i_address1),
    .ce1(out_data_46_i_ce1),
    .we1(out_data_46_i_we1),
    .d1(grp_fft_stage_3_0_fu_183_OUT_r_d1),
    .q1(out_data_46_i_q1)
);

fwd_fft_FFT_C_Loop_VITIS_LOOP_138_1_proc_out_data_12_i #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
out_data_57_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_data_57_i_address0),
    .ce0(out_data_57_i_ce0),
    .we0(out_data_57_i_we0),
    .d0(grp_fft_stage_4_0_fu_194_OUT_r_d0),
    .q0(out_data_57_i_q0),
    .address1(out_data_57_i_address1),
    .ce1(out_data_57_i_ce1),
    .we1(out_data_57_i_we1),
    .d1(grp_fft_stage_4_0_fu_194_OUT_r_d1),
    .q1(out_data_57_i_q1)
);

fwd_fft_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_54_1 grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_ap_start),
    .ap_done(grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_ap_done),
    .ap_idle(grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_ap_idle),
    .ap_ready(grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_ap_ready),
    .c_row_op_trans_st_dout(c_row_op_trans_st_dout),
    .c_row_op_trans_st_empty_n(c_row_op_trans_st_empty_n),
    .c_row_op_trans_st_read(grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_c_row_op_trans_st_read),
    .p_read1(p_read1),
    .input_data1_i_address0(grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_input_data1_i_address0),
    .input_data1_i_ce0(grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_input_data1_i_ce0),
    .input_data1_i_we0(grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_input_data1_i_we0),
    .input_data1_i_d0(grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_input_data1_i_d0)
);

fwd_fft_fft_stage_0_0 grp_fft_stage_0_0_fu_150(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fft_stage_0_0_fu_150_ap_start),
    .ap_done(grp_fft_stage_0_0_fu_150_ap_done),
    .ap_idle(grp_fft_stage_0_0_fu_150_ap_idle),
    .ap_ready(grp_fft_stage_0_0_fu_150_ap_ready),
    .IN_r_address0(grp_fft_stage_0_0_fu_150_IN_r_address0),
    .IN_r_ce0(grp_fft_stage_0_0_fu_150_IN_r_ce0),
    .IN_r_q0(input_data1_i_q0),
    .IN_r_address1(grp_fft_stage_0_0_fu_150_IN_r_address1),
    .IN_r_ce1(grp_fft_stage_0_0_fu_150_IN_r_ce1),
    .IN_r_q1(input_data1_i_q1),
    .OUT_r_address0(grp_fft_stage_0_0_fu_150_OUT_r_address0),
    .OUT_r_ce0(grp_fft_stage_0_0_fu_150_OUT_r_ce0),
    .OUT_r_we0(grp_fft_stage_0_0_fu_150_OUT_r_we0),
    .OUT_r_d0(grp_fft_stage_0_0_fu_150_OUT_r_d0),
    .OUT_r_address1(grp_fft_stage_0_0_fu_150_OUT_r_address1),
    .OUT_r_ce1(grp_fft_stage_0_0_fu_150_OUT_r_ce1),
    .OUT_r_we1(grp_fft_stage_0_0_fu_150_OUT_r_we1),
    .OUT_r_d1(grp_fft_stage_0_0_fu_150_OUT_r_d1),
    .p_read(empty_reg_274)
);

fwd_fft_fft_stage_1_0 grp_fft_stage_1_0_fu_161(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fft_stage_1_0_fu_161_ap_start),
    .ap_done(grp_fft_stage_1_0_fu_161_ap_done),
    .ap_idle(grp_fft_stage_1_0_fu_161_ap_idle),
    .ap_ready(grp_fft_stage_1_0_fu_161_ap_ready),
    .IN_r_address0(grp_fft_stage_1_0_fu_161_IN_r_address0),
    .IN_r_ce0(grp_fft_stage_1_0_fu_161_IN_r_ce0),
    .IN_r_q0(out_data_12_i_q0),
    .IN_r_address1(grp_fft_stage_1_0_fu_161_IN_r_address1),
    .IN_r_ce1(grp_fft_stage_1_0_fu_161_IN_r_ce1),
    .IN_r_q1(out_data_12_i_q1),
    .OUT_r_address0(grp_fft_stage_1_0_fu_161_OUT_r_address0),
    .OUT_r_ce0(grp_fft_stage_1_0_fu_161_OUT_r_ce0),
    .OUT_r_we0(grp_fft_stage_1_0_fu_161_OUT_r_we0),
    .OUT_r_d0(grp_fft_stage_1_0_fu_161_OUT_r_d0),
    .OUT_r_address1(grp_fft_stage_1_0_fu_161_OUT_r_address1),
    .OUT_r_ce1(grp_fft_stage_1_0_fu_161_OUT_r_ce1),
    .OUT_r_we1(grp_fft_stage_1_0_fu_161_OUT_r_we1),
    .OUT_r_d1(grp_fft_stage_1_0_fu_161_OUT_r_d1),
    .p_read(empty_reg_274)
);

fwd_fft_fft_stage_2_0 grp_fft_stage_2_0_fu_172(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fft_stage_2_0_fu_172_ap_start),
    .ap_done(grp_fft_stage_2_0_fu_172_ap_done),
    .ap_idle(grp_fft_stage_2_0_fu_172_ap_idle),
    .ap_ready(grp_fft_stage_2_0_fu_172_ap_ready),
    .IN_r_address0(grp_fft_stage_2_0_fu_172_IN_r_address0),
    .IN_r_ce0(grp_fft_stage_2_0_fu_172_IN_r_ce0),
    .IN_r_q0(out_data_24_i_q0),
    .IN_r_address1(grp_fft_stage_2_0_fu_172_IN_r_address1),
    .IN_r_ce1(grp_fft_stage_2_0_fu_172_IN_r_ce1),
    .IN_r_q1(out_data_24_i_q1),
    .OUT_r_address0(grp_fft_stage_2_0_fu_172_OUT_r_address0),
    .OUT_r_ce0(grp_fft_stage_2_0_fu_172_OUT_r_ce0),
    .OUT_r_we0(grp_fft_stage_2_0_fu_172_OUT_r_we0),
    .OUT_r_d0(grp_fft_stage_2_0_fu_172_OUT_r_d0),
    .OUT_r_address1(grp_fft_stage_2_0_fu_172_OUT_r_address1),
    .OUT_r_ce1(grp_fft_stage_2_0_fu_172_OUT_r_ce1),
    .OUT_r_we1(grp_fft_stage_2_0_fu_172_OUT_r_we1),
    .OUT_r_d1(grp_fft_stage_2_0_fu_172_OUT_r_d1),
    .p_read(empty_reg_274)
);

fwd_fft_fft_stage_3_0 grp_fft_stage_3_0_fu_183(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fft_stage_3_0_fu_183_ap_start),
    .ap_done(grp_fft_stage_3_0_fu_183_ap_done),
    .ap_idle(grp_fft_stage_3_0_fu_183_ap_idle),
    .ap_ready(grp_fft_stage_3_0_fu_183_ap_ready),
    .IN_r_address0(grp_fft_stage_3_0_fu_183_IN_r_address0),
    .IN_r_ce0(grp_fft_stage_3_0_fu_183_IN_r_ce0),
    .IN_r_q0(out_data_35_i_q0),
    .IN_r_address1(grp_fft_stage_3_0_fu_183_IN_r_address1),
    .IN_r_ce1(grp_fft_stage_3_0_fu_183_IN_r_ce1),
    .IN_r_q1(out_data_35_i_q1),
    .OUT_r_address0(grp_fft_stage_3_0_fu_183_OUT_r_address0),
    .OUT_r_ce0(grp_fft_stage_3_0_fu_183_OUT_r_ce0),
    .OUT_r_we0(grp_fft_stage_3_0_fu_183_OUT_r_we0),
    .OUT_r_d0(grp_fft_stage_3_0_fu_183_OUT_r_d0),
    .OUT_r_address1(grp_fft_stage_3_0_fu_183_OUT_r_address1),
    .OUT_r_ce1(grp_fft_stage_3_0_fu_183_OUT_r_ce1),
    .OUT_r_we1(grp_fft_stage_3_0_fu_183_OUT_r_we1),
    .OUT_r_d1(grp_fft_stage_3_0_fu_183_OUT_r_d1),
    .p_read(empty_reg_274)
);

fwd_fft_fft_stage_4_0 grp_fft_stage_4_0_fu_194(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fft_stage_4_0_fu_194_ap_start),
    .ap_done(grp_fft_stage_4_0_fu_194_ap_done),
    .ap_idle(grp_fft_stage_4_0_fu_194_ap_idle),
    .ap_ready(grp_fft_stage_4_0_fu_194_ap_ready),
    .IN_r_address0(grp_fft_stage_4_0_fu_194_IN_r_address0),
    .IN_r_ce0(grp_fft_stage_4_0_fu_194_IN_r_ce0),
    .IN_r_q0(out_data_46_i_q0),
    .IN_r_address1(grp_fft_stage_4_0_fu_194_IN_r_address1),
    .IN_r_ce1(grp_fft_stage_4_0_fu_194_IN_r_ce1),
    .IN_r_q1(out_data_46_i_q1),
    .OUT_r_address0(grp_fft_stage_4_0_fu_194_OUT_r_address0),
    .OUT_r_ce0(grp_fft_stage_4_0_fu_194_OUT_r_ce0),
    .OUT_r_we0(grp_fft_stage_4_0_fu_194_OUT_r_we0),
    .OUT_r_d0(grp_fft_stage_4_0_fu_194_OUT_r_d0),
    .OUT_r_address1(grp_fft_stage_4_0_fu_194_OUT_r_address1),
    .OUT_r_ce1(grp_fft_stage_4_0_fu_194_OUT_r_ce1),
    .OUT_r_we1(grp_fft_stage_4_0_fu_194_OUT_r_we1),
    .OUT_r_d1(grp_fft_stage_4_0_fu_194_OUT_r_d1),
    .p_read(empty_reg_274)
);

fwd_fft_fft_stage_5_0 grp_fft_stage_5_0_fu_205(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fft_stage_5_0_fu_205_ap_start),
    .ap_done(grp_fft_stage_5_0_fu_205_ap_done),
    .ap_idle(grp_fft_stage_5_0_fu_205_ap_idle),
    .ap_ready(grp_fft_stage_5_0_fu_205_ap_ready),
    .IN_r_address0(grp_fft_stage_5_0_fu_205_IN_r_address0),
    .IN_r_ce0(grp_fft_stage_5_0_fu_205_IN_r_ce0),
    .IN_r_q0(out_data_57_i_q0),
    .IN_r_address1(grp_fft_stage_5_0_fu_205_IN_r_address1),
    .IN_r_ce1(grp_fft_stage_5_0_fu_205_IN_r_ce1),
    .IN_r_q1(out_data_57_i_q1),
    .OUT_r_address0(grp_fft_stage_5_0_fu_205_OUT_r_address0),
    .OUT_r_ce0(grp_fft_stage_5_0_fu_205_OUT_r_ce0),
    .OUT_r_we0(grp_fft_stage_5_0_fu_205_OUT_r_we0),
    .OUT_r_d0(grp_fft_stage_5_0_fu_205_OUT_r_d0),
    .OUT_r_address1(grp_fft_stage_5_0_fu_205_OUT_r_address1),
    .OUT_r_ce1(grp_fft_stage_5_0_fu_205_OUT_r_ce1),
    .OUT_r_we1(grp_fft_stage_5_0_fu_205_OUT_r_we1),
    .OUT_r_d1(grp_fft_stage_5_0_fu_205_OUT_r_d1),
    .p_read(empty_reg_274)
);

fwd_fft_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_63_1 grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_ap_start),
    .ap_done(grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_ap_done),
    .ap_idle(grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_ap_idle),
    .ap_ready(grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_ap_ready),
    .c_fft_col_op_st_din(grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_c_fft_col_op_st_din),
    .c_fft_col_op_st_full_n(c_fft_col_op_st_full_n),
    .c_fft_col_op_st_write(grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_c_fft_col_op_st_write),
    .p_read1(p_read1),
    .out_data_63_i_address0(grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_out_data_63_i_address0),
    .out_data_63_i_ce0(grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_out_data_63_i_ce0),
    .out_data_63_i_q0(out_data_63_i_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln138_fu_240_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln138_fu_240_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_ap_start_reg <= 1'b1;
        end else if ((grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_ap_ready == 1'b1)) begin
            grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state16)) begin
            grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_ap_start_reg <= 1'b1;
        end else if ((grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_ap_ready == 1'b1)) begin
            grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fft_stage_0_0_fu_150_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_fft_stage_0_0_fu_150_ap_start_reg <= 1'b1;
        end else if ((grp_fft_stage_0_0_fu_150_ap_ready == 1'b1)) begin
            grp_fft_stage_0_0_fu_150_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fft_stage_1_0_fu_161_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_fft_stage_1_0_fu_161_ap_start_reg <= 1'b1;
        end else if ((grp_fft_stage_1_0_fu_161_ap_ready == 1'b1)) begin
            grp_fft_stage_1_0_fu_161_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fft_stage_2_0_fu_172_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            grp_fft_stage_2_0_fu_172_ap_start_reg <= 1'b1;
        end else if ((grp_fft_stage_2_0_fu_172_ap_ready == 1'b1)) begin
            grp_fft_stage_2_0_fu_172_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fft_stage_3_0_fu_183_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_fft_stage_3_0_fu_183_ap_start_reg <= 1'b1;
        end else if ((grp_fft_stage_3_0_fu_183_ap_ready == 1'b1)) begin
            grp_fft_stage_3_0_fu_183_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fft_stage_4_0_fu_194_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state12)) begin
            grp_fft_stage_4_0_fu_194_ap_start_reg <= 1'b1;
        end else if ((grp_fft_stage_4_0_fu_194_ap_ready == 1'b1)) begin
            grp_fft_stage_4_0_fu_194_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fft_stage_5_0_fu_205_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            grp_fft_stage_5_0_fu_205_ap_start_reg <= 1'b1;
        end else if ((grp_fft_stage_5_0_fu_205_ap_ready == 1'b1)) begin
            grp_fft_stage_5_0_fu_205_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_fu_92 <= 31'd0;
    end else if (((icmp_ln138_fu_240_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        i_fu_92 <= add_ln138_fu_245_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        empty_reg_274 <= empty_fu_224_p1;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_fft_stage_3_0_fu_183_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

always @ (*) begin
    if ((grp_fft_stage_4_0_fu_194_ap_done == 1'b0)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((grp_fft_stage_5_0_fu_205_ap_done == 1'b0)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

assign ap_ST_fsm_state16_blk = 1'b0;

always @ (*) begin
    if ((grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_ap_done == 1'b0)) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_fft_stage_0_0_fu_150_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_fft_stage_1_0_fu_161_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((grp_fft_stage_2_0_fu_172_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln138_fu_240_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln138_fu_240_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        c_fft_col_op_st_write = grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_c_fft_col_op_st_write;
    end else begin
        c_fft_col_op_st_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        c_row_op_trans_st_read = grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_c_row_op_trans_st_read;
    end else begin
        c_row_op_trans_st_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        input_data1_i_address0 = grp_fft_stage_0_0_fu_150_IN_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_data1_i_address0 = grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_input_data1_i_address0;
    end else begin
        input_data1_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        input_data1_i_ce0 = grp_fft_stage_0_0_fu_150_IN_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_data1_i_ce0 = grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_input_data1_i_ce0;
    end else begin
        input_data1_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        input_data1_i_ce1 = grp_fft_stage_0_0_fu_150_IN_r_ce1;
    end else begin
        input_data1_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        input_data1_i_we0 = grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_input_data1_i_we0;
    end else begin
        input_data1_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        out_data_12_i_address0 = grp_fft_stage_1_0_fu_161_IN_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        out_data_12_i_address0 = grp_fft_stage_0_0_fu_150_OUT_r_address0;
    end else begin
        out_data_12_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        out_data_12_i_address1 = grp_fft_stage_1_0_fu_161_IN_r_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        out_data_12_i_address1 = grp_fft_stage_0_0_fu_150_OUT_r_address1;
    end else begin
        out_data_12_i_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        out_data_12_i_ce0 = grp_fft_stage_1_0_fu_161_IN_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        out_data_12_i_ce0 = grp_fft_stage_0_0_fu_150_OUT_r_ce0;
    end else begin
        out_data_12_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        out_data_12_i_ce1 = grp_fft_stage_1_0_fu_161_IN_r_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        out_data_12_i_ce1 = grp_fft_stage_0_0_fu_150_OUT_r_ce1;
    end else begin
        out_data_12_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        out_data_12_i_we0 = grp_fft_stage_0_0_fu_150_OUT_r_we0;
    end else begin
        out_data_12_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        out_data_12_i_we1 = grp_fft_stage_0_0_fu_150_OUT_r_we1;
    end else begin
        out_data_12_i_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        out_data_24_i_address0 = grp_fft_stage_2_0_fu_172_IN_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        out_data_24_i_address0 = grp_fft_stage_1_0_fu_161_OUT_r_address0;
    end else begin
        out_data_24_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        out_data_24_i_address1 = grp_fft_stage_2_0_fu_172_IN_r_address1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        out_data_24_i_address1 = grp_fft_stage_1_0_fu_161_OUT_r_address1;
    end else begin
        out_data_24_i_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        out_data_24_i_ce0 = grp_fft_stage_2_0_fu_172_IN_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        out_data_24_i_ce0 = grp_fft_stage_1_0_fu_161_OUT_r_ce0;
    end else begin
        out_data_24_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        out_data_24_i_ce1 = grp_fft_stage_2_0_fu_172_IN_r_ce1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        out_data_24_i_ce1 = grp_fft_stage_1_0_fu_161_OUT_r_ce1;
    end else begin
        out_data_24_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        out_data_24_i_we0 = grp_fft_stage_1_0_fu_161_OUT_r_we0;
    end else begin
        out_data_24_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        out_data_24_i_we1 = grp_fft_stage_1_0_fu_161_OUT_r_we1;
    end else begin
        out_data_24_i_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        out_data_35_i_address0 = grp_fft_stage_3_0_fu_183_IN_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        out_data_35_i_address0 = grp_fft_stage_2_0_fu_172_OUT_r_address0;
    end else begin
        out_data_35_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        out_data_35_i_address1 = grp_fft_stage_3_0_fu_183_IN_r_address1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        out_data_35_i_address1 = grp_fft_stage_2_0_fu_172_OUT_r_address1;
    end else begin
        out_data_35_i_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        out_data_35_i_ce0 = grp_fft_stage_3_0_fu_183_IN_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        out_data_35_i_ce0 = grp_fft_stage_2_0_fu_172_OUT_r_ce0;
    end else begin
        out_data_35_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        out_data_35_i_ce1 = grp_fft_stage_3_0_fu_183_IN_r_ce1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        out_data_35_i_ce1 = grp_fft_stage_2_0_fu_172_OUT_r_ce1;
    end else begin
        out_data_35_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        out_data_35_i_we0 = grp_fft_stage_2_0_fu_172_OUT_r_we0;
    end else begin
        out_data_35_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        out_data_35_i_we1 = grp_fft_stage_2_0_fu_172_OUT_r_we1;
    end else begin
        out_data_35_i_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        out_data_46_i_address0 = grp_fft_stage_4_0_fu_194_IN_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        out_data_46_i_address0 = grp_fft_stage_3_0_fu_183_OUT_r_address0;
    end else begin
        out_data_46_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        out_data_46_i_address1 = grp_fft_stage_4_0_fu_194_IN_r_address1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        out_data_46_i_address1 = grp_fft_stage_3_0_fu_183_OUT_r_address1;
    end else begin
        out_data_46_i_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        out_data_46_i_ce0 = grp_fft_stage_4_0_fu_194_IN_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        out_data_46_i_ce0 = grp_fft_stage_3_0_fu_183_OUT_r_ce0;
    end else begin
        out_data_46_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        out_data_46_i_ce1 = grp_fft_stage_4_0_fu_194_IN_r_ce1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        out_data_46_i_ce1 = grp_fft_stage_3_0_fu_183_OUT_r_ce1;
    end else begin
        out_data_46_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        out_data_46_i_we0 = grp_fft_stage_3_0_fu_183_OUT_r_we0;
    end else begin
        out_data_46_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        out_data_46_i_we1 = grp_fft_stage_3_0_fu_183_OUT_r_we1;
    end else begin
        out_data_46_i_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        out_data_57_i_address0 = grp_fft_stage_5_0_fu_205_IN_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        out_data_57_i_address0 = grp_fft_stage_4_0_fu_194_OUT_r_address0;
    end else begin
        out_data_57_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        out_data_57_i_address1 = grp_fft_stage_5_0_fu_205_IN_r_address1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        out_data_57_i_address1 = grp_fft_stage_4_0_fu_194_OUT_r_address1;
    end else begin
        out_data_57_i_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        out_data_57_i_ce0 = grp_fft_stage_5_0_fu_205_IN_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        out_data_57_i_ce0 = grp_fft_stage_4_0_fu_194_OUT_r_ce0;
    end else begin
        out_data_57_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        out_data_57_i_ce1 = grp_fft_stage_5_0_fu_205_IN_r_ce1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        out_data_57_i_ce1 = grp_fft_stage_4_0_fu_194_OUT_r_ce1;
    end else begin
        out_data_57_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        out_data_57_i_we0 = grp_fft_stage_4_0_fu_194_OUT_r_we0;
    end else begin
        out_data_57_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        out_data_57_i_we1 = grp_fft_stage_4_0_fu_194_OUT_r_we1;
    end else begin
        out_data_57_i_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        out_data_63_i_address0 = grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_out_data_63_i_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        out_data_63_i_address0 = grp_fft_stage_5_0_fu_205_OUT_r_address0;
    end else begin
        out_data_63_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        out_data_63_i_ce0 = grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_out_data_63_i_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        out_data_63_i_ce0 = grp_fft_stage_5_0_fu_205_OUT_r_ce0;
    end else begin
        out_data_63_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        out_data_63_i_ce1 = grp_fft_stage_5_0_fu_205_OUT_r_ce1;
    end else begin
        out_data_63_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        out_data_63_i_we0 = grp_fft_stage_5_0_fu_205_OUT_r_we0;
    end else begin
        out_data_63_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        out_data_63_i_we1 = grp_fft_stage_5_0_fu_205_OUT_r_we1;
    end else begin
        out_data_63_i_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln138_fu_240_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (grp_fft_stage_0_0_fu_150_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (grp_fft_stage_1_0_fu_161_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((grp_fft_stage_2_0_fu_172_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((grp_fft_stage_3_0_fu_183_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((grp_fft_stage_4_0_fu_194_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((grp_fft_stage_5_0_fu_205_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if (((grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln138_fu_245_p2 = (i_fu_92 + 31'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign c_fft_col_op_st_din = grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_c_fft_col_op_st_din;

assign empty_fu_224_p1 = p_read2[15:0];

assign grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_ap_start = grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_54_1_fu_142_ap_start_reg;

assign grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_ap_start = grp_FFT_C_Loop_VITIS_LOOP_138_1_proc_Pipeline_VITIS_LOOP_63_1_fu_216_ap_start_reg;

assign grp_fft_stage_0_0_fu_150_ap_start = grp_fft_stage_0_0_fu_150_ap_start_reg;

assign grp_fft_stage_1_0_fu_161_ap_start = grp_fft_stage_1_0_fu_161_ap_start_reg;

assign grp_fft_stage_2_0_fu_172_ap_start = grp_fft_stage_2_0_fu_172_ap_start_reg;

assign grp_fft_stage_3_0_fu_183_ap_start = grp_fft_stage_3_0_fu_183_ap_start_reg;

assign grp_fft_stage_4_0_fu_194_ap_start = grp_fft_stage_4_0_fu_194_ap_start_reg;

assign grp_fft_stage_5_0_fu_205_ap_start = grp_fft_stage_5_0_fu_205_ap_start_reg;

assign icmp_ln138_fu_240_p2 = (($signed(zext_ln138_fu_236_p1) < $signed(p_read)) ? 1'b1 : 1'b0);

assign zext_ln138_fu_236_p1 = i_fu_92;

endmodule //fwd_fft_FFT_C_Loop_VITIS_LOOP_138_1_proc
