// Seed: 1720752999
module module_0 (
    input supply0 id_0,
    output wire id_1,
    input supply1 id_2
);
  logic id_4;
  assign module_1.id_4 = 0;
endmodule
module module_0 #(
    parameter id_19 = 32'd25,
    parameter id_2  = 32'd42,
    parameter id_22 = 32'd4,
    parameter id_6  = 32'd3
) (
    input supply0 id_0,
    output supply0 id_1,
    input tri _id_2,
    output supply0 id_3,
    output tri0 id_4,
    output uwire id_5,
    input supply0 _id_6,
    input tri1 id_7,
    input tri0 id_8,
    output supply0 id_9,
    output supply1 id_10,
    input wor id_11,
    input uwire id_12,
    input wor id_13,
    input wor id_14,
    output tri0 id_15,
    output supply1 id_16,
    input uwire id_17,
    input tri1 id_18,
    input tri _id_19,
    output supply1 id_20
    , id_26,
    output tri0 id_21,
    input wor _id_22,
    input supply0 id_23,
    input supply1 id_24
);
  wire module_1;
  logic [1 : id_19] id_27;
  assign id_26 = id_11;
  module_0 modCall_1 (
      id_23,
      id_10,
      id_13
  );
  logic id_28 = {-1, -1'b0 - (id_11 - 1'b0)};
  logic [id_6  -  id_2 : id_22  &  id_6] id_29;
  ;
  wire id_30;
  assign id_26 = id_22;
endmodule
