#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1dd2b50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1dad160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x1dc57d0 .functor NOT 1, L_0x1dfb660, C4<0>, C4<0>, C4<0>;
L_0x1dfae30 .functor XOR 5, L_0x1dfb290, L_0x1dfb3c0, C4<00000>, C4<00000>;
L_0x1dfb550 .functor XOR 5, L_0x1dfae30, L_0x1dfb4b0, C4<00000>, C4<00000>;
v0x1df7700_0 .net *"_ivl_10", 4 0, L_0x1dfb4b0;  1 drivers
v0x1df7800_0 .net *"_ivl_12", 4 0, L_0x1dfb550;  1 drivers
v0x1df78e0_0 .net *"_ivl_2", 4 0, L_0x1dfb1f0;  1 drivers
v0x1df79a0_0 .net *"_ivl_4", 4 0, L_0x1dfb290;  1 drivers
v0x1df7a80_0 .net *"_ivl_6", 4 0, L_0x1dfb3c0;  1 drivers
v0x1df7bb0_0 .net *"_ivl_8", 4 0, L_0x1dfae30;  1 drivers
v0x1df7c90_0 .var "clk", 0 0;
v0x1df7d30_0 .var/2u "stats1", 159 0;
v0x1df7df0_0 .var/2u "strobe", 0 0;
v0x1df7f40_0 .net "sum_dut", 4 0, L_0x1dfaea0;  1 drivers
v0x1df8000_0 .net "sum_ref", 4 0, L_0x1df8710;  1 drivers
v0x1df80a0_0 .net "tb_match", 0 0, L_0x1dfb660;  1 drivers
v0x1df8140_0 .net "tb_mismatch", 0 0, L_0x1dc57d0;  1 drivers
v0x1df8200_0 .net "x", 3 0, v0x1df3c30_0;  1 drivers
v0x1df82c0_0 .net "y", 3 0, v0x1df3cf0_0;  1 drivers
L_0x1dfb1f0 .concat [ 5 0 0 0], L_0x1df8710;
L_0x1dfb290 .concat [ 5 0 0 0], L_0x1df8710;
L_0x1dfb3c0 .concat [ 5 0 0 0], L_0x1dfaea0;
L_0x1dfb4b0 .concat [ 5 0 0 0], L_0x1df8710;
L_0x1dfb660 .cmp/eeq 5, L_0x1dfb1f0, L_0x1dfb550;
S_0x1dd0b30 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x1dad160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1db74a0_0 .net *"_ivl_0", 4 0, L_0x1df8400;  1 drivers
L_0x7f2bf1ae3018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1dce250_0 .net *"_ivl_3", 0 0, L_0x7f2bf1ae3018;  1 drivers
v0x1dba7d0_0 .net *"_ivl_4", 4 0, L_0x1df8590;  1 drivers
L_0x7f2bf1ae3060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1db77f0_0 .net *"_ivl_7", 0 0, L_0x7f2bf1ae3060;  1 drivers
v0x1df35c0_0 .net "sum", 4 0, L_0x1df8710;  alias, 1 drivers
v0x1df36f0_0 .net "x", 3 0, v0x1df3c30_0;  alias, 1 drivers
v0x1df37d0_0 .net "y", 3 0, v0x1df3cf0_0;  alias, 1 drivers
L_0x1df8400 .concat [ 4 1 0 0], v0x1df3c30_0, L_0x7f2bf1ae3018;
L_0x1df8590 .concat [ 4 1 0 0], v0x1df3cf0_0, L_0x7f2bf1ae3060;
L_0x1df8710 .arith/sum 5, L_0x1df8400, L_0x1df8590;
S_0x1df3930 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x1dad160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x1df3b50_0 .net "clk", 0 0, v0x1df7c90_0;  1 drivers
v0x1df3c30_0 .var "x", 3 0;
v0x1df3cf0_0 .var "y", 3 0;
E_0x1dc0b20/0 .event negedge, v0x1df3b50_0;
E_0x1dc0b20/1 .event posedge, v0x1df3b50_0;
E_0x1dc0b20 .event/or E_0x1dc0b20/0, E_0x1dc0b20/1;
S_0x1df3dd0 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x1dad160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1df6fc0_0 .net *"_ivl_45", 0 0, L_0x1dfb080;  1 drivers
v0x1df70c0_0 .net "c", 3 0, L_0x1dfad00;  1 drivers
v0x1df71a0_0 .net "sum", 4 0, L_0x1dfaea0;  alias, 1 drivers
v0x1df7260_0 .net "x", 3 0, v0x1df3c30_0;  alias, 1 drivers
v0x1df7320_0 .net "y", 3 0, v0x1df3cf0_0;  alias, 1 drivers
L_0x1df8e10 .part v0x1df3c30_0, 0, 1;
L_0x1df8f40 .part v0x1df3cf0_0, 0, 1;
L_0x1df9670 .part v0x1df3c30_0, 1, 1;
L_0x1df97a0 .part v0x1df3cf0_0, 1, 1;
L_0x1df9900 .part L_0x1dfad00, 0, 1;
L_0x1df9fa0 .part v0x1df3c30_0, 2, 1;
L_0x1dfa110 .part v0x1df3cf0_0, 2, 1;
L_0x1dfa240 .part L_0x1dfad00, 1, 1;
L_0x1dfa920 .part v0x1df3c30_0, 3, 1;
L_0x1dfaa50 .part v0x1df3cf0_0, 3, 1;
L_0x1dfac60 .part L_0x1dfad00, 2, 1;
L_0x1dfad00 .concat8 [ 1 1 1 1], L_0x1df8d00, L_0x1df9560, L_0x1df9e90, L_0x1dfa810;
LS_0x1dfaea0_0_0 .concat8 [ 1 1 1 1], L_0x1df8850, L_0x1df9170, L_0x1df9aa0, L_0x1dfa430;
LS_0x1dfaea0_0_4 .concat8 [ 1 0 0 0], L_0x1dfb080;
L_0x1dfaea0 .concat8 [ 4 1 0 0], LS_0x1dfaea0_0_0, LS_0x1dfaea0_0_4;
L_0x1dfb080 .part L_0x1dfad00, 3, 1;
S_0x1df3fb0 .scope module, "fa0" "full_adder" 4 9, 4 44 0, S_0x1df3dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1dd4540 .functor XOR 1, L_0x1df8e10, L_0x1df8f40, C4<0>, C4<0>;
L_0x7f2bf1ae30a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1df8850 .functor XOR 1, L_0x1dd4540, L_0x7f2bf1ae30a8, C4<0>, C4<0>;
L_0x1df8910 .functor AND 1, L_0x1df8e10, L_0x1df8f40, C4<1>, C4<1>;
L_0x1df8a50 .functor AND 1, L_0x1df8e10, L_0x7f2bf1ae30a8, C4<1>, C4<1>;
L_0x1df8b40 .functor OR 1, L_0x1df8910, L_0x1df8a50, C4<0>, C4<0>;
L_0x1df8c50 .functor AND 1, L_0x1df8f40, L_0x7f2bf1ae30a8, C4<1>, C4<1>;
L_0x1df8d00 .functor OR 1, L_0x1df8b40, L_0x1df8c50, C4<0>, C4<0>;
v0x1df4240_0 .net *"_ivl_0", 0 0, L_0x1dd4540;  1 drivers
v0x1df4340_0 .net *"_ivl_10", 0 0, L_0x1df8c50;  1 drivers
v0x1df4420_0 .net *"_ivl_4", 0 0, L_0x1df8910;  1 drivers
v0x1df4510_0 .net *"_ivl_6", 0 0, L_0x1df8a50;  1 drivers
v0x1df45f0_0 .net *"_ivl_8", 0 0, L_0x1df8b40;  1 drivers
v0x1df4720_0 .net "a", 0 0, L_0x1df8e10;  1 drivers
v0x1df47e0_0 .net "b", 0 0, L_0x1df8f40;  1 drivers
v0x1df48a0_0 .net "cin", 0 0, L_0x7f2bf1ae30a8;  1 drivers
v0x1df4960_0 .net "cout", 0 0, L_0x1df8d00;  1 drivers
v0x1df4a20_0 .net "sum", 0 0, L_0x1df8850;  1 drivers
S_0x1df4b80 .scope module, "fa1" "full_adder" 4 17, 4 44 0, S_0x1df3dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1df9100 .functor XOR 1, L_0x1df9670, L_0x1df97a0, C4<0>, C4<0>;
L_0x1df9170 .functor XOR 1, L_0x1df9100, L_0x1df9900, C4<0>, C4<0>;
L_0x1df9210 .functor AND 1, L_0x1df9670, L_0x1df97a0, C4<1>, C4<1>;
L_0x1df92b0 .functor AND 1, L_0x1df9670, L_0x1df9900, C4<1>, C4<1>;
L_0x1df93a0 .functor OR 1, L_0x1df9210, L_0x1df92b0, C4<0>, C4<0>;
L_0x1df94b0 .functor AND 1, L_0x1df97a0, L_0x1df9900, C4<1>, C4<1>;
L_0x1df9560 .functor OR 1, L_0x1df93a0, L_0x1df94b0, C4<0>, C4<0>;
v0x1df4de0_0 .net *"_ivl_0", 0 0, L_0x1df9100;  1 drivers
v0x1df4ec0_0 .net *"_ivl_10", 0 0, L_0x1df94b0;  1 drivers
v0x1df4fa0_0 .net *"_ivl_4", 0 0, L_0x1df9210;  1 drivers
v0x1df5090_0 .net *"_ivl_6", 0 0, L_0x1df92b0;  1 drivers
v0x1df5170_0 .net *"_ivl_8", 0 0, L_0x1df93a0;  1 drivers
v0x1df52a0_0 .net "a", 0 0, L_0x1df9670;  1 drivers
v0x1df5360_0 .net "b", 0 0, L_0x1df97a0;  1 drivers
v0x1df5420_0 .net "cin", 0 0, L_0x1df9900;  1 drivers
v0x1df54e0_0 .net "cout", 0 0, L_0x1df9560;  1 drivers
v0x1df5630_0 .net "sum", 0 0, L_0x1df9170;  1 drivers
S_0x1df5790 .scope module, "fa2" "full_adder" 4 25, 4 44 0, S_0x1df3dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1df9a30 .functor XOR 1, L_0x1df9fa0, L_0x1dfa110, C4<0>, C4<0>;
L_0x1df9aa0 .functor XOR 1, L_0x1df9a30, L_0x1dfa240, C4<0>, C4<0>;
L_0x1df9b40 .functor AND 1, L_0x1df9fa0, L_0x1dfa110, C4<1>, C4<1>;
L_0x1df9be0 .functor AND 1, L_0x1df9fa0, L_0x1dfa240, C4<1>, C4<1>;
L_0x1df9cd0 .functor OR 1, L_0x1df9b40, L_0x1df9be0, C4<0>, C4<0>;
L_0x1df9de0 .functor AND 1, L_0x1dfa110, L_0x1dfa240, C4<1>, C4<1>;
L_0x1df9e90 .functor OR 1, L_0x1df9cd0, L_0x1df9de0, C4<0>, C4<0>;
v0x1df5a00_0 .net *"_ivl_0", 0 0, L_0x1df9a30;  1 drivers
v0x1df5ae0_0 .net *"_ivl_10", 0 0, L_0x1df9de0;  1 drivers
v0x1df5bc0_0 .net *"_ivl_4", 0 0, L_0x1df9b40;  1 drivers
v0x1df5cb0_0 .net *"_ivl_6", 0 0, L_0x1df9be0;  1 drivers
v0x1df5d90_0 .net *"_ivl_8", 0 0, L_0x1df9cd0;  1 drivers
v0x1df5ec0_0 .net "a", 0 0, L_0x1df9fa0;  1 drivers
v0x1df5f80_0 .net "b", 0 0, L_0x1dfa110;  1 drivers
v0x1df6040_0 .net "cin", 0 0, L_0x1dfa240;  1 drivers
v0x1df6100_0 .net "cout", 0 0, L_0x1df9e90;  1 drivers
v0x1df6250_0 .net "sum", 0 0, L_0x1df9aa0;  1 drivers
S_0x1df63b0 .scope module, "fa3" "full_adder" 4 33, 4 44 0, S_0x1df3dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1dfa3c0 .functor XOR 1, L_0x1dfa920, L_0x1dfaa50, C4<0>, C4<0>;
L_0x1dfa430 .functor XOR 1, L_0x1dfa3c0, L_0x1dfac60, C4<0>, C4<0>;
L_0x1dfa4a0 .functor AND 1, L_0x1dfa920, L_0x1dfaa50, C4<1>, C4<1>;
L_0x1dfa560 .functor AND 1, L_0x1dfa920, L_0x1dfac60, C4<1>, C4<1>;
L_0x1dfa650 .functor OR 1, L_0x1dfa4a0, L_0x1dfa560, C4<0>, C4<0>;
L_0x1dfa760 .functor AND 1, L_0x1dfaa50, L_0x1dfac60, C4<1>, C4<1>;
L_0x1dfa810 .functor OR 1, L_0x1dfa650, L_0x1dfa760, C4<0>, C4<0>;
v0x1df65f0_0 .net *"_ivl_0", 0 0, L_0x1dfa3c0;  1 drivers
v0x1df66f0_0 .net *"_ivl_10", 0 0, L_0x1dfa760;  1 drivers
v0x1df67d0_0 .net *"_ivl_4", 0 0, L_0x1dfa4a0;  1 drivers
v0x1df68c0_0 .net *"_ivl_6", 0 0, L_0x1dfa560;  1 drivers
v0x1df69a0_0 .net *"_ivl_8", 0 0, L_0x1dfa650;  1 drivers
v0x1df6ad0_0 .net "a", 0 0, L_0x1dfa920;  1 drivers
v0x1df6b90_0 .net "b", 0 0, L_0x1dfaa50;  1 drivers
v0x1df6c50_0 .net "cin", 0 0, L_0x1dfac60;  1 drivers
v0x1df6d10_0 .net "cout", 0 0, L_0x1dfa810;  1 drivers
v0x1df6e60_0 .net "sum", 0 0, L_0x1dfa430;  1 drivers
S_0x1df7500 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x1dad160;
 .timescale -12 -12;
E_0x1dc0fd0 .event anyedge, v0x1df7df0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1df7df0_0;
    %nor/r;
    %assign/vec4 v0x1df7df0_0, 0;
    %wait E_0x1dc0fd0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1df3930;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1dc0b20;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x1df3cf0_0, 0;
    %assign/vec4 v0x1df3c30_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1dad160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1df7c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1df7df0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1dad160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1df7c90_0;
    %inv;
    %store/vec4 v0x1df7c90_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1dad160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1df3b50_0, v0x1df8140_0, v0x1df8200_0, v0x1df82c0_0, v0x1df8000_0, v0x1df7f40_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1dad160;
T_5 ;
    %load/vec4 v0x1df7d30_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1df7d30_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1df7d30_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1df7d30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1df7d30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1df7d30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1df7d30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1dad160;
T_6 ;
    %wait E_0x1dc0b20;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1df7d30_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1df7d30_0, 4, 32;
    %load/vec4 v0x1df80a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1df7d30_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1df7d30_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1df7d30_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1df7d30_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1df8000_0;
    %load/vec4 v0x1df8000_0;
    %load/vec4 v0x1df7f40_0;
    %xor;
    %load/vec4 v0x1df8000_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1df7d30_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1df7d30_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1df7d30_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1df7d30_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth5/human/m2014_q4j/iter0/response1/top_module.sv";
