{"Source Block": ["hdl/library/axi_dacfifo/axi_dacfifo_dac.v@98:108@HdlIdDef", "  reg                                 axi_almost_full = 1'b0;\n  reg                                 axi_dwunf = 1'b0;\n  reg                                 axi_almost_empty  = 1'b0;\n  reg                                 axi_dwovf = 1'b0;\n\n  reg                                 dac_rst = 'd0;\n  reg                                 dac_rd = 'd0;\n  reg                                 dac_rd_d = 'd0;\n  reg     [(DAC_DATA_WIDTH-1):0]      dac_rdata_d = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   dac_raddr = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   dac_raddr_g = 'd0;\n"], "Clone Blocks": [["hdl/library/axi_dacfifo/axi_dacfifo_dac.v@94:104", "  reg     [(DAC_ADDRESS_WIDTH-1):0]   axi_raddr = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   axi_raddr_m = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   axi_addr_diff = 'd0;\n  reg                                 axi_dready = 'd0;\n  reg                                 axi_almost_full = 1'b0;\n  reg                                 axi_dwunf = 1'b0;\n  reg                                 axi_almost_empty  = 1'b0;\n  reg                                 axi_dwovf = 1'b0;\n\n  reg                                 dac_rst = 'd0;\n  reg                                 dac_rd = 'd0;\n"], ["hdl/library/axi_dacfifo/axi_dacfifo_dac.v@101:111", "  reg                                 axi_dwovf = 1'b0;\n\n  reg                                 dac_rst = 'd0;\n  reg                                 dac_rd = 'd0;\n  reg                                 dac_rd_d = 'd0;\n  reg     [(DAC_DATA_WIDTH-1):0]      dac_rdata_d = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   dac_raddr = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   dac_raddr_g = 'd0;\n\n  reg     [ 2:0]                      dac_dunf_m = 3'b0;\n  reg     [ 2:0]                      dac_dovf_m = 3'b0;\n"], ["hdl/library/axi_dacfifo/axi_dacfifo_dac.v@100:110", "  reg                                 axi_almost_empty  = 1'b0;\n  reg                                 axi_dwovf = 1'b0;\n\n  reg                                 dac_rst = 'd0;\n  reg                                 dac_rd = 'd0;\n  reg                                 dac_rd_d = 'd0;\n  reg     [(DAC_DATA_WIDTH-1):0]      dac_rdata_d = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   dac_raddr = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   dac_raddr_g = 'd0;\n\n  reg     [ 2:0]                      dac_dunf_m = 3'b0;\n"], ["hdl/library/axi_dacfifo/axi_dacfifo_dac.v@99:109", "  reg                                 axi_dwunf = 1'b0;\n  reg                                 axi_almost_empty  = 1'b0;\n  reg                                 axi_dwovf = 1'b0;\n\n  reg                                 dac_rst = 'd0;\n  reg                                 dac_rd = 'd0;\n  reg                                 dac_rd_d = 'd0;\n  reg     [(DAC_DATA_WIDTH-1):0]      dac_rdata_d = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   dac_raddr = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   dac_raddr_g = 'd0;\n\n"], ["hdl/library/axi_dacfifo/axi_dacfifo_dac.v@89:99", "\n  // internal registers\n\n  reg     [(AXI_ADDRESS_WIDTH-1):0]   axi_waddr = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   axi_waddr_g = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   axi_raddr = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   axi_raddr_m = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   axi_addr_diff = 'd0;\n  reg                                 axi_dready = 'd0;\n  reg                                 axi_almost_full = 1'b0;\n  reg                                 axi_dwunf = 1'b0;\n"], ["hdl/library/axi_dacfifo/axi_dacfifo_dac.v@95:105", "  reg     [(DAC_ADDRESS_WIDTH-1):0]   axi_raddr_m = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   axi_addr_diff = 'd0;\n  reg                                 axi_dready = 'd0;\n  reg                                 axi_almost_full = 1'b0;\n  reg                                 axi_dwunf = 1'b0;\n  reg                                 axi_almost_empty  = 1'b0;\n  reg                                 axi_dwovf = 1'b0;\n\n  reg                                 dac_rst = 'd0;\n  reg                                 dac_rd = 'd0;\n  reg                                 dac_rd_d = 'd0;\n"], ["hdl/library/axi_dacfifo/axi_dacfifo_dac.v@93:103", "  reg     [(DAC_ADDRESS_WIDTH-1):0]   axi_waddr_g = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   axi_raddr = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   axi_raddr_m = 'd0;\n  reg     [(DAC_ADDRESS_WIDTH-1):0]   axi_addr_diff = 'd0;\n  reg                                 axi_dready = 'd0;\n  reg                                 axi_almost_full = 1'b0;\n  reg                                 axi_dwunf = 1'b0;\n  reg                                 axi_almost_empty  = 1'b0;\n  reg                                 axi_dwovf = 1'b0;\n\n  reg                                 dac_rst = 'd0;\n"], ["hdl/library/axi_dacfifo/axi_dacfifo_dac.v@96:106", "  reg     [(DAC_ADDRESS_WIDTH-1):0]   axi_addr_diff = 'd0;\n  reg                                 axi_dready = 'd0;\n  reg                                 axi_almost_full = 1'b0;\n  reg                                 axi_dwunf = 1'b0;\n  reg                                 axi_almost_empty  = 1'b0;\n  reg                                 axi_dwovf = 1'b0;\n\n  reg                                 dac_rst = 'd0;\n  reg                                 dac_rd = 'd0;\n  reg                                 dac_rd_d = 'd0;\n  reg     [(DAC_DATA_WIDTH-1):0]      dac_rdata_d = 'd0;\n"]], "Diff Content": {"Delete": [[103, "  reg                                 dac_rst = 'd0;\n"]], "Add": []}}