<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>ip</spirit:library>
  <spirit:name>PFA_PROJET_FINAL</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>92cea19f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>91f2f270</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>ip_fir/ip/constrs/matlab_fir.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/ip_catalog/matlab_fir.srcs/constrs_1/imports/sysgen/matlab_fir.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/ip_catalog/matlab_fir.srcs/constrs_1/imports/sysgen/matlab_fir_clock.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/ip_catalog/matlab_fir.srcs/sources_1/bd/matlab_fir_bd/matlab_fir_bd_ooc.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/sysgen/matlab_fir.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/sysgen/matlab_fir_clock.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/sysgen/matlab_fir_false_paths.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/ip/constrs/sobel.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/ip_catalog/sobel.srcs/constrs_1/imports/sysgen/sobel.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/ip_catalog/sobel.srcs/constrs_1/imports/sysgen/sobel_clock.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/ip_catalog/sobel.srcs/sources_1/bd/sobel_bd/sobel_bd_ooc.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/sysgen/sobel.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/sysgen/sobel_clock.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/sysgen/sobel_false_paths.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/ip/hdl/convert_type.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/ip/hdl/conv_pkg.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/ip/hdl/conv_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/ip/hdl/matlab_fir.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/ip/hdl/matlab_fir_entity_declarations.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/ip/hdl/matlab_fir_in_axi_lite_interface_verilog.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/ip/hdl/matlab_fir_out_axi_lite_interface_verilog.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/ip/hdl/single_reg_w_init.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/ip/hdl/srl17e.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/ip/hdl/srl33e.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/ip/hdl/synth_reg.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/ip/hdl/synth_reg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/ip/hdl/synth_reg_reg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/ip/hdl/synth_reg_w_init.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/ip/hdl/synth_reg_w_init.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/ip/hdl/xlclockdriver_rd.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/ip_catalog/matlab_fir.srcs/sources_1/bd/matlab_fir_bd/hdl/matlab_fir_bd_wrapper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/ip_catalog/matlab_fir.srcs/sources_1/bd/matlab_fir_bd/sim/matlab_fir_bd.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/ip_catalog/matlab_fir.srcs/sources_1/bd/matlab_fir_bd/synth/matlab_fir_bd.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/ip_catalog/matlab_fir.srcs/sources_1/imports/hdl/matlab_fir_bd_wrapper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/ip_catalog/matlab_fir.srcs/sources_1/imports/sysgen/matlab_fir_mod.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/sysgen/convert_type.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/sysgen/conv_pkg.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/sysgen/conv_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/sysgen/matlab_fir.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/sysgen/matlab_fir_entity_declarations.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/sysgen/matlab_fir_in_axi_lite_interface_verilog.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/sysgen/matlab_fir_mod.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/sysgen/matlab_fir_out_axi_lite_interface_verilog.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/sysgen/matlab_fir_stub.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/sysgen/single_reg_w_init.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/sysgen/srl17e.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/sysgen/srl33e.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/sysgen/synth_reg.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/sysgen/synth_reg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/sysgen/synth_reg_reg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/sysgen/synth_reg_w_init.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/sysgen/synth_reg_w_init.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/sysgen/xlclockdriver_rd.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/ip/hdl/convert_type.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/ip/hdl/conv_pkg.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/ip/hdl/conv_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/ip/hdl/single_reg_w_init.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/ip/hdl/sobel.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/ip/hdl/sobel_entity_declarations.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/ip/hdl/sobel_in_axi_lite_interface_verilog.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/ip/hdl/sobel_out_axi_lite_interface_verilog.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/ip/hdl/srl17e.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/ip/hdl/srl33e.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/ip/hdl/synth_reg.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/ip/hdl/synth_reg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/ip/hdl/synth_reg_reg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/ip/hdl/synth_reg_w_init.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/ip/hdl/synth_reg_w_init.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/ip/hdl/xlclockdriver_rd.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/ip_catalog/sobel.srcs/sources_1/bd/sobel_bd/hdl/sobel_bd_wrapper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/ip_catalog/sobel.srcs/sources_1/bd/sobel_bd/sim/sobel_bd.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/ip_catalog/sobel.srcs/sources_1/bd/sobel_bd/synth/sobel_bd.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/ip_catalog/sobel.srcs/sources_1/imports/hdl/sobel_bd_wrapper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/ip_catalog/sobel.srcs/sources_1/imports/sysgen/sobel_mod.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/sysgen/convert_type.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/sysgen/conv_pkg.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/sysgen/conv_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/sysgen/single_reg_w_init.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/sysgen/sobel.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/sysgen/sobel_entity_declarations.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/sysgen/sobel_in_axi_lite_interface_verilog.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/sysgen/sobel_mod.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/sysgen/sobel_out_axi_lite_interface_verilog.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/sysgen/sobel_stub.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/sysgen/srl17e.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/sysgen/srl33e.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/sysgen/synth_reg.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/sysgen/synth_reg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/sysgen/synth_reg_reg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/sysgen/synth_reg_w_init.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/sysgen/synth_reg_w_init.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/sysgen/xlclockdriver_rd.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_a0da607c</spirit:userFileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>ip_fir/ip/hdl/convert_type.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/ip/hdl/conv_pkg.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/ip/hdl/conv_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/ip/hdl/matlab_fir.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/ip/hdl/matlab_fir_entity_declarations.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/ip/hdl/matlab_fir_in_axi_lite_interface_verilog.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/ip/hdl/matlab_fir_out_axi_lite_interface_verilog.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/ip/hdl/single_reg_w_init.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/ip/hdl/srl17e.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/ip/hdl/srl33e.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/ip/hdl/synth_reg.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/ip/hdl/synth_reg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/ip/hdl/synth_reg_reg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/ip/hdl/synth_reg_w_init.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/ip/hdl/synth_reg_w_init.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/ip/hdl/xlclockdriver_rd.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/ip_catalog/matlab_fir.srcs/sources_1/bd/matlab_fir_bd/hdl/matlab_fir_bd_wrapper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/ip_catalog/matlab_fir.srcs/sources_1/bd/matlab_fir_bd/sim/matlab_fir_bd.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/ip_catalog/matlab_fir.srcs/sources_1/bd/matlab_fir_bd/synth/matlab_fir_bd.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/ip_catalog/matlab_fir.srcs/sources_1/imports/hdl/matlab_fir_bd_wrapper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/ip_catalog/matlab_fir.srcs/sources_1/imports/sysgen/matlab_fir_mod.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/sysgen/convert_type.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/sysgen/conv_pkg.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/sysgen/conv_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/sysgen/matlab_fir.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/sysgen/matlab_fir_entity_declarations.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/sysgen/matlab_fir_in_axi_lite_interface_verilog.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/sysgen/matlab_fir_mod.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/sysgen/matlab_fir_out_axi_lite_interface_verilog.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/sysgen/matlab_fir_stub.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/sysgen/single_reg_w_init.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/sysgen/srl17e.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/sysgen/srl33e.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/sysgen/synth_reg.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/sysgen/synth_reg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/sysgen/synth_reg_reg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/sysgen/synth_reg_w_init.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/sysgen/synth_reg_w_init.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_fir/sysgen/xlclockdriver_rd.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/ip/hdl/convert_type.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/ip/hdl/conv_pkg.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/ip/hdl/conv_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/ip/hdl/single_reg_w_init.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/ip/hdl/sobel.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/ip/hdl/sobel_entity_declarations.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/ip/hdl/sobel_in_axi_lite_interface_verilog.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/ip/hdl/sobel_out_axi_lite_interface_verilog.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/ip/hdl/srl17e.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/ip/hdl/srl33e.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/ip/hdl/synth_reg.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/ip/hdl/synth_reg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/ip/hdl/synth_reg_reg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/ip/hdl/synth_reg_w_init.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/ip/hdl/synth_reg_w_init.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/ip/hdl/xlclockdriver_rd.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/ip_catalog/sobel.srcs/sources_1/bd/sobel_bd/hdl/sobel_bd_wrapper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/ip_catalog/sobel.srcs/sources_1/bd/sobel_bd/sim/sobel_bd.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/ip_catalog/sobel.srcs/sources_1/bd/sobel_bd/synth/sobel_bd.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/ip_catalog/sobel.srcs/sources_1/imports/hdl/sobel_bd_wrapper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/ip_catalog/sobel.srcs/sources_1/imports/sysgen/sobel_mod.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/sysgen/convert_type.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/sysgen/conv_pkg.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/sysgen/conv_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/sysgen/single_reg_w_init.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/sysgen/sobel.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/sysgen/sobel_entity_declarations.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/sysgen/sobel_in_axi_lite_interface_verilog.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/sysgen/sobel_mod.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/sysgen/sobel_out_axi_lite_interface_verilog.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/sysgen/sobel_stub.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/sysgen/srl17e.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/sysgen/srl33e.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/sysgen/synth_reg.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/sysgen/synth_reg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/sysgen/synth_reg_reg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/sysgen/synth_reg_w_init.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/sysgen/synth_reg_w_init.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip_sobel/sysgen/xlclockdriver_rd.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>PFA_PROJET_FINAL</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>xilinx.com:ip:PFA_PROJET_FINAL:1.0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">PFA_PROJET_FINAL_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>PFA_PROJET_FINAL_v1_0</xilinx:displayName>
      <xilinx:hideInCatalogGUI>true</xilinx:hideInCatalogGUI>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>1</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2025-05-15T12:38:30Z</xilinx:coreCreationDateTime>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="c8357ca0"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
