#! /usr/bin/vvp
:ivl_version "10.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5559f5fe88a0 .scope module, "idecode" "idecode" 2 6;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_ID_instrout"
    .port_info 1 /INPUT 32 "IF_ID_npcout"
    .port_info 2 /INPUT 5 "MEM_WB_rd"
    .port_info 3 /INPUT 1 "MEM_WB_regwrite"
    .port_info 4 /INPUT 32 "WB_mux_writedata"
    .port_info 5 /OUTPUT 2 "wb_ctlout"
    .port_info 6 /OUTPUT 3 "m_ctlout"
    .port_info 7 /OUTPUT 1 "regdst"
    .port_info 8 /OUTPUT 1 "alusrc"
    .port_info 9 /OUTPUT 2 "aluop"
    .port_info 10 /OUTPUT 32 "npcout"
    .port_info 11 /OUTPUT 32 "rdata1out"
    .port_info 12 /OUTPUT 32 "rdata2out"
    .port_info 13 /OUTPUT 32 "s_extendout"
    .port_info 14 /OUTPUT 5 "instrout_2016"
    .port_info 15 /OUTPUT 5 "instrout_1511"
o0x7f1f577cd188 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5559f600ad50_0 .net "IF_ID_instrout", 31 0, o0x7f1f577cd188;  0 drivers
o0x7f1f577cc2e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5559f600ae30_0 .net "IF_ID_npcout", 31 0, o0x7f1f577cc2e8;  0 drivers
o0x7f1f577cceb8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x5559f600af20_0 .net "MEM_WB_rd", 4 0, o0x7f1f577cceb8;  0 drivers
o0x7f1f577ccee8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5559f600b020_0 .net "MEM_WB_regwrite", 0 0, o0x7f1f577ccee8;  0 drivers
o0x7f1f577ccf78 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5559f600b0f0_0 .net "WB_mux_writedata", 31 0, o0x7f1f577ccf78;  0 drivers
v0x5559f600b1e0_0 .net "aluop", 1 0, v0x5559f60085b0_0;  1 drivers
v0x5559f600b2b0_0 .net "alusrc", 0 0, v0x5559f60086b0_0;  1 drivers
v0x5559f600b380_0 .net "ctlex_out", 3 0, v0x5559f5fe8e80_0;  1 drivers
v0x5559f600b470_0 .net "ctlm_out", 2 0, v0x5559f6007e80_0;  1 drivers
v0x5559f600b510_0 .net "ctlwb_out", 1 0, v0x5559f6007f60_0;  1 drivers
v0x5559f600b600_0 .net "instrout_1511", 4 0, v0x5559f6008b40_0;  1 drivers
v0x5559f600b6a0_0 .net "instrout_2016", 4 0, v0x5559f6008c20_0;  1 drivers
v0x5559f600b740_0 .net "m_ctlout", 2 0, v0x5559f6008d00_0;  1 drivers
v0x5559f600b7e0_0 .net "npcout", 31 0, v0x5559f6008ec0_0;  1 drivers
v0x5559f600b8b0_0 .net "rdata1out", 31 0, v0x5559f6008fa0_0;  1 drivers
v0x5559f600b980_0 .net "rdata2out", 31 0, v0x5559f6009080_0;  1 drivers
v0x5559f600ba50_0 .net "readdat1", 31 0, v0x5559f6009bb0_0;  1 drivers
v0x5559f600bc50_0 .net "readdat2", 31 0, v0x5559f6009c90_0;  1 drivers
v0x5559f600bd60_0 .net "regdst", 0 0, v0x5559f6009320_0;  1 drivers
v0x5559f600be00_0 .net "s_extendout", 31 0, v0x5559f60093e0_0;  1 drivers
v0x5559f600bea0_0 .net "signext_out", 31 0, v0x5559f600ab50_0;  1 drivers
v0x5559f600bf90_0 .net "wb_ctlout", 1 0, v0x5559f60095a0_0;  1 drivers
L_0x5559f600c230 .part o0x7f1f577cd188, 26, 6;
L_0x5559f600c330 .part o0x7f1f577cd188, 21, 5;
L_0x5559f600c450 .part o0x7f1f577cd188, 16, 5;
L_0x5559f600c4f0 .part o0x7f1f577cd188, 0, 16;
L_0x5559f600c5f0 .part o0x7f1f577cd188, 16, 5;
L_0x5559f600c6c0 .part o0x7f1f577cd188, 11, 5;
S_0x5559f5fe8bb0 .scope module, "control2" "control" 2 24, 3 7 0, S_0x5559f5fe88a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /OUTPUT 4 "EX"
    .port_info 2 /OUTPUT 3 "M"
    .port_info 3 /OUTPUT 2 "WB"
P_0x5559f5fe8d30 .param/l "BEQ" 0 3 16, C4<000100>;
P_0x5559f5fe8d70 .param/l "LW" 0 3 14, C4<100011>;
P_0x5559f5fe8db0 .param/l "NOP" 0 3 17, C4<100000>;
P_0x5559f5fe8df0 .param/l "RTYPE" 0 3 13, C4<000000>;
P_0x5559f5fe8e30 .param/l "SW" 0 3 15, C4<101011>;
v0x5559f5fe8e80_0 .var "EX", 3 0;
v0x5559f6007e80_0 .var "M", 2 0;
v0x5559f6007f60_0 .var "WB", 1 0;
v0x5559f6008020_0 .net "opcode", 5 0, L_0x5559f600c230;  1 drivers
E_0x5559f5fbe570 .event edge, v0x5559f6008020_0;
S_0x5559f6008180 .scope module, "id_ex2" "id_ex" 2 43, 4 1 0, S_0x5559f5fe88a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ctlwb_out"
    .port_info 1 /INPUT 3 "ctlm_out"
    .port_info 2 /INPUT 4 "ctlex_out"
    .port_info 3 /INPUT 32 "npc"
    .port_info 4 /INPUT 32 "readdat1"
    .port_info 5 /INPUT 32 "readdat2"
    .port_info 6 /INPUT 32 "signext_out"
    .port_info 7 /INPUT 5 "instr_2016"
    .port_info 8 /INPUT 5 "instr_1511"
    .port_info 9 /OUTPUT 2 "wb_ctlout"
    .port_info 10 /OUTPUT 3 "m_ctlout"
    .port_info 11 /OUTPUT 1 "regdst"
    .port_info 12 /OUTPUT 1 "alusrc"
    .port_info 13 /OUTPUT 2 "aluop"
    .port_info 14 /OUTPUT 32 "npcout"
    .port_info 15 /OUTPUT 32 "rdata1out"
    .port_info 16 /OUTPUT 32 "rdata2out"
    .port_info 17 /OUTPUT 32 "s_extendout"
    .port_info 18 /OUTPUT 5 "instrout_2016"
    .port_info 19 /OUTPUT 5 "instrout_1511"
v0x5559f60085b0_0 .var "aluop", 1 0;
v0x5559f60086b0_0 .var "alusrc", 0 0;
v0x5559f6008770_0 .net "ctlex_out", 3 0, v0x5559f5fe8e80_0;  alias, 1 drivers
v0x5559f6008810_0 .net "ctlm_out", 2 0, v0x5559f6007e80_0;  alias, 1 drivers
v0x5559f60088b0_0 .net "ctlwb_out", 1 0, v0x5559f6007f60_0;  alias, 1 drivers
v0x5559f60089a0_0 .net "instr_1511", 4 0, L_0x5559f600c6c0;  1 drivers
v0x5559f6008a60_0 .net "instr_2016", 4 0, L_0x5559f600c5f0;  1 drivers
v0x5559f6008b40_0 .var "instrout_1511", 4 0;
v0x5559f6008c20_0 .var "instrout_2016", 4 0;
v0x5559f6008d00_0 .var "m_ctlout", 2 0;
v0x5559f6008de0_0 .net "npc", 31 0, o0x7f1f577cc2e8;  alias, 0 drivers
v0x5559f6008ec0_0 .var "npcout", 31 0;
v0x5559f6008fa0_0 .var "rdata1out", 31 0;
v0x5559f6009080_0 .var "rdata2out", 31 0;
v0x5559f6009160_0 .net "readdat1", 31 0, v0x5559f6009bb0_0;  alias, 1 drivers
v0x5559f6009240_0 .net "readdat2", 31 0, v0x5559f6009c90_0;  alias, 1 drivers
v0x5559f6009320_0 .var "regdst", 0 0;
v0x5559f60093e0_0 .var "s_extendout", 31 0;
v0x5559f60094c0_0 .net "signext_out", 31 0, v0x5559f600ab50_0;  alias, 1 drivers
v0x5559f60095a0_0 .var "wb_ctlout", 1 0;
E_0x5559f5fbe980/0 .event edge, v0x5559f6007f60_0, v0x5559f6007e80_0, v0x5559f5fe8e80_0, v0x5559f6008de0_0;
E_0x5559f5fbe980/1 .event edge, v0x5559f6009160_0, v0x5559f6009240_0, v0x5559f60094c0_0, v0x5559f6008a60_0;
E_0x5559f5fbe980/2 .event edge, v0x5559f60089a0_0;
E_0x5559f5fbe980 .event/or E_0x5559f5fbe980/0, E_0x5559f5fbe980/1, E_0x5559f5fbe980/2;
S_0x5559f6009900 .scope module, "register2" "register" 2 30, 5 1 0, S_0x5559f5fe88a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rs"
    .port_info 1 /INPUT 5 "rt"
    .port_info 2 /INPUT 5 "rd"
    .port_info 3 /INPUT 32 "writedata"
    .port_info 4 /INPUT 1 "regwrite"
    .port_info 5 /OUTPUT 32 "A"
    .port_info 6 /OUTPUT 32 "B"
v0x5559f6009bb0_0 .var "A", 31 0;
v0x5559f6009c90_0 .var "B", 31 0;
v0x5559f6009d60 .array "REG", 31 0, 31 0;
v0x5559f600a320_0 .var/i "i", 31 0;
v0x5559f600a400_0 .net "rd", 4 0, o0x7f1f577cceb8;  alias, 0 drivers
v0x5559f600a530_0 .net "regwrite", 0 0, o0x7f1f577ccee8;  alias, 0 drivers
v0x5559f600a5f0_0 .net "rs", 4 0, L_0x5559f600c330;  1 drivers
v0x5559f600a6d0_0 .net "rt", 4 0, L_0x5559f600c450;  1 drivers
v0x5559f600a7b0_0 .net "writedata", 31 0, o0x7f1f577ccf78;  alias, 0 drivers
v0x5559f6009d60_0 .array/port v0x5559f6009d60, 0;
v0x5559f6009d60_1 .array/port v0x5559f6009d60, 1;
v0x5559f6009d60_2 .array/port v0x5559f6009d60, 2;
E_0x5559f5f898c0/0 .event edge, v0x5559f600a5f0_0, v0x5559f6009d60_0, v0x5559f6009d60_1, v0x5559f6009d60_2;
v0x5559f6009d60_3 .array/port v0x5559f6009d60, 3;
v0x5559f6009d60_4 .array/port v0x5559f6009d60, 4;
v0x5559f6009d60_5 .array/port v0x5559f6009d60, 5;
v0x5559f6009d60_6 .array/port v0x5559f6009d60, 6;
E_0x5559f5f898c0/1 .event edge, v0x5559f6009d60_3, v0x5559f6009d60_4, v0x5559f6009d60_5, v0x5559f6009d60_6;
v0x5559f6009d60_7 .array/port v0x5559f6009d60, 7;
v0x5559f6009d60_8 .array/port v0x5559f6009d60, 8;
v0x5559f6009d60_9 .array/port v0x5559f6009d60, 9;
v0x5559f6009d60_10 .array/port v0x5559f6009d60, 10;
E_0x5559f5f898c0/2 .event edge, v0x5559f6009d60_7, v0x5559f6009d60_8, v0x5559f6009d60_9, v0x5559f6009d60_10;
v0x5559f6009d60_11 .array/port v0x5559f6009d60, 11;
v0x5559f6009d60_12 .array/port v0x5559f6009d60, 12;
v0x5559f6009d60_13 .array/port v0x5559f6009d60, 13;
v0x5559f6009d60_14 .array/port v0x5559f6009d60, 14;
E_0x5559f5f898c0/3 .event edge, v0x5559f6009d60_11, v0x5559f6009d60_12, v0x5559f6009d60_13, v0x5559f6009d60_14;
v0x5559f6009d60_15 .array/port v0x5559f6009d60, 15;
v0x5559f6009d60_16 .array/port v0x5559f6009d60, 16;
v0x5559f6009d60_17 .array/port v0x5559f6009d60, 17;
v0x5559f6009d60_18 .array/port v0x5559f6009d60, 18;
E_0x5559f5f898c0/4 .event edge, v0x5559f6009d60_15, v0x5559f6009d60_16, v0x5559f6009d60_17, v0x5559f6009d60_18;
v0x5559f6009d60_19 .array/port v0x5559f6009d60, 19;
v0x5559f6009d60_20 .array/port v0x5559f6009d60, 20;
v0x5559f6009d60_21 .array/port v0x5559f6009d60, 21;
v0x5559f6009d60_22 .array/port v0x5559f6009d60, 22;
E_0x5559f5f898c0/5 .event edge, v0x5559f6009d60_19, v0x5559f6009d60_20, v0x5559f6009d60_21, v0x5559f6009d60_22;
v0x5559f6009d60_23 .array/port v0x5559f6009d60, 23;
v0x5559f6009d60_24 .array/port v0x5559f6009d60, 24;
v0x5559f6009d60_25 .array/port v0x5559f6009d60, 25;
v0x5559f6009d60_26 .array/port v0x5559f6009d60, 26;
E_0x5559f5f898c0/6 .event edge, v0x5559f6009d60_23, v0x5559f6009d60_24, v0x5559f6009d60_25, v0x5559f6009d60_26;
v0x5559f6009d60_27 .array/port v0x5559f6009d60, 27;
v0x5559f6009d60_28 .array/port v0x5559f6009d60, 28;
v0x5559f6009d60_29 .array/port v0x5559f6009d60, 29;
v0x5559f6009d60_30 .array/port v0x5559f6009d60, 30;
E_0x5559f5f898c0/7 .event edge, v0x5559f6009d60_27, v0x5559f6009d60_28, v0x5559f6009d60_29, v0x5559f6009d60_30;
v0x5559f6009d60_31 .array/port v0x5559f6009d60, 31;
E_0x5559f5f898c0/8 .event edge, v0x5559f6009d60_31, v0x5559f600a6d0_0, v0x5559f600a400_0, v0x5559f600a530_0;
E_0x5559f5f898c0/9 .event edge, v0x5559f600a7b0_0;
E_0x5559f5f898c0 .event/or E_0x5559f5f898c0/0, E_0x5559f5f898c0/1, E_0x5559f5f898c0/2, E_0x5559f5f898c0/3, E_0x5559f5f898c0/4, E_0x5559f5f898c0/5, E_0x5559f5f898c0/6, E_0x5559f5f898c0/7, E_0x5559f5f898c0/8, E_0x5559f5f898c0/9;
S_0x5559f600a970 .scope module, "s_extend2" "s_extend" 2 39, 6 1 0, S_0x5559f5fe88a0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "nextend"
    .port_info 1 /OUTPUT 32 "extend"
v0x5559f600ab50_0 .var "extend", 31 0;
v0x5559f600ac30_0 .net "nextend", 15 0, L_0x5559f600c4f0;  1 drivers
E_0x5559f5fe81d0 .event edge, v0x5559f600ac30_0;
    .scope S_0x5559f5fe8bb0;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5559f5fe8e80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5559f6007e80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5559f6007f60_0, 0;
    %end;
    .thread T_0;
    .scope S_0x5559f5fe8bb0;
T_1 ;
    %wait E_0x5559f5fbe570;
    %load/vec4 v0x5559f6008020_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %vpi_call 3 63 "$display", "OPcode not recognized." {0 0 0};
    %jmp T_1.6;
T_1.0 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x5559f5fe8e80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5559f6007e80_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5559f6007f60_0, 0;
    %jmp T_1.6;
T_1.1 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5559f5fe8e80_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5559f6007e80_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5559f6007f60_0, 0;
    %jmp T_1.6;
T_1.2 ;
    %pushi/vec4 1, 8, 4;
    %assign/vec4 v0x5559f5fe8e80_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5559f6007e80_0, 0;
    %pushi/vec4 0, 1, 2;
    %assign/vec4 v0x5559f6007f60_0, 0;
    %jmp T_1.6;
T_1.3 ;
    %pushi/vec4 2, 8, 4;
    %assign/vec4 v0x5559f5fe8e80_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5559f6007e80_0, 0;
    %pushi/vec4 0, 1, 2;
    %assign/vec4 v0x5559f6007f60_0, 0;
    %jmp T_1.6;
T_1.4 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x5559f5fe8e80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5559f6007e80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5559f6007f60_0, 0;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5559f6009900;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5559f6009bb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5559f6009c90_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5559f600a320_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x5559f600a320_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5559f600a320_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5559f6009d60, 0, 4;
    %load/vec4 v0x5559f600a320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5559f600a320_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0x5559f6009900;
T_3 ;
    %wait E_0x5559f5f898c0;
    %load/vec4 v0x5559f600a5f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5559f6009d60, 4;
    %assign/vec4 v0x5559f6009bb0_0, 0;
    %load/vec4 v0x5559f600a6d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5559f6009d60, 4;
    %assign/vec4 v0x5559f6009c90_0, 0;
    %load/vec4 v0x5559f600a400_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x5559f600a530_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x5559f600a7b0_0;
    %load/vec4 v0x5559f600a400_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5559f6009d60, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5559f600a970;
T_4 ;
    %wait E_0x5559f5fe81d0;
    %load/vec4 v0x5559f600ac30_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x5559f600ac30_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5559f600ab50_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5559f6008180;
T_5 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5559f60095a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5559f6008d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5559f6009320_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5559f60085b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5559f60086b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5559f6008ec0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5559f6008fa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5559f6009080_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5559f60093e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5559f6008c20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5559f6008b40_0, 0;
    %end;
    .thread T_5;
    .scope S_0x5559f6008180;
T_6 ;
    %wait E_0x5559f5fbe980;
    %delay 1, 0;
    %load/vec4 v0x5559f60088b0_0;
    %assign/vec4 v0x5559f60095a0_0, 0;
    %load/vec4 v0x5559f6008810_0;
    %assign/vec4 v0x5559f6008d00_0, 0;
    %load/vec4 v0x5559f6008770_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v0x5559f6009320_0, 0;
    %load/vec4 v0x5559f6008770_0;
    %parti/s 2, 1, 2;
    %assign/vec4 v0x5559f60085b0_0, 0;
    %load/vec4 v0x5559f6008770_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x5559f60086b0_0, 0;
    %load/vec4 v0x5559f6008de0_0;
    %assign/vec4 v0x5559f6008ec0_0, 0;
    %load/vec4 v0x5559f6009160_0;
    %assign/vec4 v0x5559f6008fa0_0, 0;
    %load/vec4 v0x5559f6009240_0;
    %assign/vec4 v0x5559f6009080_0, 0;
    %load/vec4 v0x5559f60094c0_0;
    %assign/vec4 v0x5559f60093e0_0, 0;
    %load/vec4 v0x5559f6008a60_0;
    %assign/vec4 v0x5559f6008c20_0, 0;
    %load/vec4 v0x5559f60089a0_0;
    %assign/vec4 v0x5559f6008b40_0, 0;
    %jmp T_6;
    .thread T_6, $push;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "idecode.v";
    "./control.v";
    "./id_ex.v";
    "./reg.v";
    "./s_extend.v";
