INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:39:29 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.601ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.350ns period=6.700ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.350ns period=6.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.700ns  (clk rise@6.700ns - clk rise@0.000ns)
  Data Path Delay:        6.945ns  (logic 2.245ns (32.325%)  route 4.700ns (67.675%))
  Logic Levels:           22  (CARRY4=9 LUT3=2 LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.183 - 6.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2511, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X22Y167        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y167        FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/Q
                         net (fo=51, routed)          0.457     1.219    lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q
    SLICE_X22Y168        LUT5 (Prop_lut5_I0_O)        0.043     1.262 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8/O
                         net (fo=1, routed)           0.000     1.262    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8_n_0
    SLICE_X22Y168        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     1.500 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.500    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X22Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.550 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.550    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X22Y170        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     1.702 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3/O[1]
                         net (fo=5, routed)           0.403     2.105    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3_n_6
    SLICE_X23Y174        LUT3 (Prop_lut3_I1_O)        0.121     2.226 f  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_6/O
                         net (fo=34, routed)          0.548     2.774    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/oldest_entry_allocated_per_port_9
    SLICE_X20Y170        LUT6 (Prop_lut6_I5_O)        0.043     2.817 f  lsq1/handshake_lsq_lsq1_core/dataReg[23]_i_7/O
                         net (fo=1, routed)           0.547     3.363    lsq1/handshake_lsq_lsq1_core/dataReg[23]_i_7_n_0
    SLICE_X18Y174        LUT6 (Prop_lut6_I5_O)        0.043     3.406 f  lsq1/handshake_lsq_lsq1_core/dataReg[23]_i_1/O
                         net (fo=6, routed)           0.199     3.605    load2/data_tehb/control/D[23]
    SLICE_X18Y176        LUT3 (Prop_lut3_I2_O)        0.043     3.648 f  load2/data_tehb/control/ltOp_carry__1_i_10/O
                         net (fo=5, routed)           0.306     3.954    load2/data_tehb/control/load2_dataOut[0]
    SLICE_X18Y177        LUT6 (Prop_lut6_I5_O)        0.043     3.997 r  load2/data_tehb/control/level5_c1[2]_i_2/O
                         net (fo=9, routed)           0.179     4.177    load2/data_tehb/control/level5_c1[2]_i_2_n_0
    SLICE_X17Y176        LUT4 (Prop_lut4_I3_O)        0.043     4.220 r  load2/data_tehb/control/level4_c1[23]_i_5/O
                         net (fo=56, routed)          0.115     4.335    load2/data_tehb/control/level4_c1[23]_i_5_n_0
    SLICE_X17Y176        LUT6 (Prop_lut6_I5_O)        0.043     4.378 f  load2/data_tehb/control/level4_c1[4]_i_3/O
                         net (fo=5, routed)           0.319     4.696    load2/data_tehb/control/dataReg_reg[2]
    SLICE_X15Y174        LUT6 (Prop_lut6_I5_O)        0.043     4.739 r  load2/data_tehb/control/ltOp_carry_i_3/O
                         net (fo=1, routed)           0.177     4.917    addf0/operator/DI[1]
    SLICE_X16Y174        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     5.162 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.007     5.169    addf0/operator/ltOp_carry_n_0
    SLICE_X16Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.219 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.219    addf0/operator/ltOp_carry__0_n_0
    SLICE_X16Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.269 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.269    addf0/operator/ltOp_carry__1_n_0
    SLICE_X16Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.319 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.319    addf0/operator/ltOp_carry__2_n_0
    SLICE_X16Y178        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     5.441 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=83, routed)          0.424     5.865    load2/data_tehb/control/CO[0]
    SLICE_X15Y177        LUT4 (Prop_lut4_I3_O)        0.133     5.998 r  load2/data_tehb/control/i__carry_i_4/O
                         net (fo=1, routed)           0.000     5.998    addf0/operator/ps_c1_reg[3][0]
    SLICE_X15Y177        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.232     6.230 r  addf0/operator/_inferred__1/i__carry/O[2]
                         net (fo=2, routed)           0.439     6.668    addf0/operator/RightShifterComponent/O[1]
    SLICE_X14Y178        LUT4 (Prop_lut4_I0_O)        0.118     6.786 r  addf0/operator/RightShifterComponent/level4_c1[24]_i_2/O
                         net (fo=7, routed)           0.178     6.965    load2/data_tehb/control/ps_c1_reg[3]
    SLICE_X14Y179        LUT5 (Prop_lut5_I0_O)        0.043     7.008 f  load2/data_tehb/control/level4_c1[25]_i_6/O
                         net (fo=12, routed)          0.108     7.115    load2/data_tehb/control/level4_c1[25]_i_6_n_0
    SLICE_X14Y179        LUT6 (Prop_lut6_I4_O)        0.043     7.158 r  load2/data_tehb/control/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.295     7.453    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X13Y178        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.700     6.700 r  
                                                      0.000     6.700 r  clk (IN)
                         net (fo=2511, unset)         0.483     7.183    addf0/operator/RightShifterComponent/clk
    SLICE_X13Y178        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[12]/C
                         clock pessimism              0.000     7.183    
                         clock uncertainty           -0.035     7.147    
    SLICE_X13Y178        FDRE (Setup_fdre_C_R)       -0.295     6.852    addf0/operator/RightShifterComponent/level4_c1_reg[12]
  -------------------------------------------------------------------
                         required time                          6.852    
                         arrival time                          -7.453    
  -------------------------------------------------------------------
                         slack                                 -0.601    




