
arm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000feac  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040feac  0040feac  0001feac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009d0  20000000  0040feb4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000a554  200009d0  00410888  000209d0  2**3
                  ALLOC
  4 .stack        00003004  2000af24  0041addc  000209d0  2**0
                  ALLOC
  5 .ARM.attributes 0000002e  00000000  00000000  000209d0  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  000209fe  2**0
                  CONTENTS, READONLY
  7 .debug_info   0002d109  00000000  00000000  00020a57  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00005c55  00000000  00000000  0004db60  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000ba85  00000000  00000000  000537b5  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00001640  00000000  00000000  0005f23a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00001470  00000000  00000000  0006087a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00021158  00000000  00000000  00061cea  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0001e329  00000000  00000000  00082e42  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000749ed  00000000  00000000  000a116b  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000064a4  00000000  00000000  00115b58  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	28 df 00 20 1d 60 40 00 8f 5f 40 00 8f 5f 40 00     (.. .`@.._@.._@.
  400010:	8f 5f 40 00 8f 5f 40 00 8f 5f 40 00 00 00 00 00     ._@.._@.._@.....
	...
  40002c:	45 05 40 00 8f 5f 40 00 00 00 00 00 55 06 40 00     E.@.._@.....U.@.
  40003c:	a9 06 40 00 8f 5f 40 00 8f 5f 40 00 8f 5f 40 00     ..@.._@.._@.._@.
  40004c:	8f 5f 40 00 8f 5f 40 00 8f 5f 40 00 8f 5f 40 00     ._@.._@.._@.._@.
  40005c:	89 26 40 00 8f 5f 40 00 9d 94 40 00 b5 94 40 00     .&@.._@...@...@.
  40006c:	cd 94 40 00 e5 94 40 00 fd 94 40 00 8f 5f 40 00     ..@...@...@.._@.
  40007c:	8f 5f 40 00 8f 5f 40 00 8f 5f 40 00 8f 5f 40 00     ._@.._@.._@.._@.
  40008c:	8f 5f 40 00 8f 5f 40 00 8f 5f 40 00 8f 5f 40 00     ._@.._@.._@.._@.
  40009c:	8f 5f 40 00 8f 5f 40 00 8f 5f 40 00 8f 5f 40 00     ._@.._@.._@.._@.
  4000ac:	8f 5f 40 00 8f 5f 40 00 8f 5f 40 00 8f 5f 40 00     ._@.._@.._@.._@.
  4000bc:	8f 5f 40 00 8f 5f 40 00 8f 5f 40 00 8f 5f 40 00     ._@.._@.._@.._@.
  4000cc:	8f 5f 40 00 8f 5f 40 00 8f 5f 40 00 8f 5f 40 00     ._@.._@.._@.._@.
  4000dc:	8f 5f 40 00 8f 5f 40 00 8f 5f 40 00 8f 5f 40 00     ._@.._@.._@.._@.
  4000ec:	8f 5f 40 00 8f 5f 40 00 8f 5f 40 00                 ._@.._@.._@.

004000f8 <__do_global_dtors_aux>:
  4000f8:	b510      	push	{r4, lr}
  4000fa:	4c05      	ldr	r4, [pc, #20]	; (400110 <__do_global_dtors_aux+0x18>)
  4000fc:	7823      	ldrb	r3, [r4, #0]
  4000fe:	b933      	cbnz	r3, 40010e <__do_global_dtors_aux+0x16>
  400100:	4b04      	ldr	r3, [pc, #16]	; (400114 <__do_global_dtors_aux+0x1c>)
  400102:	b113      	cbz	r3, 40010a <__do_global_dtors_aux+0x12>
  400104:	4804      	ldr	r0, [pc, #16]	; (400118 <__do_global_dtors_aux+0x20>)
  400106:	f3af 8000 	nop.w
  40010a:	2301      	movs	r3, #1
  40010c:	7023      	strb	r3, [r4, #0]
  40010e:	bd10      	pop	{r4, pc}
  400110:	200009d0 	.word	0x200009d0
  400114:	00000000 	.word	0x00000000
  400118:	0040feb4 	.word	0x0040feb4

0040011c <frame_dummy>:
  40011c:	4b0c      	ldr	r3, [pc, #48]	; (400150 <frame_dummy+0x34>)
  40011e:	b143      	cbz	r3, 400132 <frame_dummy+0x16>
  400120:	480c      	ldr	r0, [pc, #48]	; (400154 <frame_dummy+0x38>)
  400122:	490d      	ldr	r1, [pc, #52]	; (400158 <frame_dummy+0x3c>)
  400124:	b510      	push	{r4, lr}
  400126:	f3af 8000 	nop.w
  40012a:	480c      	ldr	r0, [pc, #48]	; (40015c <frame_dummy+0x40>)
  40012c:	6803      	ldr	r3, [r0, #0]
  40012e:	b923      	cbnz	r3, 40013a <frame_dummy+0x1e>
  400130:	bd10      	pop	{r4, pc}
  400132:	480a      	ldr	r0, [pc, #40]	; (40015c <frame_dummy+0x40>)
  400134:	6803      	ldr	r3, [r0, #0]
  400136:	b933      	cbnz	r3, 400146 <frame_dummy+0x2a>
  400138:	4770      	bx	lr
  40013a:	4b09      	ldr	r3, [pc, #36]	; (400160 <frame_dummy+0x44>)
  40013c:	2b00      	cmp	r3, #0
  40013e:	d0f7      	beq.n	400130 <frame_dummy+0x14>
  400140:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400144:	4718      	bx	r3
  400146:	4b06      	ldr	r3, [pc, #24]	; (400160 <frame_dummy+0x44>)
  400148:	2b00      	cmp	r3, #0
  40014a:	d0f5      	beq.n	400138 <frame_dummy+0x1c>
  40014c:	4718      	bx	r3
  40014e:	bf00      	nop
  400150:	00000000 	.word	0x00000000
  400154:	0040feb4 	.word	0x0040feb4
  400158:	200009d4 	.word	0x200009d4
  40015c:	0040feb4 	.word	0x0040feb4
  400160:	00000000 	.word	0x00000000

00400164 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  400164:	b480      	push	{r7}
  400166:	b085      	sub	sp, #20
  400168:	af00      	add	r7, sp, #0
  40016a:	6078      	str	r0, [r7, #4]
  40016c:	6039      	str	r1, [r7, #0]
	uint32_t cd = 0;
  40016e:	2300      	movs	r3, #0
  400170:	60fb      	str	r3, [r7, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  400172:	687b      	ldr	r3, [r7, #4]
  400174:	22ac      	movs	r2, #172	; 0xac
  400176:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  400178:	683b      	ldr	r3, [r7, #0]
  40017a:	681a      	ldr	r2, [r3, #0]
  40017c:	683b      	ldr	r3, [r7, #0]
  40017e:	685b      	ldr	r3, [r3, #4]
  400180:	fbb2 f3f3 	udiv	r3, r2, r3
  400184:	091b      	lsrs	r3, r3, #4
  400186:	60fb      	str	r3, [r7, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  400188:	68fb      	ldr	r3, [r7, #12]
  40018a:	2b00      	cmp	r3, #0
  40018c:	d003      	beq.n	400196 <uart_init+0x32>
  40018e:	68fb      	ldr	r3, [r7, #12]
  400190:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  400194:	d301      	bcc.n	40019a <uart_init+0x36>
		return 1;
  400196:	2301      	movs	r3, #1
  400198:	e00f      	b.n	4001ba <uart_init+0x56>

	p_uart->UART_BRGR = cd;
  40019a:	687b      	ldr	r3, [r7, #4]
  40019c:	68fa      	ldr	r2, [r7, #12]
  40019e:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  4001a0:	683b      	ldr	r3, [r7, #0]
  4001a2:	689a      	ldr	r2, [r3, #8]
  4001a4:	687b      	ldr	r3, [r7, #4]
  4001a6:	605a      	str	r2, [r3, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  4001a8:	687b      	ldr	r3, [r7, #4]
  4001aa:	f240 2202 	movw	r2, #514	; 0x202
  4001ae:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  4001b2:	687b      	ldr	r3, [r7, #4]
  4001b4:	2250      	movs	r2, #80	; 0x50
  4001b6:	601a      	str	r2, [r3, #0]

	return 0;
  4001b8:	2300      	movs	r3, #0
}
  4001ba:	4618      	mov	r0, r3
  4001bc:	3714      	adds	r7, #20
  4001be:	46bd      	mov	sp, r7
  4001c0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4001c4:	4770      	bx	lr

004001c6 <uart_enable_interrupt>:
 *
 * \param p_uart Pointer to a UART instance.
 *  \param ul_sources Interrupts to be enabled.
 */
void uart_enable_interrupt(Uart *p_uart, uint32_t ul_sources)
{
  4001c6:	b480      	push	{r7}
  4001c8:	b083      	sub	sp, #12
  4001ca:	af00      	add	r7, sp, #0
  4001cc:	6078      	str	r0, [r7, #4]
  4001ce:	6039      	str	r1, [r7, #0]
	p_uart->UART_IER = ul_sources;
  4001d0:	687b      	ldr	r3, [r7, #4]
  4001d2:	683a      	ldr	r2, [r7, #0]
  4001d4:	609a      	str	r2, [r3, #8]
}
  4001d6:	bf00      	nop
  4001d8:	370c      	adds	r7, #12
  4001da:	46bd      	mov	sp, r7
  4001dc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4001e0:	4770      	bx	lr

004001e2 <uart_get_status>:
 * \param p_uart Pointer to a UART instance.
 *
 * \return The current UART status.
 */
uint32_t uart_get_status(Uart *p_uart)
{
  4001e2:	b480      	push	{r7}
  4001e4:	b083      	sub	sp, #12
  4001e6:	af00      	add	r7, sp, #0
  4001e8:	6078      	str	r0, [r7, #4]
	return p_uart->UART_SR;
  4001ea:	687b      	ldr	r3, [r7, #4]
  4001ec:	695b      	ldr	r3, [r3, #20]
}
  4001ee:	4618      	mov	r0, r3
  4001f0:	370c      	adds	r7, #12
  4001f2:	46bd      	mov	sp, r7
  4001f4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4001f8:	4770      	bx	lr

004001fa <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  4001fa:	b480      	push	{r7}
  4001fc:	b083      	sub	sp, #12
  4001fe:	af00      	add	r7, sp, #0
  400200:	6078      	str	r0, [r7, #4]
  400202:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400204:	687b      	ldr	r3, [r7, #4]
  400206:	695b      	ldr	r3, [r3, #20]
  400208:	f003 0301 	and.w	r3, r3, #1
  40020c:	2b00      	cmp	r3, #0
  40020e:	d101      	bne.n	400214 <uart_read+0x1a>
		return 1;
  400210:	2301      	movs	r3, #1
  400212:	e005      	b.n	400220 <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  400214:	687b      	ldr	r3, [r7, #4]
  400216:	699b      	ldr	r3, [r3, #24]
  400218:	b2da      	uxtb	r2, r3
  40021a:	683b      	ldr	r3, [r7, #0]
  40021c:	701a      	strb	r2, [r3, #0]
	return 0;
  40021e:	2300      	movs	r3, #0
}
  400220:	4618      	mov	r0, r3
  400222:	370c      	adds	r7, #12
  400224:	46bd      	mov	sp, r7
  400226:	f85d 7b04 	ldr.w	r7, [sp], #4
  40022a:	4770      	bx	lr

0040022c <fs_init>:
/* Public variables --------------------------------------------------- */
/* Private variables -------------------------------------------------- */
/* Private function prototypes ---------------------------------------- */
/* Function definitions ----------------------------------------------- */
bool_t fs_init(void)
{
  40022c:	b580      	push	{r7, lr}
  40022e:	f5ad 7d0c 	sub.w	sp, sp, #560	; 0x230
  400232:	af00      	add	r7, sp, #0
  FATFS fs;    // File system variable

  // Mount the file system
  if (f_mount(LUN_ID_SD_MMC_0_MEM, &fs) != FR_OK)
  400234:	463b      	mov	r3, r7
  400236:	4619      	mov	r1, r3
  400238:	2000      	movs	r0, #0
  40023a:	4b06      	ldr	r3, [pc, #24]	; (400254 <fs_init+0x28>)
  40023c:	4798      	blx	r3
  40023e:	4603      	mov	r3, r0
  400240:	2b00      	cmp	r3, #0
  400242:	d001      	beq.n	400248 <fs_init+0x1c>
    return BS_FALSE;
  400244:	2300      	movs	r3, #0
  400246:	e000      	b.n	40024a <fs_init+0x1e>

  return BS_TRUE;
  400248:	2301      	movs	r3, #1
}
  40024a:	4618      	mov	r0, r3
  40024c:	f507 770c 	add.w	r7, r7, #560	; 0x230
  400250:	46bd      	mov	sp, r7
  400252:	bd80      	pop	{r7, pc}
  400254:	0040836d 	.word	0x0040836d

00400258 <fs_write>:

bool_t fs_write(const char *path, char *data)
{
  400258:	b580      	push	{r7, lr}
  40025a:	f5ad 7d0c 	sub.w	sp, sp, #560	; 0x230
  40025e:	af00      	add	r7, sp, #0
  400260:	1d3b      	adds	r3, r7, #4
  400262:	6018      	str	r0, [r3, #0]
  400264:	463b      	mov	r3, r7
  400266:	6019      	str	r1, [r3, #0]
  FIL fhandle; // File handle variable

  // Open a file
  if (f_open(&fhandle, path, FA_OPEN_ALWAYS | FA_WRITE) == FR_OK)
  400268:	1d3b      	adds	r3, r7, #4
  40026a:	f107 000c 	add.w	r0, r7, #12
  40026e:	2212      	movs	r2, #18
  400270:	6819      	ldr	r1, [r3, #0]
  400272:	4b14      	ldr	r3, [pc, #80]	; (4002c4 <fs_write+0x6c>)
  400274:	4798      	blx	r3
  400276:	4603      	mov	r3, r0
  400278:	2b00      	cmp	r3, #0
  40027a:	d11c      	bne.n	4002b6 <fs_write+0x5e>
  {
    // Seek to write position
    f_lseek(&fhandle, fhandle.fsize);
  40027c:	f107 030c 	add.w	r3, r7, #12
  400280:	68da      	ldr	r2, [r3, #12]
  400282:	f107 030c 	add.w	r3, r7, #12
  400286:	4611      	mov	r1, r2
  400288:	4618      	mov	r0, r3
  40028a:	4b0f      	ldr	r3, [pc, #60]	; (4002c8 <fs_write+0x70>)
  40028c:	4798      	blx	r3

    // Write data to file
    if (f_puts(data, &fhandle) == -1)
  40028e:	f107 020c 	add.w	r2, r7, #12
  400292:	463b      	mov	r3, r7
  400294:	4611      	mov	r1, r2
  400296:	6818      	ldr	r0, [r3, #0]
  400298:	4b0c      	ldr	r3, [pc, #48]	; (4002cc <fs_write+0x74>)
  40029a:	4798      	blx	r3
  40029c:	4603      	mov	r3, r0
  40029e:	f1b3 3fff 	cmp.w	r3, #4294967295
  4002a2:	d101      	bne.n	4002a8 <fs_write+0x50>
      return BS_FALSE;
  4002a4:	2300      	movs	r3, #0
  4002a6:	e007      	b.n	4002b8 <fs_write+0x60>

    // Close the file # IMPORTANT
    f_close(&fhandle);
  4002a8:	f107 030c 	add.w	r3, r7, #12
  4002ac:	4618      	mov	r0, r3
  4002ae:	4b08      	ldr	r3, [pc, #32]	; (4002d0 <fs_write+0x78>)
  4002b0:	4798      	blx	r3
  else
  {
    return BS_FALSE;
  }

  return BS_TRUE;
  4002b2:	2301      	movs	r3, #1
  4002b4:	e000      	b.n	4002b8 <fs_write+0x60>
    return BS_FALSE;
  4002b6:	2300      	movs	r3, #0
}
  4002b8:	4618      	mov	r0, r3
  4002ba:	f507 770c 	add.w	r7, r7, #560	; 0x230
  4002be:	46bd      	mov	sp, r7
  4002c0:	bd80      	pop	{r7, pc}
  4002c2:	bf00      	nop
  4002c4:	004083c1 	.word	0x004083c1
  4002c8:	00408c61 	.word	0x00408c61
  4002cc:	00408f65 	.word	0x00408f65
  4002d0:	00408c35 	.word	0x00408c35

004002d4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( xList *pxList )
{
  4002d4:	b480      	push	{r7}
  4002d6:	b083      	sub	sp, #12
  4002d8:	af00      	add	r7, sp, #0
  4002da:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
  4002dc:	687b      	ldr	r3, [r7, #4]
  4002de:	f103 0208 	add.w	r2, r3, #8
  4002e2:	687b      	ldr	r3, [r7, #4]
  4002e4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  4002e6:	687b      	ldr	r3, [r7, #4]
  4002e8:	f04f 32ff 	mov.w	r2, #4294967295
  4002ec:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
  4002ee:	687b      	ldr	r3, [r7, #4]
  4002f0:	f103 0208 	add.w	r2, r3, #8
  4002f4:	687b      	ldr	r3, [r7, #4]
  4002f6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
  4002f8:	687b      	ldr	r3, [r7, #4]
  4002fa:	f103 0208 	add.w	r2, r3, #8
  4002fe:	687b      	ldr	r3, [r7, #4]
  400300:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
  400302:	687b      	ldr	r3, [r7, #4]
  400304:	2200      	movs	r2, #0
  400306:	601a      	str	r2, [r3, #0]
}
  400308:	bf00      	nop
  40030a:	370c      	adds	r7, #12
  40030c:	46bd      	mov	sp, r7
  40030e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400312:	4770      	bx	lr

00400314 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
  400314:	b480      	push	{r7}
  400316:	b083      	sub	sp, #12
  400318:	af00      	add	r7, sp, #0
  40031a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  40031c:	687b      	ldr	r3, [r7, #4]
  40031e:	2200      	movs	r2, #0
  400320:	611a      	str	r2, [r3, #16]
}
  400322:	bf00      	nop
  400324:	370c      	adds	r7, #12
  400326:	46bd      	mov	sp, r7
  400328:	f85d 7b04 	ldr.w	r7, [sp], #4
  40032c:	4770      	bx	lr

0040032e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( xList *pxList, xListItem *pxNewListItem )
{
  40032e:	b480      	push	{r7}
  400330:	b085      	sub	sp, #20
  400332:	af00      	add	r7, sp, #0
  400334:	6078      	str	r0, [r7, #4]
  400336:	6039      	str	r1, [r7, #0]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
  400338:	687b      	ldr	r3, [r7, #4]
  40033a:	685b      	ldr	r3, [r3, #4]
  40033c:	60fb      	str	r3, [r7, #12]

	pxNewListItem->pxNext = pxIndex->pxNext;
  40033e:	68fb      	ldr	r3, [r7, #12]
  400340:	685a      	ldr	r2, [r3, #4]
  400342:	683b      	ldr	r3, [r7, #0]
  400344:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
  400346:	687b      	ldr	r3, [r7, #4]
  400348:	685a      	ldr	r2, [r3, #4]
  40034a:	683b      	ldr	r3, [r7, #0]
  40034c:	609a      	str	r2, [r3, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
  40034e:	68fb      	ldr	r3, [r7, #12]
  400350:	685b      	ldr	r3, [r3, #4]
  400352:	683a      	ldr	r2, [r7, #0]
  400354:	609a      	str	r2, [r3, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
  400356:	68fb      	ldr	r3, [r7, #12]
  400358:	683a      	ldr	r2, [r7, #0]
  40035a:	605a      	str	r2, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
  40035c:	687b      	ldr	r3, [r7, #4]
  40035e:	683a      	ldr	r2, [r7, #0]
  400360:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  400362:	683b      	ldr	r3, [r7, #0]
  400364:	687a      	ldr	r2, [r7, #4]
  400366:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
  400368:	687b      	ldr	r3, [r7, #4]
  40036a:	681b      	ldr	r3, [r3, #0]
  40036c:	1c5a      	adds	r2, r3, #1
  40036e:	687b      	ldr	r3, [r7, #4]
  400370:	601a      	str	r2, [r3, #0]
}
  400372:	bf00      	nop
  400374:	3714      	adds	r7, #20
  400376:	46bd      	mov	sp, r7
  400378:	f85d 7b04 	ldr.w	r7, [sp], #4
  40037c:	4770      	bx	lr

0040037e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
  40037e:	b480      	push	{r7}
  400380:	b085      	sub	sp, #20
  400382:	af00      	add	r7, sp, #0
  400384:	6078      	str	r0, [r7, #4]
  400386:	6039      	str	r1, [r7, #0]
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
  400388:	683b      	ldr	r3, [r7, #0]
  40038a:	681b      	ldr	r3, [r3, #0]
  40038c:	60bb      	str	r3, [r7, #8]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  40038e:	68bb      	ldr	r3, [r7, #8]
  400390:	f1b3 3fff 	cmp.w	r3, #4294967295
  400394:	d103      	bne.n	40039e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
  400396:	687b      	ldr	r3, [r7, #4]
  400398:	691b      	ldr	r3, [r3, #16]
  40039a:	60fb      	str	r3, [r7, #12]
  40039c:	e00c      	b.n	4003b8 <vListInsert+0x3a>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
  40039e:	687b      	ldr	r3, [r7, #4]
  4003a0:	3308      	adds	r3, #8
  4003a2:	60fb      	str	r3, [r7, #12]
  4003a4:	e002      	b.n	4003ac <vListInsert+0x2e>
  4003a6:	68fb      	ldr	r3, [r7, #12]
  4003a8:	685b      	ldr	r3, [r3, #4]
  4003aa:	60fb      	str	r3, [r7, #12]
  4003ac:	68fb      	ldr	r3, [r7, #12]
  4003ae:	685b      	ldr	r3, [r3, #4]
  4003b0:	681a      	ldr	r2, [r3, #0]
  4003b2:	68bb      	ldr	r3, [r7, #8]
  4003b4:	429a      	cmp	r2, r3
  4003b6:	d9f6      	bls.n	4003a6 <vListInsert+0x28>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  4003b8:	68fb      	ldr	r3, [r7, #12]
  4003ba:	685a      	ldr	r2, [r3, #4]
  4003bc:	683b      	ldr	r3, [r7, #0]
  4003be:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
  4003c0:	683b      	ldr	r3, [r7, #0]
  4003c2:	685b      	ldr	r3, [r3, #4]
  4003c4:	683a      	ldr	r2, [r7, #0]
  4003c6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
  4003c8:	683b      	ldr	r3, [r7, #0]
  4003ca:	68fa      	ldr	r2, [r7, #12]
  4003cc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
  4003ce:	68fb      	ldr	r3, [r7, #12]
  4003d0:	683a      	ldr	r2, [r7, #0]
  4003d2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  4003d4:	683b      	ldr	r3, [r7, #0]
  4003d6:	687a      	ldr	r2, [r7, #4]
  4003d8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
  4003da:	687b      	ldr	r3, [r7, #4]
  4003dc:	681b      	ldr	r3, [r3, #0]
  4003de:	1c5a      	adds	r2, r3, #1
  4003e0:	687b      	ldr	r3, [r7, #4]
  4003e2:	601a      	str	r2, [r3, #0]
}
  4003e4:	bf00      	nop
  4003e6:	3714      	adds	r7, #20
  4003e8:	46bd      	mov	sp, r7
  4003ea:	f85d 7b04 	ldr.w	r7, [sp], #4
  4003ee:	4770      	bx	lr

004003f0 <uxListRemove>:
/*-----------------------------------------------------------*/

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
  4003f0:	b480      	push	{r7}
  4003f2:	b085      	sub	sp, #20
  4003f4:	af00      	add	r7, sp, #0
  4003f6:	6078      	str	r0, [r7, #4]
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  4003f8:	687b      	ldr	r3, [r7, #4]
  4003fa:	685b      	ldr	r3, [r3, #4]
  4003fc:	687a      	ldr	r2, [r7, #4]
  4003fe:	6892      	ldr	r2, [r2, #8]
  400400:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  400402:	687b      	ldr	r3, [r7, #4]
  400404:	689b      	ldr	r3, [r3, #8]
  400406:	687a      	ldr	r2, [r7, #4]
  400408:	6852      	ldr	r2, [r2, #4]
  40040a:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
  40040c:	687b      	ldr	r3, [r7, #4]
  40040e:	691b      	ldr	r3, [r3, #16]
  400410:	60fb      	str	r3, [r7, #12]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  400412:	68fb      	ldr	r3, [r7, #12]
  400414:	685a      	ldr	r2, [r3, #4]
  400416:	687b      	ldr	r3, [r7, #4]
  400418:	429a      	cmp	r2, r3
  40041a:	d103      	bne.n	400424 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  40041c:	687b      	ldr	r3, [r7, #4]
  40041e:	689a      	ldr	r2, [r3, #8]
  400420:	68fb      	ldr	r3, [r7, #12]
  400422:	605a      	str	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
  400424:	687b      	ldr	r3, [r7, #4]
  400426:	2200      	movs	r2, #0
  400428:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
  40042a:	68fb      	ldr	r3, [r7, #12]
  40042c:	681b      	ldr	r3, [r3, #0]
  40042e:	1e5a      	subs	r2, r3, #1
  400430:	68fb      	ldr	r3, [r7, #12]
  400432:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
  400434:	68fb      	ldr	r3, [r7, #12]
  400436:	681b      	ldr	r3, [r3, #0]
}
  400438:	4618      	mov	r0, r3
  40043a:	3714      	adds	r7, #20
  40043c:	46bd      	mov	sp, r7
  40043e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400442:	4770      	bx	lr

00400444 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400444:	b480      	push	{r7}
  400446:	b083      	sub	sp, #12
  400448:	af00      	add	r7, sp, #0
  40044a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40044c:	687b      	ldr	r3, [r7, #4]
  40044e:	2b07      	cmp	r3, #7
  400450:	d825      	bhi.n	40049e <osc_get_rate+0x5a>
  400452:	a201      	add	r2, pc, #4	; (adr r2, 400458 <osc_get_rate+0x14>)
  400454:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400458:	00400479 	.word	0x00400479
  40045c:	0040047f 	.word	0x0040047f
  400460:	00400485 	.word	0x00400485
  400464:	0040048b 	.word	0x0040048b
  400468:	0040048f 	.word	0x0040048f
  40046c:	00400493 	.word	0x00400493
  400470:	00400497 	.word	0x00400497
  400474:	0040049b 	.word	0x0040049b
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400478:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  40047c:	e010      	b.n	4004a0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  40047e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400482:	e00d      	b.n	4004a0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  400484:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400488:	e00a      	b.n	4004a0 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  40048a:	4b08      	ldr	r3, [pc, #32]	; (4004ac <osc_get_rate+0x68>)
  40048c:	e008      	b.n	4004a0 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  40048e:	4b08      	ldr	r3, [pc, #32]	; (4004b0 <osc_get_rate+0x6c>)
  400490:	e006      	b.n	4004a0 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  400492:	4b08      	ldr	r3, [pc, #32]	; (4004b4 <osc_get_rate+0x70>)
  400494:	e004      	b.n	4004a0 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  400496:	4b07      	ldr	r3, [pc, #28]	; (4004b4 <osc_get_rate+0x70>)
  400498:	e002      	b.n	4004a0 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  40049a:	4b06      	ldr	r3, [pc, #24]	; (4004b4 <osc_get_rate+0x70>)
  40049c:	e000      	b.n	4004a0 <osc_get_rate+0x5c>
	}

	return 0;
  40049e:	2300      	movs	r3, #0
}
  4004a0:	4618      	mov	r0, r3
  4004a2:	370c      	adds	r7, #12
  4004a4:	46bd      	mov	sp, r7
  4004a6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4004aa:	4770      	bx	lr
  4004ac:	003d0900 	.word	0x003d0900
  4004b0:	007a1200 	.word	0x007a1200
  4004b4:	00b71b00 	.word	0x00b71b00

004004b8 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  4004b8:	b580      	push	{r7, lr}
  4004ba:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  4004bc:	2006      	movs	r0, #6
  4004be:	4b03      	ldr	r3, [pc, #12]	; (4004cc <sysclk_get_main_hz+0x14>)
  4004c0:	4798      	blx	r3
  4004c2:	4603      	mov	r3, r0
  4004c4:	011b      	lsls	r3, r3, #4

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  4004c6:	4618      	mov	r0, r3
  4004c8:	bd80      	pop	{r7, pc}
  4004ca:	bf00      	nop
  4004cc:	00400445 	.word	0x00400445

004004d0 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  4004d0:	b580      	push	{r7, lr}
  4004d2:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4004d4:	4b02      	ldr	r3, [pc, #8]	; (4004e0 <sysclk_get_cpu_hz+0x10>)
  4004d6:	4798      	blx	r3
  4004d8:	4603      	mov	r3, r0
  4004da:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4004dc:	4618      	mov	r0, r3
  4004de:	bd80      	pop	{r7, pc}
  4004e0:	004004b9 	.word	0x004004b9

004004e4 <pxPortInitialiseStack>:
/*
 * See header file for description.
 */
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack,
		pdTASK_CODE pxCode, void *pvParameters )
{
  4004e4:	b480      	push	{r7}
  4004e6:	b085      	sub	sp, #20
  4004e8:	af00      	add	r7, sp, #0
  4004ea:	60f8      	str	r0, [r7, #12]
  4004ec:	60b9      	str	r1, [r7, #8]
  4004ee:	607a      	str	r2, [r7, #4]
	* interrupt. */

	/* Offset added to account for the way the MCU uses the stack on
	* entry/exit
	* of interrupts, and to ensure alignment. */
	pxTopOfStack--;
  4004f0:	68fb      	ldr	r3, [r7, #12]
  4004f2:	3b04      	subs	r3, #4
  4004f4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;    /* xPSR */
  4004f6:	68fb      	ldr	r3, [r7, #12]
  4004f8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  4004fc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
  4004fe:	68fb      	ldr	r3, [r7, #12]
  400500:	3b04      	subs	r3, #4
  400502:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = (portSTACK_TYPE)pxCode;       /* PC */
  400504:	68ba      	ldr	r2, [r7, #8]
  400506:	68fb      	ldr	r3, [r7, #12]
  400508:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
  40050a:	68fb      	ldr	r3, [r7, #12]
  40050c:	3b04      	subs	r3, #4
  40050e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = 0;    /* LR */
  400510:	68fb      	ldr	r3, [r7, #12]
  400512:	2200      	movs	r2, #0
  400514:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;    /* R12, R3, R2 and R1. */
  400516:	68fb      	ldr	r3, [r7, #12]
  400518:	3b14      	subs	r3, #20
  40051a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = (portSTACK_TYPE)pvParameters;       /* R0 */
  40051c:	687a      	ldr	r2, [r7, #4]
  40051e:	68fb      	ldr	r3, [r7, #12]
  400520:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	* own exec return value. */
	pxTopOfStack--;
  400522:	68fb      	ldr	r3, [r7, #12]
  400524:	3b04      	subs	r3, #4
  400526:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
  400528:	68fb      	ldr	r3, [r7, #12]
  40052a:	f06f 0202 	mvn.w	r2, #2
  40052e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;    /* R11, R10, R9, R8, R7, R6, R5 and R4. */
  400530:	68fb      	ldr	r3, [r7, #12]
  400532:	3b20      	subs	r3, #32
  400534:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
  400536:	68fb      	ldr	r3, [r7, #12]
}
  400538:	4618      	mov	r0, r3
  40053a:	3714      	adds	r7, #20
  40053c:	46bd      	mov	sp, r7
  40053e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400542:	4770      	bx	lr

00400544 <SVC_Handler>:
/*-----------------------------------------------------------*/

/*void vPortSVCHandler( void )*/ /* ATMEL */
__attribute__ ((naked)) void SVC_Handler( void )
{
	__asm volatile (
  400544:	4b05      	ldr	r3, [pc, #20]	; (40055c <pxCurrentTCBConst2>)
  400546:	6819      	ldr	r1, [r3, #0]
  400548:	6808      	ldr	r0, [r1, #0]
  40054a:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40054e:	f380 8809 	msr	PSP, r0
  400552:	f04f 0000 	mov.w	r0, #0
  400556:	f380 8811 	msr	BASEPRI, r0
  40055a:	4770      	bx	lr

0040055c <pxCurrentTCBConst2>:
  40055c:	2000a9fc 	.word	0x2000a9fc
		" bx r14                          \n"
		"                                   \n"
		" .align 2                        \n"
		"pxCurrentTCBConst2: .word pxCurrentTCB \n"
		);
}
  400560:	bf00      	nop
  400562:	bf00      	nop

00400564 <prvPortStartFirstTask>:

/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile (
  400564:	4804      	ldr	r0, [pc, #16]	; (400578 <prvPortStartFirstTask+0x14>)
  400566:	6800      	ldr	r0, [r0, #0]
  400568:	6800      	ldr	r0, [r0, #0]
  40056a:	f380 8808 	msr	MSP, r0
  40056e:	b662      	cpsie	i
  400570:	df00      	svc	0
  400572:	bf00      	nop
		" msr msp, r0             \n"                         /* Set the msp back to the start of the stack. */
		" cpsie i                 \n"                         /* Globally enable interrupts. */
		" svc 0                   \n"                         /* System call to start first task. */
		" nop                     \n"
		);
}
  400574:	bf00      	nop
  400576:	0000      	.short	0x0000
  400578:	e000ed08 	.word	0xe000ed08

0040057c <xPortStartScheduler>:

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
  40057c:	b580      	push	{r7, lr}
  40057e:	af00      	add	r7, sp, #0
	/* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0.
	* See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  400580:	4a0e      	ldr	r2, [pc, #56]	; (4005bc <xPortStartScheduler+0x40>)
  400582:	4b0e      	ldr	r3, [pc, #56]	; (4005bc <xPortStartScheduler+0x40>)
  400584:	681b      	ldr	r3, [r3, #0]
  400586:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  40058a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  40058c:	4a0b      	ldr	r2, [pc, #44]	; (4005bc <xPortStartScheduler+0x40>)
  40058e:	4b0b      	ldr	r3, [pc, #44]	; (4005bc <xPortStartScheduler+0x40>)
  400590:	681b      	ldr	r3, [r3, #0]
  400592:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
  400596:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	* here already. */
	vPortSetupTimerInterrupt();
  400598:	4b09      	ldr	r3, [pc, #36]	; (4005c0 <xPortStartScheduler+0x44>)
  40059a:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
  40059c:	4b09      	ldr	r3, [pc, #36]	; (4005c4 <xPortStartScheduler+0x48>)
  40059e:	2200      	movs	r2, #0
  4005a0:	601a      	str	r2, [r3, #0]

#if defined (__VFP_FP__) && !defined(__SOFTFP__)
	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
  4005a2:	4b09      	ldr	r3, [pc, #36]	; (4005c8 <xPortStartScheduler+0x4c>)
  4005a4:	4798      	blx	r3
#endif

	/* Lazy save always. */
	*(portFPCCR) |= portASPEN_AND_LSPEN_BITS;
  4005a6:	4a09      	ldr	r2, [pc, #36]	; (4005cc <xPortStartScheduler+0x50>)
  4005a8:	4b08      	ldr	r3, [pc, #32]	; (4005cc <xPortStartScheduler+0x50>)
  4005aa:	681b      	ldr	r3, [r3, #0]
  4005ac:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
  4005b0:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
  4005b2:	4b07      	ldr	r3, [pc, #28]	; (4005d0 <xPortStartScheduler+0x54>)
  4005b4:	4798      	blx	r3

	/* Should not get here! */
	return 0;
  4005b6:	2300      	movs	r3, #0
}
  4005b8:	4618      	mov	r0, r3
  4005ba:	bd80      	pop	{r7, pc}
  4005bc:	e000ed20 	.word	0xe000ed20
  4005c0:	004006d9 	.word	0x004006d9
  4005c4:	2000000c 	.word	0x2000000c
  4005c8:	0040070d 	.word	0x0040070d
  4005cc:	e000ef34 	.word	0xe000ef34
  4005d0:	00400565 	.word	0x00400565

004005d4 <vPortYieldFromISR>:
}

/*-----------------------------------------------------------*/

void vPortYieldFromISR( void )
{
  4005d4:	b480      	push	{r7}
  4005d6:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  4005d8:	4b04      	ldr	r3, [pc, #16]	; (4005ec <vPortYieldFromISR+0x18>)
  4005da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4005de:	601a      	str	r2, [r3, #0]
}
  4005e0:	bf00      	nop
  4005e2:	46bd      	mov	sp, r7
  4005e4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4005e8:	4770      	bx	lr
  4005ea:	bf00      	nop
  4005ec:	e000ed04 	.word	0xe000ed04

004005f0 <vPortEnterCritical>:

/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
  4005f0:	b580      	push	{r7, lr}
  4005f2:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
  4005f4:	4b04      	ldr	r3, [pc, #16]	; (400608 <vPortEnterCritical+0x18>)
  4005f6:	4798      	blx	r3
	uxCriticalNesting++;
  4005f8:	4b04      	ldr	r3, [pc, #16]	; (40060c <vPortEnterCritical+0x1c>)
  4005fa:	681b      	ldr	r3, [r3, #0]
  4005fc:	3301      	adds	r3, #1
  4005fe:	4a03      	ldr	r2, [pc, #12]	; (40060c <vPortEnterCritical+0x1c>)
  400600:	6013      	str	r3, [r2, #0]
}
  400602:	bf00      	nop
  400604:	bd80      	pop	{r7, pc}
  400606:	bf00      	nop
  400608:	00400639 	.word	0x00400639
  40060c:	2000000c 	.word	0x2000000c

00400610 <vPortExitCritical>:

/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
  400610:	b580      	push	{r7, lr}
  400612:	af00      	add	r7, sp, #0
	uxCriticalNesting--;
  400614:	4b06      	ldr	r3, [pc, #24]	; (400630 <vPortExitCritical+0x20>)
  400616:	681b      	ldr	r3, [r3, #0]
  400618:	3b01      	subs	r3, #1
  40061a:	4a05      	ldr	r2, [pc, #20]	; (400630 <vPortExitCritical+0x20>)
  40061c:	6013      	str	r3, [r2, #0]
	if (uxCriticalNesting == 0) {
  40061e:	4b04      	ldr	r3, [pc, #16]	; (400630 <vPortExitCritical+0x20>)
  400620:	681b      	ldr	r3, [r3, #0]
  400622:	2b00      	cmp	r3, #0
  400624:	d102      	bne.n	40062c <vPortExitCritical+0x1c>
		portENABLE_INTERRUPTS();
  400626:	2000      	movs	r0, #0
  400628:	4b02      	ldr	r3, [pc, #8]	; (400634 <vPortExitCritical+0x24>)
  40062a:	4798      	blx	r3
	}
}
  40062c:	bf00      	nop
  40062e:	bd80      	pop	{r7, pc}
  400630:	2000000c 	.word	0x2000000c
  400634:	0040064b 	.word	0x0040064b

00400638 <ulPortSetInterruptMask>:

/*-----------------------------------------------------------*/

__attribute__((naked)) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile \
  400638:	f3ef 8011 	mrs	r0, BASEPRI
  40063c:	f04f 01a0 	mov.w	r1, #160	; 0xa0
  400640:	f381 8811 	msr	BASEPRI, r1
  400644:	4770      	bx	lr
		:: "i" (configMAX_SYSCALL_INTERRUPT_PRIORITY) : "r0", "r1" \
	);

	/* This return will not be reached but is necessary to prevent compiler
	 * warnings. */
	return 0;
  400646:	2300      	movs	r3, #0
}
  400648:	4618      	mov	r0, r3

0040064a <vPortClearInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__((naked)) void vPortClearInterruptMask(
		unsigned long ulNewMaskValue )
{
	__asm volatile \
  40064a:	f380 8811 	msr	BASEPRI, r0
  40064e:	4770      	bx	lr
	( \
		" msr basepri, r0                            \n" \
		" bx lr                                      \n" \
		::: "r0" \
	);
}
  400650:	bf00      	nop
	...

00400654 <PendSV_Handler>:
/*void xPortPendSVHandler( void )*/
__attribute__((naked)) void PendSV_Handler( void )   /* ATMEL */
{
	/* This is a naked function. */

	__asm volatile
  400654:	f3ef 8009 	mrs	r0, PSP
  400658:	4b11      	ldr	r3, [pc, #68]	; (4006a0 <pxCurrentTCBConst>)
  40065a:	681a      	ldr	r2, [r3, #0]
  40065c:	f01e 0f10 	tst.w	lr, #16
  400660:	bf08      	it	eq
  400662:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
  400666:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40066a:	6010      	str	r0, [r2, #0]
  40066c:	e92d 4008 	stmdb	sp!, {r3, lr}
  400670:	f04f 00a0 	mov.w	r0, #160	; 0xa0
  400674:	f380 8811 	msr	BASEPRI, r0
  400678:	f001 f82e 	bl	4016d8 <vTaskSwitchContext>
  40067c:	f04f 0000 	mov.w	r0, #0
  400680:	f380 8811 	msr	BASEPRI, r0
  400684:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  400688:	6819      	ldr	r1, [r3, #0]
  40068a:	6808      	ldr	r0, [r1, #0]
  40068c:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400690:	f01e 0f10 	tst.w	lr, #16
  400694:	bf08      	it	eq
  400696:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
  40069a:	f380 8809 	msr	PSP, r0
  40069e:	4770      	bx	lr

004006a0 <pxCurrentTCBConst>:
  4006a0:	2000a9fc 	.word	0x2000a9fc
		"                                       \n"
		"   .align 2                            \n"
		"pxCurrentTCBConst: .word pxCurrentTCB    \n"
		::"i" (configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
  4006a4:	bf00      	nop
  4006a6:	bf00      	nop

004006a8 <SysTick_Handler>:

/*-----------------------------------------------------------*/
void SysTick_Handler( void ) /* ATMEL */
{
  4006a8:	b580      	push	{r7, lr}
  4006aa:	af00      	add	r7, sp, #0
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  4006ac:	4b06      	ldr	r3, [pc, #24]	; (4006c8 <SysTick_Handler+0x20>)
  4006ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4006b2:	601a      	str	r2, [r3, #0]
	#endif

	(void)portSET_INTERRUPT_MASK_FROM_ISR();
  4006b4:	4b05      	ldr	r3, [pc, #20]	; (4006cc <SysTick_Handler+0x24>)
  4006b6:	4798      	blx	r3
	{
		vTaskIncrementTick();
  4006b8:	4b05      	ldr	r3, [pc, #20]	; (4006d0 <SysTick_Handler+0x28>)
  4006ba:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
  4006bc:	2000      	movs	r0, #0
  4006be:	4b05      	ldr	r3, [pc, #20]	; (4006d4 <SysTick_Handler+0x2c>)
  4006c0:	4798      	blx	r3
}
  4006c2:	bf00      	nop
  4006c4:	bd80      	pop	{r7, pc}
  4006c6:	bf00      	nop
  4006c8:	e000ed04 	.word	0xe000ed04
  4006cc:	00400639 	.word	0x00400639
  4006d0:	0040158d 	.word	0x0040158d
  4006d4:	0040064b 	.word	0x0040064b

004006d8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__((weak)) void vPortSetupTimerInterrupt( void )
{
  4006d8:	b598      	push	{r3, r4, r7, lr}
  4006da:	af00      	add	r7, sp, #0
	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG
  4006dc:	4c07      	ldr	r4, [pc, #28]	; (4006fc <vPortSetupTimerInterrupt+0x24>)
		= (configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ) - 1UL;
  4006de:	4b08      	ldr	r3, [pc, #32]	; (400700 <vPortSetupTimerInterrupt+0x28>)
  4006e0:	4798      	blx	r3
  4006e2:	4602      	mov	r2, r0
  4006e4:	4b07      	ldr	r3, [pc, #28]	; (400704 <vPortSetupTimerInterrupt+0x2c>)
  4006e6:	fba3 2302 	umull	r2, r3, r3, r2
  4006ea:	099b      	lsrs	r3, r3, #6
  4006ec:	3b01      	subs	r3, #1
  4006ee:	6023      	str	r3, [r4, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT |
  4006f0:	4b05      	ldr	r3, [pc, #20]	; (400708 <vPortSetupTimerInterrupt+0x30>)
  4006f2:	2207      	movs	r2, #7
  4006f4:	601a      	str	r2, [r3, #0]
			portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
}
  4006f6:	bf00      	nop
  4006f8:	bd98      	pop	{r3, r4, r7, pc}
  4006fa:	bf00      	nop
  4006fc:	e000e014 	.word	0xe000e014
  400700:	004004d1 	.word	0x004004d1
  400704:	10624dd3 	.word	0x10624dd3
  400708:	e000e010 	.word	0xe000e010

0040070c <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
  40070c:	f8df 000c 	ldr.w	r0, [pc, #12]	; 40071c <vPortEnableVFP+0x10>
  400710:	6801      	ldr	r1, [r0, #0]
  400712:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  400716:	6001      	str	r1, [r0, #0]
  400718:	4770      	bx	lr
		"                            \n"
		" orr r1, r1, #( 0xf << 20 ) \n" /* Enable CP10 and CP11 coprocessors, then save back. */
		" str r1, [r0]               \n"
		" bx r14                     "
	);
}
  40071a:	bf00      	nop
  40071c:	e000ed88 	.word	0xe000ed88

00400720 <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/
extern void vApplicationMallocFailedHook( void );
void *pvPortMalloc( size_t xWantedSize )
{
  400720:	b580      	push	{r7, lr}
  400722:	b086      	sub	sp, #24
  400724:	af00      	add	r7, sp, #0
  400726:	6078      	str	r0, [r7, #4]
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
  400728:	2300      	movs	r3, #0
  40072a:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
  40072c:	4b34      	ldr	r3, [pc, #208]	; (400800 <pvPortMalloc+0xe0>)
  40072e:	4798      	blx	r3
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
  400730:	4b34      	ldr	r3, [pc, #208]	; (400804 <pvPortMalloc+0xe4>)
  400732:	681b      	ldr	r3, [r3, #0]
  400734:	2b00      	cmp	r3, #0
  400736:	d101      	bne.n	40073c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
  400738:	4b33      	ldr	r3, [pc, #204]	; (400808 <pvPortMalloc+0xe8>)
  40073a:	4798      	blx	r3
		}

		/* The wanted size is increased so it can contain a xBlockLink
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
  40073c:	687b      	ldr	r3, [r7, #4]
  40073e:	2b00      	cmp	r3, #0
  400740:	d00e      	beq.n	400760 <pvPortMalloc+0x40>
		{
			xWantedSize += heapSTRUCT_SIZE;
  400742:	2310      	movs	r3, #16
  400744:	461a      	mov	r2, r3
  400746:	687b      	ldr	r3, [r7, #4]
  400748:	4413      	add	r3, r2
  40074a:	607b      	str	r3, [r7, #4]

			/* Ensure that blocks are always aligned to the required number of 
			bytes. */
			if( xWantedSize & portBYTE_ALIGNMENT_MASK )
  40074c:	687b      	ldr	r3, [r7, #4]
  40074e:	f003 0307 	and.w	r3, r3, #7
  400752:	2b00      	cmp	r3, #0
  400754:	d004      	beq.n	400760 <pvPortMalloc+0x40>
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
  400756:	687b      	ldr	r3, [r7, #4]
  400758:	f023 0307 	bic.w	r3, r3, #7
  40075c:	3308      	adds	r3, #8
  40075e:	607b      	str	r3, [r7, #4]
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
  400760:	687b      	ldr	r3, [r7, #4]
  400762:	2b00      	cmp	r3, #0
  400764:	d045      	beq.n	4007f2 <pvPortMalloc+0xd2>
  400766:	f44f 4220 	mov.w	r2, #40960	; 0xa000
  40076a:	687b      	ldr	r3, [r7, #4]
  40076c:	4293      	cmp	r3, r2
  40076e:	d240      	bcs.n	4007f2 <pvPortMalloc+0xd2>
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
  400770:	4b26      	ldr	r3, [pc, #152]	; (40080c <pvPortMalloc+0xec>)
  400772:	613b      	str	r3, [r7, #16]
			pxBlock = xStart.pxNextFreeBlock;
  400774:	4b25      	ldr	r3, [pc, #148]	; (40080c <pvPortMalloc+0xec>)
  400776:	681b      	ldr	r3, [r3, #0]
  400778:	617b      	str	r3, [r7, #20]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
  40077a:	e004      	b.n	400786 <pvPortMalloc+0x66>
			{
				pxPreviousBlock = pxBlock;
  40077c:	697b      	ldr	r3, [r7, #20]
  40077e:	613b      	str	r3, [r7, #16]
				pxBlock = pxBlock->pxNextFreeBlock;
  400780:	697b      	ldr	r3, [r7, #20]
  400782:	681b      	ldr	r3, [r3, #0]
  400784:	617b      	str	r3, [r7, #20]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
  400786:	697b      	ldr	r3, [r7, #20]
  400788:	685a      	ldr	r2, [r3, #4]
  40078a:	687b      	ldr	r3, [r7, #4]
  40078c:	429a      	cmp	r2, r3
  40078e:	d203      	bcs.n	400798 <pvPortMalloc+0x78>
  400790:	697b      	ldr	r3, [r7, #20]
  400792:	681b      	ldr	r3, [r3, #0]
  400794:	2b00      	cmp	r3, #0
  400796:	d1f1      	bne.n	40077c <pvPortMalloc+0x5c>
			}

			/* If the end marker was reached then a block of adequate size was
			not found. */
			if( pxBlock != pxEnd )
  400798:	4b1a      	ldr	r3, [pc, #104]	; (400804 <pvPortMalloc+0xe4>)
  40079a:	681b      	ldr	r3, [r3, #0]
  40079c:	697a      	ldr	r2, [r7, #20]
  40079e:	429a      	cmp	r2, r3
  4007a0:	d027      	beq.n	4007f2 <pvPortMalloc+0xd2>
			{
				/* Return the memory space - jumping over the xBlockLink structure
				at its start. */
				pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
  4007a2:	693b      	ldr	r3, [r7, #16]
  4007a4:	681b      	ldr	r3, [r3, #0]
  4007a6:	2210      	movs	r2, #16
  4007a8:	4413      	add	r3, r2
  4007aa:	60fb      	str	r3, [r7, #12]

				/* This block is being returned for use so must be taken out of
				the	list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
  4007ac:	697b      	ldr	r3, [r7, #20]
  4007ae:	681a      	ldr	r2, [r3, #0]
  4007b0:	693b      	ldr	r3, [r7, #16]
  4007b2:	601a      	str	r2, [r3, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
  4007b4:	697b      	ldr	r3, [r7, #20]
  4007b6:	685a      	ldr	r2, [r3, #4]
  4007b8:	687b      	ldr	r3, [r7, #4]
  4007ba:	1ad3      	subs	r3, r2, r3
  4007bc:	2210      	movs	r2, #16
  4007be:	0052      	lsls	r2, r2, #1
  4007c0:	4293      	cmp	r3, r2
  4007c2:	d90f      	bls.n	4007e4 <pvPortMalloc+0xc4>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
  4007c4:	697a      	ldr	r2, [r7, #20]
  4007c6:	687b      	ldr	r3, [r7, #4]
  4007c8:	4413      	add	r3, r2
  4007ca:	60bb      	str	r3, [r7, #8]

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
  4007cc:	697b      	ldr	r3, [r7, #20]
  4007ce:	685a      	ldr	r2, [r3, #4]
  4007d0:	687b      	ldr	r3, [r7, #4]
  4007d2:	1ad2      	subs	r2, r2, r3
  4007d4:	68bb      	ldr	r3, [r7, #8]
  4007d6:	605a      	str	r2, [r3, #4]
					pxBlock->xBlockSize = xWantedSize;
  4007d8:	697b      	ldr	r3, [r7, #20]
  4007da:	687a      	ldr	r2, [r7, #4]
  4007dc:	605a      	str	r2, [r3, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
  4007de:	68b8      	ldr	r0, [r7, #8]
  4007e0:	4b0b      	ldr	r3, [pc, #44]	; (400810 <pvPortMalloc+0xf0>)
  4007e2:	4798      	blx	r3
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
  4007e4:	4b0b      	ldr	r3, [pc, #44]	; (400814 <pvPortMalloc+0xf4>)
  4007e6:	681a      	ldr	r2, [r3, #0]
  4007e8:	697b      	ldr	r3, [r7, #20]
  4007ea:	685b      	ldr	r3, [r3, #4]
  4007ec:	1ad3      	subs	r3, r2, r3
  4007ee:	4a09      	ldr	r2, [pc, #36]	; (400814 <pvPortMalloc+0xf4>)
  4007f0:	6013      	str	r3, [r2, #0]
			}
		}
	}
	xTaskResumeAll();
  4007f2:	4b09      	ldr	r3, [pc, #36]	; (400818 <pvPortMalloc+0xf8>)
  4007f4:	4798      	blx	r3
			vApplicationMallocFailedHook();
		}
	}
	#endif

	return pvReturn;
  4007f6:	68fb      	ldr	r3, [r7, #12]
}
  4007f8:	4618      	mov	r0, r3
  4007fa:	3718      	adds	r7, #24
  4007fc:	46bd      	mov	sp, r7
  4007fe:	bd80      	pop	{r7, pc}
  400800:	00401425 	.word	0x00401425
  400804:	2000a9f8 	.word	0x2000a9f8
  400808:	00400871 	.word	0x00400871
  40080c:	2000a9f0 	.word	0x2000a9f0
  400810:	00400901 	.word	0x00400901
  400814:	20000010 	.word	0x20000010
  400818:	00401441 	.word	0x00401441

0040081c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
  40081c:	b580      	push	{r7, lr}
  40081e:	b084      	sub	sp, #16
  400820:	af00      	add	r7, sp, #0
  400822:	6078      	str	r0, [r7, #4]
unsigned char *puc = ( unsigned char * ) pv;
  400824:	687b      	ldr	r3, [r7, #4]
  400826:	60fb      	str	r3, [r7, #12]
xBlockLink *pxLink;

	if( pv != NULL )
  400828:	687b      	ldr	r3, [r7, #4]
  40082a:	2b00      	cmp	r3, #0
  40082c:	d014      	beq.n	400858 <vPortFree+0x3c>
	{
		/* The memory being freed will have an xBlockLink structure immediately
		before it. */
		puc -= heapSTRUCT_SIZE;
  40082e:	2310      	movs	r3, #16
  400830:	425b      	negs	r3, r3
  400832:	68fa      	ldr	r2, [r7, #12]
  400834:	4413      	add	r3, r2
  400836:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
  400838:	68fb      	ldr	r3, [r7, #12]
  40083a:	60bb      	str	r3, [r7, #8]

		vTaskSuspendAll();
  40083c:	4b08      	ldr	r3, [pc, #32]	; (400860 <vPortFree+0x44>)
  40083e:	4798      	blx	r3
		{
			/* Add this block to the list of free blocks. */
			xFreeBytesRemaining += pxLink->xBlockSize;
  400840:	68bb      	ldr	r3, [r7, #8]
  400842:	685a      	ldr	r2, [r3, #4]
  400844:	4b07      	ldr	r3, [pc, #28]	; (400864 <vPortFree+0x48>)
  400846:	681b      	ldr	r3, [r3, #0]
  400848:	4413      	add	r3, r2
  40084a:	4a06      	ldr	r2, [pc, #24]	; (400864 <vPortFree+0x48>)
  40084c:	6013      	str	r3, [r2, #0]
			prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );			
  40084e:	68b8      	ldr	r0, [r7, #8]
  400850:	4b05      	ldr	r3, [pc, #20]	; (400868 <vPortFree+0x4c>)
  400852:	4798      	blx	r3
		}
		xTaskResumeAll();
  400854:	4b05      	ldr	r3, [pc, #20]	; (40086c <vPortFree+0x50>)
  400856:	4798      	blx	r3
	}
}
  400858:	bf00      	nop
  40085a:	3710      	adds	r7, #16
  40085c:	46bd      	mov	sp, r7
  40085e:	bd80      	pop	{r7, pc}
  400860:	00401425 	.word	0x00401425
  400864:	20000010 	.word	0x20000010
  400868:	00400901 	.word	0x00400901
  40086c:	00401441 	.word	0x00401441

00400870 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
  400870:	b580      	push	{r7, lr}
  400872:	b082      	sub	sp, #8
  400874:	af00      	add	r7, sp, #0
	/* Ensure the start of the heap is aligned. */
	configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
  400876:	4b1d      	ldr	r3, [pc, #116]	; (4008ec <prvHeapInit+0x7c>)
  400878:	4a1d      	ldr	r2, [pc, #116]	; (4008f0 <prvHeapInit+0x80>)
  40087a:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
  40087c:	4b1b      	ldr	r3, [pc, #108]	; (4008ec <prvHeapInit+0x7c>)
  40087e:	2200      	movs	r2, #0
  400880:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
  400882:	f44f 4220 	mov.w	r2, #40960	; 0xa000
  400886:	4b1a      	ldr	r3, [pc, #104]	; (4008f0 <prvHeapInit+0x80>)
  400888:	4413      	add	r3, r2
  40088a:	607b      	str	r3, [r7, #4]
	pucHeapEnd -= heapSTRUCT_SIZE;
  40088c:	2310      	movs	r3, #16
  40088e:	425b      	negs	r3, r3
  400890:	687a      	ldr	r2, [r7, #4]
  400892:	4413      	add	r3, r2
  400894:	607b      	str	r3, [r7, #4]
	pxEnd = ( void * ) pucHeapEnd;
  400896:	4a17      	ldr	r2, [pc, #92]	; (4008f4 <prvHeapInit+0x84>)
  400898:	687b      	ldr	r3, [r7, #4]
  40089a:	6013      	str	r3, [r2, #0]
	configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
  40089c:	4b15      	ldr	r3, [pc, #84]	; (4008f4 <prvHeapInit+0x84>)
  40089e:	681b      	ldr	r3, [r3, #0]
  4008a0:	f003 0307 	and.w	r3, r3, #7
  4008a4:	2b00      	cmp	r3, #0
  4008a6:	d003      	beq.n	4008b0 <prvHeapInit+0x40>
  4008a8:	4b13      	ldr	r3, [pc, #76]	; (4008f8 <prvHeapInit+0x88>)
  4008aa:	4798      	blx	r3
  4008ac:	bf00      	nop
  4008ae:	e7fd      	b.n	4008ac <prvHeapInit+0x3c>
	pxEnd->xBlockSize = 0;
  4008b0:	4b10      	ldr	r3, [pc, #64]	; (4008f4 <prvHeapInit+0x84>)
  4008b2:	681b      	ldr	r3, [r3, #0]
  4008b4:	2200      	movs	r2, #0
  4008b6:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
  4008b8:	4b0e      	ldr	r3, [pc, #56]	; (4008f4 <prvHeapInit+0x84>)
  4008ba:	681b      	ldr	r3, [r3, #0]
  4008bc:	2200      	movs	r2, #0
  4008be:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
  4008c0:	4b0b      	ldr	r3, [pc, #44]	; (4008f0 <prvHeapInit+0x80>)
  4008c2:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
  4008c4:	f44f 4320 	mov.w	r3, #40960	; 0xa000
  4008c8:	2210      	movs	r2, #16
  4008ca:	1a9a      	subs	r2, r3, r2
  4008cc:	683b      	ldr	r3, [r7, #0]
  4008ce:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
  4008d0:	4b08      	ldr	r3, [pc, #32]	; (4008f4 <prvHeapInit+0x84>)
  4008d2:	681a      	ldr	r2, [r3, #0]
  4008d4:	683b      	ldr	r3, [r7, #0]
  4008d6:	601a      	str	r2, [r3, #0]

	/* The heap now contains pxEnd. */
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
  4008d8:	4b08      	ldr	r3, [pc, #32]	; (4008fc <prvHeapInit+0x8c>)
  4008da:	681b      	ldr	r3, [r3, #0]
  4008dc:	2210      	movs	r2, #16
  4008de:	1a9b      	subs	r3, r3, r2
  4008e0:	4a06      	ldr	r2, [pc, #24]	; (4008fc <prvHeapInit+0x8c>)
  4008e2:	6013      	str	r3, [r2, #0]
}
  4008e4:	bf00      	nop
  4008e6:	3708      	adds	r7, #8
  4008e8:	46bd      	mov	sp, r7
  4008ea:	bd80      	pop	{r7, pc}
  4008ec:	2000a9f0 	.word	0x2000a9f0
  4008f0:	200009f0 	.word	0x200009f0
  4008f4:	2000a9f8 	.word	0x2000a9f8
  4008f8:	00400639 	.word	0x00400639
  4008fc:	20000010 	.word	0x20000010

00400900 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
  400900:	b480      	push	{r7}
  400902:	b085      	sub	sp, #20
  400904:	af00      	add	r7, sp, #0
  400906:	6078      	str	r0, [r7, #4]
xBlockLink *pxIterator;
unsigned char *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
  400908:	4b28      	ldr	r3, [pc, #160]	; (4009ac <prvInsertBlockIntoFreeList+0xac>)
  40090a:	60fb      	str	r3, [r7, #12]
  40090c:	e002      	b.n	400914 <prvInsertBlockIntoFreeList+0x14>
  40090e:	68fb      	ldr	r3, [r7, #12]
  400910:	681b      	ldr	r3, [r3, #0]
  400912:	60fb      	str	r3, [r7, #12]
  400914:	68fb      	ldr	r3, [r7, #12]
  400916:	681a      	ldr	r2, [r3, #0]
  400918:	687b      	ldr	r3, [r7, #4]
  40091a:	429a      	cmp	r2, r3
  40091c:	d3f7      	bcc.n	40090e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */	
	puc = ( unsigned char * ) pxIterator;
  40091e:	68fb      	ldr	r3, [r7, #12]
  400920:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
  400922:	68fb      	ldr	r3, [r7, #12]
  400924:	685b      	ldr	r3, [r3, #4]
  400926:	68ba      	ldr	r2, [r7, #8]
  400928:	441a      	add	r2, r3
  40092a:	687b      	ldr	r3, [r7, #4]
  40092c:	429a      	cmp	r2, r3
  40092e:	d108      	bne.n	400942 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
  400930:	68fb      	ldr	r3, [r7, #12]
  400932:	685a      	ldr	r2, [r3, #4]
  400934:	687b      	ldr	r3, [r7, #4]
  400936:	685b      	ldr	r3, [r3, #4]
  400938:	441a      	add	r2, r3
  40093a:	68fb      	ldr	r3, [r7, #12]
  40093c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
  40093e:	68fb      	ldr	r3, [r7, #12]
  400940:	607b      	str	r3, [r7, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( unsigned char * ) pxBlockToInsert;
  400942:	687b      	ldr	r3, [r7, #4]
  400944:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
  400946:	687b      	ldr	r3, [r7, #4]
  400948:	685b      	ldr	r3, [r3, #4]
  40094a:	68ba      	ldr	r2, [r7, #8]
  40094c:	441a      	add	r2, r3
  40094e:	68fb      	ldr	r3, [r7, #12]
  400950:	681b      	ldr	r3, [r3, #0]
  400952:	429a      	cmp	r2, r3
  400954:	d118      	bne.n	400988 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
  400956:	68fb      	ldr	r3, [r7, #12]
  400958:	681a      	ldr	r2, [r3, #0]
  40095a:	4b15      	ldr	r3, [pc, #84]	; (4009b0 <prvInsertBlockIntoFreeList+0xb0>)
  40095c:	681b      	ldr	r3, [r3, #0]
  40095e:	429a      	cmp	r2, r3
  400960:	d00d      	beq.n	40097e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
  400962:	687b      	ldr	r3, [r7, #4]
  400964:	685a      	ldr	r2, [r3, #4]
  400966:	68fb      	ldr	r3, [r7, #12]
  400968:	681b      	ldr	r3, [r3, #0]
  40096a:	685b      	ldr	r3, [r3, #4]
  40096c:	441a      	add	r2, r3
  40096e:	687b      	ldr	r3, [r7, #4]
  400970:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
  400972:	68fb      	ldr	r3, [r7, #12]
  400974:	681b      	ldr	r3, [r3, #0]
  400976:	681a      	ldr	r2, [r3, #0]
  400978:	687b      	ldr	r3, [r7, #4]
  40097a:	601a      	str	r2, [r3, #0]
  40097c:	e008      	b.n	400990 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
  40097e:	4b0c      	ldr	r3, [pc, #48]	; (4009b0 <prvInsertBlockIntoFreeList+0xb0>)
  400980:	681a      	ldr	r2, [r3, #0]
  400982:	687b      	ldr	r3, [r7, #4]
  400984:	601a      	str	r2, [r3, #0]
  400986:	e003      	b.n	400990 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;		
  400988:	68fb      	ldr	r3, [r7, #12]
  40098a:	681a      	ldr	r2, [r3, #0]
  40098c:	687b      	ldr	r3, [r7, #4]
  40098e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
  400990:	68fa      	ldr	r2, [r7, #12]
  400992:	687b      	ldr	r3, [r7, #4]
  400994:	429a      	cmp	r2, r3
  400996:	d002      	beq.n	40099e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
  400998:	68fb      	ldr	r3, [r7, #12]
  40099a:	687a      	ldr	r2, [r7, #4]
  40099c:	601a      	str	r2, [r3, #0]
	}
}
  40099e:	bf00      	nop
  4009a0:	3714      	adds	r7, #20
  4009a2:	46bd      	mov	sp, r7
  4009a4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4009a8:	4770      	bx	lr
  4009aa:	bf00      	nop
  4009ac:	2000a9f0 	.word	0x2000a9f0
  4009b0:	2000a9f8 	.word	0x2000a9f8

004009b4 <xQueueGenericReset>:
/*-----------------------------------------------------------
 * PUBLIC QUEUE MANAGEMENT API documented in queue.h
 *----------------------------------------------------------*/

portBASE_TYPE xQueueGenericReset( xQueueHandle pxQueue, portBASE_TYPE xNewQueue )
{
  4009b4:	b580      	push	{r7, lr}
  4009b6:	b082      	sub	sp, #8
  4009b8:	af00      	add	r7, sp, #0
  4009ba:	6078      	str	r0, [r7, #4]
  4009bc:	6039      	str	r1, [r7, #0]
	configASSERT( pxQueue );
  4009be:	687b      	ldr	r3, [r7, #4]
  4009c0:	2b00      	cmp	r3, #0
  4009c2:	d103      	bne.n	4009cc <xQueueGenericReset+0x18>
  4009c4:	4b27      	ldr	r3, [pc, #156]	; (400a64 <xQueueGenericReset+0xb0>)
  4009c6:	4798      	blx	r3
  4009c8:	bf00      	nop
  4009ca:	e7fd      	b.n	4009c8 <xQueueGenericReset+0x14>

	taskENTER_CRITICAL();
  4009cc:	4b26      	ldr	r3, [pc, #152]	; (400a68 <xQueueGenericReset+0xb4>)
  4009ce:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  4009d0:	687b      	ldr	r3, [r7, #4]
  4009d2:	681a      	ldr	r2, [r3, #0]
  4009d4:	687b      	ldr	r3, [r7, #4]
  4009d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  4009d8:	6879      	ldr	r1, [r7, #4]
  4009da:	6c09      	ldr	r1, [r1, #64]	; 0x40
  4009dc:	fb01 f303 	mul.w	r3, r1, r3
  4009e0:	441a      	add	r2, r3
  4009e2:	687b      	ldr	r3, [r7, #4]
  4009e4:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
  4009e6:	687b      	ldr	r3, [r7, #4]
  4009e8:	2200      	movs	r2, #0
  4009ea:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
  4009ec:	687b      	ldr	r3, [r7, #4]
  4009ee:	681a      	ldr	r2, [r3, #0]
  4009f0:	687b      	ldr	r3, [r7, #4]
  4009f2:	609a      	str	r2, [r3, #8]
		pxQueue->pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
  4009f4:	687b      	ldr	r3, [r7, #4]
  4009f6:	681a      	ldr	r2, [r3, #0]
  4009f8:	687b      	ldr	r3, [r7, #4]
  4009fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  4009fc:	3b01      	subs	r3, #1
  4009fe:	6879      	ldr	r1, [r7, #4]
  400a00:	6c09      	ldr	r1, [r1, #64]	; 0x40
  400a02:	fb01 f303 	mul.w	r3, r1, r3
  400a06:	441a      	add	r2, r3
  400a08:	687b      	ldr	r3, [r7, #4]
  400a0a:	60da      	str	r2, [r3, #12]
		pxQueue->xRxLock = queueUNLOCKED;
  400a0c:	687b      	ldr	r3, [r7, #4]
  400a0e:	f04f 32ff 	mov.w	r2, #4294967295
  400a12:	645a      	str	r2, [r3, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
  400a14:	687b      	ldr	r3, [r7, #4]
  400a16:	f04f 32ff 	mov.w	r2, #4294967295
  400a1a:	649a      	str	r2, [r3, #72]	; 0x48

		if( xNewQueue == pdFALSE )
  400a1c:	683b      	ldr	r3, [r7, #0]
  400a1e:	2b00      	cmp	r3, #0
  400a20:	d10e      	bne.n	400a40 <xQueueGenericReset+0x8c>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to	write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  400a22:	687b      	ldr	r3, [r7, #4]
  400a24:	691b      	ldr	r3, [r3, #16]
  400a26:	2b00      	cmp	r3, #0
  400a28:	d014      	beq.n	400a54 <xQueueGenericReset+0xa0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  400a2a:	687b      	ldr	r3, [r7, #4]
  400a2c:	3310      	adds	r3, #16
  400a2e:	4618      	mov	r0, r3
  400a30:	4b0e      	ldr	r3, [pc, #56]	; (400a6c <xQueueGenericReset+0xb8>)
  400a32:	4798      	blx	r3
  400a34:	4603      	mov	r3, r0
  400a36:	2b01      	cmp	r3, #1
  400a38:	d10c      	bne.n	400a54 <xQueueGenericReset+0xa0>
				{
					portYIELD_WITHIN_API();
  400a3a:	4b0d      	ldr	r3, [pc, #52]	; (400a70 <xQueueGenericReset+0xbc>)
  400a3c:	4798      	blx	r3
  400a3e:	e009      	b.n	400a54 <xQueueGenericReset+0xa0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  400a40:	687b      	ldr	r3, [r7, #4]
  400a42:	3310      	adds	r3, #16
  400a44:	4618      	mov	r0, r3
  400a46:	4b0b      	ldr	r3, [pc, #44]	; (400a74 <xQueueGenericReset+0xc0>)
  400a48:	4798      	blx	r3
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  400a4a:	687b      	ldr	r3, [r7, #4]
  400a4c:	3324      	adds	r3, #36	; 0x24
  400a4e:	4618      	mov	r0, r3
  400a50:	4b08      	ldr	r3, [pc, #32]	; (400a74 <xQueueGenericReset+0xc0>)
  400a52:	4798      	blx	r3
		}
	}
	taskEXIT_CRITICAL();
  400a54:	4b08      	ldr	r3, [pc, #32]	; (400a78 <xQueueGenericReset+0xc4>)
  400a56:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
  400a58:	2301      	movs	r3, #1
}
  400a5a:	4618      	mov	r0, r3
  400a5c:	3708      	adds	r7, #8
  400a5e:	46bd      	mov	sp, r7
  400a60:	bd80      	pop	{r7, pc}
  400a62:	bf00      	nop
  400a64:	00400639 	.word	0x00400639
  400a68:	004005f1 	.word	0x004005f1
  400a6c:	00401865 	.word	0x00401865
  400a70:	004005d5 	.word	0x004005d5
  400a74:	004002d5 	.word	0x004002d5
  400a78:	00400611 	.word	0x00400611

00400a7c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize, unsigned char ucQueueType )
{
  400a7c:	b580      	push	{r7, lr}
  400a7e:	b088      	sub	sp, #32
  400a80:	af00      	add	r7, sp, #0
  400a82:	60f8      	str	r0, [r7, #12]
  400a84:	60b9      	str	r1, [r7, #8]
  400a86:	4613      	mov	r3, r2
  400a88:	71fb      	strb	r3, [r7, #7]
xQUEUE *pxNewQueue;
size_t xQueueSizeInBytes;
xQueueHandle xReturn = NULL;
  400a8a:	2300      	movs	r3, #0
  400a8c:	61fb      	str	r3, [r7, #28]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
  400a8e:	68fb      	ldr	r3, [r7, #12]
  400a90:	2b00      	cmp	r3, #0
  400a92:	d02a      	beq.n	400aea <xQueueGenericCreate+0x6e>
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
  400a94:	2050      	movs	r0, #80	; 0x50
  400a96:	4b1b      	ldr	r3, [pc, #108]	; (400b04 <xQueueGenericCreate+0x88>)
  400a98:	4798      	blx	r3
  400a9a:	61b8      	str	r0, [r7, #24]
		if( pxNewQueue != NULL )
  400a9c:	69bb      	ldr	r3, [r7, #24]
  400a9e:	2b00      	cmp	r3, #0
  400aa0:	d023      	beq.n	400aea <xQueueGenericCreate+0x6e>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;
  400aa2:	68fb      	ldr	r3, [r7, #12]
  400aa4:	68ba      	ldr	r2, [r7, #8]
  400aa6:	fb02 f303 	mul.w	r3, r2, r3
  400aaa:	3301      	adds	r3, #1
  400aac:	617b      	str	r3, [r7, #20]

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
  400aae:	6978      	ldr	r0, [r7, #20]
  400ab0:	4b14      	ldr	r3, [pc, #80]	; (400b04 <xQueueGenericCreate+0x88>)
  400ab2:	4798      	blx	r3
  400ab4:	4602      	mov	r2, r0
  400ab6:	69bb      	ldr	r3, [r7, #24]
  400ab8:	601a      	str	r2, [r3, #0]
			if( pxNewQueue->pcHead != NULL )
  400aba:	69bb      	ldr	r3, [r7, #24]
  400abc:	681b      	ldr	r3, [r3, #0]
  400abe:	2b00      	cmp	r3, #0
  400ac0:	d010      	beq.n	400ae4 <xQueueGenericCreate+0x68>
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
  400ac2:	69bb      	ldr	r3, [r7, #24]
  400ac4:	68fa      	ldr	r2, [r7, #12]
  400ac6:	63da      	str	r2, [r3, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
  400ac8:	69bb      	ldr	r3, [r7, #24]
  400aca:	68ba      	ldr	r2, [r7, #8]
  400acc:	641a      	str	r2, [r3, #64]	; 0x40
				xQueueGenericReset( pxNewQueue, pdTRUE );
  400ace:	2101      	movs	r1, #1
  400ad0:	69b8      	ldr	r0, [r7, #24]
  400ad2:	4b0d      	ldr	r3, [pc, #52]	; (400b08 <xQueueGenericCreate+0x8c>)
  400ad4:	4798      	blx	r3
				#if ( configUSE_TRACE_FACILITY == 1 )
				{
					pxNewQueue->ucQueueType = ucQueueType;
  400ad6:	69bb      	ldr	r3, [r7, #24]
  400ad8:	79fa      	ldrb	r2, [r7, #7]
  400ada:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
				}
				#endif /* configUSE_TRACE_FACILITY */

				traceQUEUE_CREATE( pxNewQueue );
				xReturn = pxNewQueue;
  400ade:	69bb      	ldr	r3, [r7, #24]
  400ae0:	61fb      	str	r3, [r7, #28]
  400ae2:	e002      	b.n	400aea <xQueueGenericCreate+0x6e>
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
  400ae4:	69b8      	ldr	r0, [r7, #24]
  400ae6:	4b09      	ldr	r3, [pc, #36]	; (400b0c <xQueueGenericCreate+0x90>)
  400ae8:	4798      	blx	r3
			}
		}
	}

	configASSERT( xReturn );
  400aea:	69fb      	ldr	r3, [r7, #28]
  400aec:	2b00      	cmp	r3, #0
  400aee:	d103      	bne.n	400af8 <xQueueGenericCreate+0x7c>
  400af0:	4b07      	ldr	r3, [pc, #28]	; (400b10 <xQueueGenericCreate+0x94>)
  400af2:	4798      	blx	r3
  400af4:	bf00      	nop
  400af6:	e7fd      	b.n	400af4 <xQueueGenericCreate+0x78>

	return xReturn;
  400af8:	69fb      	ldr	r3, [r7, #28]
}
  400afa:	4618      	mov	r0, r3
  400afc:	3720      	adds	r7, #32
  400afe:	46bd      	mov	sp, r7
  400b00:	bd80      	pop	{r7, pc}
  400b02:	bf00      	nop
  400b04:	00400721 	.word	0x00400721
  400b08:	004009b5 	.word	0x004009b5
  400b0c:	0040081d 	.word	0x0040081d
  400b10:	00400639 	.word	0x00400639

00400b14 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
  400b14:	b580      	push	{r7, lr}
  400b16:	b088      	sub	sp, #32
  400b18:	af00      	add	r7, sp, #0
  400b1a:	60f8      	str	r0, [r7, #12]
  400b1c:	60b9      	str	r1, [r7, #8]
  400b1e:	607a      	str	r2, [r7, #4]
  400b20:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
  400b22:	2300      	movs	r3, #0
  400b24:	61fb      	str	r3, [r7, #28]
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
  400b26:	68fb      	ldr	r3, [r7, #12]
  400b28:	2b00      	cmp	r3, #0
  400b2a:	d103      	bne.n	400b34 <xQueueGenericSend+0x20>
  400b2c:	4b46      	ldr	r3, [pc, #280]	; (400c48 <xQueueGenericSend+0x134>)
  400b2e:	4798      	blx	r3
  400b30:	bf00      	nop
  400b32:	e7fd      	b.n	400b30 <xQueueGenericSend+0x1c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  400b34:	68bb      	ldr	r3, [r7, #8]
  400b36:	2b00      	cmp	r3, #0
  400b38:	d103      	bne.n	400b42 <xQueueGenericSend+0x2e>
  400b3a:	68fb      	ldr	r3, [r7, #12]
  400b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  400b3e:	2b00      	cmp	r3, #0
  400b40:	d101      	bne.n	400b46 <xQueueGenericSend+0x32>
  400b42:	2301      	movs	r3, #1
  400b44:	e000      	b.n	400b48 <xQueueGenericSend+0x34>
  400b46:	2300      	movs	r3, #0
  400b48:	2b00      	cmp	r3, #0
  400b4a:	d103      	bne.n	400b54 <xQueueGenericSend+0x40>
  400b4c:	4b3e      	ldr	r3, [pc, #248]	; (400c48 <xQueueGenericSend+0x134>)
  400b4e:	4798      	blx	r3
  400b50:	bf00      	nop
  400b52:	e7fd      	b.n	400b50 <xQueueGenericSend+0x3c>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
  400b54:	4b3d      	ldr	r3, [pc, #244]	; (400c4c <xQueueGenericSend+0x138>)
  400b56:	4798      	blx	r3
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  400b58:	68fb      	ldr	r3, [r7, #12]
  400b5a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  400b5c:	68fb      	ldr	r3, [r7, #12]
  400b5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  400b60:	429a      	cmp	r2, r3
  400b62:	d216      	bcs.n	400b92 <xQueueGenericSend+0x7e>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  400b64:	683a      	ldr	r2, [r7, #0]
  400b66:	68b9      	ldr	r1, [r7, #8]
  400b68:	68f8      	ldr	r0, [r7, #12]
  400b6a:	4b39      	ldr	r3, [pc, #228]	; (400c50 <xQueueGenericSend+0x13c>)
  400b6c:	4798      	blx	r3

				/* If there was a task waiting for data to arrive on the
				queue then unblock it now. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  400b6e:	68fb      	ldr	r3, [r7, #12]
  400b70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  400b72:	2b00      	cmp	r3, #0
  400b74:	d009      	beq.n	400b8a <xQueueGenericSend+0x76>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  400b76:	68fb      	ldr	r3, [r7, #12]
  400b78:	3324      	adds	r3, #36	; 0x24
  400b7a:	4618      	mov	r0, r3
  400b7c:	4b35      	ldr	r3, [pc, #212]	; (400c54 <xQueueGenericSend+0x140>)
  400b7e:	4798      	blx	r3
  400b80:	4603      	mov	r3, r0
  400b82:	2b01      	cmp	r3, #1
  400b84:	d101      	bne.n	400b8a <xQueueGenericSend+0x76>
					{
						/* The unblocked task has a priority higher than
						our own so yield immediately.  Yes it is ok to do
						this from within the critical section - the kernel
						takes care of that. */
						portYIELD_WITHIN_API();
  400b86:	4b34      	ldr	r3, [pc, #208]	; (400c58 <xQueueGenericSend+0x144>)
  400b88:	4798      	blx	r3
					}
				}

				taskEXIT_CRITICAL();
  400b8a:	4b34      	ldr	r3, [pc, #208]	; (400c5c <xQueueGenericSend+0x148>)
  400b8c:	4798      	blx	r3

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
  400b8e:	2301      	movs	r3, #1
  400b90:	e056      	b.n	400c40 <xQueueGenericSend+0x12c>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
  400b92:	687b      	ldr	r3, [r7, #4]
  400b94:	2b00      	cmp	r3, #0
  400b96:	d103      	bne.n	400ba0 <xQueueGenericSend+0x8c>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
  400b98:	4b30      	ldr	r3, [pc, #192]	; (400c5c <xQueueGenericSend+0x148>)
  400b9a:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
  400b9c:	2300      	movs	r3, #0
  400b9e:	e04f      	b.n	400c40 <xQueueGenericSend+0x12c>
				}
				else if( xEntryTimeSet == pdFALSE )
  400ba0:	69fb      	ldr	r3, [r7, #28]
  400ba2:	2b00      	cmp	r3, #0
  400ba4:	d106      	bne.n	400bb4 <xQueueGenericSend+0xa0>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  400ba6:	f107 0314 	add.w	r3, r7, #20
  400baa:	4618      	mov	r0, r3
  400bac:	4b2c      	ldr	r3, [pc, #176]	; (400c60 <xQueueGenericSend+0x14c>)
  400bae:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
  400bb0:	2301      	movs	r3, #1
  400bb2:	61fb      	str	r3, [r7, #28]
				}
			}
		}
		taskEXIT_CRITICAL();
  400bb4:	4b29      	ldr	r3, [pc, #164]	; (400c5c <xQueueGenericSend+0x148>)
  400bb6:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
  400bb8:	4b2a      	ldr	r3, [pc, #168]	; (400c64 <xQueueGenericSend+0x150>)
  400bba:	4798      	blx	r3
		prvLockQueue( pxQueue );
  400bbc:	4b23      	ldr	r3, [pc, #140]	; (400c4c <xQueueGenericSend+0x138>)
  400bbe:	4798      	blx	r3
  400bc0:	68fb      	ldr	r3, [r7, #12]
  400bc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  400bc4:	f1b3 3fff 	cmp.w	r3, #4294967295
  400bc8:	d102      	bne.n	400bd0 <xQueueGenericSend+0xbc>
  400bca:	68fb      	ldr	r3, [r7, #12]
  400bcc:	2200      	movs	r2, #0
  400bce:	645a      	str	r2, [r3, #68]	; 0x44
  400bd0:	68fb      	ldr	r3, [r7, #12]
  400bd2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  400bd4:	f1b3 3fff 	cmp.w	r3, #4294967295
  400bd8:	d102      	bne.n	400be0 <xQueueGenericSend+0xcc>
  400bda:	68fb      	ldr	r3, [r7, #12]
  400bdc:	2200      	movs	r2, #0
  400bde:	649a      	str	r2, [r3, #72]	; 0x48
  400be0:	4b1e      	ldr	r3, [pc, #120]	; (400c5c <xQueueGenericSend+0x148>)
  400be2:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  400be4:	1d3a      	adds	r2, r7, #4
  400be6:	f107 0314 	add.w	r3, r7, #20
  400bea:	4611      	mov	r1, r2
  400bec:	4618      	mov	r0, r3
  400bee:	4b1e      	ldr	r3, [pc, #120]	; (400c68 <xQueueGenericSend+0x154>)
  400bf0:	4798      	blx	r3
  400bf2:	4603      	mov	r3, r0
  400bf4:	2b00      	cmp	r3, #0
  400bf6:	d11d      	bne.n	400c34 <xQueueGenericSend+0x120>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
  400bf8:	68f8      	ldr	r0, [r7, #12]
  400bfa:	4b1c      	ldr	r3, [pc, #112]	; (400c6c <xQueueGenericSend+0x158>)
  400bfc:	4798      	blx	r3
  400bfe:	4603      	mov	r3, r0
  400c00:	2b00      	cmp	r3, #0
  400c02:	d011      	beq.n	400c28 <xQueueGenericSend+0x114>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  400c04:	68fb      	ldr	r3, [r7, #12]
  400c06:	3310      	adds	r3, #16
  400c08:	687a      	ldr	r2, [r7, #4]
  400c0a:	4611      	mov	r1, r2
  400c0c:	4618      	mov	r0, r3
  400c0e:	4b18      	ldr	r3, [pc, #96]	; (400c70 <xQueueGenericSend+0x15c>)
  400c10:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
  400c12:	68f8      	ldr	r0, [r7, #12]
  400c14:	4b17      	ldr	r3, [pc, #92]	; (400c74 <xQueueGenericSend+0x160>)
  400c16:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
  400c18:	4b17      	ldr	r3, [pc, #92]	; (400c78 <xQueueGenericSend+0x164>)
  400c1a:	4798      	blx	r3
  400c1c:	4603      	mov	r3, r0
  400c1e:	2b00      	cmp	r3, #0
  400c20:	d198      	bne.n	400b54 <xQueueGenericSend+0x40>
				{
					portYIELD_WITHIN_API();
  400c22:	4b0d      	ldr	r3, [pc, #52]	; (400c58 <xQueueGenericSend+0x144>)
  400c24:	4798      	blx	r3
  400c26:	e795      	b.n	400b54 <xQueueGenericSend+0x40>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
  400c28:	68f8      	ldr	r0, [r7, #12]
  400c2a:	4b12      	ldr	r3, [pc, #72]	; (400c74 <xQueueGenericSend+0x160>)
  400c2c:	4798      	blx	r3
				( void ) xTaskResumeAll();
  400c2e:	4b12      	ldr	r3, [pc, #72]	; (400c78 <xQueueGenericSend+0x164>)
  400c30:	4798      	blx	r3
  400c32:	e78f      	b.n	400b54 <xQueueGenericSend+0x40>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
  400c34:	68f8      	ldr	r0, [r7, #12]
  400c36:	4b0f      	ldr	r3, [pc, #60]	; (400c74 <xQueueGenericSend+0x160>)
  400c38:	4798      	blx	r3
			( void ) xTaskResumeAll();
  400c3a:	4b0f      	ldr	r3, [pc, #60]	; (400c78 <xQueueGenericSend+0x164>)
  400c3c:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
  400c3e:	2300      	movs	r3, #0
		}
	}
}
  400c40:	4618      	mov	r0, r3
  400c42:	3720      	adds	r7, #32
  400c44:	46bd      	mov	sp, r7
  400c46:	bd80      	pop	{r7, pc}
  400c48:	00400639 	.word	0x00400639
  400c4c:	004005f1 	.word	0x004005f1
  400c50:	00400f0d 	.word	0x00400f0d
  400c54:	00401865 	.word	0x00401865
  400c58:	004005d5 	.word	0x004005d5
  400c5c:	00400611 	.word	0x00400611
  400c60:	00401921 	.word	0x00401921
  400c64:	00401425 	.word	0x00401425
  400c68:	0040195d 	.word	0x0040195d
  400c6c:	004010f9 	.word	0x004010f9
  400c70:	0040177d 	.word	0x0040177d
  400c74:	0040101d 	.word	0x0040101d
  400c78:	00401441 	.word	0x00401441

00400c7c <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle pxQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
  400c7c:	b580      	push	{r7, lr}
  400c7e:	b086      	sub	sp, #24
  400c80:	af00      	add	r7, sp, #0
  400c82:	60f8      	str	r0, [r7, #12]
  400c84:	60b9      	str	r1, [r7, #8]
  400c86:	607a      	str	r2, [r7, #4]
  400c88:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;

	configASSERT( pxQueue );
  400c8a:	68fb      	ldr	r3, [r7, #12]
  400c8c:	2b00      	cmp	r3, #0
  400c8e:	d103      	bne.n	400c98 <xQueueGenericSendFromISR+0x1c>
  400c90:	4b25      	ldr	r3, [pc, #148]	; (400d28 <xQueueGenericSendFromISR+0xac>)
  400c92:	4798      	blx	r3
  400c94:	bf00      	nop
  400c96:	e7fd      	b.n	400c94 <xQueueGenericSendFromISR+0x18>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  400c98:	68bb      	ldr	r3, [r7, #8]
  400c9a:	2b00      	cmp	r3, #0
  400c9c:	d103      	bne.n	400ca6 <xQueueGenericSendFromISR+0x2a>
  400c9e:	68fb      	ldr	r3, [r7, #12]
  400ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  400ca2:	2b00      	cmp	r3, #0
  400ca4:	d101      	bne.n	400caa <xQueueGenericSendFromISR+0x2e>
  400ca6:	2301      	movs	r3, #1
  400ca8:	e000      	b.n	400cac <xQueueGenericSendFromISR+0x30>
  400caa:	2300      	movs	r3, #0
  400cac:	2b00      	cmp	r3, #0
  400cae:	d103      	bne.n	400cb8 <xQueueGenericSendFromISR+0x3c>
  400cb0:	4b1d      	ldr	r3, [pc, #116]	; (400d28 <xQueueGenericSendFromISR+0xac>)
  400cb2:	4798      	blx	r3
  400cb4:	bf00      	nop
  400cb6:	e7fd      	b.n	400cb4 <xQueueGenericSendFromISR+0x38>
	/* Similar to xQueueGenericSend, except we don't block if there is no room
	in the queue.  Also we don't directly wake a task that was blocked on a
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
  400cb8:	4b1b      	ldr	r3, [pc, #108]	; (400d28 <xQueueGenericSendFromISR+0xac>)
  400cba:	4798      	blx	r3
  400cbc:	6138      	str	r0, [r7, #16]
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  400cbe:	68fb      	ldr	r3, [r7, #12]
  400cc0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  400cc2:	68fb      	ldr	r3, [r7, #12]
  400cc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  400cc6:	429a      	cmp	r2, r3
  400cc8:	d224      	bcs.n	400d14 <xQueueGenericSendFromISR+0x98>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  400cca:	683a      	ldr	r2, [r7, #0]
  400ccc:	68b9      	ldr	r1, [r7, #8]
  400cce:	68f8      	ldr	r0, [r7, #12]
  400cd0:	4b16      	ldr	r3, [pc, #88]	; (400d2c <xQueueGenericSendFromISR+0xb0>)
  400cd2:	4798      	blx	r3

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
  400cd4:	68fb      	ldr	r3, [r7, #12]
  400cd6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  400cd8:	f1b3 3fff 	cmp.w	r3, #4294967295
  400cdc:	d112      	bne.n	400d04 <xQueueGenericSendFromISR+0x88>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  400cde:	68fb      	ldr	r3, [r7, #12]
  400ce0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  400ce2:	2b00      	cmp	r3, #0
  400ce4:	d013      	beq.n	400d0e <xQueueGenericSendFromISR+0x92>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  400ce6:	68fb      	ldr	r3, [r7, #12]
  400ce8:	3324      	adds	r3, #36	; 0x24
  400cea:	4618      	mov	r0, r3
  400cec:	4b10      	ldr	r3, [pc, #64]	; (400d30 <xQueueGenericSendFromISR+0xb4>)
  400cee:	4798      	blx	r3
  400cf0:	4603      	mov	r3, r0
  400cf2:	2b00      	cmp	r3, #0
  400cf4:	d00b      	beq.n	400d0e <xQueueGenericSendFromISR+0x92>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						if( pxHigherPriorityTaskWoken != NULL )
  400cf6:	687b      	ldr	r3, [r7, #4]
  400cf8:	2b00      	cmp	r3, #0
  400cfa:	d008      	beq.n	400d0e <xQueueGenericSendFromISR+0x92>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
  400cfc:	687b      	ldr	r3, [r7, #4]
  400cfe:	2201      	movs	r2, #1
  400d00:	601a      	str	r2, [r3, #0]
  400d02:	e004      	b.n	400d0e <xQueueGenericSendFromISR+0x92>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
  400d04:	68fb      	ldr	r3, [r7, #12]
  400d06:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  400d08:	1c5a      	adds	r2, r3, #1
  400d0a:	68fb      	ldr	r3, [r7, #12]
  400d0c:	649a      	str	r2, [r3, #72]	; 0x48
			}

			xReturn = pdPASS;
  400d0e:	2301      	movs	r3, #1
  400d10:	617b      	str	r3, [r7, #20]
  400d12:	e001      	b.n	400d18 <xQueueGenericSendFromISR+0x9c>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
  400d14:	2300      	movs	r3, #0
  400d16:	617b      	str	r3, [r7, #20]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
  400d18:	6938      	ldr	r0, [r7, #16]
  400d1a:	4b06      	ldr	r3, [pc, #24]	; (400d34 <xQueueGenericSendFromISR+0xb8>)
  400d1c:	4798      	blx	r3

	return xReturn;
  400d1e:	697b      	ldr	r3, [r7, #20]
}
  400d20:	4618      	mov	r0, r3
  400d22:	3718      	adds	r7, #24
  400d24:	46bd      	mov	sp, r7
  400d26:	bd80      	pop	{r7, pc}
  400d28:	00400639 	.word	0x00400639
  400d2c:	00400f0d 	.word	0x00400f0d
  400d30:	00401865 	.word	0x00401865
  400d34:	0040064b 	.word	0x0040064b

00400d38 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
  400d38:	b580      	push	{r7, lr}
  400d3a:	b088      	sub	sp, #32
  400d3c:	af00      	add	r7, sp, #0
  400d3e:	60f8      	str	r0, [r7, #12]
  400d40:	60b9      	str	r1, [r7, #8]
  400d42:	607a      	str	r2, [r7, #4]
  400d44:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
  400d46:	2300      	movs	r3, #0
  400d48:	61fb      	str	r3, [r7, #28]
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
  400d4a:	68fb      	ldr	r3, [r7, #12]
  400d4c:	2b00      	cmp	r3, #0
  400d4e:	d103      	bne.n	400d58 <xQueueGenericReceive+0x20>
  400d50:	4b5f      	ldr	r3, [pc, #380]	; (400ed0 <xQueueGenericReceive+0x198>)
  400d52:	4798      	blx	r3
  400d54:	bf00      	nop
  400d56:	e7fd      	b.n	400d54 <xQueueGenericReceive+0x1c>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  400d58:	68bb      	ldr	r3, [r7, #8]
  400d5a:	2b00      	cmp	r3, #0
  400d5c:	d103      	bne.n	400d66 <xQueueGenericReceive+0x2e>
  400d5e:	68fb      	ldr	r3, [r7, #12]
  400d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  400d62:	2b00      	cmp	r3, #0
  400d64:	d101      	bne.n	400d6a <xQueueGenericReceive+0x32>
  400d66:	2301      	movs	r3, #1
  400d68:	e000      	b.n	400d6c <xQueueGenericReceive+0x34>
  400d6a:	2300      	movs	r3, #0
  400d6c:	2b00      	cmp	r3, #0
  400d6e:	d103      	bne.n	400d78 <xQueueGenericReceive+0x40>
  400d70:	4b57      	ldr	r3, [pc, #348]	; (400ed0 <xQueueGenericReceive+0x198>)
  400d72:	4798      	blx	r3
  400d74:	bf00      	nop
  400d76:	e7fd      	b.n	400d74 <xQueueGenericReceive+0x3c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
  400d78:	4b56      	ldr	r3, [pc, #344]	; (400ed4 <xQueueGenericReceive+0x19c>)
  400d7a:	4798      	blx	r3
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
  400d7c:	68fb      	ldr	r3, [r7, #12]
  400d7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  400d80:	2b00      	cmp	r3, #0
  400d82:	d03b      	beq.n	400dfc <xQueueGenericReceive+0xc4>
			{
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;
  400d84:	68fb      	ldr	r3, [r7, #12]
  400d86:	68db      	ldr	r3, [r3, #12]
  400d88:	61bb      	str	r3, [r7, #24]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
  400d8a:	68b9      	ldr	r1, [r7, #8]
  400d8c:	68f8      	ldr	r0, [r7, #12]
  400d8e:	4b52      	ldr	r3, [pc, #328]	; (400ed8 <xQueueGenericReceive+0x1a0>)
  400d90:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
  400d92:	683b      	ldr	r3, [r7, #0]
  400d94:	2b00      	cmp	r3, #0
  400d96:	d11c      	bne.n	400dd2 <xQueueGenericReceive+0x9a>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* We are actually removing data. */
					--( pxQueue->uxMessagesWaiting );
  400d98:	68fb      	ldr	r3, [r7, #12]
  400d9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  400d9c:	1e5a      	subs	r2, r3, #1
  400d9e:	68fb      	ldr	r3, [r7, #12]
  400da0:	639a      	str	r2, [r3, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  400da2:	68fb      	ldr	r3, [r7, #12]
  400da4:	681b      	ldr	r3, [r3, #0]
  400da6:	2b00      	cmp	r3, #0
  400da8:	d104      	bne.n	400db4 <xQueueGenericReceive+0x7c>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
  400daa:	4b4c      	ldr	r3, [pc, #304]	; (400edc <xQueueGenericReceive+0x1a4>)
  400dac:	4798      	blx	r3
  400dae:	4602      	mov	r2, r0
  400db0:	68fb      	ldr	r3, [r7, #12]
  400db2:	605a      	str	r2, [r3, #4]
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  400db4:	68fb      	ldr	r3, [r7, #12]
  400db6:	691b      	ldr	r3, [r3, #16]
  400db8:	2b00      	cmp	r3, #0
  400dba:	d01b      	beq.n	400df4 <xQueueGenericReceive+0xbc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  400dbc:	68fb      	ldr	r3, [r7, #12]
  400dbe:	3310      	adds	r3, #16
  400dc0:	4618      	mov	r0, r3
  400dc2:	4b47      	ldr	r3, [pc, #284]	; (400ee0 <xQueueGenericReceive+0x1a8>)
  400dc4:	4798      	blx	r3
  400dc6:	4603      	mov	r3, r0
  400dc8:	2b01      	cmp	r3, #1
  400dca:	d113      	bne.n	400df4 <xQueueGenericReceive+0xbc>
						{
							portYIELD_WITHIN_API();
  400dcc:	4b45      	ldr	r3, [pc, #276]	; (400ee4 <xQueueGenericReceive+0x1ac>)
  400dce:	4798      	blx	r3
  400dd0:	e010      	b.n	400df4 <xQueueGenericReceive+0xbc>
				{
					traceQUEUE_PEEK( pxQueue );

					/* We are not removing the data, so reset our read
					pointer. */
					pxQueue->pcReadFrom = pcOriginalReadPosition;
  400dd2:	68fb      	ldr	r3, [r7, #12]
  400dd4:	69ba      	ldr	r2, [r7, #24]
  400dd6:	60da      	str	r2, [r3, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  400dd8:	68fb      	ldr	r3, [r7, #12]
  400dda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  400ddc:	2b00      	cmp	r3, #0
  400dde:	d009      	beq.n	400df4 <xQueueGenericReceive+0xbc>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  400de0:	68fb      	ldr	r3, [r7, #12]
  400de2:	3324      	adds	r3, #36	; 0x24
  400de4:	4618      	mov	r0, r3
  400de6:	4b3e      	ldr	r3, [pc, #248]	; (400ee0 <xQueueGenericReceive+0x1a8>)
  400de8:	4798      	blx	r3
  400dea:	4603      	mov	r3, r0
  400dec:	2b00      	cmp	r3, #0
  400dee:	d001      	beq.n	400df4 <xQueueGenericReceive+0xbc>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
  400df0:	4b3c      	ldr	r3, [pc, #240]	; (400ee4 <xQueueGenericReceive+0x1ac>)
  400df2:	4798      	blx	r3
						}
					}
				}

				taskEXIT_CRITICAL();
  400df4:	4b3c      	ldr	r3, [pc, #240]	; (400ee8 <xQueueGenericReceive+0x1b0>)
  400df6:	4798      	blx	r3
				return pdPASS;
  400df8:	2301      	movs	r3, #1
  400dfa:	e064      	b.n	400ec6 <xQueueGenericReceive+0x18e>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
  400dfc:	687b      	ldr	r3, [r7, #4]
  400dfe:	2b00      	cmp	r3, #0
  400e00:	d103      	bne.n	400e0a <xQueueGenericReceive+0xd2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
  400e02:	4b39      	ldr	r3, [pc, #228]	; (400ee8 <xQueueGenericReceive+0x1b0>)
  400e04:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
  400e06:	2300      	movs	r3, #0
  400e08:	e05d      	b.n	400ec6 <xQueueGenericReceive+0x18e>
				}
				else if( xEntryTimeSet == pdFALSE )
  400e0a:	69fb      	ldr	r3, [r7, #28]
  400e0c:	2b00      	cmp	r3, #0
  400e0e:	d106      	bne.n	400e1e <xQueueGenericReceive+0xe6>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  400e10:	f107 0310 	add.w	r3, r7, #16
  400e14:	4618      	mov	r0, r3
  400e16:	4b35      	ldr	r3, [pc, #212]	; (400eec <xQueueGenericReceive+0x1b4>)
  400e18:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
  400e1a:	2301      	movs	r3, #1
  400e1c:	61fb      	str	r3, [r7, #28]
				}
			}
		}
		taskEXIT_CRITICAL();
  400e1e:	4b32      	ldr	r3, [pc, #200]	; (400ee8 <xQueueGenericReceive+0x1b0>)
  400e20:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
  400e22:	4b33      	ldr	r3, [pc, #204]	; (400ef0 <xQueueGenericReceive+0x1b8>)
  400e24:	4798      	blx	r3
		prvLockQueue( pxQueue );
  400e26:	4b2b      	ldr	r3, [pc, #172]	; (400ed4 <xQueueGenericReceive+0x19c>)
  400e28:	4798      	blx	r3
  400e2a:	68fb      	ldr	r3, [r7, #12]
  400e2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  400e2e:	f1b3 3fff 	cmp.w	r3, #4294967295
  400e32:	d102      	bne.n	400e3a <xQueueGenericReceive+0x102>
  400e34:	68fb      	ldr	r3, [r7, #12]
  400e36:	2200      	movs	r2, #0
  400e38:	645a      	str	r2, [r3, #68]	; 0x44
  400e3a:	68fb      	ldr	r3, [r7, #12]
  400e3c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  400e3e:	f1b3 3fff 	cmp.w	r3, #4294967295
  400e42:	d102      	bne.n	400e4a <xQueueGenericReceive+0x112>
  400e44:	68fb      	ldr	r3, [r7, #12]
  400e46:	2200      	movs	r2, #0
  400e48:	649a      	str	r2, [r3, #72]	; 0x48
  400e4a:	4b27      	ldr	r3, [pc, #156]	; (400ee8 <xQueueGenericReceive+0x1b0>)
  400e4c:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  400e4e:	1d3a      	adds	r2, r7, #4
  400e50:	f107 0310 	add.w	r3, r7, #16
  400e54:	4611      	mov	r1, r2
  400e56:	4618      	mov	r0, r3
  400e58:	4b26      	ldr	r3, [pc, #152]	; (400ef4 <xQueueGenericReceive+0x1bc>)
  400e5a:	4798      	blx	r3
  400e5c:	4603      	mov	r3, r0
  400e5e:	2b00      	cmp	r3, #0
  400e60:	d12b      	bne.n	400eba <xQueueGenericReceive+0x182>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  400e62:	68f8      	ldr	r0, [r7, #12]
  400e64:	4b24      	ldr	r3, [pc, #144]	; (400ef8 <xQueueGenericReceive+0x1c0>)
  400e66:	4798      	blx	r3
  400e68:	4603      	mov	r3, r0
  400e6a:	2b00      	cmp	r3, #0
  400e6c:	d01f      	beq.n	400eae <xQueueGenericReceive+0x176>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  400e6e:	68fb      	ldr	r3, [r7, #12]
  400e70:	681b      	ldr	r3, [r3, #0]
  400e72:	2b00      	cmp	r3, #0
  400e74:	d108      	bne.n	400e88 <xQueueGenericReceive+0x150>
					{
						portENTER_CRITICAL();
  400e76:	4b17      	ldr	r3, [pc, #92]	; (400ed4 <xQueueGenericReceive+0x19c>)
  400e78:	4798      	blx	r3
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  400e7a:	68fb      	ldr	r3, [r7, #12]
  400e7c:	685b      	ldr	r3, [r3, #4]
  400e7e:	4618      	mov	r0, r3
  400e80:	4b1e      	ldr	r3, [pc, #120]	; (400efc <xQueueGenericReceive+0x1c4>)
  400e82:	4798      	blx	r3
						}
						portEXIT_CRITICAL();
  400e84:	4b18      	ldr	r3, [pc, #96]	; (400ee8 <xQueueGenericReceive+0x1b0>)
  400e86:	4798      	blx	r3
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  400e88:	68fb      	ldr	r3, [r7, #12]
  400e8a:	3324      	adds	r3, #36	; 0x24
  400e8c:	687a      	ldr	r2, [r7, #4]
  400e8e:	4611      	mov	r1, r2
  400e90:	4618      	mov	r0, r3
  400e92:	4b1b      	ldr	r3, [pc, #108]	; (400f00 <xQueueGenericReceive+0x1c8>)
  400e94:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  400e96:	68f8      	ldr	r0, [r7, #12]
  400e98:	4b1a      	ldr	r3, [pc, #104]	; (400f04 <xQueueGenericReceive+0x1cc>)
  400e9a:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  400e9c:	4b1a      	ldr	r3, [pc, #104]	; (400f08 <xQueueGenericReceive+0x1d0>)
  400e9e:	4798      	blx	r3
  400ea0:	4603      	mov	r3, r0
  400ea2:	2b00      	cmp	r3, #0
  400ea4:	f47f af68 	bne.w	400d78 <xQueueGenericReceive+0x40>
				{
					portYIELD_WITHIN_API();
  400ea8:	4b0e      	ldr	r3, [pc, #56]	; (400ee4 <xQueueGenericReceive+0x1ac>)
  400eaa:	4798      	blx	r3
  400eac:	e764      	b.n	400d78 <xQueueGenericReceive+0x40>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
  400eae:	68f8      	ldr	r0, [r7, #12]
  400eb0:	4b14      	ldr	r3, [pc, #80]	; (400f04 <xQueueGenericReceive+0x1cc>)
  400eb2:	4798      	blx	r3
				( void ) xTaskResumeAll();
  400eb4:	4b14      	ldr	r3, [pc, #80]	; (400f08 <xQueueGenericReceive+0x1d0>)
  400eb6:	4798      	blx	r3
  400eb8:	e75e      	b.n	400d78 <xQueueGenericReceive+0x40>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
  400eba:	68f8      	ldr	r0, [r7, #12]
  400ebc:	4b11      	ldr	r3, [pc, #68]	; (400f04 <xQueueGenericReceive+0x1cc>)
  400ebe:	4798      	blx	r3
			( void ) xTaskResumeAll();
  400ec0:	4b11      	ldr	r3, [pc, #68]	; (400f08 <xQueueGenericReceive+0x1d0>)
  400ec2:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
  400ec4:	2300      	movs	r3, #0
		}
	}
}
  400ec6:	4618      	mov	r0, r3
  400ec8:	3720      	adds	r7, #32
  400eca:	46bd      	mov	sp, r7
  400ecc:	bd80      	pop	{r7, pc}
  400ece:	bf00      	nop
  400ed0:	00400639 	.word	0x00400639
  400ed4:	004005f1 	.word	0x004005f1
  400ed8:	00400fcd 	.word	0x00400fcd
  400edc:	00401cdd 	.word	0x00401cdd
  400ee0:	00401865 	.word	0x00401865
  400ee4:	004005d5 	.word	0x004005d5
  400ee8:	00400611 	.word	0x00400611
  400eec:	00401921 	.word	0x00401921
  400ef0:	00401425 	.word	0x00401425
  400ef4:	0040195d 	.word	0x0040195d
  400ef8:	004010c5 	.word	0x004010c5
  400efc:	00401d39 	.word	0x00401d39
  400f00:	0040177d 	.word	0x0040177d
  400f04:	0040101d 	.word	0x0040101d
  400f08:	00401441 	.word	0x00401441

00400f0c <prvCopyDataToQueue>:

#endif
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
  400f0c:	b580      	push	{r7, lr}
  400f0e:	b084      	sub	sp, #16
  400f10:	af00      	add	r7, sp, #0
  400f12:	60f8      	str	r0, [r7, #12]
  400f14:	60b9      	str	r1, [r7, #8]
  400f16:	607a      	str	r2, [r7, #4]
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
  400f18:	68fb      	ldr	r3, [r7, #12]
  400f1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  400f1c:	2b00      	cmp	r3, #0
  400f1e:	d10c      	bne.n	400f3a <prvCopyDataToQueue+0x2e>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  400f20:	68fb      	ldr	r3, [r7, #12]
  400f22:	681b      	ldr	r3, [r3, #0]
  400f24:	2b00      	cmp	r3, #0
  400f26:	d143      	bne.n	400fb0 <prvCopyDataToQueue+0xa4>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  400f28:	68fb      	ldr	r3, [r7, #12]
  400f2a:	685b      	ldr	r3, [r3, #4]
  400f2c:	4618      	mov	r0, r3
  400f2e:	4b25      	ldr	r3, [pc, #148]	; (400fc4 <prvCopyDataToQueue+0xb8>)
  400f30:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
  400f32:	68fb      	ldr	r3, [r7, #12]
  400f34:	2200      	movs	r2, #0
  400f36:	605a      	str	r2, [r3, #4]
  400f38:	e03a      	b.n	400fb0 <prvCopyDataToQueue+0xa4>
			}
		}
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
  400f3a:	687b      	ldr	r3, [r7, #4]
  400f3c:	2b00      	cmp	r3, #0
  400f3e:	d119      	bne.n	400f74 <prvCopyDataToQueue+0x68>
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
  400f40:	68fb      	ldr	r3, [r7, #12]
  400f42:	6898      	ldr	r0, [r3, #8]
  400f44:	68fb      	ldr	r3, [r7, #12]
  400f46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  400f48:	461a      	mov	r2, r3
  400f4a:	68b9      	ldr	r1, [r7, #8]
  400f4c:	4b1e      	ldr	r3, [pc, #120]	; (400fc8 <prvCopyDataToQueue+0xbc>)
  400f4e:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  400f50:	68fb      	ldr	r3, [r7, #12]
  400f52:	689a      	ldr	r2, [r3, #8]
  400f54:	68fb      	ldr	r3, [r7, #12]
  400f56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  400f58:	441a      	add	r2, r3
  400f5a:	68fb      	ldr	r3, [r7, #12]
  400f5c:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
  400f5e:	68fb      	ldr	r3, [r7, #12]
  400f60:	689a      	ldr	r2, [r3, #8]
  400f62:	68fb      	ldr	r3, [r7, #12]
  400f64:	685b      	ldr	r3, [r3, #4]
  400f66:	429a      	cmp	r2, r3
  400f68:	d322      	bcc.n	400fb0 <prvCopyDataToQueue+0xa4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
  400f6a:	68fb      	ldr	r3, [r7, #12]
  400f6c:	681a      	ldr	r2, [r3, #0]
  400f6e:	68fb      	ldr	r3, [r7, #12]
  400f70:	609a      	str	r2, [r3, #8]
  400f72:	e01d      	b.n	400fb0 <prvCopyDataToQueue+0xa4>
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
  400f74:	68fb      	ldr	r3, [r7, #12]
  400f76:	68d8      	ldr	r0, [r3, #12]
  400f78:	68fb      	ldr	r3, [r7, #12]
  400f7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  400f7c:	461a      	mov	r2, r3
  400f7e:	68b9      	ldr	r1, [r7, #8]
  400f80:	4b11      	ldr	r3, [pc, #68]	; (400fc8 <prvCopyDataToQueue+0xbc>)
  400f82:	4798      	blx	r3
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
  400f84:	68fb      	ldr	r3, [r7, #12]
  400f86:	68da      	ldr	r2, [r3, #12]
  400f88:	68fb      	ldr	r3, [r7, #12]
  400f8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  400f8c:	425b      	negs	r3, r3
  400f8e:	441a      	add	r2, r3
  400f90:	68fb      	ldr	r3, [r7, #12]
  400f92:	60da      	str	r2, [r3, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
  400f94:	68fb      	ldr	r3, [r7, #12]
  400f96:	68da      	ldr	r2, [r3, #12]
  400f98:	68fb      	ldr	r3, [r7, #12]
  400f9a:	681b      	ldr	r3, [r3, #0]
  400f9c:	429a      	cmp	r2, r3
  400f9e:	d207      	bcs.n	400fb0 <prvCopyDataToQueue+0xa4>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  400fa0:	68fb      	ldr	r3, [r7, #12]
  400fa2:	685a      	ldr	r2, [r3, #4]
  400fa4:	68fb      	ldr	r3, [r7, #12]
  400fa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  400fa8:	425b      	negs	r3, r3
  400faa:	441a      	add	r2, r3
  400fac:	68fb      	ldr	r3, [r7, #12]
  400fae:	60da      	str	r2, [r3, #12]
		}
	}

	++( pxQueue->uxMessagesWaiting );
  400fb0:	68fb      	ldr	r3, [r7, #12]
  400fb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  400fb4:	1c5a      	adds	r2, r3, #1
  400fb6:	68fb      	ldr	r3, [r7, #12]
  400fb8:	639a      	str	r2, [r3, #56]	; 0x38
}
  400fba:	bf00      	nop
  400fbc:	3710      	adds	r7, #16
  400fbe:	46bd      	mov	sp, r7
  400fc0:	bd80      	pop	{r7, pc}
  400fc2:	bf00      	nop
  400fc4:	00401ded 	.word	0x00401ded
  400fc8:	0040a5f1 	.word	0x0040a5f1

00400fcc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
  400fcc:	b580      	push	{r7, lr}
  400fce:	b082      	sub	sp, #8
  400fd0:	af00      	add	r7, sp, #0
  400fd2:	6078      	str	r0, [r7, #4]
  400fd4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
  400fd6:	687b      	ldr	r3, [r7, #4]
  400fd8:	681b      	ldr	r3, [r3, #0]
  400fda:	2b00      	cmp	r3, #0
  400fdc:	d018      	beq.n	401010 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
  400fde:	687b      	ldr	r3, [r7, #4]
  400fe0:	68da      	ldr	r2, [r3, #12]
  400fe2:	687b      	ldr	r3, [r7, #4]
  400fe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  400fe6:	441a      	add	r2, r3
  400fe8:	687b      	ldr	r3, [r7, #4]
  400fea:	60da      	str	r2, [r3, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
  400fec:	687b      	ldr	r3, [r7, #4]
  400fee:	68da      	ldr	r2, [r3, #12]
  400ff0:	687b      	ldr	r3, [r7, #4]
  400ff2:	685b      	ldr	r3, [r3, #4]
  400ff4:	429a      	cmp	r2, r3
  400ff6:	d303      	bcc.n	401000 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
  400ff8:	687b      	ldr	r3, [r7, #4]
  400ffa:	681a      	ldr	r2, [r3, #0]
  400ffc:	687b      	ldr	r3, [r7, #4]
  400ffe:	60da      	str	r2, [r3, #12]
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
  401000:	687b      	ldr	r3, [r7, #4]
  401002:	68d9      	ldr	r1, [r3, #12]
  401004:	687b      	ldr	r3, [r7, #4]
  401006:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  401008:	461a      	mov	r2, r3
  40100a:	6838      	ldr	r0, [r7, #0]
  40100c:	4b02      	ldr	r3, [pc, #8]	; (401018 <prvCopyDataFromQueue+0x4c>)
  40100e:	4798      	blx	r3
	}
}
  401010:	bf00      	nop
  401012:	3708      	adds	r7, #8
  401014:	46bd      	mov	sp, r7
  401016:	bd80      	pop	{r7, pc}
  401018:	0040a5f1 	.word	0x0040a5f1

0040101c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
  40101c:	b580      	push	{r7, lr}
  40101e:	b082      	sub	sp, #8
  401020:	af00      	add	r7, sp, #0
  401022:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
  401024:	4b23      	ldr	r3, [pc, #140]	; (4010b4 <prvUnlockQueue+0x98>)
  401026:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  401028:	e012      	b.n	401050 <prvUnlockQueue+0x34>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  40102a:	687b      	ldr	r3, [r7, #4]
  40102c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  40102e:	2b00      	cmp	r3, #0
  401030:	d013      	beq.n	40105a <prvUnlockQueue+0x3e>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  401032:	687b      	ldr	r3, [r7, #4]
  401034:	3324      	adds	r3, #36	; 0x24
  401036:	4618      	mov	r0, r3
  401038:	4b1f      	ldr	r3, [pc, #124]	; (4010b8 <prvUnlockQueue+0x9c>)
  40103a:	4798      	blx	r3
  40103c:	4603      	mov	r3, r0
  40103e:	2b00      	cmp	r3, #0
  401040:	d001      	beq.n	401046 <prvUnlockQueue+0x2a>
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
  401042:	4b1e      	ldr	r3, [pc, #120]	; (4010bc <prvUnlockQueue+0xa0>)
  401044:	4798      	blx	r3
				}

				--( pxQueue->xTxLock );
  401046:	687b      	ldr	r3, [r7, #4]
  401048:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  40104a:	1e5a      	subs	r2, r3, #1
  40104c:	687b      	ldr	r3, [r7, #4]
  40104e:	649a      	str	r2, [r3, #72]	; 0x48
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  401050:	687b      	ldr	r3, [r7, #4]
  401052:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  401054:	2b00      	cmp	r3, #0
  401056:	dce8      	bgt.n	40102a <prvUnlockQueue+0xe>
  401058:	e000      	b.n	40105c <prvUnlockQueue+0x40>
			}
			else
			{
				break;
  40105a:	bf00      	nop
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
  40105c:	687b      	ldr	r3, [r7, #4]
  40105e:	f04f 32ff 	mov.w	r2, #4294967295
  401062:	649a      	str	r2, [r3, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
  401064:	4b16      	ldr	r3, [pc, #88]	; (4010c0 <prvUnlockQueue+0xa4>)
  401066:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
  401068:	4b12      	ldr	r3, [pc, #72]	; (4010b4 <prvUnlockQueue+0x98>)
  40106a:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  40106c:	e012      	b.n	401094 <prvUnlockQueue+0x78>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  40106e:	687b      	ldr	r3, [r7, #4]
  401070:	691b      	ldr	r3, [r3, #16]
  401072:	2b00      	cmp	r3, #0
  401074:	d013      	beq.n	40109e <prvUnlockQueue+0x82>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  401076:	687b      	ldr	r3, [r7, #4]
  401078:	3310      	adds	r3, #16
  40107a:	4618      	mov	r0, r3
  40107c:	4b0e      	ldr	r3, [pc, #56]	; (4010b8 <prvUnlockQueue+0x9c>)
  40107e:	4798      	blx	r3
  401080:	4603      	mov	r3, r0
  401082:	2b00      	cmp	r3, #0
  401084:	d001      	beq.n	40108a <prvUnlockQueue+0x6e>
				{
					vTaskMissedYield();
  401086:	4b0d      	ldr	r3, [pc, #52]	; (4010bc <prvUnlockQueue+0xa0>)
  401088:	4798      	blx	r3
				}

				--( pxQueue->xRxLock );
  40108a:	687b      	ldr	r3, [r7, #4]
  40108c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  40108e:	1e5a      	subs	r2, r3, #1
  401090:	687b      	ldr	r3, [r7, #4]
  401092:	645a      	str	r2, [r3, #68]	; 0x44
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  401094:	687b      	ldr	r3, [r7, #4]
  401096:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  401098:	2b00      	cmp	r3, #0
  40109a:	dce8      	bgt.n	40106e <prvUnlockQueue+0x52>
  40109c:	e000      	b.n	4010a0 <prvUnlockQueue+0x84>
			}
			else
			{
				break;
  40109e:	bf00      	nop
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
  4010a0:	687b      	ldr	r3, [r7, #4]
  4010a2:	f04f 32ff 	mov.w	r2, #4294967295
  4010a6:	645a      	str	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
  4010a8:	4b05      	ldr	r3, [pc, #20]	; (4010c0 <prvUnlockQueue+0xa4>)
  4010aa:	4798      	blx	r3
}
  4010ac:	bf00      	nop
  4010ae:	3708      	adds	r7, #8
  4010b0:	46bd      	mov	sp, r7
  4010b2:	bd80      	pop	{r7, pc}
  4010b4:	004005f1 	.word	0x004005f1
  4010b8:	00401865 	.word	0x00401865
  4010bc:	00401a11 	.word	0x00401a11
  4010c0:	00400611 	.word	0x00400611

004010c4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static signed portBASE_TYPE prvIsQueueEmpty( const xQueueHandle pxQueue )
{
  4010c4:	b580      	push	{r7, lr}
  4010c6:	b084      	sub	sp, #16
  4010c8:	af00      	add	r7, sp, #0
  4010ca:	6078      	str	r0, [r7, #4]
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
  4010cc:	4b08      	ldr	r3, [pc, #32]	; (4010f0 <prvIsQueueEmpty+0x2c>)
  4010ce:	4798      	blx	r3
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
  4010d0:	687b      	ldr	r3, [r7, #4]
  4010d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  4010d4:	2b00      	cmp	r3, #0
  4010d6:	bf0c      	ite	eq
  4010d8:	2301      	moveq	r3, #1
  4010da:	2300      	movne	r3, #0
  4010dc:	b2db      	uxtb	r3, r3
  4010de:	60fb      	str	r3, [r7, #12]
	taskEXIT_CRITICAL();
  4010e0:	4b04      	ldr	r3, [pc, #16]	; (4010f4 <prvIsQueueEmpty+0x30>)
  4010e2:	4798      	blx	r3

	return xReturn;
  4010e4:	68fb      	ldr	r3, [r7, #12]
}
  4010e6:	4618      	mov	r0, r3
  4010e8:	3710      	adds	r7, #16
  4010ea:	46bd      	mov	sp, r7
  4010ec:	bd80      	pop	{r7, pc}
  4010ee:	bf00      	nop
  4010f0:	004005f1 	.word	0x004005f1
  4010f4:	00400611 	.word	0x00400611

004010f8 <prvIsQueueFull>:
	return xReturn;
}
/*-----------------------------------------------------------*/

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
  4010f8:	b580      	push	{r7, lr}
  4010fa:	b084      	sub	sp, #16
  4010fc:	af00      	add	r7, sp, #0
  4010fe:	6078      	str	r0, [r7, #4]
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
  401100:	4b09      	ldr	r3, [pc, #36]	; (401128 <prvIsQueueFull+0x30>)
  401102:	4798      	blx	r3
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
  401104:	687b      	ldr	r3, [r7, #4]
  401106:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  401108:	687b      	ldr	r3, [r7, #4]
  40110a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  40110c:	429a      	cmp	r2, r3
  40110e:	bf0c      	ite	eq
  401110:	2301      	moveq	r3, #1
  401112:	2300      	movne	r3, #0
  401114:	b2db      	uxtb	r3, r3
  401116:	60fb      	str	r3, [r7, #12]
	taskEXIT_CRITICAL();
  401118:	4b04      	ldr	r3, [pc, #16]	; (40112c <prvIsQueueFull+0x34>)
  40111a:	4798      	blx	r3

	return xReturn;
  40111c:	68fb      	ldr	r3, [r7, #12]
}
  40111e:	4618      	mov	r0, r3
  401120:	3710      	adds	r7, #16
  401122:	46bd      	mov	sp, r7
  401124:	bd80      	pop	{r7, pc}
  401126:	bf00      	nop
  401128:	004005f1 	.word	0x004005f1
  40112c:	00400611 	.word	0x00400611

00401130 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vQueueWaitForMessageRestricted( xQueueHandle pxQueue, portTickType xTicksToWait )
	{
  401130:	b580      	push	{r7, lr}
  401132:	b082      	sub	sp, #8
  401134:	af00      	add	r7, sp, #0
  401136:	6078      	str	r0, [r7, #4]
  401138:	6039      	str	r1, [r7, #0]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
  40113a:	4b12      	ldr	r3, [pc, #72]	; (401184 <vQueueWaitForMessageRestricted+0x54>)
  40113c:	4798      	blx	r3
  40113e:	687b      	ldr	r3, [r7, #4]
  401140:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  401142:	f1b3 3fff 	cmp.w	r3, #4294967295
  401146:	d102      	bne.n	40114e <vQueueWaitForMessageRestricted+0x1e>
  401148:	687b      	ldr	r3, [r7, #4]
  40114a:	2200      	movs	r2, #0
  40114c:	645a      	str	r2, [r3, #68]	; 0x44
  40114e:	687b      	ldr	r3, [r7, #4]
  401150:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  401152:	f1b3 3fff 	cmp.w	r3, #4294967295
  401156:	d102      	bne.n	40115e <vQueueWaitForMessageRestricted+0x2e>
  401158:	687b      	ldr	r3, [r7, #4]
  40115a:	2200      	movs	r2, #0
  40115c:	649a      	str	r2, [r3, #72]	; 0x48
  40115e:	4b0a      	ldr	r3, [pc, #40]	; (401188 <vQueueWaitForMessageRestricted+0x58>)
  401160:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0U )
  401162:	687b      	ldr	r3, [r7, #4]
  401164:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  401166:	2b00      	cmp	r3, #0
  401168:	d105      	bne.n	401176 <vQueueWaitForMessageRestricted+0x46>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  40116a:	687b      	ldr	r3, [r7, #4]
  40116c:	3324      	adds	r3, #36	; 0x24
  40116e:	6839      	ldr	r1, [r7, #0]
  401170:	4618      	mov	r0, r3
  401172:	4b06      	ldr	r3, [pc, #24]	; (40118c <vQueueWaitForMessageRestricted+0x5c>)
  401174:	4798      	blx	r3
		}
		prvUnlockQueue( pxQueue );
  401176:	6878      	ldr	r0, [r7, #4]
  401178:	4b05      	ldr	r3, [pc, #20]	; (401190 <vQueueWaitForMessageRestricted+0x60>)
  40117a:	4798      	blx	r3
	}
  40117c:	bf00      	nop
  40117e:	3708      	adds	r7, #8
  401180:	46bd      	mov	sp, r7
  401182:	bd80      	pop	{r7, pc}
  401184:	004005f1 	.word	0x004005f1
  401188:	00400611 	.word	0x00400611
  40118c:	00401801 	.word	0x00401801
  401190:	0040101d 	.word	0x0040101d

00401194 <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
  401194:	b590      	push	{r4, r7, lr}
  401196:	b08b      	sub	sp, #44	; 0x2c
  401198:	af02      	add	r7, sp, #8
  40119a:	60f8      	str	r0, [r7, #12]
  40119c:	60b9      	str	r1, [r7, #8]
  40119e:	603b      	str	r3, [r7, #0]
  4011a0:	4613      	mov	r3, r2
  4011a2:	80fb      	strh	r3, [r7, #6]
signed portBASE_TYPE xReturn;
tskTCB * pxNewTCB;

	configASSERT( pxTaskCode );
  4011a4:	68fb      	ldr	r3, [r7, #12]
  4011a6:	2b00      	cmp	r3, #0
  4011a8:	d103      	bne.n	4011b2 <xTaskGenericCreate+0x1e>
  4011aa:	4b54      	ldr	r3, [pc, #336]	; (4012fc <xTaskGenericCreate+0x168>)
  4011ac:	4798      	blx	r3
  4011ae:	bf00      	nop
  4011b0:	e7fd      	b.n	4011ae <xTaskGenericCreate+0x1a>
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
  4011b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  4011b4:	2b04      	cmp	r3, #4
  4011b6:	d903      	bls.n	4011c0 <xTaskGenericCreate+0x2c>
  4011b8:	4b50      	ldr	r3, [pc, #320]	; (4012fc <xTaskGenericCreate+0x168>)
  4011ba:	4798      	blx	r3
  4011bc:	bf00      	nop
  4011be:	e7fd      	b.n	4011bc <xTaskGenericCreate+0x28>

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
  4011c0:	88fb      	ldrh	r3, [r7, #6]
  4011c2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
  4011c4:	4618      	mov	r0, r3
  4011c6:	4b4e      	ldr	r3, [pc, #312]	; (401300 <xTaskGenericCreate+0x16c>)
  4011c8:	4798      	blx	r3
  4011ca:	61b8      	str	r0, [r7, #24]

	if( pxNewTCB != NULL )
  4011cc:	69bb      	ldr	r3, [r7, #24]
  4011ce:	2b00      	cmp	r3, #0
  4011d0:	d07d      	beq.n	4012ce <xTaskGenericCreate+0x13a>
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
  4011d2:	69bb      	ldr	r3, [r7, #24]
  4011d4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4011d6:	88fb      	ldrh	r3, [r7, #6]
  4011d8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
  4011dc:	3b01      	subs	r3, #1
  4011de:	009b      	lsls	r3, r3, #2
  4011e0:	4413      	add	r3, r2
  4011e2:	617b      	str	r3, [r7, #20]
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) );
  4011e4:	697b      	ldr	r3, [r7, #20]
  4011e6:	f023 0307 	bic.w	r3, r3, #7
  4011ea:	617b      	str	r3, [r7, #20]

			/* Check the alignment of the calculated top of stack is correct. */
			configASSERT( ( ( ( unsigned long ) pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
  4011ec:	697b      	ldr	r3, [r7, #20]
  4011ee:	f003 0307 	and.w	r3, r3, #7
  4011f2:	2b00      	cmp	r3, #0
  4011f4:	d003      	beq.n	4011fe <xTaskGenericCreate+0x6a>
  4011f6:	4b41      	ldr	r3, [pc, #260]	; (4012fc <xTaskGenericCreate+0x168>)
  4011f8:	4798      	blx	r3
  4011fa:	bf00      	nop
  4011fc:	e7fd      	b.n	4011fa <xTaskGenericCreate+0x66>
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
  4011fe:	88fb      	ldrh	r3, [r7, #6]
  401200:	9300      	str	r3, [sp, #0]
  401202:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  401204:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  401206:	68b9      	ldr	r1, [r7, #8]
  401208:	69b8      	ldr	r0, [r7, #24]
  40120a:	4c3e      	ldr	r4, [pc, #248]	; (401304 <xTaskGenericCreate+0x170>)
  40120c:	47a0      	blx	r4
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  40120e:	683a      	ldr	r2, [r7, #0]
  401210:	68f9      	ldr	r1, [r7, #12]
  401212:	6978      	ldr	r0, [r7, #20]
  401214:	4b3c      	ldr	r3, [pc, #240]	; (401308 <xTaskGenericCreate+0x174>)
  401216:	4798      	blx	r3
  401218:	4602      	mov	r2, r0
  40121a:	69bb      	ldr	r3, [r7, #24]
  40121c:	601a      	str	r2, [r3, #0]
		#endif

		/* Check the alignment of the initialised stack. */
		portALIGNMENT_ASSERT_pxCurrentTCB( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );

		if( ( void * ) pxCreatedTask != NULL )
  40121e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  401220:	2b00      	cmp	r3, #0
  401222:	d002      	beq.n	40122a <xTaskGenericCreate+0x96>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
  401224:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  401226:	69ba      	ldr	r2, [r7, #24]
  401228:	601a      	str	r2, [r3, #0]
		}

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
  40122a:	4b38      	ldr	r3, [pc, #224]	; (40130c <xTaskGenericCreate+0x178>)
  40122c:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
  40122e:	4b38      	ldr	r3, [pc, #224]	; (401310 <xTaskGenericCreate+0x17c>)
  401230:	681b      	ldr	r3, [r3, #0]
  401232:	3301      	adds	r3, #1
  401234:	4a36      	ldr	r2, [pc, #216]	; (401310 <xTaskGenericCreate+0x17c>)
  401236:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
  401238:	4b36      	ldr	r3, [pc, #216]	; (401314 <xTaskGenericCreate+0x180>)
  40123a:	681b      	ldr	r3, [r3, #0]
  40123c:	2b00      	cmp	r3, #0
  40123e:	d109      	bne.n	401254 <xTaskGenericCreate+0xc0>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
  401240:	4a34      	ldr	r2, [pc, #208]	; (401314 <xTaskGenericCreate+0x180>)
  401242:	69bb      	ldr	r3, [r7, #24]
  401244:	6013      	str	r3, [r2, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
  401246:	4b32      	ldr	r3, [pc, #200]	; (401310 <xTaskGenericCreate+0x17c>)
  401248:	681b      	ldr	r3, [r3, #0]
  40124a:	2b01      	cmp	r3, #1
  40124c:	d10f      	bne.n	40126e <xTaskGenericCreate+0xda>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
  40124e:	4b32      	ldr	r3, [pc, #200]	; (401318 <xTaskGenericCreate+0x184>)
  401250:	4798      	blx	r3
  401252:	e00c      	b.n	40126e <xTaskGenericCreate+0xda>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
  401254:	4b31      	ldr	r3, [pc, #196]	; (40131c <xTaskGenericCreate+0x188>)
  401256:	681b      	ldr	r3, [r3, #0]
  401258:	2b00      	cmp	r3, #0
  40125a:	d108      	bne.n	40126e <xTaskGenericCreate+0xda>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
  40125c:	4b2d      	ldr	r3, [pc, #180]	; (401314 <xTaskGenericCreate+0x180>)
  40125e:	681b      	ldr	r3, [r3, #0]
  401260:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  401262:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  401264:	429a      	cmp	r2, r3
  401266:	d802      	bhi.n	40126e <xTaskGenericCreate+0xda>
					{
						pxCurrentTCB = pxNewTCB;
  401268:	4a2a      	ldr	r2, [pc, #168]	; (401314 <xTaskGenericCreate+0x180>)
  40126a:	69bb      	ldr	r3, [r7, #24]
  40126c:	6013      	str	r3, [r2, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
  40126e:	69bb      	ldr	r3, [r7, #24]
  401270:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  401272:	4b2b      	ldr	r3, [pc, #172]	; (401320 <xTaskGenericCreate+0x18c>)
  401274:	681b      	ldr	r3, [r3, #0]
  401276:	429a      	cmp	r2, r3
  401278:	d903      	bls.n	401282 <xTaskGenericCreate+0xee>
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
  40127a:	69bb      	ldr	r3, [r7, #24]
  40127c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40127e:	4a28      	ldr	r2, [pc, #160]	; (401320 <xTaskGenericCreate+0x18c>)
  401280:	6013      	str	r3, [r2, #0]
			}

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
  401282:	4b28      	ldr	r3, [pc, #160]	; (401324 <xTaskGenericCreate+0x190>)
  401284:	681a      	ldr	r2, [r3, #0]
  401286:	69bb      	ldr	r3, [r7, #24]
  401288:	641a      	str	r2, [r3, #64]	; 0x40
			}
			#endif
			uxTaskNumber++;
  40128a:	4b26      	ldr	r3, [pc, #152]	; (401324 <xTaskGenericCreate+0x190>)
  40128c:	681b      	ldr	r3, [r3, #0]
  40128e:	3301      	adds	r3, #1
  401290:	4a24      	ldr	r2, [pc, #144]	; (401324 <xTaskGenericCreate+0x190>)
  401292:	6013      	str	r3, [r2, #0]

			prvAddTaskToReadyQueue( pxNewTCB );
  401294:	69bb      	ldr	r3, [r7, #24]
  401296:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  401298:	4b23      	ldr	r3, [pc, #140]	; (401328 <xTaskGenericCreate+0x194>)
  40129a:	681b      	ldr	r3, [r3, #0]
  40129c:	429a      	cmp	r2, r3
  40129e:	d903      	bls.n	4012a8 <xTaskGenericCreate+0x114>
  4012a0:	69bb      	ldr	r3, [r7, #24]
  4012a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4012a4:	4a20      	ldr	r2, [pc, #128]	; (401328 <xTaskGenericCreate+0x194>)
  4012a6:	6013      	str	r3, [r2, #0]
  4012a8:	69bb      	ldr	r3, [r7, #24]
  4012aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4012ac:	4613      	mov	r3, r2
  4012ae:	009b      	lsls	r3, r3, #2
  4012b0:	4413      	add	r3, r2
  4012b2:	009b      	lsls	r3, r3, #2
  4012b4:	4a1d      	ldr	r2, [pc, #116]	; (40132c <xTaskGenericCreate+0x198>)
  4012b6:	441a      	add	r2, r3
  4012b8:	69bb      	ldr	r3, [r7, #24]
  4012ba:	3304      	adds	r3, #4
  4012bc:	4619      	mov	r1, r3
  4012be:	4610      	mov	r0, r2
  4012c0:	4b1b      	ldr	r3, [pc, #108]	; (401330 <xTaskGenericCreate+0x19c>)
  4012c2:	4798      	blx	r3

			xReturn = pdPASS;
  4012c4:	2301      	movs	r3, #1
  4012c6:	61fb      	str	r3, [r7, #28]
			portSETUP_TCB( pxNewTCB );
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
  4012c8:	4b1a      	ldr	r3, [pc, #104]	; (401334 <xTaskGenericCreate+0x1a0>)
  4012ca:	4798      	blx	r3
  4012cc:	e002      	b.n	4012d4 <xTaskGenericCreate+0x140>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  4012ce:	f04f 33ff 	mov.w	r3, #4294967295
  4012d2:	61fb      	str	r3, [r7, #28]
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
  4012d4:	69fb      	ldr	r3, [r7, #28]
  4012d6:	2b01      	cmp	r3, #1
  4012d8:	d10b      	bne.n	4012f2 <xTaskGenericCreate+0x15e>
	{
		if( xSchedulerRunning != pdFALSE )
  4012da:	4b10      	ldr	r3, [pc, #64]	; (40131c <xTaskGenericCreate+0x188>)
  4012dc:	681b      	ldr	r3, [r3, #0]
  4012de:	2b00      	cmp	r3, #0
  4012e0:	d007      	beq.n	4012f2 <xTaskGenericCreate+0x15e>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
  4012e2:	4b0c      	ldr	r3, [pc, #48]	; (401314 <xTaskGenericCreate+0x180>)
  4012e4:	681b      	ldr	r3, [r3, #0]
  4012e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4012e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  4012ea:	429a      	cmp	r2, r3
  4012ec:	d201      	bcs.n	4012f2 <xTaskGenericCreate+0x15e>
			{
				portYIELD_WITHIN_API();
  4012ee:	4b12      	ldr	r3, [pc, #72]	; (401338 <xTaskGenericCreate+0x1a4>)
  4012f0:	4798      	blx	r3
			}
		}
	}

	return xReturn;
  4012f2:	69fb      	ldr	r3, [r7, #28]
}
  4012f4:	4618      	mov	r0, r3
  4012f6:	3724      	adds	r7, #36	; 0x24
  4012f8:	46bd      	mov	sp, r7
  4012fa:	bd90      	pop	{r4, r7, pc}
  4012fc:	00400639 	.word	0x00400639
  401300:	00401c49 	.word	0x00401c49
  401304:	00401a51 	.word	0x00401a51
  401308:	004004e5 	.word	0x004004e5
  40130c:	004005f1 	.word	0x004005f1
  401310:	2000aad4 	.word	0x2000aad4
  401314:	2000a9fc 	.word	0x2000a9fc
  401318:	00401ac5 	.word	0x00401ac5
  40131c:	2000aae4 	.word	0x2000aae4
  401320:	2000aadc 	.word	0x2000aadc
  401324:	2000aaf8 	.word	0x2000aaf8
  401328:	2000aae0 	.word	0x2000aae0
  40132c:	2000aa00 	.word	0x2000aa00
  401330:	0040032f 	.word	0x0040032f
  401334:	00400611 	.word	0x00400611
  401338:	004005d5 	.word	0x004005d5

0040133c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( portTickType xTicksToDelay )
	{
  40133c:	b580      	push	{r7, lr}
  40133e:	b084      	sub	sp, #16
  401340:	af00      	add	r7, sp, #0
  401342:	6078      	str	r0, [r7, #4]
	portTickType xTimeToWake;
	signed portBASE_TYPE xAlreadyYielded = pdFALSE;
  401344:	2300      	movs	r3, #0
  401346:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( portTickType ) 0U )
  401348:	687b      	ldr	r3, [r7, #4]
  40134a:	2b00      	cmp	r3, #0
  40134c:	d012      	beq.n	401374 <vTaskDelay+0x38>
		{
			vTaskSuspendAll();
  40134e:	4b0e      	ldr	r3, [pc, #56]	; (401388 <vTaskDelay+0x4c>)
  401350:	4798      	blx	r3
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
  401352:	4b0e      	ldr	r3, [pc, #56]	; (40138c <vTaskDelay+0x50>)
  401354:	681a      	ldr	r2, [r3, #0]
  401356:	687b      	ldr	r3, [r7, #4]
  401358:	4413      	add	r3, r2
  40135a:	60bb      	str	r3, [r7, #8]

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  40135c:	4b0c      	ldr	r3, [pc, #48]	; (401390 <vTaskDelay+0x54>)
  40135e:	681b      	ldr	r3, [r3, #0]
  401360:	3304      	adds	r3, #4
  401362:	4618      	mov	r0, r3
  401364:	4b0b      	ldr	r3, [pc, #44]	; (401394 <vTaskDelay+0x58>)
  401366:	4798      	blx	r3
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  401368:	68b8      	ldr	r0, [r7, #8]
  40136a:	4b0b      	ldr	r3, [pc, #44]	; (401398 <vTaskDelay+0x5c>)
  40136c:	4798      	blx	r3
			}
			xAlreadyYielded = xTaskResumeAll();
  40136e:	4b0b      	ldr	r3, [pc, #44]	; (40139c <vTaskDelay+0x60>)
  401370:	4798      	blx	r3
  401372:	60f8      	str	r0, [r7, #12]
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
  401374:	68fb      	ldr	r3, [r7, #12]
  401376:	2b00      	cmp	r3, #0
  401378:	d101      	bne.n	40137e <vTaskDelay+0x42>
		{
			portYIELD_WITHIN_API();
  40137a:	4b09      	ldr	r3, [pc, #36]	; (4013a0 <vTaskDelay+0x64>)
  40137c:	4798      	blx	r3
		}
	}
  40137e:	bf00      	nop
  401380:	3710      	adds	r7, #16
  401382:	46bd      	mov	sp, r7
  401384:	bd80      	pop	{r7, pc}
  401386:	bf00      	nop
  401388:	00401425 	.word	0x00401425
  40138c:	2000aad8 	.word	0x2000aad8
  401390:	2000a9fc 	.word	0x2000a9fc
  401394:	004003f1 	.word	0x004003f1
  401398:	00401bd9 	.word	0x00401bd9
  40139c:	00401441 	.word	0x00401441
  4013a0:	004005d5 	.word	0x004005d5

004013a4 <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
  4013a4:	b590      	push	{r4, r7, lr}
  4013a6:	b087      	sub	sp, #28
  4013a8:	af04      	add	r7, sp, #16
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle );
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );
  4013aa:	2300      	movs	r3, #0
  4013ac:	9303      	str	r3, [sp, #12]
  4013ae:	2300      	movs	r3, #0
  4013b0:	9302      	str	r3, [sp, #8]
  4013b2:	2300      	movs	r3, #0
  4013b4:	9301      	str	r3, [sp, #4]
  4013b6:	2300      	movs	r3, #0
  4013b8:	9300      	str	r3, [sp, #0]
  4013ba:	2300      	movs	r3, #0
  4013bc:	2282      	movs	r2, #130	; 0x82
  4013be:	4911      	ldr	r1, [pc, #68]	; (401404 <vTaskStartScheduler+0x60>)
  4013c0:	4811      	ldr	r0, [pc, #68]	; (401408 <vTaskStartScheduler+0x64>)
  4013c2:	4c12      	ldr	r4, [pc, #72]	; (40140c <vTaskStartScheduler+0x68>)
  4013c4:	47a0      	blx	r4
  4013c6:	6078      	str	r0, [r7, #4]
	}
	#endif

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
  4013c8:	687b      	ldr	r3, [r7, #4]
  4013ca:	2b01      	cmp	r3, #1
  4013cc:	d102      	bne.n	4013d4 <vTaskStartScheduler+0x30>
		{
			xReturn = xTimerCreateTimerTask();
  4013ce:	4b10      	ldr	r3, [pc, #64]	; (401410 <vTaskStartScheduler+0x6c>)
  4013d0:	4798      	blx	r3
  4013d2:	6078      	str	r0, [r7, #4]
		}
	}
	#endif

	if( xReturn == pdPASS )
  4013d4:	687b      	ldr	r3, [r7, #4]
  4013d6:	2b01      	cmp	r3, #1
  4013d8:	d109      	bne.n	4013ee <vTaskStartScheduler+0x4a>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
  4013da:	4b0e      	ldr	r3, [pc, #56]	; (401414 <vTaskStartScheduler+0x70>)
  4013dc:	4798      	blx	r3

		xSchedulerRunning = pdTRUE;
  4013de:	4b0e      	ldr	r3, [pc, #56]	; (401418 <vTaskStartScheduler+0x74>)
  4013e0:	2201      	movs	r2, #1
  4013e2:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0U;
  4013e4:	4b0d      	ldr	r3, [pc, #52]	; (40141c <vTaskStartScheduler+0x78>)
  4013e6:	2200      	movs	r2, #0
  4013e8:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
  4013ea:	4b0d      	ldr	r3, [pc, #52]	; (401420 <vTaskStartScheduler+0x7c>)
  4013ec:	4798      	blx	r3
			/* Should only reach here if a task calls xTaskEndScheduler(). */
		}
	}

	/* This line will only be reached if the kernel could not be started. */
	configASSERT( xReturn );
  4013ee:	687b      	ldr	r3, [r7, #4]
  4013f0:	2b00      	cmp	r3, #0
  4013f2:	d103      	bne.n	4013fc <vTaskStartScheduler+0x58>
  4013f4:	4b07      	ldr	r3, [pc, #28]	; (401414 <vTaskStartScheduler+0x70>)
  4013f6:	4798      	blx	r3
  4013f8:	bf00      	nop
  4013fa:	e7fd      	b.n	4013f8 <vTaskStartScheduler+0x54>
}
  4013fc:	bf00      	nop
  4013fe:	370c      	adds	r7, #12
  401400:	46bd      	mov	sp, r7
  401402:	bd90      	pop	{r4, r7, pc}
  401404:	0040ec58 	.word	0x0040ec58
  401408:	00401a29 	.word	0x00401a29
  40140c:	00401195 	.word	0x00401195
  401410:	00401e71 	.word	0x00401e71
  401414:	00400639 	.word	0x00400639
  401418:	2000aae4 	.word	0x2000aae4
  40141c:	2000aad8 	.word	0x2000aad8
  401420:	0040057d 	.word	0x0040057d

00401424 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
  401424:	b480      	push	{r7}
  401426:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
  401428:	4b04      	ldr	r3, [pc, #16]	; (40143c <vTaskSuspendAll+0x18>)
  40142a:	681b      	ldr	r3, [r3, #0]
  40142c:	3301      	adds	r3, #1
  40142e:	4a03      	ldr	r2, [pc, #12]	; (40143c <vTaskSuspendAll+0x18>)
  401430:	6013      	str	r3, [r2, #0]
}
  401432:	bf00      	nop
  401434:	46bd      	mov	sp, r7
  401436:	f85d 7b04 	ldr.w	r7, [sp], #4
  40143a:	4770      	bx	lr
  40143c:	2000aae8 	.word	0x2000aae8

00401440 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE != 0  */
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
  401440:	b590      	push	{r4, r7, lr}
  401442:	b083      	sub	sp, #12
  401444:	af00      	add	r7, sp, #0
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
  401446:	2300      	movs	r3, #0
  401448:	607b      	str	r3, [r7, #4]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
  40144a:	4b36      	ldr	r3, [pc, #216]	; (401524 <xTaskResumeAll+0xe4>)
  40144c:	681b      	ldr	r3, [r3, #0]
  40144e:	2b00      	cmp	r3, #0
  401450:	d103      	bne.n	40145a <xTaskResumeAll+0x1a>
  401452:	4b35      	ldr	r3, [pc, #212]	; (401528 <xTaskResumeAll+0xe8>)
  401454:	4798      	blx	r3
  401456:	bf00      	nop
  401458:	e7fd      	b.n	401456 <xTaskResumeAll+0x16>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
  40145a:	4b34      	ldr	r3, [pc, #208]	; (40152c <xTaskResumeAll+0xec>)
  40145c:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
  40145e:	4b31      	ldr	r3, [pc, #196]	; (401524 <xTaskResumeAll+0xe4>)
  401460:	681b      	ldr	r3, [r3, #0]
  401462:	3b01      	subs	r3, #1
  401464:	4a2f      	ldr	r2, [pc, #188]	; (401524 <xTaskResumeAll+0xe4>)
  401466:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  401468:	4b2e      	ldr	r3, [pc, #184]	; (401524 <xTaskResumeAll+0xe4>)
  40146a:	681b      	ldr	r3, [r3, #0]
  40146c:	2b00      	cmp	r3, #0
  40146e:	d152      	bne.n	401516 <xTaskResumeAll+0xd6>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
  401470:	4b2f      	ldr	r3, [pc, #188]	; (401530 <xTaskResumeAll+0xf0>)
  401472:	681b      	ldr	r3, [r3, #0]
  401474:	2b00      	cmp	r3, #0
  401476:	d04e      	beq.n	401516 <xTaskResumeAll+0xd6>
			{
				portBASE_TYPE xYieldRequired = pdFALSE;
  401478:	2300      	movs	r3, #0
  40147a:	603b      	str	r3, [r7, #0]

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
  40147c:	e027      	b.n	4014ce <xTaskResumeAll+0x8e>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
  40147e:	4b2d      	ldr	r3, [pc, #180]	; (401534 <xTaskResumeAll+0xf4>)
  401480:	68db      	ldr	r3, [r3, #12]
  401482:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xEventListItem ) );
  401484:	f104 0318 	add.w	r3, r4, #24
  401488:	4618      	mov	r0, r3
  40148a:	4b2b      	ldr	r3, [pc, #172]	; (401538 <xTaskResumeAll+0xf8>)
  40148c:	4798      	blx	r3
					uxListRemove( &( pxTCB->xGenericListItem ) );
  40148e:	1d23      	adds	r3, r4, #4
  401490:	4618      	mov	r0, r3
  401492:	4b29      	ldr	r3, [pc, #164]	; (401538 <xTaskResumeAll+0xf8>)
  401494:	4798      	blx	r3
					prvAddTaskToReadyQueue( pxTCB );
  401496:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  401498:	4b28      	ldr	r3, [pc, #160]	; (40153c <xTaskResumeAll+0xfc>)
  40149a:	681b      	ldr	r3, [r3, #0]
  40149c:	429a      	cmp	r2, r3
  40149e:	d902      	bls.n	4014a6 <xTaskResumeAll+0x66>
  4014a0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  4014a2:	4a26      	ldr	r2, [pc, #152]	; (40153c <xTaskResumeAll+0xfc>)
  4014a4:	6013      	str	r3, [r2, #0]
  4014a6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  4014a8:	4613      	mov	r3, r2
  4014aa:	009b      	lsls	r3, r3, #2
  4014ac:	4413      	add	r3, r2
  4014ae:	009b      	lsls	r3, r3, #2
  4014b0:	4a23      	ldr	r2, [pc, #140]	; (401540 <xTaskResumeAll+0x100>)
  4014b2:	4413      	add	r3, r2
  4014b4:	1d22      	adds	r2, r4, #4
  4014b6:	4611      	mov	r1, r2
  4014b8:	4618      	mov	r0, r3
  4014ba:	4b22      	ldr	r3, [pc, #136]	; (401544 <xTaskResumeAll+0x104>)
  4014bc:	4798      	blx	r3

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  4014be:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  4014c0:	4b21      	ldr	r3, [pc, #132]	; (401548 <xTaskResumeAll+0x108>)
  4014c2:	681b      	ldr	r3, [r3, #0]
  4014c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4014c6:	429a      	cmp	r2, r3
  4014c8:	d301      	bcc.n	4014ce <xTaskResumeAll+0x8e>
					{
						xYieldRequired = pdTRUE;
  4014ca:	2301      	movs	r3, #1
  4014cc:	603b      	str	r3, [r7, #0]
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
  4014ce:	4b19      	ldr	r3, [pc, #100]	; (401534 <xTaskResumeAll+0xf4>)
  4014d0:	681b      	ldr	r3, [r3, #0]
  4014d2:	2b00      	cmp	r3, #0
  4014d4:	d1d3      	bne.n	40147e <xTaskResumeAll+0x3e>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  4014d6:	4b1d      	ldr	r3, [pc, #116]	; (40154c <xTaskResumeAll+0x10c>)
  4014d8:	681b      	ldr	r3, [r3, #0]
  4014da:	2b00      	cmp	r3, #0
  4014dc:	d00d      	beq.n	4014fa <xTaskResumeAll+0xba>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  4014de:	e006      	b.n	4014ee <xTaskResumeAll+0xae>
					{
						vTaskIncrementTick();
  4014e0:	4b1b      	ldr	r3, [pc, #108]	; (401550 <xTaskResumeAll+0x110>)
  4014e2:	4798      	blx	r3
						--uxMissedTicks;
  4014e4:	4b19      	ldr	r3, [pc, #100]	; (40154c <xTaskResumeAll+0x10c>)
  4014e6:	681b      	ldr	r3, [r3, #0]
  4014e8:	3b01      	subs	r3, #1
  4014ea:	4a18      	ldr	r2, [pc, #96]	; (40154c <xTaskResumeAll+0x10c>)
  4014ec:	6013      	str	r3, [r2, #0]
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  4014ee:	4b17      	ldr	r3, [pc, #92]	; (40154c <xTaskResumeAll+0x10c>)
  4014f0:	681b      	ldr	r3, [r3, #0]
  4014f2:	2b00      	cmp	r3, #0
  4014f4:	d1f4      	bne.n	4014e0 <xTaskResumeAll+0xa0>
					/* As we have processed some ticks it is appropriate to yield
					to ensure the highest priority task that is ready to run is
					the task actually running. */
					#if configUSE_PREEMPTION == 1
					{
						xYieldRequired = pdTRUE;
  4014f6:	2301      	movs	r3, #1
  4014f8:	603b      	str	r3, [r7, #0]
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
  4014fa:	683b      	ldr	r3, [r7, #0]
  4014fc:	2b01      	cmp	r3, #1
  4014fe:	d003      	beq.n	401508 <xTaskResumeAll+0xc8>
  401500:	4b14      	ldr	r3, [pc, #80]	; (401554 <xTaskResumeAll+0x114>)
  401502:	681b      	ldr	r3, [r3, #0]
  401504:	2b01      	cmp	r3, #1
  401506:	d106      	bne.n	401516 <xTaskResumeAll+0xd6>
				{
					xAlreadyYielded = pdTRUE;
  401508:	2301      	movs	r3, #1
  40150a:	607b      	str	r3, [r7, #4]
					xMissedYield = pdFALSE;
  40150c:	4b11      	ldr	r3, [pc, #68]	; (401554 <xTaskResumeAll+0x114>)
  40150e:	2200      	movs	r2, #0
  401510:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
  401512:	4b11      	ldr	r3, [pc, #68]	; (401558 <xTaskResumeAll+0x118>)
  401514:	4798      	blx	r3
				}
			}
		}
	}
	taskEXIT_CRITICAL();
  401516:	4b11      	ldr	r3, [pc, #68]	; (40155c <xTaskResumeAll+0x11c>)
  401518:	4798      	blx	r3

	return xAlreadyYielded;
  40151a:	687b      	ldr	r3, [r7, #4]
}
  40151c:	4618      	mov	r0, r3
  40151e:	370c      	adds	r7, #12
  401520:	46bd      	mov	sp, r7
  401522:	bd90      	pop	{r4, r7, pc}
  401524:	2000aae8 	.word	0x2000aae8
  401528:	00400639 	.word	0x00400639
  40152c:	004005f1 	.word	0x004005f1
  401530:	2000aad4 	.word	0x2000aad4
  401534:	2000aa94 	.word	0x2000aa94
  401538:	004003f1 	.word	0x004003f1
  40153c:	2000aae0 	.word	0x2000aae0
  401540:	2000aa00 	.word	0x2000aa00
  401544:	0040032f 	.word	0x0040032f
  401548:	2000a9fc 	.word	0x2000a9fc
  40154c:	2000aaec 	.word	0x2000aaec
  401550:	0040158d 	.word	0x0040158d
  401554:	2000aaf0 	.word	0x2000aaf0
  401558:	004005d5 	.word	0x004005d5
  40155c:	00400611 	.word	0x00400611

00401560 <xTaskGetTickCount>:
 *----------------------------------------------------------*/



portTickType xTaskGetTickCount( void )
{
  401560:	b580      	push	{r7, lr}
  401562:	b082      	sub	sp, #8
  401564:	af00      	add	r7, sp, #0
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
  401566:	4b06      	ldr	r3, [pc, #24]	; (401580 <xTaskGetTickCount+0x20>)
  401568:	4798      	blx	r3
	{
		xTicks = xTickCount;
  40156a:	4b06      	ldr	r3, [pc, #24]	; (401584 <xTaskGetTickCount+0x24>)
  40156c:	681b      	ldr	r3, [r3, #0]
  40156e:	607b      	str	r3, [r7, #4]
	}
	taskEXIT_CRITICAL();
  401570:	4b05      	ldr	r3, [pc, #20]	; (401588 <xTaskGetTickCount+0x28>)
  401572:	4798      	blx	r3

	return xTicks;
  401574:	687b      	ldr	r3, [r7, #4]
}
  401576:	4618      	mov	r0, r3
  401578:	3708      	adds	r7, #8
  40157a:	46bd      	mov	sp, r7
  40157c:	bd80      	pop	{r7, pc}
  40157e:	bf00      	nop
  401580:	004005f1 	.word	0x004005f1
  401584:	2000aad8 	.word	0x2000aad8
  401588:	00400611 	.word	0x00400611

0040158c <vTaskIncrementTick>:
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
  40158c:	b580      	push	{r7, lr}
  40158e:	b084      	sub	sp, #16
  401590:	af00      	add	r7, sp, #0

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  401592:	4b45      	ldr	r3, [pc, #276]	; (4016a8 <vTaskIncrementTick+0x11c>)
  401594:	681b      	ldr	r3, [r3, #0]
  401596:	2b00      	cmp	r3, #0
  401598:	d17b      	bne.n	401692 <vTaskIncrementTick+0x106>
	{
		++xTickCount;
  40159a:	4b44      	ldr	r3, [pc, #272]	; (4016ac <vTaskIncrementTick+0x120>)
  40159c:	681b      	ldr	r3, [r3, #0]
  40159e:	3301      	adds	r3, #1
  4015a0:	4a42      	ldr	r2, [pc, #264]	; (4016ac <vTaskIncrementTick+0x120>)
  4015a2:	6013      	str	r3, [r2, #0]
		if( xTickCount == ( portTickType ) 0U )
  4015a4:	4b41      	ldr	r3, [pc, #260]	; (4016ac <vTaskIncrementTick+0x120>)
  4015a6:	681b      	ldr	r3, [r3, #0]
  4015a8:	2b00      	cmp	r3, #0
  4015aa:	d12a      	bne.n	401602 <vTaskIncrementTick+0x76>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
  4015ac:	4b40      	ldr	r3, [pc, #256]	; (4016b0 <vTaskIncrementTick+0x124>)
  4015ae:	681b      	ldr	r3, [r3, #0]
  4015b0:	681b      	ldr	r3, [r3, #0]
  4015b2:	2b00      	cmp	r3, #0
  4015b4:	d003      	beq.n	4015be <vTaskIncrementTick+0x32>
  4015b6:	4b3f      	ldr	r3, [pc, #252]	; (4016b4 <vTaskIncrementTick+0x128>)
  4015b8:	4798      	blx	r3
  4015ba:	bf00      	nop
  4015bc:	e7fd      	b.n	4015ba <vTaskIncrementTick+0x2e>

			pxTemp = pxDelayedTaskList;
  4015be:	4b3c      	ldr	r3, [pc, #240]	; (4016b0 <vTaskIncrementTick+0x124>)
  4015c0:	681b      	ldr	r3, [r3, #0]
  4015c2:	60fb      	str	r3, [r7, #12]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
  4015c4:	4b3c      	ldr	r3, [pc, #240]	; (4016b8 <vTaskIncrementTick+0x12c>)
  4015c6:	681b      	ldr	r3, [r3, #0]
  4015c8:	4a39      	ldr	r2, [pc, #228]	; (4016b0 <vTaskIncrementTick+0x124>)
  4015ca:	6013      	str	r3, [r2, #0]
			pxOverflowDelayedTaskList = pxTemp;
  4015cc:	4a3a      	ldr	r2, [pc, #232]	; (4016b8 <vTaskIncrementTick+0x12c>)
  4015ce:	68fb      	ldr	r3, [r7, #12]
  4015d0:	6013      	str	r3, [r2, #0]
			xNumOfOverflows++;
  4015d2:	4b3a      	ldr	r3, [pc, #232]	; (4016bc <vTaskIncrementTick+0x130>)
  4015d4:	681b      	ldr	r3, [r3, #0]
  4015d6:	3301      	adds	r3, #1
  4015d8:	4a38      	ldr	r2, [pc, #224]	; (4016bc <vTaskIncrementTick+0x130>)
  4015da:	6013      	str	r3, [r2, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  4015dc:	4b34      	ldr	r3, [pc, #208]	; (4016b0 <vTaskIncrementTick+0x124>)
  4015de:	681b      	ldr	r3, [r3, #0]
  4015e0:	681b      	ldr	r3, [r3, #0]
  4015e2:	2b00      	cmp	r3, #0
  4015e4:	d104      	bne.n	4015f0 <vTaskIncrementTick+0x64>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
  4015e6:	4b36      	ldr	r3, [pc, #216]	; (4016c0 <vTaskIncrementTick+0x134>)
  4015e8:	f04f 32ff 	mov.w	r2, #4294967295
  4015ec:	601a      	str	r2, [r3, #0]
  4015ee:	e008      	b.n	401602 <vTaskIncrementTick+0x76>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  4015f0:	4b2f      	ldr	r3, [pc, #188]	; (4016b0 <vTaskIncrementTick+0x124>)
  4015f2:	681b      	ldr	r3, [r3, #0]
  4015f4:	68db      	ldr	r3, [r3, #12]
  4015f6:	68db      	ldr	r3, [r3, #12]
  4015f8:	60bb      	str	r3, [r7, #8]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  4015fa:	68bb      	ldr	r3, [r7, #8]
  4015fc:	685b      	ldr	r3, [r3, #4]
  4015fe:	4a30      	ldr	r2, [pc, #192]	; (4016c0 <vTaskIncrementTick+0x134>)
  401600:	6013      	str	r3, [r2, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
  401602:	4b2a      	ldr	r3, [pc, #168]	; (4016ac <vTaskIncrementTick+0x120>)
  401604:	681a      	ldr	r2, [r3, #0]
  401606:	4b2e      	ldr	r3, [pc, #184]	; (4016c0 <vTaskIncrementTick+0x134>)
  401608:	681b      	ldr	r3, [r3, #0]
  40160a:	429a      	cmp	r2, r3
  40160c:	d347      	bcc.n	40169e <vTaskIncrementTick+0x112>
  40160e:	4b28      	ldr	r3, [pc, #160]	; (4016b0 <vTaskIncrementTick+0x124>)
  401610:	681b      	ldr	r3, [r3, #0]
  401612:	681b      	ldr	r3, [r3, #0]
  401614:	2b00      	cmp	r3, #0
  401616:	d104      	bne.n	401622 <vTaskIncrementTick+0x96>
  401618:	4b29      	ldr	r3, [pc, #164]	; (4016c0 <vTaskIncrementTick+0x134>)
  40161a:	f04f 32ff 	mov.w	r2, #4294967295
  40161e:	601a      	str	r2, [r3, #0]
  401620:	e03d      	b.n	40169e <vTaskIncrementTick+0x112>
  401622:	4b23      	ldr	r3, [pc, #140]	; (4016b0 <vTaskIncrementTick+0x124>)
  401624:	681b      	ldr	r3, [r3, #0]
  401626:	68db      	ldr	r3, [r3, #12]
  401628:	68db      	ldr	r3, [r3, #12]
  40162a:	60bb      	str	r3, [r7, #8]
  40162c:	68bb      	ldr	r3, [r7, #8]
  40162e:	685b      	ldr	r3, [r3, #4]
  401630:	607b      	str	r3, [r7, #4]
  401632:	4b1e      	ldr	r3, [pc, #120]	; (4016ac <vTaskIncrementTick+0x120>)
  401634:	681a      	ldr	r2, [r3, #0]
  401636:	687b      	ldr	r3, [r7, #4]
  401638:	429a      	cmp	r2, r3
  40163a:	d203      	bcs.n	401644 <vTaskIncrementTick+0xb8>
  40163c:	4a20      	ldr	r2, [pc, #128]	; (4016c0 <vTaskIncrementTick+0x134>)
  40163e:	687b      	ldr	r3, [r7, #4]
  401640:	6013      	str	r3, [r2, #0]
  401642:	e02c      	b.n	40169e <vTaskIncrementTick+0x112>
  401644:	68bb      	ldr	r3, [r7, #8]
  401646:	3304      	adds	r3, #4
  401648:	4618      	mov	r0, r3
  40164a:	4b1e      	ldr	r3, [pc, #120]	; (4016c4 <vTaskIncrementTick+0x138>)
  40164c:	4798      	blx	r3
  40164e:	68bb      	ldr	r3, [r7, #8]
  401650:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401652:	2b00      	cmp	r3, #0
  401654:	d004      	beq.n	401660 <vTaskIncrementTick+0xd4>
  401656:	68bb      	ldr	r3, [r7, #8]
  401658:	3318      	adds	r3, #24
  40165a:	4618      	mov	r0, r3
  40165c:	4b19      	ldr	r3, [pc, #100]	; (4016c4 <vTaskIncrementTick+0x138>)
  40165e:	4798      	blx	r3
  401660:	68bb      	ldr	r3, [r7, #8]
  401662:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  401664:	4b18      	ldr	r3, [pc, #96]	; (4016c8 <vTaskIncrementTick+0x13c>)
  401666:	681b      	ldr	r3, [r3, #0]
  401668:	429a      	cmp	r2, r3
  40166a:	d903      	bls.n	401674 <vTaskIncrementTick+0xe8>
  40166c:	68bb      	ldr	r3, [r7, #8]
  40166e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401670:	4a15      	ldr	r2, [pc, #84]	; (4016c8 <vTaskIncrementTick+0x13c>)
  401672:	6013      	str	r3, [r2, #0]
  401674:	68bb      	ldr	r3, [r7, #8]
  401676:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  401678:	4613      	mov	r3, r2
  40167a:	009b      	lsls	r3, r3, #2
  40167c:	4413      	add	r3, r2
  40167e:	009b      	lsls	r3, r3, #2
  401680:	4a12      	ldr	r2, [pc, #72]	; (4016cc <vTaskIncrementTick+0x140>)
  401682:	441a      	add	r2, r3
  401684:	68bb      	ldr	r3, [r7, #8]
  401686:	3304      	adds	r3, #4
  401688:	4619      	mov	r1, r3
  40168a:	4610      	mov	r0, r2
  40168c:	4b10      	ldr	r3, [pc, #64]	; (4016d0 <vTaskIncrementTick+0x144>)
  40168e:	4798      	blx	r3
  401690:	e7bd      	b.n	40160e <vTaskIncrementTick+0x82>
	}
	else
	{
		++uxMissedTicks;
  401692:	4b10      	ldr	r3, [pc, #64]	; (4016d4 <vTaskIncrementTick+0x148>)
  401694:	681b      	ldr	r3, [r3, #0]
  401696:	3301      	adds	r3, #1
  401698:	4a0e      	ldr	r2, [pc, #56]	; (4016d4 <vTaskIncrementTick+0x148>)
  40169a:	6013      	str	r3, [r2, #0]
		{
			vApplicationTickHook();
		}
	}
	#endif
}
  40169c:	e7ff      	b.n	40169e <vTaskIncrementTick+0x112>
  40169e:	bf00      	nop
  4016a0:	3710      	adds	r7, #16
  4016a2:	46bd      	mov	sp, r7
  4016a4:	bd80      	pop	{r7, pc}
  4016a6:	bf00      	nop
  4016a8:	2000aae8 	.word	0x2000aae8
  4016ac:	2000aad8 	.word	0x2000aad8
  4016b0:	2000aa8c 	.word	0x2000aa8c
  4016b4:	00400639 	.word	0x00400639
  4016b8:	2000aa90 	.word	0x2000aa90
  4016bc:	2000aaf4 	.word	0x2000aaf4
  4016c0:	20000014 	.word	0x20000014
  4016c4:	004003f1 	.word	0x004003f1
  4016c8:	2000aae0 	.word	0x2000aae0
  4016cc:	2000aa00 	.word	0x2000aa00
  4016d0:	0040032f 	.word	0x0040032f
  4016d4:	2000aaec 	.word	0x2000aaec

004016d8 <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
  4016d8:	b580      	push	{r7, lr}
  4016da:	b082      	sub	sp, #8
  4016dc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
  4016de:	4b21      	ldr	r3, [pc, #132]	; (401764 <vTaskSwitchContext+0x8c>)
  4016e0:	681b      	ldr	r3, [r3, #0]
  4016e2:	2b00      	cmp	r3, #0
  4016e4:	d010      	beq.n	401708 <vTaskSwitchContext+0x30>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
  4016e6:	4b20      	ldr	r3, [pc, #128]	; (401768 <vTaskSwitchContext+0x90>)
  4016e8:	2201      	movs	r2, #1
  4016ea:	601a      	str	r2, [r3, #0]

		taskSELECT_HIGHEST_PRIORITY_TASK();

		traceTASK_SWITCHED_IN();
	}
}
  4016ec:	e035      	b.n	40175a <vTaskSwitchContext+0x82>
		taskSELECT_HIGHEST_PRIORITY_TASK();
  4016ee:	4b1f      	ldr	r3, [pc, #124]	; (40176c <vTaskSwitchContext+0x94>)
  4016f0:	681b      	ldr	r3, [r3, #0]
  4016f2:	2b00      	cmp	r3, #0
  4016f4:	d103      	bne.n	4016fe <vTaskSwitchContext+0x26>
  4016f6:	4b1e      	ldr	r3, [pc, #120]	; (401770 <vTaskSwitchContext+0x98>)
  4016f8:	4798      	blx	r3
  4016fa:	bf00      	nop
  4016fc:	e7fd      	b.n	4016fa <vTaskSwitchContext+0x22>
  4016fe:	4b1b      	ldr	r3, [pc, #108]	; (40176c <vTaskSwitchContext+0x94>)
  401700:	681b      	ldr	r3, [r3, #0]
  401702:	3b01      	subs	r3, #1
  401704:	4a19      	ldr	r2, [pc, #100]	; (40176c <vTaskSwitchContext+0x94>)
  401706:	6013      	str	r3, [r2, #0]
  401708:	4b18      	ldr	r3, [pc, #96]	; (40176c <vTaskSwitchContext+0x94>)
  40170a:	681a      	ldr	r2, [r3, #0]
  40170c:	4919      	ldr	r1, [pc, #100]	; (401774 <vTaskSwitchContext+0x9c>)
  40170e:	4613      	mov	r3, r2
  401710:	009b      	lsls	r3, r3, #2
  401712:	4413      	add	r3, r2
  401714:	009b      	lsls	r3, r3, #2
  401716:	440b      	add	r3, r1
  401718:	681b      	ldr	r3, [r3, #0]
  40171a:	2b00      	cmp	r3, #0
  40171c:	d0e7      	beq.n	4016ee <vTaskSwitchContext+0x16>
  40171e:	4b13      	ldr	r3, [pc, #76]	; (40176c <vTaskSwitchContext+0x94>)
  401720:	681a      	ldr	r2, [r3, #0]
  401722:	4613      	mov	r3, r2
  401724:	009b      	lsls	r3, r3, #2
  401726:	4413      	add	r3, r2
  401728:	009b      	lsls	r3, r3, #2
  40172a:	4a12      	ldr	r2, [pc, #72]	; (401774 <vTaskSwitchContext+0x9c>)
  40172c:	4413      	add	r3, r2
  40172e:	607b      	str	r3, [r7, #4]
  401730:	687b      	ldr	r3, [r7, #4]
  401732:	685b      	ldr	r3, [r3, #4]
  401734:	685a      	ldr	r2, [r3, #4]
  401736:	687b      	ldr	r3, [r7, #4]
  401738:	605a      	str	r2, [r3, #4]
  40173a:	687b      	ldr	r3, [r7, #4]
  40173c:	685a      	ldr	r2, [r3, #4]
  40173e:	687b      	ldr	r3, [r7, #4]
  401740:	3308      	adds	r3, #8
  401742:	429a      	cmp	r2, r3
  401744:	d104      	bne.n	401750 <vTaskSwitchContext+0x78>
  401746:	687b      	ldr	r3, [r7, #4]
  401748:	685b      	ldr	r3, [r3, #4]
  40174a:	685a      	ldr	r2, [r3, #4]
  40174c:	687b      	ldr	r3, [r7, #4]
  40174e:	605a      	str	r2, [r3, #4]
  401750:	687b      	ldr	r3, [r7, #4]
  401752:	685b      	ldr	r3, [r3, #4]
  401754:	68db      	ldr	r3, [r3, #12]
  401756:	4a08      	ldr	r2, [pc, #32]	; (401778 <vTaskSwitchContext+0xa0>)
  401758:	6013      	str	r3, [r2, #0]
}
  40175a:	bf00      	nop
  40175c:	3708      	adds	r7, #8
  40175e:	46bd      	mov	sp, r7
  401760:	bd80      	pop	{r7, pc}
  401762:	bf00      	nop
  401764:	2000aae8 	.word	0x2000aae8
  401768:	2000aaf0 	.word	0x2000aaf0
  40176c:	2000aae0 	.word	0x2000aae0
  401770:	00400639 	.word	0x00400639
  401774:	2000aa00 	.word	0x2000aa00
  401778:	2000a9fc 	.word	0x2000a9fc

0040177c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
  40177c:	b580      	push	{r7, lr}
  40177e:	b084      	sub	sp, #16
  401780:	af00      	add	r7, sp, #0
  401782:	6078      	str	r0, [r7, #4]
  401784:	6039      	str	r1, [r7, #0]
portTickType xTimeToWake;

	configASSERT( pxEventList );
  401786:	687b      	ldr	r3, [r7, #4]
  401788:	2b00      	cmp	r3, #0
  40178a:	d103      	bne.n	401794 <vTaskPlaceOnEventList+0x18>
  40178c:	4b14      	ldr	r3, [pc, #80]	; (4017e0 <vTaskPlaceOnEventList+0x64>)
  40178e:	4798      	blx	r3
  401790:	bf00      	nop
  401792:	e7fd      	b.n	401790 <vTaskPlaceOnEventList+0x14>
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
  401794:	4b13      	ldr	r3, [pc, #76]	; (4017e4 <vTaskPlaceOnEventList+0x68>)
  401796:	681b      	ldr	r3, [r3, #0]
  401798:	3318      	adds	r3, #24
  40179a:	4619      	mov	r1, r3
  40179c:	6878      	ldr	r0, [r7, #4]
  40179e:	4b12      	ldr	r3, [pc, #72]	; (4017e8 <vTaskPlaceOnEventList+0x6c>)
  4017a0:	4798      	blx	r3

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  4017a2:	4b10      	ldr	r3, [pc, #64]	; (4017e4 <vTaskPlaceOnEventList+0x68>)
  4017a4:	681b      	ldr	r3, [r3, #0]
  4017a6:	3304      	adds	r3, #4
  4017a8:	4618      	mov	r0, r3
  4017aa:	4b10      	ldr	r3, [pc, #64]	; (4017ec <vTaskPlaceOnEventList+0x70>)
  4017ac:	4798      	blx	r3
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
  4017ae:	683b      	ldr	r3, [r7, #0]
  4017b0:	f1b3 3fff 	cmp.w	r3, #4294967295
  4017b4:	d107      	bne.n	4017c6 <vTaskPlaceOnEventList+0x4a>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  4017b6:	4b0b      	ldr	r3, [pc, #44]	; (4017e4 <vTaskPlaceOnEventList+0x68>)
  4017b8:	681b      	ldr	r3, [r3, #0]
  4017ba:	3304      	adds	r3, #4
  4017bc:	4619      	mov	r1, r3
  4017be:	480c      	ldr	r0, [pc, #48]	; (4017f0 <vTaskPlaceOnEventList+0x74>)
  4017c0:	4b0c      	ldr	r3, [pc, #48]	; (4017f4 <vTaskPlaceOnEventList+0x78>)
  4017c2:	4798      	blx	r3
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
			prvAddCurrentTaskToDelayedList( xTimeToWake );
	}
	#endif
}
  4017c4:	e007      	b.n	4017d6 <vTaskPlaceOnEventList+0x5a>
			xTimeToWake = xTickCount + xTicksToWait;
  4017c6:	4b0c      	ldr	r3, [pc, #48]	; (4017f8 <vTaskPlaceOnEventList+0x7c>)
  4017c8:	681a      	ldr	r2, [r3, #0]
  4017ca:	683b      	ldr	r3, [r7, #0]
  4017cc:	4413      	add	r3, r2
  4017ce:	60fb      	str	r3, [r7, #12]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  4017d0:	68f8      	ldr	r0, [r7, #12]
  4017d2:	4b0a      	ldr	r3, [pc, #40]	; (4017fc <vTaskPlaceOnEventList+0x80>)
  4017d4:	4798      	blx	r3
}
  4017d6:	bf00      	nop
  4017d8:	3710      	adds	r7, #16
  4017da:	46bd      	mov	sp, r7
  4017dc:	bd80      	pop	{r7, pc}
  4017de:	bf00      	nop
  4017e0:	00400639 	.word	0x00400639
  4017e4:	2000a9fc 	.word	0x2000a9fc
  4017e8:	0040037f 	.word	0x0040037f
  4017ec:	004003f1 	.word	0x004003f1
  4017f0:	2000aac0 	.word	0x2000aac0
  4017f4:	0040032f 	.word	0x0040032f
  4017f8:	2000aad8 	.word	0x2000aad8
  4017fc:	00401bd9 	.word	0x00401bd9

00401800 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( const xList * const pxEventList, portTickType xTicksToWait )
	{
  401800:	b580      	push	{r7, lr}
  401802:	b084      	sub	sp, #16
  401804:	af00      	add	r7, sp, #0
  401806:	6078      	str	r0, [r7, #4]
  401808:	6039      	str	r1, [r7, #0]
	portTickType xTimeToWake;

		configASSERT( pxEventList );
  40180a:	687b      	ldr	r3, [r7, #4]
  40180c:	2b00      	cmp	r3, #0
  40180e:	d103      	bne.n	401818 <vTaskPlaceOnEventListRestricted+0x18>
  401810:	4b0e      	ldr	r3, [pc, #56]	; (40184c <vTaskPlaceOnEventListRestricted+0x4c>)
  401812:	4798      	blx	r3
  401814:	bf00      	nop
  401816:	e7fd      	b.n	401814 <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
  401818:	4b0d      	ldr	r3, [pc, #52]	; (401850 <vTaskPlaceOnEventListRestricted+0x50>)
  40181a:	681b      	ldr	r3, [r3, #0]
  40181c:	3318      	adds	r3, #24
  40181e:	4619      	mov	r1, r3
  401820:	6878      	ldr	r0, [r7, #4]
  401822:	4b0c      	ldr	r3, [pc, #48]	; (401854 <vTaskPlaceOnEventListRestricted+0x54>)
  401824:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  401826:	4b0a      	ldr	r3, [pc, #40]	; (401850 <vTaskPlaceOnEventListRestricted+0x50>)
  401828:	681b      	ldr	r3, [r3, #0]
  40182a:	3304      	adds	r3, #4
  40182c:	4618      	mov	r0, r3
  40182e:	4b0a      	ldr	r3, [pc, #40]	; (401858 <vTaskPlaceOnEventListRestricted+0x58>)
  401830:	4798      	blx	r3
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
  401832:	4b0a      	ldr	r3, [pc, #40]	; (40185c <vTaskPlaceOnEventListRestricted+0x5c>)
  401834:	681a      	ldr	r2, [r3, #0]
  401836:	683b      	ldr	r3, [r7, #0]
  401838:	4413      	add	r3, r2
  40183a:	60fb      	str	r3, [r7, #12]
		
		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
  40183c:	68f8      	ldr	r0, [r7, #12]
  40183e:	4b08      	ldr	r3, [pc, #32]	; (401860 <vTaskPlaceOnEventListRestricted+0x60>)
  401840:	4798      	blx	r3
	}
  401842:	bf00      	nop
  401844:	3710      	adds	r7, #16
  401846:	46bd      	mov	sp, r7
  401848:	bd80      	pop	{r7, pc}
  40184a:	bf00      	nop
  40184c:	00400639 	.word	0x00400639
  401850:	2000a9fc 	.word	0x2000a9fc
  401854:	0040032f 	.word	0x0040032f
  401858:	004003f1 	.word	0x004003f1
  40185c:	2000aad8 	.word	0x2000aad8
  401860:	00401bd9 	.word	0x00401bd9

00401864 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
  401864:	b580      	push	{r7, lr}
  401866:	b084      	sub	sp, #16
  401868:	af00      	add	r7, sp, #0
  40186a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  40186c:	687b      	ldr	r3, [r7, #4]
  40186e:	68db      	ldr	r3, [r3, #12]
  401870:	68db      	ldr	r3, [r3, #12]
  401872:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
  401874:	68bb      	ldr	r3, [r7, #8]
  401876:	2b00      	cmp	r3, #0
  401878:	d103      	bne.n	401882 <xTaskRemoveFromEventList+0x1e>
  40187a:	4b21      	ldr	r3, [pc, #132]	; (401900 <xTaskRemoveFromEventList+0x9c>)
  40187c:	4798      	blx	r3
  40187e:	bf00      	nop
  401880:	e7fd      	b.n	40187e <xTaskRemoveFromEventList+0x1a>
	uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  401882:	68bb      	ldr	r3, [r7, #8]
  401884:	3318      	adds	r3, #24
  401886:	4618      	mov	r0, r3
  401888:	4b1e      	ldr	r3, [pc, #120]	; (401904 <xTaskRemoveFromEventList+0xa0>)
  40188a:	4798      	blx	r3

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  40188c:	4b1e      	ldr	r3, [pc, #120]	; (401908 <xTaskRemoveFromEventList+0xa4>)
  40188e:	681b      	ldr	r3, [r3, #0]
  401890:	2b00      	cmp	r3, #0
  401892:	d11d      	bne.n	4018d0 <xTaskRemoveFromEventList+0x6c>
	{
		uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  401894:	68bb      	ldr	r3, [r7, #8]
  401896:	3304      	adds	r3, #4
  401898:	4618      	mov	r0, r3
  40189a:	4b1a      	ldr	r3, [pc, #104]	; (401904 <xTaskRemoveFromEventList+0xa0>)
  40189c:	4798      	blx	r3
		prvAddTaskToReadyQueue( pxUnblockedTCB );
  40189e:	68bb      	ldr	r3, [r7, #8]
  4018a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4018a2:	4b1a      	ldr	r3, [pc, #104]	; (40190c <xTaskRemoveFromEventList+0xa8>)
  4018a4:	681b      	ldr	r3, [r3, #0]
  4018a6:	429a      	cmp	r2, r3
  4018a8:	d903      	bls.n	4018b2 <xTaskRemoveFromEventList+0x4e>
  4018aa:	68bb      	ldr	r3, [r7, #8]
  4018ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4018ae:	4a17      	ldr	r2, [pc, #92]	; (40190c <xTaskRemoveFromEventList+0xa8>)
  4018b0:	6013      	str	r3, [r2, #0]
  4018b2:	68bb      	ldr	r3, [r7, #8]
  4018b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4018b6:	4613      	mov	r3, r2
  4018b8:	009b      	lsls	r3, r3, #2
  4018ba:	4413      	add	r3, r2
  4018bc:	009b      	lsls	r3, r3, #2
  4018be:	4a14      	ldr	r2, [pc, #80]	; (401910 <xTaskRemoveFromEventList+0xac>)
  4018c0:	441a      	add	r2, r3
  4018c2:	68bb      	ldr	r3, [r7, #8]
  4018c4:	3304      	adds	r3, #4
  4018c6:	4619      	mov	r1, r3
  4018c8:	4610      	mov	r0, r2
  4018ca:	4b12      	ldr	r3, [pc, #72]	; (401914 <xTaskRemoveFromEventList+0xb0>)
  4018cc:	4798      	blx	r3
  4018ce:	e005      	b.n	4018dc <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  4018d0:	68bb      	ldr	r3, [r7, #8]
  4018d2:	3318      	adds	r3, #24
  4018d4:	4619      	mov	r1, r3
  4018d6:	4810      	ldr	r0, [pc, #64]	; (401918 <xTaskRemoveFromEventList+0xb4>)
  4018d8:	4b0e      	ldr	r3, [pc, #56]	; (401914 <xTaskRemoveFromEventList+0xb0>)
  4018da:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
  4018dc:	68bb      	ldr	r3, [r7, #8]
  4018de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4018e0:	4b0e      	ldr	r3, [pc, #56]	; (40191c <xTaskRemoveFromEventList+0xb8>)
  4018e2:	681b      	ldr	r3, [r3, #0]
  4018e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4018e6:	429a      	cmp	r2, r3
  4018e8:	d302      	bcc.n	4018f0 <xTaskRemoveFromEventList+0x8c>
	{
		/* Return true if the task removed from the event list has
		a higher priority than the calling task.  This allows
		the calling task to know if it should force a context
		switch now. */
		xReturn = pdTRUE;
  4018ea:	2301      	movs	r3, #1
  4018ec:	60fb      	str	r3, [r7, #12]
  4018ee:	e001      	b.n	4018f4 <xTaskRemoveFromEventList+0x90>
	}
	else
	{
		xReturn = pdFALSE;
  4018f0:	2300      	movs	r3, #0
  4018f2:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
  4018f4:	68fb      	ldr	r3, [r7, #12]
}
  4018f6:	4618      	mov	r0, r3
  4018f8:	3710      	adds	r7, #16
  4018fa:	46bd      	mov	sp, r7
  4018fc:	bd80      	pop	{r7, pc}
  4018fe:	bf00      	nop
  401900:	00400639 	.word	0x00400639
  401904:	004003f1 	.word	0x004003f1
  401908:	2000aae8 	.word	0x2000aae8
  40190c:	2000aae0 	.word	0x2000aae0
  401910:	2000aa00 	.word	0x2000aa00
  401914:	0040032f 	.word	0x0040032f
  401918:	2000aa94 	.word	0x2000aa94
  40191c:	2000a9fc 	.word	0x2000a9fc

00401920 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
  401920:	b580      	push	{r7, lr}
  401922:	b082      	sub	sp, #8
  401924:	af00      	add	r7, sp, #0
  401926:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
  401928:	687b      	ldr	r3, [r7, #4]
  40192a:	2b00      	cmp	r3, #0
  40192c:	d103      	bne.n	401936 <vTaskSetTimeOutState+0x16>
  40192e:	4b08      	ldr	r3, [pc, #32]	; (401950 <vTaskSetTimeOutState+0x30>)
  401930:	4798      	blx	r3
  401932:	bf00      	nop
  401934:	e7fd      	b.n	401932 <vTaskSetTimeOutState+0x12>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  401936:	4b07      	ldr	r3, [pc, #28]	; (401954 <vTaskSetTimeOutState+0x34>)
  401938:	681a      	ldr	r2, [r3, #0]
  40193a:	687b      	ldr	r3, [r7, #4]
  40193c:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  40193e:	4b06      	ldr	r3, [pc, #24]	; (401958 <vTaskSetTimeOutState+0x38>)
  401940:	681a      	ldr	r2, [r3, #0]
  401942:	687b      	ldr	r3, [r7, #4]
  401944:	605a      	str	r2, [r3, #4]
}
  401946:	bf00      	nop
  401948:	3708      	adds	r7, #8
  40194a:	46bd      	mov	sp, r7
  40194c:	bd80      	pop	{r7, pc}
  40194e:	bf00      	nop
  401950:	00400639 	.word	0x00400639
  401954:	2000aaf4 	.word	0x2000aaf4
  401958:	2000aad8 	.word	0x2000aad8

0040195c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
  40195c:	b580      	push	{r7, lr}
  40195e:	b084      	sub	sp, #16
  401960:	af00      	add	r7, sp, #0
  401962:	6078      	str	r0, [r7, #4]
  401964:	6039      	str	r1, [r7, #0]
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
  401966:	687b      	ldr	r3, [r7, #4]
  401968:	2b00      	cmp	r3, #0
  40196a:	d103      	bne.n	401974 <xTaskCheckForTimeOut+0x18>
  40196c:	4b22      	ldr	r3, [pc, #136]	; (4019f8 <xTaskCheckForTimeOut+0x9c>)
  40196e:	4798      	blx	r3
  401970:	bf00      	nop
  401972:	e7fd      	b.n	401970 <xTaskCheckForTimeOut+0x14>
	configASSERT( pxTicksToWait );
  401974:	683b      	ldr	r3, [r7, #0]
  401976:	2b00      	cmp	r3, #0
  401978:	d103      	bne.n	401982 <xTaskCheckForTimeOut+0x26>
  40197a:	4b1f      	ldr	r3, [pc, #124]	; (4019f8 <xTaskCheckForTimeOut+0x9c>)
  40197c:	4798      	blx	r3
  40197e:	bf00      	nop
  401980:	e7fd      	b.n	40197e <xTaskCheckForTimeOut+0x22>

	taskENTER_CRITICAL();
  401982:	4b1e      	ldr	r3, [pc, #120]	; (4019fc <xTaskCheckForTimeOut+0xa0>)
  401984:	4798      	blx	r3
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
  401986:	683b      	ldr	r3, [r7, #0]
  401988:	681b      	ldr	r3, [r3, #0]
  40198a:	f1b3 3fff 	cmp.w	r3, #4294967295
  40198e:	d102      	bne.n	401996 <xTaskCheckForTimeOut+0x3a>
			{
				xReturn = pdFALSE;
  401990:	2300      	movs	r3, #0
  401992:	60fb      	str	r3, [r7, #12]
  401994:	e029      	b.n	4019ea <xTaskCheckForTimeOut+0x8e>
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
  401996:	687b      	ldr	r3, [r7, #4]
  401998:	681a      	ldr	r2, [r3, #0]
  40199a:	4b19      	ldr	r3, [pc, #100]	; (401a00 <xTaskCheckForTimeOut+0xa4>)
  40199c:	681b      	ldr	r3, [r3, #0]
  40199e:	429a      	cmp	r2, r3
  4019a0:	d008      	beq.n	4019b4 <xTaskCheckForTimeOut+0x58>
  4019a2:	687b      	ldr	r3, [r7, #4]
  4019a4:	685a      	ldr	r2, [r3, #4]
  4019a6:	4b17      	ldr	r3, [pc, #92]	; (401a04 <xTaskCheckForTimeOut+0xa8>)
  4019a8:	681b      	ldr	r3, [r3, #0]
  4019aa:	429a      	cmp	r2, r3
  4019ac:	d802      	bhi.n	4019b4 <xTaskCheckForTimeOut+0x58>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
  4019ae:	2301      	movs	r3, #1
  4019b0:	60fb      	str	r3, [r7, #12]
  4019b2:	e01a      	b.n	4019ea <xTaskCheckForTimeOut+0x8e>
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
  4019b4:	4b13      	ldr	r3, [pc, #76]	; (401a04 <xTaskCheckForTimeOut+0xa8>)
  4019b6:	681a      	ldr	r2, [r3, #0]
  4019b8:	687b      	ldr	r3, [r7, #4]
  4019ba:	685b      	ldr	r3, [r3, #4]
  4019bc:	1ad2      	subs	r2, r2, r3
  4019be:	683b      	ldr	r3, [r7, #0]
  4019c0:	681b      	ldr	r3, [r3, #0]
  4019c2:	429a      	cmp	r2, r3
  4019c4:	d20f      	bcs.n	4019e6 <xTaskCheckForTimeOut+0x8a>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
  4019c6:	4b0f      	ldr	r3, [pc, #60]	; (401a04 <xTaskCheckForTimeOut+0xa8>)
  4019c8:	681a      	ldr	r2, [r3, #0]
  4019ca:	687b      	ldr	r3, [r7, #4]
  4019cc:	685b      	ldr	r3, [r3, #4]
  4019ce:	1ad3      	subs	r3, r2, r3
  4019d0:	683a      	ldr	r2, [r7, #0]
  4019d2:	6812      	ldr	r2, [r2, #0]
  4019d4:	1ad2      	subs	r2, r2, r3
  4019d6:	683b      	ldr	r3, [r7, #0]
  4019d8:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
  4019da:	6878      	ldr	r0, [r7, #4]
  4019dc:	4b0a      	ldr	r3, [pc, #40]	; (401a08 <xTaskCheckForTimeOut+0xac>)
  4019de:	4798      	blx	r3
			xReturn = pdFALSE;
  4019e0:	2300      	movs	r3, #0
  4019e2:	60fb      	str	r3, [r7, #12]
  4019e4:	e001      	b.n	4019ea <xTaskCheckForTimeOut+0x8e>
		}
		else
		{
			xReturn = pdTRUE;
  4019e6:	2301      	movs	r3, #1
  4019e8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
  4019ea:	4b08      	ldr	r3, [pc, #32]	; (401a0c <xTaskCheckForTimeOut+0xb0>)
  4019ec:	4798      	blx	r3

	return xReturn;
  4019ee:	68fb      	ldr	r3, [r7, #12]
}
  4019f0:	4618      	mov	r0, r3
  4019f2:	3710      	adds	r7, #16
  4019f4:	46bd      	mov	sp, r7
  4019f6:	bd80      	pop	{r7, pc}
  4019f8:	00400639 	.word	0x00400639
  4019fc:	004005f1 	.word	0x004005f1
  401a00:	2000aaf4 	.word	0x2000aaf4
  401a04:	2000aad8 	.word	0x2000aad8
  401a08:	00401921 	.word	0x00401921
  401a0c:	00400611 	.word	0x00400611

00401a10 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
  401a10:	b480      	push	{r7}
  401a12:	af00      	add	r7, sp, #0
	xMissedYield = pdTRUE;
  401a14:	4b03      	ldr	r3, [pc, #12]	; (401a24 <vTaskMissedYield+0x14>)
  401a16:	2201      	movs	r2, #1
  401a18:	601a      	str	r2, [r3, #0]
}
  401a1a:	bf00      	nop
  401a1c:	46bd      	mov	sp, r7
  401a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a22:	4770      	bx	lr
  401a24:	2000aaf0 	.word	0x2000aaf0

00401a28 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
  401a28:	b580      	push	{r7, lr}
  401a2a:	b082      	sub	sp, #8
  401a2c:	af00      	add	r7, sp, #0
  401a2e:	6078      	str	r0, [r7, #4]
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
  401a30:	4b04      	ldr	r3, [pc, #16]	; (401a44 <prvIdleTask+0x1c>)
  401a32:	4798      	blx	r3

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
  401a34:	4b04      	ldr	r3, [pc, #16]	; (401a48 <prvIdleTask+0x20>)
  401a36:	681b      	ldr	r3, [r3, #0]
  401a38:	2b01      	cmp	r3, #1
  401a3a:	d9f9      	bls.n	401a30 <prvIdleTask+0x8>
			{
				taskYIELD();
  401a3c:	4b03      	ldr	r3, [pc, #12]	; (401a4c <prvIdleTask+0x24>)
  401a3e:	4798      	blx	r3
		prvCheckTasksWaitingTermination();
  401a40:	e7f6      	b.n	401a30 <prvIdleTask+0x8>
  401a42:	bf00      	nop
  401a44:	00401b49 	.word	0x00401b49
  401a48:	2000aa00 	.word	0x2000aa00
  401a4c:	004005d5 	.word	0x004005d5

00401a50 <prvInitialiseTCBVariables>:
 *----------------------------------------------------------*/



static void prvInitialiseTCBVariables( tskTCB *pxTCB, const signed char * const pcName, unsigned portBASE_TYPE uxPriority, const xMemoryRegion * const xRegions, unsigned short usStackDepth )
{
  401a50:	b580      	push	{r7, lr}
  401a52:	b084      	sub	sp, #16
  401a54:	af00      	add	r7, sp, #0
  401a56:	60f8      	str	r0, [r7, #12]
  401a58:	60b9      	str	r1, [r7, #8]
  401a5a:	607a      	str	r2, [r7, #4]
  401a5c:	603b      	str	r3, [r7, #0]
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
  401a5e:	68fb      	ldr	r3, [r7, #12]
  401a60:	3334      	adds	r3, #52	; 0x34
  401a62:	220a      	movs	r2, #10
  401a64:	68b9      	ldr	r1, [r7, #8]
  401a66:	4618      	mov	r0, r3
  401a68:	4b14      	ldr	r3, [pc, #80]	; (401abc <prvInitialiseTCBVariables+0x6c>)
  401a6a:	4798      	blx	r3
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
  401a6c:	68fb      	ldr	r3, [r7, #12]
  401a6e:	2200      	movs	r2, #0
  401a70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= configMAX_PRIORITIES )
  401a74:	687b      	ldr	r3, [r7, #4]
  401a76:	2b04      	cmp	r3, #4
  401a78:	d901      	bls.n	401a7e <prvInitialiseTCBVariables+0x2e>
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
  401a7a:	2304      	movs	r3, #4
  401a7c:	607b      	str	r3, [r7, #4]
	}

	pxTCB->uxPriority = uxPriority;
  401a7e:	68fb      	ldr	r3, [r7, #12]
  401a80:	687a      	ldr	r2, [r7, #4]
  401a82:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
  401a84:	68fb      	ldr	r3, [r7, #12]
  401a86:	687a      	ldr	r2, [r7, #4]
  401a88:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  401a8a:	68fb      	ldr	r3, [r7, #12]
  401a8c:	3304      	adds	r3, #4
  401a8e:	4618      	mov	r0, r3
  401a90:	4b0b      	ldr	r3, [pc, #44]	; (401ac0 <prvInitialiseTCBVariables+0x70>)
  401a92:	4798      	blx	r3
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  401a94:	68fb      	ldr	r3, [r7, #12]
  401a96:	3318      	adds	r3, #24
  401a98:	4618      	mov	r0, r3
  401a9a:	4b09      	ldr	r3, [pc, #36]	; (401ac0 <prvInitialiseTCBVariables+0x70>)
  401a9c:	4798      	blx	r3

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  401a9e:	68fb      	ldr	r3, [r7, #12]
  401aa0:	68fa      	ldr	r2, [r7, #12]
  401aa2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
  401aa4:	687b      	ldr	r3, [r7, #4]
  401aa6:	f1c3 0205 	rsb	r2, r3, #5
  401aaa:	68fb      	ldr	r3, [r7, #12]
  401aac:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  401aae:	68fb      	ldr	r3, [r7, #12]
  401ab0:	68fa      	ldr	r2, [r7, #12]
  401ab2:	625a      	str	r2, [r3, #36]	; 0x24
	{
		( void ) xRegions;
		( void ) usStackDepth;
	}
	#endif
}
  401ab4:	bf00      	nop
  401ab6:	3710      	adds	r7, #16
  401ab8:	46bd      	mov	sp, r7
  401aba:	bd80      	pop	{r7, pc}
  401abc:	0040a91d 	.word	0x0040a91d
  401ac0:	00400315 	.word	0x00400315

00401ac4 <prvInitialiseTaskLists>:
	}
	/*-----------------------------------------------------------*/
#endif

static void prvInitialiseTaskLists( void )
{
  401ac4:	b580      	push	{r7, lr}
  401ac6:	b082      	sub	sp, #8
  401ac8:	af00      	add	r7, sp, #0
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
  401aca:	2300      	movs	r3, #0
  401acc:	607b      	str	r3, [r7, #4]
  401ace:	e00c      	b.n	401aea <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
  401ad0:	687a      	ldr	r2, [r7, #4]
  401ad2:	4613      	mov	r3, r2
  401ad4:	009b      	lsls	r3, r3, #2
  401ad6:	4413      	add	r3, r2
  401ad8:	009b      	lsls	r3, r3, #2
  401ada:	4a12      	ldr	r2, [pc, #72]	; (401b24 <prvInitialiseTaskLists+0x60>)
  401adc:	4413      	add	r3, r2
  401ade:	4618      	mov	r0, r3
  401ae0:	4b11      	ldr	r3, [pc, #68]	; (401b28 <prvInitialiseTaskLists+0x64>)
  401ae2:	4798      	blx	r3
	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
  401ae4:	687b      	ldr	r3, [r7, #4]
  401ae6:	3301      	adds	r3, #1
  401ae8:	607b      	str	r3, [r7, #4]
  401aea:	687b      	ldr	r3, [r7, #4]
  401aec:	2b04      	cmp	r3, #4
  401aee:	d9ef      	bls.n	401ad0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
  401af0:	480e      	ldr	r0, [pc, #56]	; (401b2c <prvInitialiseTaskLists+0x68>)
  401af2:	4b0d      	ldr	r3, [pc, #52]	; (401b28 <prvInitialiseTaskLists+0x64>)
  401af4:	4798      	blx	r3
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
  401af6:	480e      	ldr	r0, [pc, #56]	; (401b30 <prvInitialiseTaskLists+0x6c>)
  401af8:	4b0b      	ldr	r3, [pc, #44]	; (401b28 <prvInitialiseTaskLists+0x64>)
  401afa:	4798      	blx	r3
	vListInitialise( ( xList * ) &xPendingReadyList );
  401afc:	480d      	ldr	r0, [pc, #52]	; (401b34 <prvInitialiseTaskLists+0x70>)
  401afe:	4b0a      	ldr	r3, [pc, #40]	; (401b28 <prvInitialiseTaskLists+0x64>)
  401b00:	4798      	blx	r3

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
  401b02:	480d      	ldr	r0, [pc, #52]	; (401b38 <prvInitialiseTaskLists+0x74>)
  401b04:	4b08      	ldr	r3, [pc, #32]	; (401b28 <prvInitialiseTaskLists+0x64>)
  401b06:	4798      	blx	r3
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
  401b08:	480c      	ldr	r0, [pc, #48]	; (401b3c <prvInitialiseTaskLists+0x78>)
  401b0a:	4b07      	ldr	r3, [pc, #28]	; (401b28 <prvInitialiseTaskLists+0x64>)
  401b0c:	4798      	blx	r3
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
  401b0e:	4b0c      	ldr	r3, [pc, #48]	; (401b40 <prvInitialiseTaskLists+0x7c>)
  401b10:	4a06      	ldr	r2, [pc, #24]	; (401b2c <prvInitialiseTaskLists+0x68>)
  401b12:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  401b14:	4b0b      	ldr	r3, [pc, #44]	; (401b44 <prvInitialiseTaskLists+0x80>)
  401b16:	4a06      	ldr	r2, [pc, #24]	; (401b30 <prvInitialiseTaskLists+0x6c>)
  401b18:	601a      	str	r2, [r3, #0]
}
  401b1a:	bf00      	nop
  401b1c:	3708      	adds	r7, #8
  401b1e:	46bd      	mov	sp, r7
  401b20:	bd80      	pop	{r7, pc}
  401b22:	bf00      	nop
  401b24:	2000aa00 	.word	0x2000aa00
  401b28:	004002d5 	.word	0x004002d5
  401b2c:	2000aa64 	.word	0x2000aa64
  401b30:	2000aa78 	.word	0x2000aa78
  401b34:	2000aa94 	.word	0x2000aa94
  401b38:	2000aaa8 	.word	0x2000aaa8
  401b3c:	2000aac0 	.word	0x2000aac0
  401b40:	2000aa8c 	.word	0x2000aa8c
  401b44:	2000aa90 	.word	0x2000aa90

00401b48 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
  401b48:	b580      	push	{r7, lr}
  401b4a:	b082      	sub	sp, #8
  401b4c:	af00      	add	r7, sp, #0
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
  401b4e:	e028      	b.n	401ba2 <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
  401b50:	4b18      	ldr	r3, [pc, #96]	; (401bb4 <prvCheckTasksWaitingTermination+0x6c>)
  401b52:	4798      	blx	r3
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  401b54:	4b18      	ldr	r3, [pc, #96]	; (401bb8 <prvCheckTasksWaitingTermination+0x70>)
  401b56:	681b      	ldr	r3, [r3, #0]
  401b58:	2b00      	cmp	r3, #0
  401b5a:	bf0c      	ite	eq
  401b5c:	2301      	moveq	r3, #1
  401b5e:	2300      	movne	r3, #0
  401b60:	b2db      	uxtb	r3, r3
  401b62:	607b      	str	r3, [r7, #4]
			xTaskResumeAll();
  401b64:	4b15      	ldr	r3, [pc, #84]	; (401bbc <prvCheckTasksWaitingTermination+0x74>)
  401b66:	4798      	blx	r3

			if( xListIsEmpty == pdFALSE )
  401b68:	687b      	ldr	r3, [r7, #4]
  401b6a:	2b00      	cmp	r3, #0
  401b6c:	d119      	bne.n	401ba2 <prvCheckTasksWaitingTermination+0x5a>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
  401b6e:	4b14      	ldr	r3, [pc, #80]	; (401bc0 <prvCheckTasksWaitingTermination+0x78>)
  401b70:	4798      	blx	r3
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
  401b72:	4b11      	ldr	r3, [pc, #68]	; (401bb8 <prvCheckTasksWaitingTermination+0x70>)
  401b74:	68db      	ldr	r3, [r3, #12]
  401b76:	68db      	ldr	r3, [r3, #12]
  401b78:	603b      	str	r3, [r7, #0]
					uxListRemove( &( pxTCB->xGenericListItem ) );
  401b7a:	683b      	ldr	r3, [r7, #0]
  401b7c:	3304      	adds	r3, #4
  401b7e:	4618      	mov	r0, r3
  401b80:	4b10      	ldr	r3, [pc, #64]	; (401bc4 <prvCheckTasksWaitingTermination+0x7c>)
  401b82:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
  401b84:	4b10      	ldr	r3, [pc, #64]	; (401bc8 <prvCheckTasksWaitingTermination+0x80>)
  401b86:	681b      	ldr	r3, [r3, #0]
  401b88:	3b01      	subs	r3, #1
  401b8a:	4a0f      	ldr	r2, [pc, #60]	; (401bc8 <prvCheckTasksWaitingTermination+0x80>)
  401b8c:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
  401b8e:	4b0f      	ldr	r3, [pc, #60]	; (401bcc <prvCheckTasksWaitingTermination+0x84>)
  401b90:	681b      	ldr	r3, [r3, #0]
  401b92:	3b01      	subs	r3, #1
  401b94:	4a0d      	ldr	r2, [pc, #52]	; (401bcc <prvCheckTasksWaitingTermination+0x84>)
  401b96:	6013      	str	r3, [r2, #0]
				}
				taskEXIT_CRITICAL();
  401b98:	4b0d      	ldr	r3, [pc, #52]	; (401bd0 <prvCheckTasksWaitingTermination+0x88>)
  401b9a:	4798      	blx	r3

				prvDeleteTCB( pxTCB );
  401b9c:	6838      	ldr	r0, [r7, #0]
  401b9e:	4b0d      	ldr	r3, [pc, #52]	; (401bd4 <prvCheckTasksWaitingTermination+0x8c>)
  401ba0:	4798      	blx	r3
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
  401ba2:	4b0a      	ldr	r3, [pc, #40]	; (401bcc <prvCheckTasksWaitingTermination+0x84>)
  401ba4:	681b      	ldr	r3, [r3, #0]
  401ba6:	2b00      	cmp	r3, #0
  401ba8:	d1d2      	bne.n	401b50 <prvCheckTasksWaitingTermination+0x8>
			}
		}
	}
	#endif
}
  401baa:	bf00      	nop
  401bac:	3708      	adds	r7, #8
  401bae:	46bd      	mov	sp, r7
  401bb0:	bd80      	pop	{r7, pc}
  401bb2:	bf00      	nop
  401bb4:	00401425 	.word	0x00401425
  401bb8:	2000aaa8 	.word	0x2000aaa8
  401bbc:	00401441 	.word	0x00401441
  401bc0:	004005f1 	.word	0x004005f1
  401bc4:	004003f1 	.word	0x004003f1
  401bc8:	2000aad4 	.word	0x2000aad4
  401bcc:	2000aabc 	.word	0x2000aabc
  401bd0:	00400611 	.word	0x00400611
  401bd4:	00401cb9 	.word	0x00401cb9

00401bd8 <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
  401bd8:	b580      	push	{r7, lr}
  401bda:	b082      	sub	sp, #8
  401bdc:	af00      	add	r7, sp, #0
  401bde:	6078      	str	r0, [r7, #4]
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  401be0:	4b13      	ldr	r3, [pc, #76]	; (401c30 <prvAddCurrentTaskToDelayedList+0x58>)
  401be2:	681b      	ldr	r3, [r3, #0]
  401be4:	687a      	ldr	r2, [r7, #4]
  401be6:	605a      	str	r2, [r3, #4]

	if( xTimeToWake < xTickCount )
  401be8:	4b12      	ldr	r3, [pc, #72]	; (401c34 <prvAddCurrentTaskToDelayedList+0x5c>)
  401bea:	681b      	ldr	r3, [r3, #0]
  401bec:	687a      	ldr	r2, [r7, #4]
  401bee:	429a      	cmp	r2, r3
  401bf0:	d209      	bcs.n	401c06 <prvAddCurrentTaskToDelayedList+0x2e>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  401bf2:	4b11      	ldr	r3, [pc, #68]	; (401c38 <prvAddCurrentTaskToDelayedList+0x60>)
  401bf4:	681a      	ldr	r2, [r3, #0]
  401bf6:	4b0e      	ldr	r3, [pc, #56]	; (401c30 <prvAddCurrentTaskToDelayedList+0x58>)
  401bf8:	681b      	ldr	r3, [r3, #0]
  401bfa:	3304      	adds	r3, #4
  401bfc:	4619      	mov	r1, r3
  401bfe:	4610      	mov	r0, r2
  401c00:	4b0e      	ldr	r3, [pc, #56]	; (401c3c <prvAddCurrentTaskToDelayedList+0x64>)
  401c02:	4798      	blx	r3
		if( xTimeToWake < xNextTaskUnblockTime )
		{
			xNextTaskUnblockTime = xTimeToWake;
		}
	}
}
  401c04:	e010      	b.n	401c28 <prvAddCurrentTaskToDelayedList+0x50>
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  401c06:	4b0e      	ldr	r3, [pc, #56]	; (401c40 <prvAddCurrentTaskToDelayedList+0x68>)
  401c08:	681a      	ldr	r2, [r3, #0]
  401c0a:	4b09      	ldr	r3, [pc, #36]	; (401c30 <prvAddCurrentTaskToDelayedList+0x58>)
  401c0c:	681b      	ldr	r3, [r3, #0]
  401c0e:	3304      	adds	r3, #4
  401c10:	4619      	mov	r1, r3
  401c12:	4610      	mov	r0, r2
  401c14:	4b09      	ldr	r3, [pc, #36]	; (401c3c <prvAddCurrentTaskToDelayedList+0x64>)
  401c16:	4798      	blx	r3
		if( xTimeToWake < xNextTaskUnblockTime )
  401c18:	4b0a      	ldr	r3, [pc, #40]	; (401c44 <prvAddCurrentTaskToDelayedList+0x6c>)
  401c1a:	681b      	ldr	r3, [r3, #0]
  401c1c:	687a      	ldr	r2, [r7, #4]
  401c1e:	429a      	cmp	r2, r3
  401c20:	d202      	bcs.n	401c28 <prvAddCurrentTaskToDelayedList+0x50>
			xNextTaskUnblockTime = xTimeToWake;
  401c22:	4a08      	ldr	r2, [pc, #32]	; (401c44 <prvAddCurrentTaskToDelayedList+0x6c>)
  401c24:	687b      	ldr	r3, [r7, #4]
  401c26:	6013      	str	r3, [r2, #0]
}
  401c28:	bf00      	nop
  401c2a:	3708      	adds	r7, #8
  401c2c:	46bd      	mov	sp, r7
  401c2e:	bd80      	pop	{r7, pc}
  401c30:	2000a9fc 	.word	0x2000a9fc
  401c34:	2000aad8 	.word	0x2000aad8
  401c38:	2000aa90 	.word	0x2000aa90
  401c3c:	0040037f 	.word	0x0040037f
  401c40:	2000aa8c 	.word	0x2000aa8c
  401c44:	20000014 	.word	0x20000014

00401c48 <prvAllocateTCBAndStack>:
/*-----------------------------------------------------------*/

static tskTCB *prvAllocateTCBAndStack( unsigned short usStackDepth, portSTACK_TYPE *puxStackBuffer )
{
  401c48:	b580      	push	{r7, lr}
  401c4a:	b084      	sub	sp, #16
  401c4c:	af00      	add	r7, sp, #0
  401c4e:	4603      	mov	r3, r0
  401c50:	6039      	str	r1, [r7, #0]
  401c52:	80fb      	strh	r3, [r7, #6]
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
  401c54:	204c      	movs	r0, #76	; 0x4c
  401c56:	4b15      	ldr	r3, [pc, #84]	; (401cac <prvAllocateTCBAndStack+0x64>)
  401c58:	4798      	blx	r3
  401c5a:	60f8      	str	r0, [r7, #12]

	if( pxNewTCB != NULL )
  401c5c:	68fb      	ldr	r3, [r7, #12]
  401c5e:	2b00      	cmp	r3, #0
  401c60:	d01e      	beq.n	401ca0 <prvAllocateTCBAndStack+0x58>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
  401c62:	683b      	ldr	r3, [r7, #0]
  401c64:	2b00      	cmp	r3, #0
  401c66:	d106      	bne.n	401c76 <prvAllocateTCBAndStack+0x2e>
  401c68:	88fb      	ldrh	r3, [r7, #6]
  401c6a:	009b      	lsls	r3, r3, #2
  401c6c:	4618      	mov	r0, r3
  401c6e:	4b0f      	ldr	r3, [pc, #60]	; (401cac <prvAllocateTCBAndStack+0x64>)
  401c70:	4798      	blx	r3
  401c72:	4603      	mov	r3, r0
  401c74:	e000      	b.n	401c78 <prvAllocateTCBAndStack+0x30>
  401c76:	683b      	ldr	r3, [r7, #0]
  401c78:	68fa      	ldr	r2, [r7, #12]
  401c7a:	6313      	str	r3, [r2, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
  401c7c:	68fb      	ldr	r3, [r7, #12]
  401c7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401c80:	2b00      	cmp	r3, #0
  401c82:	d105      	bne.n	401c90 <prvAllocateTCBAndStack+0x48>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
  401c84:	68f8      	ldr	r0, [r7, #12]
  401c86:	4b0a      	ldr	r3, [pc, #40]	; (401cb0 <prvAllocateTCBAndStack+0x68>)
  401c88:	4798      	blx	r3
			pxNewTCB = NULL;
  401c8a:	2300      	movs	r3, #0
  401c8c:	60fb      	str	r3, [r7, #12]
  401c8e:	e007      	b.n	401ca0 <prvAllocateTCBAndStack+0x58>
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
  401c90:	68fb      	ldr	r3, [r7, #12]
  401c92:	6b18      	ldr	r0, [r3, #48]	; 0x30
  401c94:	88fb      	ldrh	r3, [r7, #6]
  401c96:	009b      	lsls	r3, r3, #2
  401c98:	461a      	mov	r2, r3
  401c9a:	21a5      	movs	r1, #165	; 0xa5
  401c9c:	4b05      	ldr	r3, [pc, #20]	; (401cb4 <prvAllocateTCBAndStack+0x6c>)
  401c9e:	4798      	blx	r3
		}
	}

	return pxNewTCB;
  401ca0:	68fb      	ldr	r3, [r7, #12]
}
  401ca2:	4618      	mov	r0, r3
  401ca4:	3710      	adds	r7, #16
  401ca6:	46bd      	mov	sp, r7
  401ca8:	bd80      	pop	{r7, pc}
  401caa:	bf00      	nop
  401cac:	00400721 	.word	0x00400721
  401cb0:	0040081d 	.word	0x0040081d
  401cb4:	0040a725 	.word	0x0040a725

00401cb8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( tskTCB *pxTCB )
	{
  401cb8:	b580      	push	{r7, lr}
  401cba:	b082      	sub	sp, #8
  401cbc:	af00      	add	r7, sp, #0
  401cbe:	6078      	str	r0, [r7, #4]
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );

		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
  401cc0:	687b      	ldr	r3, [r7, #4]
  401cc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401cc4:	4618      	mov	r0, r3
  401cc6:	4b04      	ldr	r3, [pc, #16]	; (401cd8 <prvDeleteTCB+0x20>)
  401cc8:	4798      	blx	r3
		vPortFree( pxTCB );
  401cca:	6878      	ldr	r0, [r7, #4]
  401ccc:	4b02      	ldr	r3, [pc, #8]	; (401cd8 <prvDeleteTCB+0x20>)
  401cce:	4798      	blx	r3
	}
  401cd0:	bf00      	nop
  401cd2:	3708      	adds	r7, #8
  401cd4:	46bd      	mov	sp, r7
  401cd6:	bd80      	pop	{r7, pc}
  401cd8:	0040081d 	.word	0x0040081d

00401cdc <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	xTaskHandle xTaskGetCurrentTaskHandle( void )
	{
  401cdc:	b480      	push	{r7}
  401cde:	b083      	sub	sp, #12
  401ce0:	af00      	add	r7, sp, #0
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
  401ce2:	4b05      	ldr	r3, [pc, #20]	; (401cf8 <xTaskGetCurrentTaskHandle+0x1c>)
  401ce4:	681b      	ldr	r3, [r3, #0]
  401ce6:	607b      	str	r3, [r7, #4]

		return xReturn;
  401ce8:	687b      	ldr	r3, [r7, #4]
	}
  401cea:	4618      	mov	r0, r3
  401cec:	370c      	adds	r7, #12
  401cee:	46bd      	mov	sp, r7
  401cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
  401cf4:	4770      	bx	lr
  401cf6:	bf00      	nop
  401cf8:	2000a9fc 	.word	0x2000a9fc

00401cfc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	portBASE_TYPE xTaskGetSchedulerState( void )
	{
  401cfc:	b480      	push	{r7}
  401cfe:	b083      	sub	sp, #12
  401d00:	af00      	add	r7, sp, #0
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
  401d02:	4b0b      	ldr	r3, [pc, #44]	; (401d30 <xTaskGetSchedulerState+0x34>)
  401d04:	681b      	ldr	r3, [r3, #0]
  401d06:	2b00      	cmp	r3, #0
  401d08:	d102      	bne.n	401d10 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
  401d0a:	2300      	movs	r3, #0
  401d0c:	607b      	str	r3, [r7, #4]
  401d0e:	e008      	b.n	401d22 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  401d10:	4b08      	ldr	r3, [pc, #32]	; (401d34 <xTaskGetSchedulerState+0x38>)
  401d12:	681b      	ldr	r3, [r3, #0]
  401d14:	2b00      	cmp	r3, #0
  401d16:	d102      	bne.n	401d1e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
  401d18:	2301      	movs	r3, #1
  401d1a:	607b      	str	r3, [r7, #4]
  401d1c:	e001      	b.n	401d22 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
  401d1e:	2302      	movs	r3, #2
  401d20:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
  401d22:	687b      	ldr	r3, [r7, #4]
	}
  401d24:	4618      	mov	r0, r3
  401d26:	370c      	adds	r7, #12
  401d28:	46bd      	mov	sp, r7
  401d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d2e:	4770      	bx	lr
  401d30:	2000aae4 	.word	0x2000aae4
  401d34:	2000aae8 	.word	0x2000aae8

00401d38 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
  401d38:	b580      	push	{r7, lr}
  401d3a:	b084      	sub	sp, #16
  401d3c:	af00      	add	r7, sp, #0
  401d3e:	6078      	str	r0, [r7, #4]
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;
  401d40:	687b      	ldr	r3, [r7, #4]
  401d42:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
  401d44:	687b      	ldr	r3, [r7, #4]
  401d46:	2b00      	cmp	r3, #0
  401d48:	d041      	beq.n	401dce <vTaskPriorityInherit+0x96>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  401d4a:	68fb      	ldr	r3, [r7, #12]
  401d4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  401d4e:	4b22      	ldr	r3, [pc, #136]	; (401dd8 <vTaskPriorityInherit+0xa0>)
  401d50:	681b      	ldr	r3, [r3, #0]
  401d52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401d54:	429a      	cmp	r2, r3
  401d56:	d23a      	bcs.n	401dce <vTaskPriorityInherit+0x96>
			{
				/* Adjust the mutex holder state to account for its new priority. */
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
  401d58:	4b1f      	ldr	r3, [pc, #124]	; (401dd8 <vTaskPriorityInherit+0xa0>)
  401d5a:	681b      	ldr	r3, [r3, #0]
  401d5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401d5e:	f1c3 0205 	rsb	r2, r3, #5
  401d62:	68fb      	ldr	r3, [r7, #12]
  401d64:	619a      	str	r2, [r3, #24]

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
  401d66:	68fb      	ldr	r3, [r7, #12]
  401d68:	6959      	ldr	r1, [r3, #20]
  401d6a:	68fb      	ldr	r3, [r7, #12]
  401d6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  401d6e:	4613      	mov	r3, r2
  401d70:	009b      	lsls	r3, r3, #2
  401d72:	4413      	add	r3, r2
  401d74:	009b      	lsls	r3, r3, #2
  401d76:	4a19      	ldr	r2, [pc, #100]	; (401ddc <vTaskPriorityInherit+0xa4>)
  401d78:	4413      	add	r3, r2
  401d7a:	4299      	cmp	r1, r3
  401d7c:	d122      	bne.n	401dc4 <vTaskPriorityInherit+0x8c>
				{
					if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  401d7e:	68fb      	ldr	r3, [r7, #12]
  401d80:	3304      	adds	r3, #4
  401d82:	4618      	mov	r0, r3
  401d84:	4b16      	ldr	r3, [pc, #88]	; (401de0 <vTaskPriorityInherit+0xa8>)
  401d86:	4798      	blx	r3
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  401d88:	4b13      	ldr	r3, [pc, #76]	; (401dd8 <vTaskPriorityInherit+0xa0>)
  401d8a:	681b      	ldr	r3, [r3, #0]
  401d8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  401d8e:	68fb      	ldr	r3, [r7, #12]
  401d90:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyQueue( pxTCB );
  401d92:	68fb      	ldr	r3, [r7, #12]
  401d94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  401d96:	4b13      	ldr	r3, [pc, #76]	; (401de4 <vTaskPriorityInherit+0xac>)
  401d98:	681b      	ldr	r3, [r3, #0]
  401d9a:	429a      	cmp	r2, r3
  401d9c:	d903      	bls.n	401da6 <vTaskPriorityInherit+0x6e>
  401d9e:	68fb      	ldr	r3, [r7, #12]
  401da0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401da2:	4a10      	ldr	r2, [pc, #64]	; (401de4 <vTaskPriorityInherit+0xac>)
  401da4:	6013      	str	r3, [r2, #0]
  401da6:	68fb      	ldr	r3, [r7, #12]
  401da8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  401daa:	4613      	mov	r3, r2
  401dac:	009b      	lsls	r3, r3, #2
  401dae:	4413      	add	r3, r2
  401db0:	009b      	lsls	r3, r3, #2
  401db2:	4a0a      	ldr	r2, [pc, #40]	; (401ddc <vTaskPriorityInherit+0xa4>)
  401db4:	441a      	add	r2, r3
  401db6:	68fb      	ldr	r3, [r7, #12]
  401db8:	3304      	adds	r3, #4
  401dba:	4619      	mov	r1, r3
  401dbc:	4610      	mov	r0, r2
  401dbe:	4b0a      	ldr	r3, [pc, #40]	; (401de8 <vTaskPriorityInherit+0xb0>)
  401dc0:	4798      	blx	r3
				}

				traceTASK_PRIORITY_INHERIT( pxTCB, pxCurrentTCB->uxPriority );
			}
		}
	}
  401dc2:	e004      	b.n	401dce <vTaskPriorityInherit+0x96>
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  401dc4:	4b04      	ldr	r3, [pc, #16]	; (401dd8 <vTaskPriorityInherit+0xa0>)
  401dc6:	681b      	ldr	r3, [r3, #0]
  401dc8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  401dca:	68fb      	ldr	r3, [r7, #12]
  401dcc:	62da      	str	r2, [r3, #44]	; 0x2c
	}
  401dce:	bf00      	nop
  401dd0:	3710      	adds	r7, #16
  401dd2:	46bd      	mov	sp, r7
  401dd4:	bd80      	pop	{r7, pc}
  401dd6:	bf00      	nop
  401dd8:	2000a9fc 	.word	0x2000a9fc
  401ddc:	2000aa00 	.word	0x2000aa00
  401de0:	004003f1 	.word	0x004003f1
  401de4:	2000aae0 	.word	0x2000aae0
  401de8:	0040032f 	.word	0x0040032f

00401dec <vTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
  401dec:	b580      	push	{r7, lr}
  401dee:	b084      	sub	sp, #16
  401df0:	af00      	add	r7, sp, #0
  401df2:	6078      	str	r0, [r7, #4]
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;
  401df4:	687b      	ldr	r3, [r7, #4]
  401df6:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
  401df8:	687b      	ldr	r3, [r7, #4]
  401dfa:	2b00      	cmp	r3, #0
  401dfc:	d02c      	beq.n	401e58 <vTaskPriorityDisinherit+0x6c>
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  401dfe:	68fb      	ldr	r3, [r7, #12]
  401e00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  401e02:	68fb      	ldr	r3, [r7, #12]
  401e04:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  401e06:	429a      	cmp	r2, r3
  401e08:	d026      	beq.n	401e58 <vTaskPriorityDisinherit+0x6c>
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  401e0a:	68fb      	ldr	r3, [r7, #12]
  401e0c:	3304      	adds	r3, #4
  401e0e:	4618      	mov	r0, r3
  401e10:	4b13      	ldr	r3, [pc, #76]	; (401e60 <vTaskPriorityDisinherit+0x74>)
  401e12:	4798      	blx	r3
				}

				/* Disinherit the priority before adding the task into the new
				ready list. */
				traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
				pxTCB->uxPriority = pxTCB->uxBasePriority;
  401e14:	68fb      	ldr	r3, [r7, #12]
  401e16:	6c9a      	ldr	r2, [r3, #72]	; 0x48
  401e18:	68fb      	ldr	r3, [r7, #12]
  401e1a:	62da      	str	r2, [r3, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
  401e1c:	68fb      	ldr	r3, [r7, #12]
  401e1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401e20:	f1c3 0205 	rsb	r2, r3, #5
  401e24:	68fb      	ldr	r3, [r7, #12]
  401e26:	619a      	str	r2, [r3, #24]
				prvAddTaskToReadyQueue( pxTCB );
  401e28:	68fb      	ldr	r3, [r7, #12]
  401e2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  401e2c:	4b0d      	ldr	r3, [pc, #52]	; (401e64 <vTaskPriorityDisinherit+0x78>)
  401e2e:	681b      	ldr	r3, [r3, #0]
  401e30:	429a      	cmp	r2, r3
  401e32:	d903      	bls.n	401e3c <vTaskPriorityDisinherit+0x50>
  401e34:	68fb      	ldr	r3, [r7, #12]
  401e36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401e38:	4a0a      	ldr	r2, [pc, #40]	; (401e64 <vTaskPriorityDisinherit+0x78>)
  401e3a:	6013      	str	r3, [r2, #0]
  401e3c:	68fb      	ldr	r3, [r7, #12]
  401e3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  401e40:	4613      	mov	r3, r2
  401e42:	009b      	lsls	r3, r3, #2
  401e44:	4413      	add	r3, r2
  401e46:	009b      	lsls	r3, r3, #2
  401e48:	4a07      	ldr	r2, [pc, #28]	; (401e68 <vTaskPriorityDisinherit+0x7c>)
  401e4a:	441a      	add	r2, r3
  401e4c:	68fb      	ldr	r3, [r7, #12]
  401e4e:	3304      	adds	r3, #4
  401e50:	4619      	mov	r1, r3
  401e52:	4610      	mov	r0, r2
  401e54:	4b05      	ldr	r3, [pc, #20]	; (401e6c <vTaskPriorityDisinherit+0x80>)
  401e56:	4798      	blx	r3
			}
		}
	}
  401e58:	bf00      	nop
  401e5a:	3710      	adds	r7, #16
  401e5c:	46bd      	mov	sp, r7
  401e5e:	bd80      	pop	{r7, pc}
  401e60:	004003f1 	.word	0x004003f1
  401e64:	2000aae0 	.word	0x2000aae0
  401e68:	2000aa00 	.word	0x2000aa00
  401e6c:	0040032f 	.word	0x0040032f

00401e70 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

portBASE_TYPE xTimerCreateTimerTask( void )
{
  401e70:	b590      	push	{r4, r7, lr}
  401e72:	b087      	sub	sp, #28
  401e74:	af04      	add	r7, sp, #16
portBASE_TYPE xReturn = pdFAIL;
  401e76:	2300      	movs	r3, #0
  401e78:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
  401e7a:	4b11      	ldr	r3, [pc, #68]	; (401ec0 <xTimerCreateTimerTask+0x50>)
  401e7c:	4798      	blx	r3

	if( xTimerQueue != NULL )
  401e7e:	4b11      	ldr	r3, [pc, #68]	; (401ec4 <xTimerCreateTimerTask+0x54>)
  401e80:	681b      	ldr	r3, [r3, #0]
  401e82:	2b00      	cmp	r3, #0
  401e84:	d00f      	beq.n	401ea6 <xTimerCreateTimerTask+0x36>
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
  401e86:	2300      	movs	r3, #0
  401e88:	9303      	str	r3, [sp, #12]
  401e8a:	2300      	movs	r3, #0
  401e8c:	9302      	str	r3, [sp, #8]
  401e8e:	2300      	movs	r3, #0
  401e90:	9301      	str	r3, [sp, #4]
  401e92:	2304      	movs	r3, #4
  401e94:	9300      	str	r3, [sp, #0]
  401e96:	2300      	movs	r3, #0
  401e98:	f44f 7282 	mov.w	r2, #260	; 0x104
  401e9c:	490a      	ldr	r1, [pc, #40]	; (401ec8 <xTimerCreateTimerTask+0x58>)
  401e9e:	480b      	ldr	r0, [pc, #44]	; (401ecc <xTimerCreateTimerTask+0x5c>)
  401ea0:	4c0b      	ldr	r4, [pc, #44]	; (401ed0 <xTimerCreateTimerTask+0x60>)
  401ea2:	47a0      	blx	r4
  401ea4:	6078      	str	r0, [r7, #4]
		}
		#endif
	}

	configASSERT( xReturn );
  401ea6:	687b      	ldr	r3, [r7, #4]
  401ea8:	2b00      	cmp	r3, #0
  401eaa:	d103      	bne.n	401eb4 <xTimerCreateTimerTask+0x44>
  401eac:	4b09      	ldr	r3, [pc, #36]	; (401ed4 <xTimerCreateTimerTask+0x64>)
  401eae:	4798      	blx	r3
  401eb0:	bf00      	nop
  401eb2:	e7fd      	b.n	401eb0 <xTimerCreateTimerTask+0x40>
	return xReturn;
  401eb4:	687b      	ldr	r3, [r7, #4]
}
  401eb6:	4618      	mov	r0, r3
  401eb8:	370c      	adds	r7, #12
  401eba:	46bd      	mov	sp, r7
  401ebc:	bd90      	pop	{r4, r7, pc}
  401ebe:	bf00      	nop
  401ec0:	0040238d 	.word	0x0040238d
  401ec4:	2000ab2c 	.word	0x2000ab2c
  401ec8:	0040ec78 	.word	0x0040ec78
  401ecc:	00401fe9 	.word	0x00401fe9
  401ed0:	00401195 	.word	0x00401195
  401ed4:	00400639 	.word	0x00400639

00401ed8 <xTimerGenericCommand>:
	return ( xTimerHandle ) pxNewTimer;
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
  401ed8:	b590      	push	{r4, r7, lr}
  401eda:	b089      	sub	sp, #36	; 0x24
  401edc:	af00      	add	r7, sp, #0
  401ede:	60f8      	str	r0, [r7, #12]
  401ee0:	60b9      	str	r1, [r7, #8]
  401ee2:	607a      	str	r2, [r7, #4]
  401ee4:	603b      	str	r3, [r7, #0]
portBASE_TYPE xReturn = pdFAIL;
  401ee6:	2300      	movs	r3, #0
  401ee8:	61fb      	str	r3, [r7, #28]
xTIMER_MESSAGE xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
  401eea:	4b1a      	ldr	r3, [pc, #104]	; (401f54 <xTimerGenericCommand+0x7c>)
  401eec:	681b      	ldr	r3, [r3, #0]
  401eee:	2b00      	cmp	r3, #0
  401ef0:	d02a      	beq.n	401f48 <xTimerGenericCommand+0x70>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
  401ef2:	68bb      	ldr	r3, [r7, #8]
  401ef4:	613b      	str	r3, [r7, #16]
		xMessage.xMessageValue = xOptionalValue;
  401ef6:	687b      	ldr	r3, [r7, #4]
  401ef8:	617b      	str	r3, [r7, #20]
		xMessage.pxTimer = ( xTIMER * ) xTimer;
  401efa:	68fb      	ldr	r3, [r7, #12]
  401efc:	61bb      	str	r3, [r7, #24]

		if( pxHigherPriorityTaskWoken == NULL )
  401efe:	683b      	ldr	r3, [r7, #0]
  401f00:	2b00      	cmp	r3, #0
  401f02:	d118      	bne.n	401f36 <xTimerGenericCommand+0x5e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  401f04:	4b14      	ldr	r3, [pc, #80]	; (401f58 <xTimerGenericCommand+0x80>)
  401f06:	4798      	blx	r3
  401f08:	4603      	mov	r3, r0
  401f0a:	2b01      	cmp	r3, #1
  401f0c:	d109      	bne.n	401f22 <xTimerGenericCommand+0x4a>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xBlockTime );
  401f0e:	4b11      	ldr	r3, [pc, #68]	; (401f54 <xTimerGenericCommand+0x7c>)
  401f10:	6818      	ldr	r0, [r3, #0]
  401f12:	f107 0110 	add.w	r1, r7, #16
  401f16:	2300      	movs	r3, #0
  401f18:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  401f1a:	4c10      	ldr	r4, [pc, #64]	; (401f5c <xTimerGenericCommand+0x84>)
  401f1c:	47a0      	blx	r4
  401f1e:	61f8      	str	r0, [r7, #28]
  401f20:	e012      	b.n	401f48 <xTimerGenericCommand+0x70>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  401f22:	4b0c      	ldr	r3, [pc, #48]	; (401f54 <xTimerGenericCommand+0x7c>)
  401f24:	6818      	ldr	r0, [r3, #0]
  401f26:	f107 0110 	add.w	r1, r7, #16
  401f2a:	2300      	movs	r3, #0
  401f2c:	2200      	movs	r2, #0
  401f2e:	4c0b      	ldr	r4, [pc, #44]	; (401f5c <xTimerGenericCommand+0x84>)
  401f30:	47a0      	blx	r4
  401f32:	61f8      	str	r0, [r7, #28]
  401f34:	e008      	b.n	401f48 <xTimerGenericCommand+0x70>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  401f36:	4b07      	ldr	r3, [pc, #28]	; (401f54 <xTimerGenericCommand+0x7c>)
  401f38:	6818      	ldr	r0, [r3, #0]
  401f3a:	f107 0110 	add.w	r1, r7, #16
  401f3e:	2300      	movs	r3, #0
  401f40:	683a      	ldr	r2, [r7, #0]
  401f42:	4c07      	ldr	r4, [pc, #28]	; (401f60 <xTimerGenericCommand+0x88>)
  401f44:	47a0      	blx	r4
  401f46:	61f8      	str	r0, [r7, #28]
		}

		traceTIMER_COMMAND_SEND( xTimer, xCommandID, xOptionalValue, xReturn );
	}

	return xReturn;
  401f48:	69fb      	ldr	r3, [r7, #28]
}
  401f4a:	4618      	mov	r0, r3
  401f4c:	3724      	adds	r7, #36	; 0x24
  401f4e:	46bd      	mov	sp, r7
  401f50:	bd90      	pop	{r4, r7, pc}
  401f52:	bf00      	nop
  401f54:	2000ab2c 	.word	0x2000ab2c
  401f58:	00401cfd 	.word	0x00401cfd
  401f5c:	00400b15 	.word	0x00400b15
  401f60:	00400c7d 	.word	0x00400c7d

00401f64 <prvProcessExpiredTimer>:

#endif
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( portTickType xNextExpireTime, portTickType xTimeNow )
{
  401f64:	b590      	push	{r4, r7, lr}
  401f66:	b087      	sub	sp, #28
  401f68:	af02      	add	r7, sp, #8
  401f6a:	6078      	str	r0, [r7, #4]
  401f6c:	6039      	str	r1, [r7, #0]
xTIMER *pxTimer;
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  401f6e:	4b19      	ldr	r3, [pc, #100]	; (401fd4 <prvProcessExpiredTimer+0x70>)
  401f70:	681b      	ldr	r3, [r3, #0]
  401f72:	68db      	ldr	r3, [r3, #12]
  401f74:	68db      	ldr	r3, [r3, #12]
  401f76:	60fb      	str	r3, [r7, #12]
	uxListRemove( &( pxTimer->xTimerListItem ) );
  401f78:	68fb      	ldr	r3, [r7, #12]
  401f7a:	3304      	adds	r3, #4
  401f7c:	4618      	mov	r0, r3
  401f7e:	4b16      	ldr	r3, [pc, #88]	; (401fd8 <prvProcessExpiredTimer+0x74>)
  401f80:	4798      	blx	r3
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  401f82:	68fb      	ldr	r3, [r7, #12]
  401f84:	69db      	ldr	r3, [r3, #28]
  401f86:	2b01      	cmp	r3, #1
  401f88:	d11b      	bne.n	401fc2 <prvProcessExpiredTimer+0x5e>
		a time relative to anything other than the current time.  It
		will therefore be inserted into the correct list relative to
		the time this task thinks it is now, even if a command to
		switch lists due to a tick count overflow is already waiting in
		the timer queue. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
  401f8a:	68fb      	ldr	r3, [r7, #12]
  401f8c:	699a      	ldr	r2, [r3, #24]
  401f8e:	687b      	ldr	r3, [r7, #4]
  401f90:	18d1      	adds	r1, r2, r3
  401f92:	687b      	ldr	r3, [r7, #4]
  401f94:	683a      	ldr	r2, [r7, #0]
  401f96:	68f8      	ldr	r0, [r7, #12]
  401f98:	4c10      	ldr	r4, [pc, #64]	; (401fdc <prvProcessExpiredTimer+0x78>)
  401f9a:	47a0      	blx	r4
  401f9c:	4603      	mov	r3, r0
  401f9e:	2b01      	cmp	r3, #1
  401fa0:	d10f      	bne.n	401fc2 <prvProcessExpiredTimer+0x5e>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
  401fa2:	2300      	movs	r3, #0
  401fa4:	9300      	str	r3, [sp, #0]
  401fa6:	2300      	movs	r3, #0
  401fa8:	687a      	ldr	r2, [r7, #4]
  401faa:	2100      	movs	r1, #0
  401fac:	68f8      	ldr	r0, [r7, #12]
  401fae:	4c0c      	ldr	r4, [pc, #48]	; (401fe0 <prvProcessExpiredTimer+0x7c>)
  401fb0:	47a0      	blx	r4
  401fb2:	60b8      	str	r0, [r7, #8]
			configASSERT( xResult );
  401fb4:	68bb      	ldr	r3, [r7, #8]
  401fb6:	2b00      	cmp	r3, #0
  401fb8:	d103      	bne.n	401fc2 <prvProcessExpiredTimer+0x5e>
  401fba:	4b0a      	ldr	r3, [pc, #40]	; (401fe4 <prvProcessExpiredTimer+0x80>)
  401fbc:	4798      	blx	r3
  401fbe:	bf00      	nop
  401fc0:	e7fd      	b.n	401fbe <prvProcessExpiredTimer+0x5a>
			( void ) xResult;
		}
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  401fc2:	68fb      	ldr	r3, [r7, #12]
  401fc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  401fc6:	68f8      	ldr	r0, [r7, #12]
  401fc8:	4798      	blx	r3
}
  401fca:	bf00      	nop
  401fcc:	3714      	adds	r7, #20
  401fce:	46bd      	mov	sp, r7
  401fd0:	bd90      	pop	{r4, r7, pc}
  401fd2:	bf00      	nop
  401fd4:	2000ab24 	.word	0x2000ab24
  401fd8:	004003f1 	.word	0x004003f1
  401fdc:	00402131 	.word	0x00402131
  401fe0:	00401ed9 	.word	0x00401ed9
  401fe4:	00400639 	.word	0x00400639

00401fe8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
  401fe8:	b580      	push	{r7, lr}
  401fea:	b084      	sub	sp, #16
  401fec:	af00      	add	r7, sp, #0
  401fee:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
  401ff0:	f107 0308 	add.w	r3, r7, #8
  401ff4:	4618      	mov	r0, r3
  401ff6:	4b05      	ldr	r3, [pc, #20]	; (40200c <prvTimerTask+0x24>)
  401ff8:	4798      	blx	r3
  401ffa:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
  401ffc:	68bb      	ldr	r3, [r7, #8]
  401ffe:	4619      	mov	r1, r3
  402000:	68f8      	ldr	r0, [r7, #12]
  402002:	4b03      	ldr	r3, [pc, #12]	; (402010 <prvTimerTask+0x28>)
  402004:	4798      	blx	r3

		/* Empty the command queue. */
		prvProcessReceivedCommands();
  402006:	4b03      	ldr	r3, [pc, #12]	; (402014 <prvTimerTask+0x2c>)
  402008:	4798      	blx	r3
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
  40200a:	e7f1      	b.n	401ff0 <prvTimerTask+0x8>
  40200c:	0040209d 	.word	0x0040209d
  402010:	00402019 	.word	0x00402019
  402014:	004021b9 	.word	0x004021b9

00402018 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
  402018:	b580      	push	{r7, lr}
  40201a:	b084      	sub	sp, #16
  40201c:	af00      	add	r7, sp, #0
  40201e:	6078      	str	r0, [r7, #4]
  402020:	6039      	str	r1, [r7, #0]
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
  402022:	4b17      	ldr	r3, [pc, #92]	; (402080 <prvProcessTimerOrBlockTask+0x68>)
  402024:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  402026:	f107 0308 	add.w	r3, r7, #8
  40202a:	4618      	mov	r0, r3
  40202c:	4b15      	ldr	r3, [pc, #84]	; (402084 <prvProcessTimerOrBlockTask+0x6c>)
  40202e:	4798      	blx	r3
  402030:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
  402032:	68bb      	ldr	r3, [r7, #8]
  402034:	2b00      	cmp	r3, #0
  402036:	d11d      	bne.n	402074 <prvProcessTimerOrBlockTask+0x5c>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  402038:	683b      	ldr	r3, [r7, #0]
  40203a:	2b00      	cmp	r3, #0
  40203c:	d10a      	bne.n	402054 <prvProcessTimerOrBlockTask+0x3c>
  40203e:	687a      	ldr	r2, [r7, #4]
  402040:	68fb      	ldr	r3, [r7, #12]
  402042:	429a      	cmp	r2, r3
  402044:	d806      	bhi.n	402054 <prvProcessTimerOrBlockTask+0x3c>
			{
				xTaskResumeAll();
  402046:	4b10      	ldr	r3, [pc, #64]	; (402088 <prvProcessTimerOrBlockTask+0x70>)
  402048:	4798      	blx	r3
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
  40204a:	68f9      	ldr	r1, [r7, #12]
  40204c:	6878      	ldr	r0, [r7, #4]
  40204e:	4b0f      	ldr	r3, [pc, #60]	; (40208c <prvProcessTimerOrBlockTask+0x74>)
  402050:	4798      	blx	r3
		else
		{
			xTaskResumeAll();
		}
	}
}
  402052:	e011      	b.n	402078 <prvProcessTimerOrBlockTask+0x60>
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
  402054:	4b0e      	ldr	r3, [pc, #56]	; (402090 <prvProcessTimerOrBlockTask+0x78>)
  402056:	6818      	ldr	r0, [r3, #0]
  402058:	687a      	ldr	r2, [r7, #4]
  40205a:	68fb      	ldr	r3, [r7, #12]
  40205c:	1ad3      	subs	r3, r2, r3
  40205e:	4619      	mov	r1, r3
  402060:	4b0c      	ldr	r3, [pc, #48]	; (402094 <prvProcessTimerOrBlockTask+0x7c>)
  402062:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  402064:	4b08      	ldr	r3, [pc, #32]	; (402088 <prvProcessTimerOrBlockTask+0x70>)
  402066:	4798      	blx	r3
  402068:	4603      	mov	r3, r0
  40206a:	2b00      	cmp	r3, #0
  40206c:	d104      	bne.n	402078 <prvProcessTimerOrBlockTask+0x60>
					portYIELD_WITHIN_API();
  40206e:	4b0a      	ldr	r3, [pc, #40]	; (402098 <prvProcessTimerOrBlockTask+0x80>)
  402070:	4798      	blx	r3
}
  402072:	e001      	b.n	402078 <prvProcessTimerOrBlockTask+0x60>
			xTaskResumeAll();
  402074:	4b04      	ldr	r3, [pc, #16]	; (402088 <prvProcessTimerOrBlockTask+0x70>)
  402076:	4798      	blx	r3
}
  402078:	bf00      	nop
  40207a:	3710      	adds	r7, #16
  40207c:	46bd      	mov	sp, r7
  40207e:	bd80      	pop	{r7, pc}
  402080:	00401425 	.word	0x00401425
  402084:	004020e5 	.word	0x004020e5
  402088:	00401441 	.word	0x00401441
  40208c:	00401f65 	.word	0x00401f65
  402090:	2000ab2c 	.word	0x2000ab2c
  402094:	00401131 	.word	0x00401131
  402098:	004005d5 	.word	0x004005d5

0040209c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static portTickType prvGetNextExpireTime( portBASE_TYPE *pxListWasEmpty )
{
  40209c:	b480      	push	{r7}
  40209e:	b085      	sub	sp, #20
  4020a0:	af00      	add	r7, sp, #0
  4020a2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  4020a4:	4b0e      	ldr	r3, [pc, #56]	; (4020e0 <prvGetNextExpireTime+0x44>)
  4020a6:	681b      	ldr	r3, [r3, #0]
  4020a8:	681b      	ldr	r3, [r3, #0]
  4020aa:	2b00      	cmp	r3, #0
  4020ac:	bf0c      	ite	eq
  4020ae:	2301      	moveq	r3, #1
  4020b0:	2300      	movne	r3, #0
  4020b2:	b2db      	uxtb	r3, r3
  4020b4:	461a      	mov	r2, r3
  4020b6:	687b      	ldr	r3, [r7, #4]
  4020b8:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
  4020ba:	687b      	ldr	r3, [r7, #4]
  4020bc:	681b      	ldr	r3, [r3, #0]
  4020be:	2b00      	cmp	r3, #0
  4020c0:	d105      	bne.n	4020ce <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  4020c2:	4b07      	ldr	r3, [pc, #28]	; (4020e0 <prvGetNextExpireTime+0x44>)
  4020c4:	681b      	ldr	r3, [r3, #0]
  4020c6:	68db      	ldr	r3, [r3, #12]
  4020c8:	681b      	ldr	r3, [r3, #0]
  4020ca:	60fb      	str	r3, [r7, #12]
  4020cc:	e001      	b.n	4020d2 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( portTickType ) 0U;
  4020ce:	2300      	movs	r3, #0
  4020d0:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
  4020d2:	68fb      	ldr	r3, [r7, #12]
}
  4020d4:	4618      	mov	r0, r3
  4020d6:	3714      	adds	r7, #20
  4020d8:	46bd      	mov	sp, r7
  4020da:	f85d 7b04 	ldr.w	r7, [sp], #4
  4020de:	4770      	bx	lr
  4020e0:	2000ab24 	.word	0x2000ab24

004020e4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static portTickType prvSampleTimeNow( portBASE_TYPE *pxTimerListsWereSwitched )
{
  4020e4:	b580      	push	{r7, lr}
  4020e6:	b084      	sub	sp, #16
  4020e8:	af00      	add	r7, sp, #0
  4020ea:	6078      	str	r0, [r7, #4]
portTickType xTimeNow;
PRIVILEGED_DATA static portTickType xLastTime = ( portTickType ) 0U;

	xTimeNow = xTaskGetTickCount();
  4020ec:	4b0d      	ldr	r3, [pc, #52]	; (402124 <prvSampleTimeNow+0x40>)
  4020ee:	4798      	blx	r3
  4020f0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
  4020f2:	4b0d      	ldr	r3, [pc, #52]	; (402128 <prvSampleTimeNow+0x44>)
  4020f4:	681b      	ldr	r3, [r3, #0]
  4020f6:	68fa      	ldr	r2, [r7, #12]
  4020f8:	429a      	cmp	r2, r3
  4020fa:	d208      	bcs.n	40210e <prvSampleTimeNow+0x2a>
	{
		prvSwitchTimerLists( xLastTime );
  4020fc:	4b0a      	ldr	r3, [pc, #40]	; (402128 <prvSampleTimeNow+0x44>)
  4020fe:	681b      	ldr	r3, [r3, #0]
  402100:	4618      	mov	r0, r3
  402102:	4b0a      	ldr	r3, [pc, #40]	; (40212c <prvSampleTimeNow+0x48>)
  402104:	4798      	blx	r3
		*pxTimerListsWereSwitched = pdTRUE;
  402106:	687b      	ldr	r3, [r7, #4]
  402108:	2201      	movs	r2, #1
  40210a:	601a      	str	r2, [r3, #0]
  40210c:	e002      	b.n	402114 <prvSampleTimeNow+0x30>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
  40210e:	687b      	ldr	r3, [r7, #4]
  402110:	2200      	movs	r2, #0
  402112:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
  402114:	4a04      	ldr	r2, [pc, #16]	; (402128 <prvSampleTimeNow+0x44>)
  402116:	68fb      	ldr	r3, [r7, #12]
  402118:	6013      	str	r3, [r2, #0]

	return xTimeNow;
  40211a:	68fb      	ldr	r3, [r7, #12]
}
  40211c:	4618      	mov	r0, r3
  40211e:	3710      	adds	r7, #16
  402120:	46bd      	mov	sp, r7
  402122:	bd80      	pop	{r7, pc}
  402124:	00401561 	.word	0x00401561
  402128:	2000ab30 	.word	0x2000ab30
  40212c:	004022c5 	.word	0x004022c5

00402130 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
  402130:	b580      	push	{r7, lr}
  402132:	b086      	sub	sp, #24
  402134:	af00      	add	r7, sp, #0
  402136:	60f8      	str	r0, [r7, #12]
  402138:	60b9      	str	r1, [r7, #8]
  40213a:	607a      	str	r2, [r7, #4]
  40213c:	603b      	str	r3, [r7, #0]
portBASE_TYPE xProcessTimerNow = pdFALSE;
  40213e:	2300      	movs	r3, #0
  402140:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  402142:	68fb      	ldr	r3, [r7, #12]
  402144:	68ba      	ldr	r2, [r7, #8]
  402146:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  402148:	68fb      	ldr	r3, [r7, #12]
  40214a:	68fa      	ldr	r2, [r7, #12]
  40214c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
  40214e:	68ba      	ldr	r2, [r7, #8]
  402150:	687b      	ldr	r3, [r7, #4]
  402152:	429a      	cmp	r2, r3
  402154:	d812      	bhi.n	40217c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
  402156:	687a      	ldr	r2, [r7, #4]
  402158:	683b      	ldr	r3, [r7, #0]
  40215a:	1ad2      	subs	r2, r2, r3
  40215c:	68fb      	ldr	r3, [r7, #12]
  40215e:	699b      	ldr	r3, [r3, #24]
  402160:	429a      	cmp	r2, r3
  402162:	d302      	bcc.n	40216a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  402164:	2301      	movs	r3, #1
  402166:	617b      	str	r3, [r7, #20]
  402168:	e01b      	b.n	4021a2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  40216a:	4b10      	ldr	r3, [pc, #64]	; (4021ac <prvInsertTimerInActiveList+0x7c>)
  40216c:	681a      	ldr	r2, [r3, #0]
  40216e:	68fb      	ldr	r3, [r7, #12]
  402170:	3304      	adds	r3, #4
  402172:	4619      	mov	r1, r3
  402174:	4610      	mov	r0, r2
  402176:	4b0e      	ldr	r3, [pc, #56]	; (4021b0 <prvInsertTimerInActiveList+0x80>)
  402178:	4798      	blx	r3
  40217a:	e012      	b.n	4021a2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  40217c:	687a      	ldr	r2, [r7, #4]
  40217e:	683b      	ldr	r3, [r7, #0]
  402180:	429a      	cmp	r2, r3
  402182:	d206      	bcs.n	402192 <prvInsertTimerInActiveList+0x62>
  402184:	68ba      	ldr	r2, [r7, #8]
  402186:	683b      	ldr	r3, [r7, #0]
  402188:	429a      	cmp	r2, r3
  40218a:	d302      	bcc.n	402192 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
  40218c:	2301      	movs	r3, #1
  40218e:	617b      	str	r3, [r7, #20]
  402190:	e007      	b.n	4021a2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  402192:	4b08      	ldr	r3, [pc, #32]	; (4021b4 <prvInsertTimerInActiveList+0x84>)
  402194:	681a      	ldr	r2, [r3, #0]
  402196:	68fb      	ldr	r3, [r7, #12]
  402198:	3304      	adds	r3, #4
  40219a:	4619      	mov	r1, r3
  40219c:	4610      	mov	r0, r2
  40219e:	4b04      	ldr	r3, [pc, #16]	; (4021b0 <prvInsertTimerInActiveList+0x80>)
  4021a0:	4798      	blx	r3
		}
	}

	return xProcessTimerNow;
  4021a2:	697b      	ldr	r3, [r7, #20]
}
  4021a4:	4618      	mov	r0, r3
  4021a6:	3718      	adds	r7, #24
  4021a8:	46bd      	mov	sp, r7
  4021aa:	bd80      	pop	{r7, pc}
  4021ac:	2000ab28 	.word	0x2000ab28
  4021b0:	0040037f 	.word	0x0040037f
  4021b4:	2000ab24 	.word	0x2000ab24

004021b8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
  4021b8:	b590      	push	{r4, r7, lr}
  4021ba:	b08b      	sub	sp, #44	; 0x2c
  4021bc:	af02      	add	r7, sp, #8
portBASE_TYPE xTimerListsWereSwitched, xResult;
portTickType xTimeNow;

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  4021be:	1d3b      	adds	r3, r7, #4
  4021c0:	4618      	mov	r0, r3
  4021c2:	4b38      	ldr	r3, [pc, #224]	; (4022a4 <prvProcessReceivedCommands+0xec>)
  4021c4:	4798      	blx	r3
  4021c6:	61f8      	str	r0, [r7, #28]

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
  4021c8:	e05d      	b.n	402286 <prvProcessReceivedCommands+0xce>
	{
		pxTimer = xMessage.pxTimer;
  4021ca:	693b      	ldr	r3, [r7, #16]
  4021cc:	61bb      	str	r3, [r7, #24]

		/* Is the timer already in a list of active timers?  When the command
		is trmCOMMAND_PROCESS_TIMER_OVERFLOW, the timer will be NULL as the
		command is to the task rather than to an individual timer. */
		if( pxTimer != NULL )
  4021ce:	69bb      	ldr	r3, [r7, #24]
  4021d0:	2b00      	cmp	r3, #0
  4021d2:	d008      	beq.n	4021e6 <prvProcessReceivedCommands+0x2e>
		{
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
  4021d4:	69bb      	ldr	r3, [r7, #24]
  4021d6:	695b      	ldr	r3, [r3, #20]
  4021d8:	2b00      	cmp	r3, #0
  4021da:	d004      	beq.n	4021e6 <prvProcessReceivedCommands+0x2e>
			{
				/* The timer is in a list, remove it. */
				uxListRemove( &( pxTimer->xTimerListItem ) );
  4021dc:	69bb      	ldr	r3, [r7, #24]
  4021de:	3304      	adds	r3, #4
  4021e0:	4618      	mov	r0, r3
  4021e2:	4b31      	ldr	r3, [pc, #196]	; (4022a8 <prvProcessReceivedCommands+0xf0>)
  4021e4:	4798      	blx	r3
			}
		}

		traceTIMER_COMMAND_RECEIVED( pxTimer, xMessage.xMessageID, xMessage.xMessageValue );

		switch( xMessage.xMessageID )
  4021e6:	68bb      	ldr	r3, [r7, #8]
  4021e8:	2b03      	cmp	r3, #3
  4021ea:	d84b      	bhi.n	402284 <prvProcessReceivedCommands+0xcc>
  4021ec:	a201      	add	r2, pc, #4	; (adr r2, 4021f4 <prvProcessReceivedCommands+0x3c>)
  4021ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4021f2:	bf00      	nop
  4021f4:	00402205 	.word	0x00402205
  4021f8:	00402287 	.word	0x00402287
  4021fc:	00402253 	.word	0x00402253
  402200:	0040227d 	.word	0x0040227d
		{
			case tmrCOMMAND_START :
				/* Start or restart a timer. */
				if( prvInsertTimerInActiveList( pxTimer,  xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.xMessageValue ) == pdTRUE )
  402204:	68fa      	ldr	r2, [r7, #12]
  402206:	69bb      	ldr	r3, [r7, #24]
  402208:	699b      	ldr	r3, [r3, #24]
  40220a:	18d1      	adds	r1, r2, r3
  40220c:	68fb      	ldr	r3, [r7, #12]
  40220e:	69fa      	ldr	r2, [r7, #28]
  402210:	69b8      	ldr	r0, [r7, #24]
  402212:	4c26      	ldr	r4, [pc, #152]	; (4022ac <prvProcessReceivedCommands+0xf4>)
  402214:	47a0      	blx	r4
  402216:	4603      	mov	r3, r0
  402218:	2b01      	cmp	r3, #1
  40221a:	d134      	bne.n	402286 <prvProcessReceivedCommands+0xce>
				{
					/* The timer expired before it was added to the active timer
					list.  Process it now. */
					pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  40221c:	69bb      	ldr	r3, [r7, #24]
  40221e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  402220:	69b8      	ldr	r0, [r7, #24]
  402222:	4798      	blx	r3

					if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  402224:	69bb      	ldr	r3, [r7, #24]
  402226:	69db      	ldr	r3, [r3, #28]
  402228:	2b01      	cmp	r3, #1
  40222a:	d12c      	bne.n	402286 <prvProcessReceivedCommands+0xce>
					{
						xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  40222c:	68fa      	ldr	r2, [r7, #12]
  40222e:	69bb      	ldr	r3, [r7, #24]
  402230:	699b      	ldr	r3, [r3, #24]
  402232:	441a      	add	r2, r3
  402234:	2300      	movs	r3, #0
  402236:	9300      	str	r3, [sp, #0]
  402238:	2300      	movs	r3, #0
  40223a:	2100      	movs	r1, #0
  40223c:	69b8      	ldr	r0, [r7, #24]
  40223e:	4c1c      	ldr	r4, [pc, #112]	; (4022b0 <prvProcessReceivedCommands+0xf8>)
  402240:	47a0      	blx	r4
  402242:	6178      	str	r0, [r7, #20]
						configASSERT( xResult );
  402244:	697b      	ldr	r3, [r7, #20]
  402246:	2b00      	cmp	r3, #0
  402248:	d11d      	bne.n	402286 <prvProcessReceivedCommands+0xce>
  40224a:	4b1a      	ldr	r3, [pc, #104]	; (4022b4 <prvProcessReceivedCommands+0xfc>)
  40224c:	4798      	blx	r3
  40224e:	bf00      	nop
  402250:	e7fd      	b.n	40224e <prvProcessReceivedCommands+0x96>
				/* The timer has already been removed from the active list.
				There is nothing to do here. */
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
  402252:	68fa      	ldr	r2, [r7, #12]
  402254:	69bb      	ldr	r3, [r7, #24]
  402256:	619a      	str	r2, [r3, #24]
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  402258:	69bb      	ldr	r3, [r7, #24]
  40225a:	699b      	ldr	r3, [r3, #24]
  40225c:	2b00      	cmp	r3, #0
  40225e:	d103      	bne.n	402268 <prvProcessReceivedCommands+0xb0>
  402260:	4b14      	ldr	r3, [pc, #80]	; (4022b4 <prvProcessReceivedCommands+0xfc>)
  402262:	4798      	blx	r3
  402264:	bf00      	nop
  402266:	e7fd      	b.n	402264 <prvProcessReceivedCommands+0xac>
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  402268:	69bb      	ldr	r3, [r7, #24]
  40226a:	699a      	ldr	r2, [r3, #24]
  40226c:	69fb      	ldr	r3, [r7, #28]
  40226e:	18d1      	adds	r1, r2, r3
  402270:	69fb      	ldr	r3, [r7, #28]
  402272:	69fa      	ldr	r2, [r7, #28]
  402274:	69b8      	ldr	r0, [r7, #24]
  402276:	4c0d      	ldr	r4, [pc, #52]	; (4022ac <prvProcessReceivedCommands+0xf4>)
  402278:	47a0      	blx	r4
				break;
  40227a:	e004      	b.n	402286 <prvProcessReceivedCommands+0xce>

			case tmrCOMMAND_DELETE :
				/* The timer has already been removed from the active list,
				just free up the memory. */
				vPortFree( pxTimer );
  40227c:	69b8      	ldr	r0, [r7, #24]
  40227e:	4b0e      	ldr	r3, [pc, #56]	; (4022b8 <prvProcessReceivedCommands+0x100>)
  402280:	4798      	blx	r3
				break;
  402282:	e000      	b.n	402286 <prvProcessReceivedCommands+0xce>

			default	:
				/* Don't expect to get here. */
				break;
  402284:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
  402286:	4b0d      	ldr	r3, [pc, #52]	; (4022bc <prvProcessReceivedCommands+0x104>)
  402288:	6818      	ldr	r0, [r3, #0]
  40228a:	f107 0108 	add.w	r1, r7, #8
  40228e:	2300      	movs	r3, #0
  402290:	2200      	movs	r2, #0
  402292:	4c0b      	ldr	r4, [pc, #44]	; (4022c0 <prvProcessReceivedCommands+0x108>)
  402294:	47a0      	blx	r4
  402296:	4603      	mov	r3, r0
  402298:	2b00      	cmp	r3, #0
  40229a:	d196      	bne.n	4021ca <prvProcessReceivedCommands+0x12>
		}
	}
}
  40229c:	bf00      	nop
  40229e:	3724      	adds	r7, #36	; 0x24
  4022a0:	46bd      	mov	sp, r7
  4022a2:	bd90      	pop	{r4, r7, pc}
  4022a4:	004020e5 	.word	0x004020e5
  4022a8:	004003f1 	.word	0x004003f1
  4022ac:	00402131 	.word	0x00402131
  4022b0:	00401ed9 	.word	0x00401ed9
  4022b4:	00400639 	.word	0x00400639
  4022b8:	0040081d 	.word	0x0040081d
  4022bc:	2000ab2c 	.word	0x2000ab2c
  4022c0:	00400d39 	.word	0x00400d39

004022c4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( portTickType xLastTime )
{
  4022c4:	b590      	push	{r4, r7, lr}
  4022c6:	b08b      	sub	sp, #44	; 0x2c
  4022c8:	af02      	add	r7, sp, #8
  4022ca:	6078      	str	r0, [r7, #4]

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  4022cc:	e03e      	b.n	40234c <prvSwitchTimerLists+0x88>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  4022ce:	4b29      	ldr	r3, [pc, #164]	; (402374 <prvSwitchTimerLists+0xb0>)
  4022d0:	681b      	ldr	r3, [r3, #0]
  4022d2:	68db      	ldr	r3, [r3, #12]
  4022d4:	681b      	ldr	r3, [r3, #0]
  4022d6:	61fb      	str	r3, [r7, #28]

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  4022d8:	4b26      	ldr	r3, [pc, #152]	; (402374 <prvSwitchTimerLists+0xb0>)
  4022da:	681b      	ldr	r3, [r3, #0]
  4022dc:	68db      	ldr	r3, [r3, #12]
  4022de:	68db      	ldr	r3, [r3, #12]
  4022e0:	61bb      	str	r3, [r7, #24]
		uxListRemove( &( pxTimer->xTimerListItem ) );
  4022e2:	69bb      	ldr	r3, [r7, #24]
  4022e4:	3304      	adds	r3, #4
  4022e6:	4618      	mov	r0, r3
  4022e8:	4b23      	ldr	r3, [pc, #140]	; (402378 <prvSwitchTimerLists+0xb4>)
  4022ea:	4798      	blx	r3

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  4022ec:	69bb      	ldr	r3, [r7, #24]
  4022ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  4022f0:	69b8      	ldr	r0, [r7, #24]
  4022f2:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  4022f4:	69bb      	ldr	r3, [r7, #24]
  4022f6:	69db      	ldr	r3, [r3, #28]
  4022f8:	2b01      	cmp	r3, #1
  4022fa:	d127      	bne.n	40234c <prvSwitchTimerLists+0x88>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  4022fc:	69bb      	ldr	r3, [r7, #24]
  4022fe:	699a      	ldr	r2, [r3, #24]
  402300:	69fb      	ldr	r3, [r7, #28]
  402302:	4413      	add	r3, r2
  402304:	617b      	str	r3, [r7, #20]
			if( xReloadTime > xNextExpireTime )
  402306:	697a      	ldr	r2, [r7, #20]
  402308:	69fb      	ldr	r3, [r7, #28]
  40230a:	429a      	cmp	r2, r3
  40230c:	d90e      	bls.n	40232c <prvSwitchTimerLists+0x68>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  40230e:	69bb      	ldr	r3, [r7, #24]
  402310:	697a      	ldr	r2, [r7, #20]
  402312:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  402314:	69bb      	ldr	r3, [r7, #24]
  402316:	69ba      	ldr	r2, [r7, #24]
  402318:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  40231a:	4b16      	ldr	r3, [pc, #88]	; (402374 <prvSwitchTimerLists+0xb0>)
  40231c:	681a      	ldr	r2, [r3, #0]
  40231e:	69bb      	ldr	r3, [r7, #24]
  402320:	3304      	adds	r3, #4
  402322:	4619      	mov	r1, r3
  402324:	4610      	mov	r0, r2
  402326:	4b15      	ldr	r3, [pc, #84]	; (40237c <prvSwitchTimerLists+0xb8>)
  402328:	4798      	blx	r3
  40232a:	e00f      	b.n	40234c <prvSwitchTimerLists+0x88>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
  40232c:	2300      	movs	r3, #0
  40232e:	9300      	str	r3, [sp, #0]
  402330:	2300      	movs	r3, #0
  402332:	69fa      	ldr	r2, [r7, #28]
  402334:	2100      	movs	r1, #0
  402336:	69b8      	ldr	r0, [r7, #24]
  402338:	4c11      	ldr	r4, [pc, #68]	; (402380 <prvSwitchTimerLists+0xbc>)
  40233a:	47a0      	blx	r4
  40233c:	6138      	str	r0, [r7, #16]
				configASSERT( xResult );
  40233e:	693b      	ldr	r3, [r7, #16]
  402340:	2b00      	cmp	r3, #0
  402342:	d103      	bne.n	40234c <prvSwitchTimerLists+0x88>
  402344:	4b0f      	ldr	r3, [pc, #60]	; (402384 <prvSwitchTimerLists+0xc0>)
  402346:	4798      	blx	r3
  402348:	bf00      	nop
  40234a:	e7fd      	b.n	402348 <prvSwitchTimerLists+0x84>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  40234c:	4b09      	ldr	r3, [pc, #36]	; (402374 <prvSwitchTimerLists+0xb0>)
  40234e:	681b      	ldr	r3, [r3, #0]
  402350:	681b      	ldr	r3, [r3, #0]
  402352:	2b00      	cmp	r3, #0
  402354:	d1bb      	bne.n	4022ce <prvSwitchTimerLists+0xa>
				( void ) xResult;
			}
		}
	}

	pxTemp = pxCurrentTimerList;
  402356:	4b07      	ldr	r3, [pc, #28]	; (402374 <prvSwitchTimerLists+0xb0>)
  402358:	681b      	ldr	r3, [r3, #0]
  40235a:	60fb      	str	r3, [r7, #12]
	pxCurrentTimerList = pxOverflowTimerList;
  40235c:	4b0a      	ldr	r3, [pc, #40]	; (402388 <prvSwitchTimerLists+0xc4>)
  40235e:	681b      	ldr	r3, [r3, #0]
  402360:	4a04      	ldr	r2, [pc, #16]	; (402374 <prvSwitchTimerLists+0xb0>)
  402362:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
  402364:	4a08      	ldr	r2, [pc, #32]	; (402388 <prvSwitchTimerLists+0xc4>)
  402366:	68fb      	ldr	r3, [r7, #12]
  402368:	6013      	str	r3, [r2, #0]
}
  40236a:	bf00      	nop
  40236c:	3724      	adds	r7, #36	; 0x24
  40236e:	46bd      	mov	sp, r7
  402370:	bd90      	pop	{r4, r7, pc}
  402372:	bf00      	nop
  402374:	2000ab24 	.word	0x2000ab24
  402378:	004003f1 	.word	0x004003f1
  40237c:	0040037f 	.word	0x0040037f
  402380:	00401ed9 	.word	0x00401ed9
  402384:	00400639 	.word	0x00400639
  402388:	2000ab28 	.word	0x2000ab28

0040238c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  40238c:	b580      	push	{r7, lr}
  40238e:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
  402390:	4b0e      	ldr	r3, [pc, #56]	; (4023cc <prvCheckForValidListAndQueue+0x40>)
  402392:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
  402394:	4b0e      	ldr	r3, [pc, #56]	; (4023d0 <prvCheckForValidListAndQueue+0x44>)
  402396:	681b      	ldr	r3, [r3, #0]
  402398:	2b00      	cmp	r3, #0
  40239a:	d113      	bne.n	4023c4 <prvCheckForValidListAndQueue+0x38>
		{
			vListInitialise( &xActiveTimerList1 );
  40239c:	480d      	ldr	r0, [pc, #52]	; (4023d4 <prvCheckForValidListAndQueue+0x48>)
  40239e:	4b0e      	ldr	r3, [pc, #56]	; (4023d8 <prvCheckForValidListAndQueue+0x4c>)
  4023a0:	4798      	blx	r3
			vListInitialise( &xActiveTimerList2 );
  4023a2:	480e      	ldr	r0, [pc, #56]	; (4023dc <prvCheckForValidListAndQueue+0x50>)
  4023a4:	4b0c      	ldr	r3, [pc, #48]	; (4023d8 <prvCheckForValidListAndQueue+0x4c>)
  4023a6:	4798      	blx	r3
			pxCurrentTimerList = &xActiveTimerList1;
  4023a8:	4b0d      	ldr	r3, [pc, #52]	; (4023e0 <prvCheckForValidListAndQueue+0x54>)
  4023aa:	4a0a      	ldr	r2, [pc, #40]	; (4023d4 <prvCheckForValidListAndQueue+0x48>)
  4023ac:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
  4023ae:	4b0d      	ldr	r3, [pc, #52]	; (4023e4 <prvCheckForValidListAndQueue+0x58>)
  4023b0:	4a0a      	ldr	r2, [pc, #40]	; (4023dc <prvCheckForValidListAndQueue+0x50>)
  4023b2:	601a      	str	r2, [r3, #0]
			xTimerQueue = xQueueCreate( ( unsigned portBASE_TYPE ) configTIMER_QUEUE_LENGTH, sizeof( xTIMER_MESSAGE ) );
  4023b4:	2200      	movs	r2, #0
  4023b6:	210c      	movs	r1, #12
  4023b8:	2005      	movs	r0, #5
  4023ba:	4b0b      	ldr	r3, [pc, #44]	; (4023e8 <prvCheckForValidListAndQueue+0x5c>)
  4023bc:	4798      	blx	r3
  4023be:	4602      	mov	r2, r0
  4023c0:	4b03      	ldr	r3, [pc, #12]	; (4023d0 <prvCheckForValidListAndQueue+0x44>)
  4023c2:	601a      	str	r2, [r3, #0]
		}
	}
	taskEXIT_CRITICAL();
  4023c4:	4b09      	ldr	r3, [pc, #36]	; (4023ec <prvCheckForValidListAndQueue+0x60>)
  4023c6:	4798      	blx	r3
}
  4023c8:	bf00      	nop
  4023ca:	bd80      	pop	{r7, pc}
  4023cc:	004005f1 	.word	0x004005f1
  4023d0:	2000ab2c 	.word	0x2000ab2c
  4023d4:	2000aafc 	.word	0x2000aafc
  4023d8:	004002d5 	.word	0x004002d5
  4023dc:	2000ab10 	.word	0x2000ab10
  4023e0:	2000ab24 	.word	0x2000ab24
  4023e4:	2000ab28 	.word	0x2000ab28
  4023e8:	00400a7d 	.word	0x00400a7d
  4023ec:	00400611 	.word	0x00400611

004023f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  4023f0:	b480      	push	{r7}
  4023f2:	b083      	sub	sp, #12
  4023f4:	af00      	add	r7, sp, #0
  4023f6:	4603      	mov	r3, r0
  4023f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
  4023fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4023fe:	2b00      	cmp	r3, #0
  402400:	db0b      	blt.n	40241a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  402402:	4909      	ldr	r1, [pc, #36]	; (402428 <__NVIC_EnableIRQ+0x38>)
  402404:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402408:	095b      	lsrs	r3, r3, #5
  40240a:	79fa      	ldrb	r2, [r7, #7]
  40240c:	f002 021f 	and.w	r2, r2, #31
  402410:	2001      	movs	r0, #1
  402412:	fa00 f202 	lsl.w	r2, r0, r2
  402416:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
  40241a:	bf00      	nop
  40241c:	370c      	adds	r7, #12
  40241e:	46bd      	mov	sp, r7
  402420:	f85d 7b04 	ldr.w	r7, [sp], #4
  402424:	4770      	bx	lr
  402426:	bf00      	nop
  402428:	e000e100 	.word	0xe000e100

0040242c <osc_get_rate>:
{
  40242c:	b480      	push	{r7}
  40242e:	b083      	sub	sp, #12
  402430:	af00      	add	r7, sp, #0
  402432:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  402434:	687b      	ldr	r3, [r7, #4]
  402436:	2b07      	cmp	r3, #7
  402438:	d825      	bhi.n	402486 <osc_get_rate+0x5a>
  40243a:	a201      	add	r2, pc, #4	; (adr r2, 402440 <osc_get_rate+0x14>)
  40243c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402440:	00402461 	.word	0x00402461
  402444:	00402467 	.word	0x00402467
  402448:	0040246d 	.word	0x0040246d
  40244c:	00402473 	.word	0x00402473
  402450:	00402477 	.word	0x00402477
  402454:	0040247b 	.word	0x0040247b
  402458:	0040247f 	.word	0x0040247f
  40245c:	00402483 	.word	0x00402483
		return OSC_SLCK_32K_RC_HZ;
  402460:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  402464:	e010      	b.n	402488 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  402466:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40246a:	e00d      	b.n	402488 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  40246c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  402470:	e00a      	b.n	402488 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  402472:	4b08      	ldr	r3, [pc, #32]	; (402494 <osc_get_rate+0x68>)
  402474:	e008      	b.n	402488 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  402476:	4b08      	ldr	r3, [pc, #32]	; (402498 <osc_get_rate+0x6c>)
  402478:	e006      	b.n	402488 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  40247a:	4b08      	ldr	r3, [pc, #32]	; (40249c <osc_get_rate+0x70>)
  40247c:	e004      	b.n	402488 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  40247e:	4b07      	ldr	r3, [pc, #28]	; (40249c <osc_get_rate+0x70>)
  402480:	e002      	b.n	402488 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  402482:	4b06      	ldr	r3, [pc, #24]	; (40249c <osc_get_rate+0x70>)
  402484:	e000      	b.n	402488 <osc_get_rate+0x5c>
	return 0;
  402486:	2300      	movs	r3, #0
}
  402488:	4618      	mov	r0, r3
  40248a:	370c      	adds	r7, #12
  40248c:	46bd      	mov	sp, r7
  40248e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402492:	4770      	bx	lr
  402494:	003d0900 	.word	0x003d0900
  402498:	007a1200 	.word	0x007a1200
  40249c:	00b71b00 	.word	0x00b71b00

004024a0 <sysclk_get_main_hz>:
{
  4024a0:	b580      	push	{r7, lr}
  4024a2:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  4024a4:	2006      	movs	r0, #6
  4024a6:	4b03      	ldr	r3, [pc, #12]	; (4024b4 <sysclk_get_main_hz+0x14>)
  4024a8:	4798      	blx	r3
  4024aa:	4603      	mov	r3, r0
  4024ac:	011b      	lsls	r3, r3, #4
}
  4024ae:	4618      	mov	r0, r3
  4024b0:	bd80      	pop	{r7, pc}
  4024b2:	bf00      	nop
  4024b4:	0040242d 	.word	0x0040242d

004024b8 <sysclk_get_cpu_hz>:
{
  4024b8:	b580      	push	{r7, lr}
  4024ba:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  4024bc:	4b02      	ldr	r3, [pc, #8]	; (4024c8 <sysclk_get_cpu_hz+0x10>)
  4024be:	4798      	blx	r3
  4024c0:	4603      	mov	r3, r0
  4024c2:	085b      	lsrs	r3, r3, #1
}
  4024c4:	4618      	mov	r0, r3
  4024c6:	bd80      	pop	{r7, pc}
  4024c8:	004024a1 	.word	0x004024a1

004024cc <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  4024cc:	b580      	push	{r7, lr}
  4024ce:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4024d0:	4b02      	ldr	r3, [pc, #8]	; (4024dc <sysclk_get_peripheral_hz+0x10>)
  4024d2:	4798      	blx	r3
  4024d4:	4603      	mov	r3, r0
  4024d6:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4024d8:	4618      	mov	r0, r3
  4024da:	bd80      	pop	{r7, pc}
  4024dc:	004024a1 	.word	0x004024a1

004024e0 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  4024e0:	b580      	push	{r7, lr}
  4024e2:	b082      	sub	sp, #8
  4024e4:	af00      	add	r7, sp, #0
  4024e6:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4024e8:	6878      	ldr	r0, [r7, #4]
  4024ea:	4b03      	ldr	r3, [pc, #12]	; (4024f8 <sysclk_enable_peripheral_clock+0x18>)
  4024ec:	4798      	blx	r3
}
  4024ee:	bf00      	nop
  4024f0:	3708      	adds	r7, #8
  4024f2:	46bd      	mov	sp, r7
  4024f4:	bd80      	pop	{r7, pc}
  4024f6:	bf00      	nop
  4024f8:	00409f35 	.word	0x00409f35

004024fc <twi_master_setup>:
typedef twi_options_t twi_master_options_t;
typedef twi_packet_t twi_package_t;

static inline uint32_t twi_master_setup(twi_master_t p_twi,
		twi_master_options_t *p_opt)
{
  4024fc:	b580      	push	{r7, lr}
  4024fe:	b082      	sub	sp, #8
  402500:	af00      	add	r7, sp, #0
  402502:	6078      	str	r0, [r7, #4]
  402504:	6039      	str	r1, [r7, #0]
	p_opt->master_clk = sysclk_get_peripheral_hz();
  402506:	4b10      	ldr	r3, [pc, #64]	; (402548 <twi_master_setup+0x4c>)
  402508:	4798      	blx	r3
  40250a:	4602      	mov	r2, r0
  40250c:	683b      	ldr	r3, [r7, #0]
  40250e:	601a      	str	r2, [r3, #0]
	p_opt->smbus      = 0;
  402510:	683b      	ldr	r3, [r7, #0]
  402512:	2200      	movs	r2, #0
  402514:	725a      	strb	r2, [r3, #9]
	} else {
		// Do Nothing
	}
#else
#if (!(SAMG51 || SAMG53 || SAMG54))
	if (p_twi == TWI0) {
  402516:	687b      	ldr	r3, [r7, #4]
  402518:	4a0c      	ldr	r2, [pc, #48]	; (40254c <twi_master_setup+0x50>)
  40251a:	4293      	cmp	r3, r2
  40251c:	d103      	bne.n	402526 <twi_master_setup+0x2a>
		sysclk_enable_peripheral_clock(ID_TWI0);
  40251e:	2011      	movs	r0, #17
  402520:	4b0b      	ldr	r3, [pc, #44]	; (402550 <twi_master_setup+0x54>)
  402522:	4798      	blx	r3
  402524:	e006      	b.n	402534 <twi_master_setup+0x38>
	} else
#endif
	if (p_twi == TWI1) {
  402526:	687b      	ldr	r3, [r7, #4]
  402528:	4a0a      	ldr	r2, [pc, #40]	; (402554 <twi_master_setup+0x58>)
  40252a:	4293      	cmp	r3, r2
  40252c:	d102      	bne.n	402534 <twi_master_setup+0x38>
		sysclk_enable_peripheral_clock(ID_TWI1);
  40252e:	2012      	movs	r0, #18
  402530:	4b07      	ldr	r3, [pc, #28]	; (402550 <twi_master_setup+0x54>)
  402532:	4798      	blx	r3
	} else {
		// Do Nothing
	}
#endif

	return (twi_master_init(p_twi, p_opt));
  402534:	6839      	ldr	r1, [r7, #0]
  402536:	6878      	ldr	r0, [r7, #4]
  402538:	4b07      	ldr	r3, [pc, #28]	; (402558 <twi_master_setup+0x5c>)
  40253a:	4798      	blx	r3
  40253c:	4603      	mov	r3, r0
}
  40253e:	4618      	mov	r0, r3
  402540:	3708      	adds	r7, #8
  402542:	46bd      	mov	sp, r7
  402544:	bd80      	pop	{r7, pc}
  402546:	bf00      	nop
  402548:	004024cd 	.word	0x004024cd
  40254c:	400a8000 	.word	0x400a8000
  402550:	004024e1 	.word	0x004024e1
  402554:	400ac000 	.word	0x400ac000
  402558:	00409fe1 	.word	0x00409fe1

0040255c <bsp_hw_init>:
static void m_bsp_uart_init(void);
static void m_bsp_sdcard_init(void);

/* Function definitions ----------------------------------------------- */
void bsp_hw_init(void)
{
  40255c:	b580      	push	{r7, lr}
  40255e:	af00      	add	r7, sp, #0
  m_bsp_i2c_init();
  402560:	4b05      	ldr	r3, [pc, #20]	; (402578 <bsp_hw_init+0x1c>)
  402562:	4798      	blx	r3
  m_bsp_uart_init();
  402564:	4b05      	ldr	r3, [pc, #20]	; (40257c <bsp_hw_init+0x20>)
  402566:	4798      	blx	r3
  bsp_rtc_init();
  402568:	4b05      	ldr	r3, [pc, #20]	; (402580 <bsp_hw_init+0x24>)
  40256a:	4798      	blx	r3

#if (_CONFIG_ELEVATOR_BOARD) // {
#else // }{
  m_bsp_sdcard_init();
  40256c:	4b05      	ldr	r3, [pc, #20]	; (402584 <bsp_hw_init+0x28>)
  40256e:	4798      	blx	r3
#endif // }

  bsp_gpio_init();
  402570:	4b05      	ldr	r3, [pc, #20]	; (402588 <bsp_hw_init+0x2c>)
  402572:	4798      	blx	r3
}
  402574:	bf00      	nop
  402576:	bd80      	pop	{r7, pc}
  402578:	004026e1 	.word	0x004026e1
  40257c:	00402715 	.word	0x00402715
  402580:	00402e1d 	.word	0x00402e1d
  402584:	00402785 	.word	0x00402785
  402588:	00402c69 	.word	0x00402c69

0040258c <bsp_i2c_write>:

int bsp_i2c_write(uint8_t slave_addr, uint8_t reg_addr, uint8_t *p_data, uint32_t len)
{
  40258c:	b580      	push	{r7, lr}
  40258e:	b08a      	sub	sp, #40	; 0x28
  402590:	af00      	add	r7, sp, #0
  402592:	60ba      	str	r2, [r7, #8]
  402594:	607b      	str	r3, [r7, #4]
  402596:	4603      	mov	r3, r0
  402598:	73fb      	strb	r3, [r7, #15]
  40259a:	460b      	mov	r3, r1
  40259c:	73bb      	strb	r3, [r7, #14]
  twi_package_t packet_write;

  packet_write.chip        = slave_addr;        // TWI slave bus address
  40259e:	7bfb      	ldrb	r3, [r7, #15]
  4025a0:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  packet_write.addr[0]     = reg_addr;          // TWI slave memory address data
  4025a4:	7bbb      	ldrb	r3, [r7, #14]
  4025a6:	753b      	strb	r3, [r7, #20]
  packet_write.addr_length = sizeof(reg_addr);  // TWI slave memory address data size
  4025a8:	2301      	movs	r3, #1
  4025aa:	61bb      	str	r3, [r7, #24]
  packet_write.buffer      = (void *)p_data;    // Transfer data source buffer
  4025ac:	68bb      	ldr	r3, [r7, #8]
  4025ae:	61fb      	str	r3, [r7, #28]
  packet_write.length      = len;               // Transfer data size (bytes)
  4025b0:	687b      	ldr	r3, [r7, #4]
  4025b2:	623b      	str	r3, [r7, #32]

  return twi_master_write(TWI0, &packet_write);
  4025b4:	f107 0314 	add.w	r3, r7, #20
  4025b8:	4619      	mov	r1, r3
  4025ba:	4804      	ldr	r0, [pc, #16]	; (4025cc <bsp_i2c_write+0x40>)
  4025bc:	4b04      	ldr	r3, [pc, #16]	; (4025d0 <bsp_i2c_write+0x44>)
  4025be:	4798      	blx	r3
  4025c0:	4603      	mov	r3, r0
}
  4025c2:	4618      	mov	r0, r3
  4025c4:	3728      	adds	r7, #40	; 0x28
  4025c6:	46bd      	mov	sp, r7
  4025c8:	bd80      	pop	{r7, pc}
  4025ca:	bf00      	nop
  4025cc:	400a8000 	.word	0x400a8000
  4025d0:	0040a195 	.word	0x0040a195
  4025d4:	00000000 	.word	0x00000000

004025d8 <bsp_delay>:

void bsp_delay(uint32_t ms)
{
  4025d8:	b5f0      	push	{r4, r5, r6, r7, lr}
  4025da:	b083      	sub	sp, #12
  4025dc:	af00      	add	r7, sp, #0
  4025de:	6078      	str	r0, [r7, #4]
  delay_ms(ms);
  4025e0:	687b      	ldr	r3, [r7, #4]
  4025e2:	2b00      	cmp	r3, #0
  4025e4:	d026      	beq.n	402634 <bsp_delay+0x5c>
  4025e6:	687b      	ldr	r3, [r7, #4]
  4025e8:	461d      	mov	r5, r3
  4025ea:	f04f 0600 	mov.w	r6, #0
  4025ee:	4b22      	ldr	r3, [pc, #136]	; (402678 <bsp_delay+0xa0>)
  4025f0:	4798      	blx	r3
  4025f2:	4603      	mov	r3, r0
  4025f4:	f04f 0400 	mov.w	r4, #0
  4025f8:	fb03 f106 	mul.w	r1, r3, r6
  4025fc:	fb05 f204 	mul.w	r2, r5, r4
  402600:	440a      	add	r2, r1
  402602:	fba5 3403 	umull	r3, r4, r5, r3
  402606:	4422      	add	r2, r4
  402608:	4614      	mov	r4, r2
  40260a:	f243 61af 	movw	r1, #13999	; 0x36af
  40260e:	f04f 0200 	mov.w	r2, #0
  402612:	185d      	adds	r5, r3, r1
  402614:	eb44 0602 	adc.w	r6, r4, r2
  402618:	4628      	mov	r0, r5
  40261a:	4631      	mov	r1, r6
  40261c:	4c17      	ldr	r4, [pc, #92]	; (40267c <bsp_delay+0xa4>)
  40261e:	f243 62b0 	movw	r2, #14000	; 0x36b0
  402622:	f04f 0300 	mov.w	r3, #0
  402626:	47a0      	blx	r4
  402628:	4603      	mov	r3, r0
  40262a:	460c      	mov	r4, r1
  40262c:	4618      	mov	r0, r3
  40262e:	4b14      	ldr	r3, [pc, #80]	; (402680 <bsp_delay+0xa8>)
  402630:	4798      	blx	r3
}
  402632:	e016      	b.n	402662 <bsp_delay+0x8a>
  delay_ms(ms);
  402634:	4b10      	ldr	r3, [pc, #64]	; (402678 <bsp_delay+0xa0>)
  402636:	4798      	blx	r3
  402638:	4603      	mov	r3, r0
  40263a:	f04f 0400 	mov.w	r4, #0
  40263e:	a20c      	add	r2, pc, #48	; (adr r2, 402670 <bsp_delay+0x98>)
  402640:	e9d2 1200 	ldrd	r1, r2, [r2]
  402644:	185d      	adds	r5, r3, r1
  402646:	eb44 0602 	adc.w	r6, r4, r2
  40264a:	4628      	mov	r0, r5
  40264c:	4631      	mov	r1, r6
  40264e:	4c0b      	ldr	r4, [pc, #44]	; (40267c <bsp_delay+0xa4>)
  402650:	4a0c      	ldr	r2, [pc, #48]	; (402684 <bsp_delay+0xac>)
  402652:	f04f 0300 	mov.w	r3, #0
  402656:	47a0      	blx	r4
  402658:	4603      	mov	r3, r0
  40265a:	460c      	mov	r4, r1
  40265c:	4618      	mov	r0, r3
  40265e:	4b08      	ldr	r3, [pc, #32]	; (402680 <bsp_delay+0xa8>)
  402660:	4798      	blx	r3
}
  402662:	bf00      	nop
  402664:	370c      	adds	r7, #12
  402666:	46bd      	mov	sp, r7
  402668:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40266a:	bf00      	nop
  40266c:	f3af 8000 	nop.w
  402670:	00d59f7f 	.word	0x00d59f7f
  402674:	00000000 	.word	0x00000000
  402678:	004024b9 	.word	0x004024b9
  40267c:	0040a291 	.word	0x0040a291
  402680:	20000001 	.word	0x20000001
  402684:	00d59f80 	.word	0x00d59f80

00402688 <UART0_Handler>:

void UART0_Handler()
{
  402688:	b580      	push	{r7, lr}
  40268a:	b082      	sub	sp, #8
  40268c:	af00      	add	r7, sp, #0
  uint32_t dw_status = uart_get_status(UART0);
  40268e:	480f      	ldr	r0, [pc, #60]	; (4026cc <UART0_Handler+0x44>)
  402690:	4b0f      	ldr	r3, [pc, #60]	; (4026d0 <UART0_Handler+0x48>)
  402692:	4798      	blx	r3
  402694:	6078      	str	r0, [r7, #4]

  if (dw_status & UART_SR_RXRDY)
  402696:	687b      	ldr	r3, [r7, #4]
  402698:	f003 0301 	and.w	r3, r3, #1
  40269c:	2b00      	cmp	r3, #0
  40269e:	d010      	beq.n	4026c2 <UART0_Handler+0x3a>
  {
    uint8_t received_byte;
    uart_read(UART0, &received_byte);
  4026a0:	1cfb      	adds	r3, r7, #3
  4026a2:	4619      	mov	r1, r3
  4026a4:	4809      	ldr	r0, [pc, #36]	; (4026cc <UART0_Handler+0x44>)
  4026a6:	4b0b      	ldr	r3, [pc, #44]	; (4026d4 <UART0_Handler+0x4c>)
  4026a8:	4798      	blx	r3
    m_read_buffer[m_read_buffer_index] = received_byte;
  4026aa:	4b0b      	ldr	r3, [pc, #44]	; (4026d8 <UART0_Handler+0x50>)
  4026ac:	881b      	ldrh	r3, [r3, #0]
  4026ae:	461a      	mov	r2, r3
  4026b0:	78f9      	ldrb	r1, [r7, #3]
  4026b2:	4b0a      	ldr	r3, [pc, #40]	; (4026dc <UART0_Handler+0x54>)
  4026b4:	5499      	strb	r1, [r3, r2]
    m_read_buffer_index++;
  4026b6:	4b08      	ldr	r3, [pc, #32]	; (4026d8 <UART0_Handler+0x50>)
  4026b8:	881b      	ldrh	r3, [r3, #0]
  4026ba:	3301      	adds	r3, #1
  4026bc:	b29a      	uxth	r2, r3
  4026be:	4b06      	ldr	r3, [pc, #24]	; (4026d8 <UART0_Handler+0x50>)
  4026c0:	801a      	strh	r2, [r3, #0]
  }
}
  4026c2:	bf00      	nop
  4026c4:	3708      	adds	r7, #8
  4026c6:	46bd      	mov	sp, r7
  4026c8:	bd80      	pop	{r7, pc}
  4026ca:	bf00      	nop
  4026cc:	400e0600 	.word	0x400e0600
  4026d0:	004001e3 	.word	0x004001e3
  4026d4:	004001fb 	.word	0x004001fb
  4026d8:	2000ad28 	.word	0x2000ad28
  4026dc:	2000ab34 	.word	0x2000ab34

004026e0 <m_bsp_i2c_init>:
/* Private function definitions ---------------------------------------- */
/**
 * @brief I2C init
 */
static void m_bsp_i2c_init(void)
{
  4026e0:	b580      	push	{r7, lr}
  4026e2:	b084      	sub	sp, #16
  4026e4:	af00      	add	r7, sp, #0
  twi_master_options_t opt = {
  4026e6:	1d3b      	adds	r3, r7, #4
  4026e8:	2200      	movs	r2, #0
  4026ea:	601a      	str	r2, [r3, #0]
  4026ec:	605a      	str	r2, [r3, #4]
  4026ee:	609a      	str	r2, [r3, #8]
  4026f0:	4b05      	ldr	r3, [pc, #20]	; (402708 <m_bsp_i2c_init+0x28>)
  4026f2:	60bb      	str	r3, [r7, #8]
      .speed = 100000
  };

  twi_master_setup(TWI0, &opt);
  4026f4:	1d3b      	adds	r3, r7, #4
  4026f6:	4619      	mov	r1, r3
  4026f8:	4804      	ldr	r0, [pc, #16]	; (40270c <m_bsp_i2c_init+0x2c>)
  4026fa:	4b05      	ldr	r3, [pc, #20]	; (402710 <m_bsp_i2c_init+0x30>)
  4026fc:	4798      	blx	r3
}
  4026fe:	bf00      	nop
  402700:	3710      	adds	r7, #16
  402702:	46bd      	mov	sp, r7
  402704:	bd80      	pop	{r7, pc}
  402706:	bf00      	nop
  402708:	000186a0 	.word	0x000186a0
  40270c:	400a8000 	.word	0x400a8000
  402710:	004024fd 	.word	0x004024fd

00402714 <m_bsp_uart_init>:

/**
 * @brief Uart init
 */
static void m_bsp_uart_init(void)
{
  402714:	b590      	push	{r4, r7, lr}
  402716:	b085      	sub	sp, #20
  402718:	af00      	add	r7, sp, #0
  const sam_uart_opt_t uart_settings = { sysclk_get_cpu_hz(), UART_SERIAL_BAUDRATE, UART_SERIAL_MODE };
  40271a:	4b12      	ldr	r3, [pc, #72]	; (402764 <m_bsp_uart_init+0x50>)
  40271c:	4798      	blx	r3
  40271e:	4603      	mov	r3, r0
  402720:	607b      	str	r3, [r7, #4]
  402722:	f44f 5316 	mov.w	r3, #9600	; 0x2580
  402726:	60bb      	str	r3, [r7, #8]
  402728:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40272c:	60fb      	str	r3, [r7, #12]

  // Set the pins to use the uart peripheral
  pio_configure(PINS_UART0_PIO, PINS_UART0_TYPE, PINS_UART0_MASK, PINS_UART0_ATTR);
  40272e:	2300      	movs	r3, #0
  402730:	f44f 7200 	mov.w	r2, #512	; 0x200
  402734:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  402738:	480b      	ldr	r0, [pc, #44]	; (402768 <m_bsp_uart_init+0x54>)
  40273a:	4c0c      	ldr	r4, [pc, #48]	; (40276c <m_bsp_uart_init+0x58>)
  40273c:	47a0      	blx	r4

  // Enable the uart peripheral clock
  pmc_enable_periph_clk(ID_UART0);
  40273e:	2007      	movs	r0, #7
  402740:	4b0b      	ldr	r3, [pc, #44]	; (402770 <m_bsp_uart_init+0x5c>)
  402742:	4798      	blx	r3

  // Init UART0 and enable Rx and Tx
  uart_init(UART0, &uart_settings);
  402744:	1d3b      	adds	r3, r7, #4
  402746:	4619      	mov	r1, r3
  402748:	480a      	ldr	r0, [pc, #40]	; (402774 <m_bsp_uart_init+0x60>)
  40274a:	4b0b      	ldr	r3, [pc, #44]	; (402778 <m_bsp_uart_init+0x64>)
  40274c:	4798      	blx	r3

  // Interrupt reading ready
  uart_enable_interrupt(UART0, UART_IER_RXRDY);
  40274e:	2101      	movs	r1, #1
  402750:	4808      	ldr	r0, [pc, #32]	; (402774 <m_bsp_uart_init+0x60>)
  402752:	4b0a      	ldr	r3, [pc, #40]	; (40277c <m_bsp_uart_init+0x68>)
  402754:	4798      	blx	r3
  NVIC_EnableIRQ(UART0_IRQn);
  402756:	2007      	movs	r0, #7
  402758:	4b09      	ldr	r3, [pc, #36]	; (402780 <m_bsp_uart_init+0x6c>)
  40275a:	4798      	blx	r3
}
  40275c:	bf00      	nop
  40275e:	3714      	adds	r7, #20
  402760:	46bd      	mov	sp, r7
  402762:	bd90      	pop	{r4, r7, pc}
  402764:	004024b9 	.word	0x004024b9
  402768:	400e0e00 	.word	0x400e0e00
  40276c:	00409bf1 	.word	0x00409bf1
  402770:	00409f35 	.word	0x00409f35
  402774:	400e0600 	.word	0x400e0600
  402778:	00400165 	.word	0x00400165
  40277c:	004001c7 	.word	0x004001c7
  402780:	004023f1 	.word	0x004023f1

00402784 <m_bsp_sdcard_init>:

/**
 * @brief Sdcard init
 */
static void m_bsp_sdcard_init(void)
{
  402784:	b580      	push	{r7, lr}
  402786:	b082      	sub	sp, #8
  402788:	af00      	add	r7, sp, #0
  Ctrl_status status;

  // Enable PIOA clock to detect Card Detect (CD) change
  sysclk_enable_peripheral_clock(ID_PIOA);
  40278a:	2009      	movs	r0, #9
  40278c:	4b10      	ldr	r3, [pc, #64]	; (4027d0 <m_bsp_sdcard_init+0x4c>)
  40278e:	4798      	blx	r3

  // Configure SD card pins as per MCI peripheral (periph C)
  pio_set_peripheral(PIOA, PIO_PERIPH_C, PIO_PA30C_MCDA0 | // MCI Data 0
  402790:	f04f 427c 	mov.w	r2, #4227858432	; 0xfc000000
  402794:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  402798:	480e      	ldr	r0, [pc, #56]	; (4027d4 <m_bsp_sdcard_init+0x50>)
  40279a:	4b0f      	ldr	r3, [pc, #60]	; (4027d8 <m_bsp_sdcard_init+0x54>)
  40279c:	4798      	blx	r3
                                         PIO_PA27C_MCDA3 | // MCI Data 3
                                         PIO_PA28C_MCCDA | // MCI Command
                                         PIO_PA29C_MCCK);  // MCI Clock

  // Initialize SD MMC stack
  sd_mmc_init();
  40279e:	4b0f      	ldr	r3, [pc, #60]	; (4027dc <m_bsp_sdcard_init+0x58>)
  4027a0:	4798      	blx	r3

  //  Wait until SD stack initialized and SD card inserted
  do
  {
    // Check if stack ready
    status = sd_mmc_test_unit_ready(0);
  4027a2:	2000      	movs	r0, #0
  4027a4:	4b0e      	ldr	r3, [pc, #56]	; (4027e0 <m_bsp_sdcard_init+0x5c>)
  4027a6:	4798      	blx	r3
  4027a8:	4603      	mov	r3, r0
  4027aa:	71fb      	strb	r3, [r7, #7]
    if (status == CTRL_FAIL)
  4027ac:	79fb      	ldrb	r3, [r7, #7]
  4027ae:	2b01      	cmp	r3, #1
  4027b0:	d106      	bne.n	4027c0 <m_bsp_sdcard_init+0x3c>
    {
      // Wait for a card to be inserted
      while (sd_mmc_check(0) != CTRL_NO_PRESENT)
  4027b2:	bf00      	nop
  4027b4:	2000      	movs	r0, #0
  4027b6:	4b0b      	ldr	r3, [pc, #44]	; (4027e4 <m_bsp_sdcard_init+0x60>)
  4027b8:	4798      	blx	r3
  4027ba:	4603      	mov	r3, r0
  4027bc:	2b02      	cmp	r3, #2
  4027be:	d1f9      	bne.n	4027b4 <m_bsp_sdcard_init+0x30>
      {
        // Use a timeout here for real projects.
      }
    }
  } while (status != CTRL_GOOD);
  4027c0:	79fb      	ldrb	r3, [r7, #7]
  4027c2:	2b00      	cmp	r3, #0
  4027c4:	d1ed      	bne.n	4027a2 <m_bsp_sdcard_init+0x1e>
}
  4027c6:	bf00      	nop
  4027c8:	3708      	adds	r7, #8
  4027ca:	46bd      	mov	sp, r7
  4027cc:	bd80      	pop	{r7, pc}
  4027ce:	bf00      	nop
  4027d0:	004024e1 	.word	0x004024e1
  4027d4:	400e0e00 	.word	0x400e0e00
  4027d8:	004099fd 	.word	0x004099fd
  4027dc:	004046ad 	.word	0x004046ad
  4027e0:	00404b65 	.word	0x00404b65
  4027e4:	004046f1 	.word	0x004046f1

004027e8 <osc_get_rate>:
{
  4027e8:	b480      	push	{r7}
  4027ea:	b083      	sub	sp, #12
  4027ec:	af00      	add	r7, sp, #0
  4027ee:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4027f0:	687b      	ldr	r3, [r7, #4]
  4027f2:	2b07      	cmp	r3, #7
  4027f4:	d825      	bhi.n	402842 <osc_get_rate+0x5a>
  4027f6:	a201      	add	r2, pc, #4	; (adr r2, 4027fc <osc_get_rate+0x14>)
  4027f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4027fc:	0040281d 	.word	0x0040281d
  402800:	00402823 	.word	0x00402823
  402804:	00402829 	.word	0x00402829
  402808:	0040282f 	.word	0x0040282f
  40280c:	00402833 	.word	0x00402833
  402810:	00402837 	.word	0x00402837
  402814:	0040283b 	.word	0x0040283b
  402818:	0040283f 	.word	0x0040283f
		return OSC_SLCK_32K_RC_HZ;
  40281c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  402820:	e010      	b.n	402844 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  402822:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  402826:	e00d      	b.n	402844 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  402828:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40282c:	e00a      	b.n	402844 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  40282e:	4b08      	ldr	r3, [pc, #32]	; (402850 <osc_get_rate+0x68>)
  402830:	e008      	b.n	402844 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  402832:	4b08      	ldr	r3, [pc, #32]	; (402854 <osc_get_rate+0x6c>)
  402834:	e006      	b.n	402844 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  402836:	4b08      	ldr	r3, [pc, #32]	; (402858 <osc_get_rate+0x70>)
  402838:	e004      	b.n	402844 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  40283a:	4b07      	ldr	r3, [pc, #28]	; (402858 <osc_get_rate+0x70>)
  40283c:	e002      	b.n	402844 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  40283e:	4b06      	ldr	r3, [pc, #24]	; (402858 <osc_get_rate+0x70>)
  402840:	e000      	b.n	402844 <osc_get_rate+0x5c>
	return 0;
  402842:	2300      	movs	r3, #0
}
  402844:	4618      	mov	r0, r3
  402846:	370c      	adds	r7, #12
  402848:	46bd      	mov	sp, r7
  40284a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40284e:	4770      	bx	lr
  402850:	003d0900 	.word	0x003d0900
  402854:	007a1200 	.word	0x007a1200
  402858:	00b71b00 	.word	0x00b71b00

0040285c <sysclk_get_main_hz>:
{
  40285c:	b580      	push	{r7, lr}
  40285e:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  402860:	2006      	movs	r0, #6
  402862:	4b03      	ldr	r3, [pc, #12]	; (402870 <sysclk_get_main_hz+0x14>)
  402864:	4798      	blx	r3
  402866:	4603      	mov	r3, r0
  402868:	011b      	lsls	r3, r3, #4
}
  40286a:	4618      	mov	r0, r3
  40286c:	bd80      	pop	{r7, pc}
  40286e:	bf00      	nop
  402870:	004027e9 	.word	0x004027e9

00402874 <sysclk_get_cpu_hz>:
{
  402874:	b580      	push	{r7, lr}
  402876:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  402878:	4b02      	ldr	r3, [pc, #8]	; (402884 <sysclk_get_cpu_hz+0x10>)
  40287a:	4798      	blx	r3
  40287c:	4603      	mov	r3, r0
  40287e:	085b      	lsrs	r3, r3, #1
}
  402880:	4618      	mov	r0, r3
  402882:	bd80      	pop	{r7, pc}
  402884:	0040285d 	.word	0x0040285d

00402888 <bsp_can_init>:
static void m_bsp_can_pack_msg_sensor(uint8_t *can_data);
static void m_bsp_can_unpack_msg_sensor(uint8_t *can_data);

/* Function definitions ----------------------------------------------- */
void bsp_can_init(void)
{
  402888:	b580      	push	{r7, lr}
  40288a:	b082      	sub	sp, #8
  40288c:	af00      	add	r7, sp, #0
  uint32_t ul_sysclk = sysclk_get_cpu_hz();
  40288e:	4b16      	ldr	r3, [pc, #88]	; (4028e8 <bsp_can_init+0x60>)
  402890:	4798      	blx	r3
  402892:	6078      	str	r0, [r7, #4]

  pmc_enable_periph_clk(ID_CAN1);
  402894:	2026      	movs	r0, #38	; 0x26
  402896:	4b15      	ldr	r3, [pc, #84]	; (4028ec <bsp_can_init+0x64>)
  402898:	4798      	blx	r3

  can_init(CAN1, ul_sysclk, CAN_BPS_250K);
  40289a:	22fa      	movs	r2, #250	; 0xfa
  40289c:	6879      	ldr	r1, [r7, #4]
  40289e:	4814      	ldr	r0, [pc, #80]	; (4028f0 <bsp_can_init+0x68>)
  4028a0:	4b14      	ldr	r3, [pc, #80]	; (4028f4 <bsp_can_init+0x6c>)
  4028a2:	4798      	blx	r3
  can_reset_all_mailbox(CAN1);
  4028a4:	4812      	ldr	r0, [pc, #72]	; (4028f0 <bsp_can_init+0x68>)
  4028a6:	4b14      	ldr	r3, [pc, #80]	; (4028f8 <bsp_can_init+0x70>)
  4028a8:	4798      	blx	r3

  m_can1_mailbox.ul_mb_idx   = 0;
  4028aa:	4b14      	ldr	r3, [pc, #80]	; (4028fc <bsp_can_init+0x74>)
  4028ac:	2200      	movs	r2, #0
  4028ae:	601a      	str	r2, [r3, #0]
  m_can1_mailbox.uc_tx_prio  = 15;
  4028b0:	4b12      	ldr	r3, [pc, #72]	; (4028fc <bsp_can_init+0x74>)
  4028b2:	220f      	movs	r2, #15
  4028b4:	71da      	strb	r2, [r3, #7]
  m_can1_mailbox.uc_id_ver   = 0;
  4028b6:	4b11      	ldr	r3, [pc, #68]	; (4028fc <bsp_can_init+0x74>)
  4028b8:	2200      	movs	r2, #0
  4028ba:	715a      	strb	r2, [r3, #5]
  m_can1_mailbox.uc_length   = 8;
  4028bc:	4b0f      	ldr	r3, [pc, #60]	; (4028fc <bsp_can_init+0x74>)
  4028be:	2208      	movs	r2, #8
  4028c0:	719a      	strb	r2, [r3, #6]

#if (_CONFIG_ELEVATOR_BOARD) // {
  m_can1_mailbox.uc_obj_type = CAN_MB_TX_MODE;
  m_can1_mailbox.ul_id_msk   = 0;
#else // }{
  m_can1_mailbox.uc_obj_type = CAN_MB_RX_MODE;
  4028c2:	4b0e      	ldr	r3, [pc, #56]	; (4028fc <bsp_can_init+0x74>)
  4028c4:	2201      	movs	r2, #1
  4028c6:	711a      	strb	r2, [r3, #4]
  m_can1_mailbox.ul_id_msk   = CAN_MAM_MIDvA_Msk | CAN_MAM_MIDvB_Msk;
  4028c8:	4b0c      	ldr	r3, [pc, #48]	; (4028fc <bsp_can_init+0x74>)
  4028ca:	f06f 4260 	mvn.w	r2, #3758096384	; 0xe0000000
  4028ce:	60da      	str	r2, [r3, #12]
  m_can1_mailbox.ul_id       = CAN_MID_MIDvA(0x07);
  4028d0:	4b0a      	ldr	r3, [pc, #40]	; (4028fc <bsp_can_init+0x74>)
  4028d2:	f44f 12e0 	mov.w	r2, #1835008	; 0x1c0000
  4028d6:	611a      	str	r2, [r3, #16]
#endif // }

  can_mailbox_init(CAN1, &m_can1_mailbox);
  4028d8:	4908      	ldr	r1, [pc, #32]	; (4028fc <bsp_can_init+0x74>)
  4028da:	4805      	ldr	r0, [pc, #20]	; (4028f0 <bsp_can_init+0x68>)
  4028dc:	4b08      	ldr	r3, [pc, #32]	; (402900 <bsp_can_init+0x78>)
  4028de:	4798      	blx	r3
}
  4028e0:	bf00      	nop
  4028e2:	3708      	adds	r7, #8
  4028e4:	46bd      	mov	sp, r7
  4028e6:	bd80      	pop	{r7, pc}
  4028e8:	00402875 	.word	0x00402875
  4028ec:	00409f35 	.word	0x00409f35
  4028f0:	40014000 	.word	0x40014000
  4028f4:	00409665 	.word	0x00409665
  4028f8:	0040998d 	.word	0x0040998d
  4028fc:	2000ad2c 	.word	0x2000ad2c
  402900:	004097a3 	.word	0x004097a3

00402904 <bsp_can_is_available>:

bool_t bsp_can_is_available(void)
{
  402904:	b580      	push	{r7, lr}
  402906:	af00      	add	r7, sp, #0
  while (!(can_mailbox_get_status(CAN1, 0) & CAN_MSR_MRDY))
  402908:	bf00      	nop
  40290a:	2100      	movs	r1, #0
  40290c:	4805      	ldr	r0, [pc, #20]	; (402924 <bsp_can_is_available+0x20>)
  40290e:	4b06      	ldr	r3, [pc, #24]	; (402928 <bsp_can_is_available+0x24>)
  402910:	4798      	blx	r3
  402912:	4603      	mov	r3, r0
  402914:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
  402918:	2b00      	cmp	r3, #0
  40291a:	d0f6      	beq.n	40290a <bsp_can_is_available+0x6>
  {
  }

  return BS_TRUE;
  40291c:	2301      	movs	r3, #1
}
  40291e:	4618      	mov	r0, r3
  402920:	bd80      	pop	{r7, pc}
  402922:	bf00      	nop
  402924:	40014000 	.word	0x40014000
  402928:	00409745 	.word	0x00409745

0040292c <bsp_can_get_sensor_event>:

  m_bsp_can_send_msg(MSG_SENSOR);
}

void bsp_can_get_sensor_event(date_time_t *dt, uint8_t *sensor_name)
{
  40292c:	b580      	push	{r7, lr}
  40292e:	b084      	sub	sp, #16
  402930:	af00      	add	r7, sp, #0
  402932:	6078      	str	r0, [r7, #4]
  402934:	6039      	str	r1, [r7, #0]
  uint8_t msg_id;

  m_bsp_can_receive(&msg_id, m_can_rx_data);
  402936:	f107 030f 	add.w	r3, r7, #15
  40293a:	4916      	ldr	r1, [pc, #88]	; (402994 <bsp_can_get_sensor_event+0x68>)
  40293c:	4618      	mov	r0, r3
  40293e:	4b16      	ldr	r3, [pc, #88]	; (402998 <bsp_can_get_sensor_event+0x6c>)
  402940:	4798      	blx	r3

  m_bsp_can_unpack_msg_sensor(m_can_rx_data);
  402942:	4814      	ldr	r0, [pc, #80]	; (402994 <bsp_can_get_sensor_event+0x68>)
  402944:	4b15      	ldr	r3, [pc, #84]	; (40299c <bsp_can_get_sensor_event+0x70>)
  402946:	4798      	blx	r3

  dt->tm_year  = m_sensor_event.tm_year;
  402948:	4b15      	ldr	r3, [pc, #84]	; (4029a0 <bsp_can_get_sensor_event+0x74>)
  40294a:	781b      	ldrb	r3, [r3, #0]
  40294c:	461a      	mov	r2, r3
  40294e:	687b      	ldr	r3, [r7, #4]
  402950:	615a      	str	r2, [r3, #20]
  dt->tm_mon   = m_sensor_event.tm_mon;
  402952:	4b13      	ldr	r3, [pc, #76]	; (4029a0 <bsp_can_get_sensor_event+0x74>)
  402954:	785b      	ldrb	r3, [r3, #1]
  402956:	461a      	mov	r2, r3
  402958:	687b      	ldr	r3, [r7, #4]
  40295a:	611a      	str	r2, [r3, #16]
  dt->tm_mday  = m_sensor_event.tm_mday;
  40295c:	4b10      	ldr	r3, [pc, #64]	; (4029a0 <bsp_can_get_sensor_event+0x74>)
  40295e:	789b      	ldrb	r3, [r3, #2]
  402960:	461a      	mov	r2, r3
  402962:	687b      	ldr	r3, [r7, #4]
  402964:	60da      	str	r2, [r3, #12]
  dt->tm_hour  = m_sensor_event.tm_hour;
  402966:	4b0e      	ldr	r3, [pc, #56]	; (4029a0 <bsp_can_get_sensor_event+0x74>)
  402968:	78db      	ldrb	r3, [r3, #3]
  40296a:	461a      	mov	r2, r3
  40296c:	687b      	ldr	r3, [r7, #4]
  40296e:	609a      	str	r2, [r3, #8]
  dt->tm_min   = m_sensor_event.tm_min;
  402970:	4b0b      	ldr	r3, [pc, #44]	; (4029a0 <bsp_can_get_sensor_event+0x74>)
  402972:	791b      	ldrb	r3, [r3, #4]
  402974:	461a      	mov	r2, r3
  402976:	687b      	ldr	r3, [r7, #4]
  402978:	605a      	str	r2, [r3, #4]
  dt->tm_sec   = m_sensor_event.tm_sec;
  40297a:	4b09      	ldr	r3, [pc, #36]	; (4029a0 <bsp_can_get_sensor_event+0x74>)
  40297c:	795b      	ldrb	r3, [r3, #5]
  40297e:	461a      	mov	r2, r3
  402980:	687b      	ldr	r3, [r7, #4]
  402982:	601a      	str	r2, [r3, #0]
  *sensor_name = m_sensor_event.sensor;
  402984:	4b06      	ldr	r3, [pc, #24]	; (4029a0 <bsp_can_get_sensor_event+0x74>)
  402986:	799a      	ldrb	r2, [r3, #6]
  402988:	683b      	ldr	r3, [r7, #0]
  40298a:	701a      	strb	r2, [r3, #0]
}
  40298c:	bf00      	nop
  40298e:	3710      	adds	r7, #16
  402990:	46bd      	mov	sp, r7
  402992:	bd80      	pop	{r7, pc}
  402994:	2000ad54 	.word	0x2000ad54
  402998:	004029a5 	.word	0x004029a5
  40299c:	004029e9 	.word	0x004029e9
  4029a0:	2000ad4c 	.word	0x2000ad4c

004029a4 <m_bsp_can_receive>:

  can_global_send_transfer_cmd(CAN1, CAN_TCR_MB0);
}

static void m_bsp_can_receive(uint8_t *msg_id, uint8_t *p_data)
{
  4029a4:	b580      	push	{r7, lr}
  4029a6:	b082      	sub	sp, #8
  4029a8:	af00      	add	r7, sp, #0
  4029aa:	6078      	str	r0, [r7, #4]
  4029ac:	6039      	str	r1, [r7, #0]
  can_mailbox_read(CAN1, &m_can1_mailbox);
  4029ae:	490b      	ldr	r1, [pc, #44]	; (4029dc <m_bsp_can_receive+0x38>)
  4029b0:	480b      	ldr	r0, [pc, #44]	; (4029e0 <m_bsp_can_receive+0x3c>)
  4029b2:	4b0c      	ldr	r3, [pc, #48]	; (4029e4 <m_bsp_can_receive+0x40>)
  4029b4:	4798      	blx	r3

  *msg_id = m_can1_mailbox.ul_id;
  4029b6:	4b09      	ldr	r3, [pc, #36]	; (4029dc <m_bsp_can_receive+0x38>)
  4029b8:	691b      	ldr	r3, [r3, #16]
  4029ba:	b2da      	uxtb	r2, r3
  4029bc:	687b      	ldr	r3, [r7, #4]
  4029be:	701a      	strb	r2, [r3, #0]
  memcpy(p_data, (uint8_t *)&m_can1_mailbox.ul_datal, 4);
  4029c0:	4b06      	ldr	r3, [pc, #24]	; (4029dc <m_bsp_can_receive+0x38>)
  4029c2:	699a      	ldr	r2, [r3, #24]
  4029c4:	683b      	ldr	r3, [r7, #0]
  4029c6:	601a      	str	r2, [r3, #0]
  memcpy(&p_data[4], (uint8_t *)&m_can1_mailbox.ul_datah, 4);
  4029c8:	683b      	ldr	r3, [r7, #0]
  4029ca:	3304      	adds	r3, #4
  4029cc:	4a03      	ldr	r2, [pc, #12]	; (4029dc <m_bsp_can_receive+0x38>)
  4029ce:	69d2      	ldr	r2, [r2, #28]
  4029d0:	601a      	str	r2, [r3, #0]
}
  4029d2:	bf00      	nop
  4029d4:	3708      	adds	r7, #8
  4029d6:	46bd      	mov	sp, r7
  4029d8:	bd80      	pop	{r7, pc}
  4029da:	bf00      	nop
  4029dc:	2000ad2c 	.word	0x2000ad2c
  4029e0:	40014000 	.word	0x40014000
  4029e4:	004098c9 	.word	0x004098c9

004029e8 <m_bsp_can_unpack_msg_sensor>:
  can_data[6] = m_sensor_event.sensor;
  can_data[7] = m_sensor_event.unused;
}

static void m_bsp_can_unpack_msg_sensor(uint8_t *can_data)
{
  4029e8:	b480      	push	{r7}
  4029ea:	b083      	sub	sp, #12
  4029ec:	af00      	add	r7, sp, #0
  4029ee:	6078      	str	r0, [r7, #4]
  m_sensor_event.tm_year = can_data[0];
  4029f0:	687b      	ldr	r3, [r7, #4]
  4029f2:	781a      	ldrb	r2, [r3, #0]
  4029f4:	4b11      	ldr	r3, [pc, #68]	; (402a3c <m_bsp_can_unpack_msg_sensor+0x54>)
  4029f6:	701a      	strb	r2, [r3, #0]
  m_sensor_event.tm_mon  = can_data[1];
  4029f8:	687b      	ldr	r3, [r7, #4]
  4029fa:	785a      	ldrb	r2, [r3, #1]
  4029fc:	4b0f      	ldr	r3, [pc, #60]	; (402a3c <m_bsp_can_unpack_msg_sensor+0x54>)
  4029fe:	705a      	strb	r2, [r3, #1]
  m_sensor_event.tm_mday = can_data[2];
  402a00:	687b      	ldr	r3, [r7, #4]
  402a02:	789a      	ldrb	r2, [r3, #2]
  402a04:	4b0d      	ldr	r3, [pc, #52]	; (402a3c <m_bsp_can_unpack_msg_sensor+0x54>)
  402a06:	709a      	strb	r2, [r3, #2]
  m_sensor_event.tm_hour = can_data[3];
  402a08:	687b      	ldr	r3, [r7, #4]
  402a0a:	78da      	ldrb	r2, [r3, #3]
  402a0c:	4b0b      	ldr	r3, [pc, #44]	; (402a3c <m_bsp_can_unpack_msg_sensor+0x54>)
  402a0e:	70da      	strb	r2, [r3, #3]
  m_sensor_event.tm_min  = can_data[4];
  402a10:	687b      	ldr	r3, [r7, #4]
  402a12:	791a      	ldrb	r2, [r3, #4]
  402a14:	4b09      	ldr	r3, [pc, #36]	; (402a3c <m_bsp_can_unpack_msg_sensor+0x54>)
  402a16:	711a      	strb	r2, [r3, #4]
  m_sensor_event.tm_sec  = can_data[5];
  402a18:	687b      	ldr	r3, [r7, #4]
  402a1a:	795a      	ldrb	r2, [r3, #5]
  402a1c:	4b07      	ldr	r3, [pc, #28]	; (402a3c <m_bsp_can_unpack_msg_sensor+0x54>)
  402a1e:	715a      	strb	r2, [r3, #5]
  m_sensor_event.sensor  = can_data[6];
  402a20:	687b      	ldr	r3, [r7, #4]
  402a22:	799a      	ldrb	r2, [r3, #6]
  402a24:	4b05      	ldr	r3, [pc, #20]	; (402a3c <m_bsp_can_unpack_msg_sensor+0x54>)
  402a26:	719a      	strb	r2, [r3, #6]
  m_sensor_event.unused  = can_data[7];
  402a28:	687b      	ldr	r3, [r7, #4]
  402a2a:	79da      	ldrb	r2, [r3, #7]
  402a2c:	4b03      	ldr	r3, [pc, #12]	; (402a3c <m_bsp_can_unpack_msg_sensor+0x54>)
  402a2e:	71da      	strb	r2, [r3, #7]
}
  402a30:	bf00      	nop
  402a32:	370c      	adds	r7, #12
  402a34:	46bd      	mov	sp, r7
  402a36:	f85d 7b04 	ldr.w	r7, [sp], #4
  402a3a:	4770      	bx	lr
  402a3c:	2000ad4c 	.word	0x2000ad4c

00402a40 <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
  402a40:	b480      	push	{r7}
  402a42:	b08d      	sub	sp, #52	; 0x34
  402a44:	af00      	add	r7, sp, #0
  402a46:	6078      	str	r0, [r7, #4]
  402a48:	6039      	str	r1, [r7, #0]
  402a4a:	687b      	ldr	r3, [r7, #4]
  402a4c:	62fb      	str	r3, [r7, #44]	; 0x2c
  402a4e:	683b      	ldr	r3, [r7, #0]
  402a50:	62bb      	str	r3, [r7, #40]	; 0x28
  402a52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  402a54:	627b      	str	r3, [r7, #36]	; 0x24
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  402a56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402a58:	095a      	lsrs	r2, r3, #5
  402a5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  402a5c:	623b      	str	r3, [r7, #32]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  402a5e:	6a3b      	ldr	r3, [r7, #32]
  402a60:	f003 031f 	and.w	r3, r3, #31
  402a64:	2101      	movs	r1, #1
  402a66:	fa01 f303 	lsl.w	r3, r1, r3
  402a6a:	61fa      	str	r2, [r7, #28]
  402a6c:	61bb      	str	r3, [r7, #24]
  402a6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
  402a70:	617b      	str	r3, [r7, #20]
  402a72:	69fb      	ldr	r3, [r7, #28]
  402a74:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  402a76:	693b      	ldr	r3, [r7, #16]
  402a78:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  402a7c:	f203 7307 	addw	r3, r3, #1799	; 0x707
  402a80:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
  402a82:	60fb      	str	r3, [r7, #12]

	if (mode & IOPORT_MODE_PULLUP) {
  402a84:	697b      	ldr	r3, [r7, #20]
  402a86:	f003 0308 	and.w	r3, r3, #8
  402a8a:	2b00      	cmp	r3, #0
  402a8c:	d003      	beq.n	402a96 <ioport_set_pin_mode+0x56>
		base->PIO_PUER = mask;
  402a8e:	68fb      	ldr	r3, [r7, #12]
  402a90:	69ba      	ldr	r2, [r7, #24]
  402a92:	665a      	str	r2, [r3, #100]	; 0x64
  402a94:	e002      	b.n	402a9c <ioport_set_pin_mode+0x5c>
	} else {
		base->PIO_PUDR = mask;
  402a96:	68fb      	ldr	r3, [r7, #12]
  402a98:	69ba      	ldr	r2, [r7, #24]
  402a9a:	661a      	str	r2, [r3, #96]	; 0x60
	}

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
  402a9c:	697b      	ldr	r3, [r7, #20]
  402a9e:	f003 0310 	and.w	r3, r3, #16
  402aa2:	2b00      	cmp	r3, #0
  402aa4:	d004      	beq.n	402ab0 <ioport_set_pin_mode+0x70>
		base->PIO_PPDER = mask;
  402aa6:	68fb      	ldr	r3, [r7, #12]
  402aa8:	69ba      	ldr	r2, [r7, #24]
  402aaa:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  402aae:	e003      	b.n	402ab8 <ioport_set_pin_mode+0x78>
	} else {
		base->PIO_PPDDR = mask;
  402ab0:	68fb      	ldr	r3, [r7, #12]
  402ab2:	69ba      	ldr	r2, [r7, #24]
  402ab4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  402ab8:	697b      	ldr	r3, [r7, #20]
  402aba:	f003 0320 	and.w	r3, r3, #32
  402abe:	2b00      	cmp	r3, #0
  402ac0:	d003      	beq.n	402aca <ioport_set_pin_mode+0x8a>
		base->PIO_MDER = mask;
  402ac2:	68fb      	ldr	r3, [r7, #12]
  402ac4:	69ba      	ldr	r2, [r7, #24]
  402ac6:	651a      	str	r2, [r3, #80]	; 0x50
  402ac8:	e002      	b.n	402ad0 <ioport_set_pin_mode+0x90>
	} else {
		base->PIO_MDDR = mask;
  402aca:	68fb      	ldr	r3, [r7, #12]
  402acc:	69ba      	ldr	r2, [r7, #24]
  402ace:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  402ad0:	697b      	ldr	r3, [r7, #20]
  402ad2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  402ad6:	2b00      	cmp	r3, #0
  402ad8:	d003      	beq.n	402ae2 <ioport_set_pin_mode+0xa2>
		base->PIO_IFER = mask;
  402ada:	68fb      	ldr	r3, [r7, #12]
  402adc:	69ba      	ldr	r2, [r7, #24]
  402ade:	621a      	str	r2, [r3, #32]
  402ae0:	e002      	b.n	402ae8 <ioport_set_pin_mode+0xa8>
	} else {
		base->PIO_IFDR = mask;
  402ae2:	68fb      	ldr	r3, [r7, #12]
  402ae4:	69ba      	ldr	r2, [r7, #24]
  402ae6:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
  402ae8:	697b      	ldr	r3, [r7, #20]
  402aea:	f003 0380 	and.w	r3, r3, #128	; 0x80
  402aee:	2b00      	cmp	r3, #0
  402af0:	d004      	beq.n	402afc <ioport_set_pin_mode+0xbc>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  402af2:	68fb      	ldr	r3, [r7, #12]
  402af4:	69ba      	ldr	r2, [r7, #24]
  402af6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  402afa:	e003      	b.n	402b04 <ioport_set_pin_mode+0xc4>
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  402afc:	68fb      	ldr	r3, [r7, #12]
  402afe:	69ba      	ldr	r2, [r7, #24]
  402b00:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
  402b04:	697b      	ldr	r3, [r7, #20]
  402b06:	f003 0301 	and.w	r3, r3, #1
  402b0a:	2b00      	cmp	r3, #0
  402b0c:	d006      	beq.n	402b1c <ioport_set_pin_mode+0xdc>
		base->PIO_ABCDSR[0] |= mask;
  402b0e:	68fb      	ldr	r3, [r7, #12]
  402b10:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  402b12:	69bb      	ldr	r3, [r7, #24]
  402b14:	431a      	orrs	r2, r3
  402b16:	68fb      	ldr	r3, [r7, #12]
  402b18:	671a      	str	r2, [r3, #112]	; 0x70
  402b1a:	e006      	b.n	402b2a <ioport_set_pin_mode+0xea>
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  402b1c:	68fb      	ldr	r3, [r7, #12]
  402b1e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  402b20:	69bb      	ldr	r3, [r7, #24]
  402b22:	43db      	mvns	r3, r3
  402b24:	401a      	ands	r2, r3
  402b26:	68fb      	ldr	r3, [r7, #12]
  402b28:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
  402b2a:	697b      	ldr	r3, [r7, #20]
  402b2c:	f003 0302 	and.w	r3, r3, #2
  402b30:	2b00      	cmp	r3, #0
  402b32:	d006      	beq.n	402b42 <ioport_set_pin_mode+0x102>
		base->PIO_ABCDSR[1] |= mask;
  402b34:	68fb      	ldr	r3, [r7, #12]
  402b36:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  402b38:	69bb      	ldr	r3, [r7, #24]
  402b3a:	431a      	orrs	r2, r3
  402b3c:	68fb      	ldr	r3, [r7, #12]
  402b3e:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_set_pin_mode(pin, mode);
}
  402b40:	e006      	b.n	402b50 <ioport_set_pin_mode+0x110>
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  402b42:	68fb      	ldr	r3, [r7, #12]
  402b44:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  402b46:	69bb      	ldr	r3, [r7, #24]
  402b48:	43db      	mvns	r3, r3
  402b4a:	401a      	ands	r2, r3
  402b4c:	68fb      	ldr	r3, [r7, #12]
  402b4e:	675a      	str	r2, [r3, #116]	; 0x74
  402b50:	bf00      	nop
  402b52:	3734      	adds	r7, #52	; 0x34
  402b54:	46bd      	mov	sp, r7
  402b56:	f85d 7b04 	ldr.w	r7, [sp], #4
  402b5a:	4770      	bx	lr

00402b5c <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  402b5c:	b480      	push	{r7}
  402b5e:	b08d      	sub	sp, #52	; 0x34
  402b60:	af00      	add	r7, sp, #0
  402b62:	6078      	str	r0, [r7, #4]
  402b64:	460b      	mov	r3, r1
  402b66:	70fb      	strb	r3, [r7, #3]
  402b68:	687b      	ldr	r3, [r7, #4]
  402b6a:	62fb      	str	r3, [r7, #44]	; 0x2c
  402b6c:	78fb      	ldrb	r3, [r7, #3]
  402b6e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  402b72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  402b74:	627b      	str	r3, [r7, #36]	; 0x24
  402b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402b78:	623b      	str	r3, [r7, #32]
	return pin >> 5;
  402b7a:	6a3b      	ldr	r3, [r7, #32]
  402b7c:	095b      	lsrs	r3, r3, #5
  402b7e:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  402b80:	69fb      	ldr	r3, [r7, #28]
  402b82:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  402b86:	f203 7307 	addw	r3, r3, #1799	; 0x707
  402b8a:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  402b8c:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  402b8e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  402b92:	2b01      	cmp	r3, #1
  402b94:	d109      	bne.n	402baa <ioport_set_pin_dir+0x4e>
  402b96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  402b98:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  402b9a:	697b      	ldr	r3, [r7, #20]
  402b9c:	f003 031f 	and.w	r3, r3, #31
  402ba0:	2201      	movs	r2, #1
  402ba2:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  402ba4:	69bb      	ldr	r3, [r7, #24]
  402ba6:	611a      	str	r2, [r3, #16]
  402ba8:	e00c      	b.n	402bc4 <ioport_set_pin_dir+0x68>
	} else if (dir == IOPORT_DIR_INPUT) {
  402baa:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  402bae:	2b00      	cmp	r3, #0
  402bb0:	d108      	bne.n	402bc4 <ioport_set_pin_dir+0x68>
  402bb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  402bb4:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  402bb6:	693b      	ldr	r3, [r7, #16]
  402bb8:	f003 031f 	and.w	r3, r3, #31
  402bbc:	2201      	movs	r2, #1
  402bbe:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  402bc0:	69bb      	ldr	r3, [r7, #24]
  402bc2:	615a      	str	r2, [r3, #20]
  402bc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  402bc6:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  402bc8:	68fb      	ldr	r3, [r7, #12]
  402bca:	f003 031f 	and.w	r3, r3, #31
  402bce:	2201      	movs	r2, #1
  402bd0:	409a      	lsls	r2, r3
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  402bd2:	69bb      	ldr	r3, [r7, #24]
  402bd4:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  402bd8:	bf00      	nop
  402bda:	3734      	adds	r7, #52	; 0x34
  402bdc:	46bd      	mov	sp, r7
  402bde:	f85d 7b04 	ldr.w	r7, [sp], #4
  402be2:	4770      	bx	lr

00402be4 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  402be4:	b480      	push	{r7}
  402be6:	b08b      	sub	sp, #44	; 0x2c
  402be8:	af00      	add	r7, sp, #0
  402bea:	6078      	str	r0, [r7, #4]
  402bec:	460b      	mov	r3, r1
  402bee:	70fb      	strb	r3, [r7, #3]
  402bf0:	687b      	ldr	r3, [r7, #4]
  402bf2:	627b      	str	r3, [r7, #36]	; 0x24
  402bf4:	78fb      	ldrb	r3, [r7, #3]
  402bf6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  402bfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402bfc:	61fb      	str	r3, [r7, #28]
  402bfe:	69fb      	ldr	r3, [r7, #28]
  402c00:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  402c02:	69bb      	ldr	r3, [r7, #24]
  402c04:	095b      	lsrs	r3, r3, #5
  402c06:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  402c08:	697b      	ldr	r3, [r7, #20]
  402c0a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  402c0e:	f203 7307 	addw	r3, r3, #1799	; 0x707
  402c12:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  402c14:	613b      	str	r3, [r7, #16]

	if (level) {
  402c16:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  402c1a:	2b00      	cmp	r3, #0
  402c1c:	d009      	beq.n	402c32 <ioport_set_pin_level+0x4e>
  402c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402c20:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  402c22:	68fb      	ldr	r3, [r7, #12]
  402c24:	f003 031f 	and.w	r3, r3, #31
  402c28:	2201      	movs	r2, #1
  402c2a:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  402c2c:	693b      	ldr	r3, [r7, #16]
  402c2e:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
  402c30:	e008      	b.n	402c44 <ioport_set_pin_level+0x60>
  402c32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402c34:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  402c36:	68bb      	ldr	r3, [r7, #8]
  402c38:	f003 031f 	and.w	r3, r3, #31
  402c3c:	2201      	movs	r2, #1
  402c3e:	409a      	lsls	r2, r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  402c40:	693b      	ldr	r3, [r7, #16]
  402c42:	635a      	str	r2, [r3, #52]	; 0x34
  402c44:	bf00      	nop
  402c46:	372c      	adds	r7, #44	; 0x2c
  402c48:	46bd      	mov	sp, r7
  402c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
  402c4e:	4770      	bx	lr

00402c50 <bsp_io_get_pin_index>:
{
  return io->pin;
}

static inline uint32_t bsp_io_get_pin_index(const bsp_io_10_t *io)
{
  402c50:	b480      	push	{r7}
  402c52:	b083      	sub	sp, #12
  402c54:	af00      	add	r7, sp, #0
  402c56:	6078      	str	r0, [r7, #4]
  return io->pin_index;
  402c58:	687b      	ldr	r3, [r7, #4]
  402c5a:	68db      	ldr	r3, [r3, #12]
}
  402c5c:	4618      	mov	r0, r3
  402c5e:	370c      	adds	r7, #12
  402c60:	46bd      	mov	sp, r7
  402c62:	f85d 7b04 	ldr.w	r7, [sp], #4
  402c66:	4770      	bx	lr

00402c68 <bsp_gpio_init>:
/* Public variables --------------------------------------------------- */
/* Private variables -------------------------------------------------- */
/* Private function prototypes ---------------------------------------- */
/* Function definitions ----------------------------------------------- */
void bsp_gpio_init(void)
{
  402c68:	b580      	push	{r7, lr}
  402c6a:	b082      	sub	sp, #8
  402c6c:	af00      	add	r7, sp, #0
  for (uint8_t i = 1; i <= SENSOR_COUNT_MAX; i++)
  402c6e:	2301      	movs	r3, #1
  402c70:	71fb      	strb	r3, [r7, #7]
  402c72:	e02f      	b.n	402cd4 <bsp_gpio_init+0x6c>
  {
    ioport_set_pin_dir(PIN_INDEX(i), IOPORT_DIR_INPUT);
  402c74:	79fa      	ldrb	r2, [r7, #7]
  402c76:	4613      	mov	r3, r2
  402c78:	009b      	lsls	r3, r3, #2
  402c7a:	4413      	add	r3, r2
  402c7c:	009b      	lsls	r3, r3, #2
  402c7e:	4a19      	ldr	r2, [pc, #100]	; (402ce4 <bsp_gpio_init+0x7c>)
  402c80:	4413      	add	r3, r2
  402c82:	4618      	mov	r0, r3
  402c84:	4b18      	ldr	r3, [pc, #96]	; (402ce8 <bsp_gpio_init+0x80>)
  402c86:	4798      	blx	r3
  402c88:	4603      	mov	r3, r0
  402c8a:	2100      	movs	r1, #0
  402c8c:	4618      	mov	r0, r3
  402c8e:	4b17      	ldr	r3, [pc, #92]	; (402cec <bsp_gpio_init+0x84>)
  402c90:	4798      	blx	r3
    ioport_set_pin_level(PIN_INDEX(i), IOPORT_PIN_LEVEL_LOW);
  402c92:	79fa      	ldrb	r2, [r7, #7]
  402c94:	4613      	mov	r3, r2
  402c96:	009b      	lsls	r3, r3, #2
  402c98:	4413      	add	r3, r2
  402c9a:	009b      	lsls	r3, r3, #2
  402c9c:	4a11      	ldr	r2, [pc, #68]	; (402ce4 <bsp_gpio_init+0x7c>)
  402c9e:	4413      	add	r3, r2
  402ca0:	4618      	mov	r0, r3
  402ca2:	4b11      	ldr	r3, [pc, #68]	; (402ce8 <bsp_gpio_init+0x80>)
  402ca4:	4798      	blx	r3
  402ca6:	4603      	mov	r3, r0
  402ca8:	2100      	movs	r1, #0
  402caa:	4618      	mov	r0, r3
  402cac:	4b10      	ldr	r3, [pc, #64]	; (402cf0 <bsp_gpio_init+0x88>)
  402cae:	4798      	blx	r3
    ioport_set_pin_mode(PIN_INDEX(i), IOPORT_MODE_PULLDOWN);
  402cb0:	79fa      	ldrb	r2, [r7, #7]
  402cb2:	4613      	mov	r3, r2
  402cb4:	009b      	lsls	r3, r3, #2
  402cb6:	4413      	add	r3, r2
  402cb8:	009b      	lsls	r3, r3, #2
  402cba:	4a0a      	ldr	r2, [pc, #40]	; (402ce4 <bsp_gpio_init+0x7c>)
  402cbc:	4413      	add	r3, r2
  402cbe:	4618      	mov	r0, r3
  402cc0:	4b09      	ldr	r3, [pc, #36]	; (402ce8 <bsp_gpio_init+0x80>)
  402cc2:	4798      	blx	r3
  402cc4:	4603      	mov	r3, r0
  402cc6:	2110      	movs	r1, #16
  402cc8:	4618      	mov	r0, r3
  402cca:	4b0a      	ldr	r3, [pc, #40]	; (402cf4 <bsp_gpio_init+0x8c>)
  402ccc:	4798      	blx	r3
  for (uint8_t i = 1; i <= SENSOR_COUNT_MAX; i++)
  402cce:	79fb      	ldrb	r3, [r7, #7]
  402cd0:	3301      	adds	r3, #1
  402cd2:	71fb      	strb	r3, [r7, #7]
  402cd4:	79fb      	ldrb	r3, [r7, #7]
  402cd6:	2b63      	cmp	r3, #99	; 0x63
  402cd8:	d9cc      	bls.n	402c74 <bsp_gpio_init+0xc>
  }
}
  402cda:	bf00      	nop
  402cdc:	3708      	adds	r7, #8
  402cde:	46bd      	mov	sp, r7
  402ce0:	bd80      	pop	{r7, pc}
  402ce2:	bf00      	nop
  402ce4:	0040ec80 	.word	0x0040ec80
  402ce8:	00402c51 	.word	0x00402c51
  402cec:	00402b5d 	.word	0x00402b5d
  402cf0:	00402be5 	.word	0x00402be5
  402cf4:	00402a41 	.word	0x00402a41

00402cf8 <bsp_lcd_init>:
/* Private function prototypes ---------------------------------------- */
void m_bsp_lcd_set_position(uint8_t row, uint8_t col);

/* Function definitions ----------------------------------------------- */
void bsp_lcd_init(void)
{
  402cf8:	b580      	push	{r7, lr}
  402cfa:	af00      	add	r7, sp, #0
  m_ssd1311.device_address = SSD1311_I2C_ADDRESS;
  402cfc:	4b06      	ldr	r3, [pc, #24]	; (402d18 <bsp_lcd_init+0x20>)
  402cfe:	223c      	movs	r2, #60	; 0x3c
  402d00:	701a      	strb	r2, [r3, #0]
  m_ssd1311.i2c_write      = bsp_i2c_write;
  402d02:	4b05      	ldr	r3, [pc, #20]	; (402d18 <bsp_lcd_init+0x20>)
  402d04:	4a05      	ldr	r2, [pc, #20]	; (402d1c <bsp_lcd_init+0x24>)
  402d06:	605a      	str	r2, [r3, #4]
  m_ssd1311.delay          = bsp_delay;
  402d08:	4b03      	ldr	r3, [pc, #12]	; (402d18 <bsp_lcd_init+0x20>)
  402d0a:	4a05      	ldr	r2, [pc, #20]	; (402d20 <bsp_lcd_init+0x28>)
  402d0c:	609a      	str	r2, [r3, #8]
  
  ssd1311_init(&m_ssd1311);
  402d0e:	4802      	ldr	r0, [pc, #8]	; (402d18 <bsp_lcd_init+0x20>)
  402d10:	4b04      	ldr	r3, [pc, #16]	; (402d24 <bsp_lcd_init+0x2c>)
  402d12:	4798      	blx	r3
}
  402d14:	bf00      	nop
  402d16:	bd80      	pop	{r7, pc}
  402d18:	2000aeec 	.word	0x2000aeec
  402d1c:	0040258d 	.word	0x0040258d
  402d20:	004025d9 	.word	0x004025d9
  402d24:	00402f09 	.word	0x00402f09

00402d28 <bsp_lcd_write_string>:

void bsp_lcd_write_string(uint8_t x, uint8_t y, const char *fmt_string, ...)
{
  402d28:	b40c      	push	{r2, r3}
  402d2a:	b580      	push	{r7, lr}
  402d2c:	b0c4      	sub	sp, #272	; 0x110
  402d2e:	af00      	add	r7, sp, #0
  402d30:	4602      	mov	r2, r0
  402d32:	1dfb      	adds	r3, r7, #7
  402d34:	701a      	strb	r2, [r3, #0]
  402d36:	1dbb      	adds	r3, r7, #6
  402d38:	460a      	mov	r2, r1
  402d3a:	701a      	strb	r2, [r3, #0]
  char str[256] = "";
  402d3c:	f107 030c 	add.w	r3, r7, #12
  402d40:	2200      	movs	r2, #0
  402d42:	601a      	str	r2, [r3, #0]
  402d44:	3304      	adds	r3, #4
  402d46:	22fc      	movs	r2, #252	; 0xfc
  402d48:	2100      	movs	r1, #0
  402d4a:	4618      	mov	r0, r3
  402d4c:	4b1f      	ldr	r3, [pc, #124]	; (402dcc <bsp_lcd_write_string+0xa4>)
  402d4e:	4798      	blx	r3
  unsigned char i = 0;
  402d50:	2300      	movs	r3, #0
  402d52:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f

  va_list args;
  va_start(args, fmt_string);
  402d56:	f507 728e 	add.w	r2, r7, #284	; 0x11c
  402d5a:	f107 0308 	add.w	r3, r7, #8
  402d5e:	601a      	str	r2, [r3, #0]
  vsprintf(str + strlen(str), fmt_string, args);
  402d60:	f107 030c 	add.w	r3, r7, #12
  402d64:	4618      	mov	r0, r3
  402d66:	4b1a      	ldr	r3, [pc, #104]	; (402dd0 <bsp_lcd_write_string+0xa8>)
  402d68:	4798      	blx	r3
  402d6a:	4602      	mov	r2, r0
  402d6c:	f107 030c 	add.w	r3, r7, #12
  402d70:	1898      	adds	r0, r3, r2
  402d72:	f107 0308 	add.w	r3, r7, #8
  402d76:	681a      	ldr	r2, [r3, #0]
  402d78:	f8d7 1118 	ldr.w	r1, [r7, #280]	; 0x118
  402d7c:	4b15      	ldr	r3, [pc, #84]	; (402dd4 <bsp_lcd_write_string+0xac>)
  402d7e:	4798      	blx	r3
  va_end(args);

  m_bsp_lcd_set_position(x, y);
  402d80:	1dbb      	adds	r3, r7, #6
  402d82:	781a      	ldrb	r2, [r3, #0]
  402d84:	1dfb      	adds	r3, r7, #7
  402d86:	781b      	ldrb	r3, [r3, #0]
  402d88:	4611      	mov	r1, r2
  402d8a:	4618      	mov	r0, r3
  402d8c:	4b12      	ldr	r3, [pc, #72]	; (402dd8 <bsp_lcd_write_string+0xb0>)
  402d8e:	4798      	blx	r3
  while(str[i])
  402d90:	e00d      	b.n	402dae <bsp_lcd_write_string+0x86>
  {
    ssd1311_write_data_byte(&m_ssd1311, str[i]);
  402d92:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
  402d96:	f107 020c 	add.w	r2, r7, #12
  402d9a:	5cd3      	ldrb	r3, [r2, r3]
  402d9c:	4619      	mov	r1, r3
  402d9e:	480f      	ldr	r0, [pc, #60]	; (402ddc <bsp_lcd_write_string+0xb4>)
  402da0:	4b0f      	ldr	r3, [pc, #60]	; (402de0 <bsp_lcd_write_string+0xb8>)
  402da2:	4798      	blx	r3
    i++;
  402da4:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
  402da8:	3301      	adds	r3, #1
  402daa:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
  while(str[i])
  402dae:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
  402db2:	f107 020c 	add.w	r2, r7, #12
  402db6:	5cd3      	ldrb	r3, [r2, r3]
  402db8:	2b00      	cmp	r3, #0
  402dba:	d1ea      	bne.n	402d92 <bsp_lcd_write_string+0x6a>
  }
}
  402dbc:	bf00      	nop
  402dbe:	f507 7788 	add.w	r7, r7, #272	; 0x110
  402dc2:	46bd      	mov	sp, r7
  402dc4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
  402dc8:	b002      	add	sp, #8
  402dca:	4770      	bx	lr
  402dcc:	0040a725 	.word	0x0040a725
  402dd0:	0040a841 	.word	0x0040a841
  402dd4:	0040be11 	.word	0x0040be11
  402dd8:	00402de5 	.word	0x00402de5
  402ddc:	2000aeec 	.word	0x2000aeec
  402de0:	00402f69 	.word	0x00402f69

00402de4 <m_bsp_lcd_set_position>:

/* Private function definitions --------------------------------------- */
void m_bsp_lcd_set_position(uint8_t x, uint8_t y)
{
  402de4:	b580      	push	{r7, lr}
  402de6:	b082      	sub	sp, #8
  402de8:	af00      	add	r7, sp, #0
  402dea:	4603      	mov	r3, r0
  402dec:	460a      	mov	r2, r1
  402dee:	71fb      	strb	r3, [r7, #7]
  402df0:	4613      	mov	r3, r2
  402df2:	71bb      	strb	r3, [r7, #6]
  ssd1311_write_cmd(&m_ssd1311, 0x80 + 0x20 * y + x);
  402df4:	79bb      	ldrb	r3, [r7, #6]
  402df6:	3304      	adds	r3, #4
  402df8:	b2db      	uxtb	r3, r3
  402dfa:	015b      	lsls	r3, r3, #5
  402dfc:	b2da      	uxtb	r2, r3
  402dfe:	79fb      	ldrb	r3, [r7, #7]
  402e00:	4413      	add	r3, r2
  402e02:	b2db      	uxtb	r3, r3
  402e04:	4619      	mov	r1, r3
  402e06:	4803      	ldr	r0, [pc, #12]	; (402e14 <m_bsp_lcd_set_position+0x30>)
  402e08:	4b03      	ldr	r3, [pc, #12]	; (402e18 <m_bsp_lcd_set_position+0x34>)
  402e0a:	4798      	blx	r3
}
  402e0c:	bf00      	nop
  402e0e:	3708      	adds	r7, #8
  402e10:	46bd      	mov	sp, r7
  402e12:	bd80      	pop	{r7, pc}
  402e14:	2000aeec 	.word	0x2000aeec
  402e18:	00402f39 	.word	0x00402f39

00402e1c <bsp_rtc_init>:
/* Private macros ----------------------------------------------------- */
/* Public variables --------------------------------------------------- */
/* Private variables -------------------------------------------------- */
/* Private function prototypes ---------------------------------------- */
void bsp_rtc_init(void)
{
  402e1c:	b580      	push	{r7, lr}
  402e1e:	af00      	add	r7, sp, #0
  pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  402e20:	2000      	movs	r0, #0
  402e22:	4b07      	ldr	r3, [pc, #28]	; (402e40 <bsp_rtc_init+0x24>)
  402e24:	4798      	blx	r3

  while (!pmc_osc_is_ready_32kxtal());
  402e26:	bf00      	nop
  402e28:	4b06      	ldr	r3, [pc, #24]	; (402e44 <bsp_rtc_init+0x28>)
  402e2a:	4798      	blx	r3
  402e2c:	4603      	mov	r3, r0
  402e2e:	2b00      	cmp	r3, #0
  402e30:	d0fa      	beq.n	402e28 <bsp_rtc_init+0xc>

  rtc_set_hour_mode(RTC, 0);
  402e32:	2100      	movs	r1, #0
  402e34:	4804      	ldr	r0, [pc, #16]	; (402e48 <bsp_rtc_init+0x2c>)
  402e36:	4b05      	ldr	r3, [pc, #20]	; (402e4c <bsp_rtc_init+0x30>)
  402e38:	4798      	blx	r3
}
  402e3a:	bf00      	nop
  402e3c:	bd80      	pop	{r7, pc}
  402e3e:	bf00      	nop
  402e40:	00409d8d 	.word	0x00409d8d
  402e44:	00409dc5 	.word	0x00409dc5
  402e48:	400e1860 	.word	0x400e1860
  402e4c:	00405dad 	.word	0x00405dad

00402e50 <bsp_rtc_get_time_struct>:

void bsp_rtc_get_time_struct(date_time_t *dt)
{
  402e50:	b590      	push	{r4, r7, lr}
  402e52:	b085      	sub	sp, #20
  402e54:	af02      	add	r7, sp, #8
  402e56:	6078      	str	r0, [r7, #4]
  rtc_get_time(RTC, (uint32_t *)&dt->tm_hour, (uint32_t *)&dt->tm_min, (uint32_t *)&dt->tm_sec);
  402e58:	687b      	ldr	r3, [r7, #4]
  402e5a:	f103 0108 	add.w	r1, r3, #8
  402e5e:	687b      	ldr	r3, [r7, #4]
  402e60:	1d1a      	adds	r2, r3, #4
  402e62:	687b      	ldr	r3, [r7, #4]
  402e64:	4812      	ldr	r0, [pc, #72]	; (402eb0 <bsp_rtc_get_time_struct+0x60>)
  402e66:	4c13      	ldr	r4, [pc, #76]	; (402eb4 <bsp_rtc_get_time_struct+0x64>)
  402e68:	47a0      	blx	r4
  rtc_get_date(RTC, (uint32_t *)&dt->tm_year, (uint32_t *)&dt->tm_mon, (uint32_t *)&dt->tm_mday, NULL);
  402e6a:	687b      	ldr	r3, [r7, #4]
  402e6c:	f103 0114 	add.w	r1, r3, #20
  402e70:	687b      	ldr	r3, [r7, #4]
  402e72:	f103 0210 	add.w	r2, r3, #16
  402e76:	687b      	ldr	r3, [r7, #4]
  402e78:	f103 000c 	add.w	r0, r3, #12
  402e7c:	2300      	movs	r3, #0
  402e7e:	9300      	str	r3, [sp, #0]
  402e80:	4603      	mov	r3, r0
  402e82:	480b      	ldr	r0, [pc, #44]	; (402eb0 <bsp_rtc_get_time_struct+0x60>)
  402e84:	4c0c      	ldr	r4, [pc, #48]	; (402eb8 <bsp_rtc_get_time_struct+0x68>)
  402e86:	47a0      	blx	r4

  dt->tm_year %= 1000;
  402e88:	687b      	ldr	r3, [r7, #4]
  402e8a:	695a      	ldr	r2, [r3, #20]
  402e8c:	4b0b      	ldr	r3, [pc, #44]	; (402ebc <bsp_rtc_get_time_struct+0x6c>)
  402e8e:	fb83 1302 	smull	r1, r3, r3, r2
  402e92:	1199      	asrs	r1, r3, #6
  402e94:	17d3      	asrs	r3, r2, #31
  402e96:	1acb      	subs	r3, r1, r3
  402e98:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
  402e9c:	fb01 f303 	mul.w	r3, r1, r3
  402ea0:	1ad3      	subs	r3, r2, r3
  402ea2:	687a      	ldr	r2, [r7, #4]
  402ea4:	6153      	str	r3, [r2, #20]
}
  402ea6:	bf00      	nop
  402ea8:	370c      	adds	r7, #12
  402eaa:	46bd      	mov	sp, r7
  402eac:	bd90      	pop	{r4, r7, pc}
  402eae:	bf00      	nop
  402eb0:	400e1860 	.word	0x400e1860
  402eb4:	00405de3 	.word	0x00405de3
  402eb8:	00405ea7 	.word	0x00405ea7
  402ebc:	10624dd3 	.word	0x10624dd3

00402ec0 <bsp_rtc_make_string_time_style>:

void bsp_rtc_make_string_time_style(char *out, date_time_t *dt)
{
  402ec0:	b5b0      	push	{r4, r5, r7, lr}
  402ec2:	b086      	sub	sp, #24
  402ec4:	af04      	add	r7, sp, #16
  402ec6:	6078      	str	r0, [r7, #4]
  402ec8:	6039      	str	r1, [r7, #0]
  sprintf(out, "%02d%02d%02d:%02d%02d%02d", dt->tm_year, dt->tm_mon, dt->tm_mday,
  402eca:	683b      	ldr	r3, [r7, #0]
  402ecc:	695c      	ldr	r4, [r3, #20]
  402ece:	683b      	ldr	r3, [r7, #0]
  402ed0:	691d      	ldr	r5, [r3, #16]
  402ed2:	683b      	ldr	r3, [r7, #0]
  402ed4:	68db      	ldr	r3, [r3, #12]
  402ed6:	683a      	ldr	r2, [r7, #0]
  402ed8:	6892      	ldr	r2, [r2, #8]
  402eda:	6839      	ldr	r1, [r7, #0]
  402edc:	6849      	ldr	r1, [r1, #4]
  402ede:	6838      	ldr	r0, [r7, #0]
  402ee0:	6800      	ldr	r0, [r0, #0]
  402ee2:	9003      	str	r0, [sp, #12]
  402ee4:	9102      	str	r1, [sp, #8]
  402ee6:	9201      	str	r2, [sp, #4]
  402ee8:	9300      	str	r3, [sp, #0]
  402eea:	462b      	mov	r3, r5
  402eec:	4622      	mov	r2, r4
  402eee:	4904      	ldr	r1, [pc, #16]	; (402f00 <bsp_rtc_make_string_time_style+0x40>)
  402ef0:	6878      	ldr	r0, [r7, #4]
  402ef2:	4c04      	ldr	r4, [pc, #16]	; (402f04 <bsp_rtc_make_string_time_style+0x44>)
  402ef4:	47a0      	blx	r4
                                            dt->tm_hour, dt->tm_min, dt->tm_sec);
}
  402ef6:	bf00      	nop
  402ef8:	3708      	adds	r7, #8
  402efa:	46bd      	mov	sp, r7
  402efc:	bdb0      	pop	{r4, r5, r7, pc}
  402efe:	bf00      	nop
  402f00:	0040f450 	.word	0x0040f450
  402f04:	0040a7c1 	.word	0x0040a7c1

00402f08 <ssd1311_init>:
void cursPos(ssd1311_t *me, uint8_t col, uint8_t row);


/* Function definitions ----------------------------------------------- */
base_status_t ssd1311_init(ssd1311_t *me)
{
  402f08:	b580      	push	{r7, lr}
  402f0a:	b082      	sub	sp, #8
  402f0c:	af00      	add	r7, sp, #0
  402f0e:	6078      	str	r0, [r7, #4]
  if ((me == NULL) || (me->i2c_write == NULL))
  402f10:	687b      	ldr	r3, [r7, #4]
  402f12:	2b00      	cmp	r3, #0
  402f14:	d003      	beq.n	402f1e <ssd1311_init+0x16>
  402f16:	687b      	ldr	r3, [r7, #4]
  402f18:	685b      	ldr	r3, [r3, #4]
  402f1a:	2b00      	cmp	r3, #0
  402f1c:	d101      	bne.n	402f22 <ssd1311_init+0x1a>
    return BS_ERROR_PARAMS;
  402f1e:	2301      	movs	r3, #1
  402f20:	e003      	b.n	402f2a <ssd1311_init+0x22>

  m_ssd1311_run_cfg_script(me);
  402f22:	6878      	ldr	r0, [r7, #4]
  402f24:	4b03      	ldr	r3, [pc, #12]	; (402f34 <ssd1311_init+0x2c>)
  402f26:	4798      	blx	r3

  return BS_OK;
  402f28:	2300      	movs	r3, #0
}
  402f2a:	4618      	mov	r0, r3
  402f2c:	3708      	adds	r7, #8
  402f2e:	46bd      	mov	sp, r7
  402f30:	bd80      	pop	{r7, pc}
  402f32:	bf00      	nop
  402f34:	00402f99 	.word	0x00402f99

00402f38 <ssd1311_write_cmd>:

base_status_t ssd1311_write_cmd(ssd1311_t *me, uint8_t cmd)
{
  402f38:	b590      	push	{r4, r7, lr}
  402f3a:	b083      	sub	sp, #12
  402f3c:	af00      	add	r7, sp, #0
  402f3e:	6078      	str	r0, [r7, #4]
  402f40:	460b      	mov	r3, r1
  402f42:	70fb      	strb	r3, [r7, #3]
  CHECK(BS_OK == me->i2c_write(me->device_address, SSD1311_CMD_MODE, &cmd, 1), BS_ERROR);
  402f44:	687b      	ldr	r3, [r7, #4]
  402f46:	685c      	ldr	r4, [r3, #4]
  402f48:	687b      	ldr	r3, [r7, #4]
  402f4a:	7818      	ldrb	r0, [r3, #0]
  402f4c:	1cfa      	adds	r2, r7, #3
  402f4e:	2301      	movs	r3, #1
  402f50:	2180      	movs	r1, #128	; 0x80
  402f52:	47a0      	blx	r4
  402f54:	4603      	mov	r3, r0
  402f56:	2b00      	cmp	r3, #0
  402f58:	d001      	beq.n	402f5e <ssd1311_write_cmd+0x26>
  402f5a:	2302      	movs	r3, #2
  402f5c:	e000      	b.n	402f60 <ssd1311_write_cmd+0x28>

  return BS_OK;
  402f5e:	2300      	movs	r3, #0
}
  402f60:	4618      	mov	r0, r3
  402f62:	370c      	adds	r7, #12
  402f64:	46bd      	mov	sp, r7
  402f66:	bd90      	pop	{r4, r7, pc}

00402f68 <ssd1311_write_data_byte>:

  return BS_OK;
}

base_status_t ssd1311_write_data_byte(ssd1311_t *me, uint8_t data)
{
  402f68:	b590      	push	{r4, r7, lr}
  402f6a:	b083      	sub	sp, #12
  402f6c:	af00      	add	r7, sp, #0
  402f6e:	6078      	str	r0, [r7, #4]
  402f70:	460b      	mov	r3, r1
  402f72:	70fb      	strb	r3, [r7, #3]
  CHECK(BS_OK == me->i2c_write(me->device_address, SSD1311_DATA_MODE, &data, 1), BS_ERROR);
  402f74:	687b      	ldr	r3, [r7, #4]
  402f76:	685c      	ldr	r4, [r3, #4]
  402f78:	687b      	ldr	r3, [r7, #4]
  402f7a:	7818      	ldrb	r0, [r3, #0]
  402f7c:	1cfa      	adds	r2, r7, #3
  402f7e:	2301      	movs	r3, #1
  402f80:	2140      	movs	r1, #64	; 0x40
  402f82:	47a0      	blx	r4
  402f84:	4603      	mov	r3, r0
  402f86:	2b00      	cmp	r3, #0
  402f88:	d001      	beq.n	402f8e <ssd1311_write_data_byte+0x26>
  402f8a:	2302      	movs	r3, #2
  402f8c:	e000      	b.n	402f90 <ssd1311_write_data_byte+0x28>

  return BS_OK;
  402f8e:	2300      	movs	r3, #0
}
  402f90:	4618      	mov	r0, r3
  402f92:	370c      	adds	r7, #12
  402f94:	46bd      	mov	sp, r7
  402f96:	bd90      	pop	{r4, r7, pc}

00402f98 <m_ssd1311_run_cfg_script>:
 * @return
 * - BS_OK
 * - BS_ERROR
 */
static base_status_t m_ssd1311_run_cfg_script(ssd1311_t *me)
{
  402f98:	b580      	push	{r7, lr}
  402f9a:	b084      	sub	sp, #16
  402f9c:	af00      	add	r7, sp, #0
  402f9e:	6078      	str	r0, [r7, #4]
  int i          = 0;
  402fa0:	2300      	movs	r3, #0
  402fa2:	60fb      	str	r3, [r7, #12]
  int end_script = 0;
  402fa4:	2300      	movs	r3, #0
  402fa6:	60bb      	str	r3, [r7, #8]

  do
  {
    switch (SSD1311_CFG_SCRIPT[i].cmd)
  402fa8:	4a20      	ldr	r2, [pc, #128]	; (40302c <m_ssd1311_run_cfg_script+0x94>)
  402faa:	68fb      	ldr	r3, [r7, #12]
  402fac:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
  402fb0:	2b04      	cmp	r3, #4
  402fb2:	d82e      	bhi.n	403012 <m_ssd1311_run_cfg_script+0x7a>
  402fb4:	a201      	add	r2, pc, #4	; (adr r2, 402fbc <m_ssd1311_run_cfg_script+0x24>)
  402fb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402fba:	bf00      	nop
  402fbc:	00403013 	.word	0x00403013
  402fc0:	0040300d 	.word	0x0040300d
  402fc4:	00402fd1 	.word	0x00402fd1
  402fc8:	00402fe5 	.word	0x00402fe5
  402fcc:	00402ff9 	.word	0x00402ff9
    {
    case SSD1311_START:
      break;
    case SSD1311_CMD:
      ssd1311_write_cmd(me, SSD1311_CFG_SCRIPT[i].data & 0xFF);
  402fd0:	4a16      	ldr	r2, [pc, #88]	; (40302c <m_ssd1311_run_cfg_script+0x94>)
  402fd2:	68fb      	ldr	r3, [r7, #12]
  402fd4:	005b      	lsls	r3, r3, #1
  402fd6:	4413      	add	r3, r2
  402fd8:	785b      	ldrb	r3, [r3, #1]
  402fda:	4619      	mov	r1, r3
  402fdc:	6878      	ldr	r0, [r7, #4]
  402fde:	4b14      	ldr	r3, [pc, #80]	; (403030 <m_ssd1311_run_cfg_script+0x98>)
  402fe0:	4798      	blx	r3
      break;
  402fe2:	e017      	b.n	403014 <m_ssd1311_run_cfg_script+0x7c>
    case SSD1311_DATA:
      ssd1311_write_data_byte(me, SSD1311_CFG_SCRIPT[i].data & 0xFF);
  402fe4:	4a11      	ldr	r2, [pc, #68]	; (40302c <m_ssd1311_run_cfg_script+0x94>)
  402fe6:	68fb      	ldr	r3, [r7, #12]
  402fe8:	005b      	lsls	r3, r3, #1
  402fea:	4413      	add	r3, r2
  402fec:	785b      	ldrb	r3, [r3, #1]
  402fee:	4619      	mov	r1, r3
  402ff0:	6878      	ldr	r0, [r7, #4]
  402ff2:	4b10      	ldr	r3, [pc, #64]	; (403034 <m_ssd1311_run_cfg_script+0x9c>)
  402ff4:	4798      	blx	r3
      break;
  402ff6:	e00d      	b.n	403014 <m_ssd1311_run_cfg_script+0x7c>
    case SSD1311_DELAY:
      me->delay(SSD1311_CFG_SCRIPT[i].data);
  402ff8:	687b      	ldr	r3, [r7, #4]
  402ffa:	689a      	ldr	r2, [r3, #8]
  402ffc:	490b      	ldr	r1, [pc, #44]	; (40302c <m_ssd1311_run_cfg_script+0x94>)
  402ffe:	68fb      	ldr	r3, [r7, #12]
  403000:	005b      	lsls	r3, r3, #1
  403002:	440b      	add	r3, r1
  403004:	785b      	ldrb	r3, [r3, #1]
  403006:	4618      	mov	r0, r3
  403008:	4790      	blx	r2
      break;
  40300a:	e003      	b.n	403014 <m_ssd1311_run_cfg_script+0x7c>
    case SSD1311_END:
      end_script = 1;
  40300c:	2301      	movs	r3, #1
  40300e:	60bb      	str	r3, [r7, #8]
      break;
  403010:	e000      	b.n	403014 <m_ssd1311_run_cfg_script+0x7c>
    default:
      break;
  403012:	bf00      	nop
    }
    i++;
  403014:	68fb      	ldr	r3, [r7, #12]
  403016:	3301      	adds	r3, #1
  403018:	60fb      	str	r3, [r7, #12]
  }
  while (!end_script);
  40301a:	68bb      	ldr	r3, [r7, #8]
  40301c:	2b00      	cmp	r3, #0
  40301e:	d0c3      	beq.n	402fa8 <m_ssd1311_run_cfg_script+0x10>

  return BS_OK;
  403020:	2300      	movs	r3, #0
}
  403022:	4618      	mov	r0, r3
  403024:	3710      	adds	r7, #16
  403026:	46bd      	mov	sp, r7
  403028:	bd80      	pop	{r7, pc}
  40302a:	bf00      	nop
  40302c:	0040f46c 	.word	0x0040f46c
  403030:	00402f39 	.word	0x00402f39
  403034:	00402f69 	.word	0x00402f69

00403038 <ioport_get_pin_level>:
 *
 * \param pin IOPORT pin to read
 * \return Current logical value of the specified pin
 */
static inline bool ioport_get_pin_level(ioport_pin_t pin)
{
  403038:	b480      	push	{r7}
  40303a:	b089      	sub	sp, #36	; 0x24
  40303c:	af00      	add	r7, sp, #0
  40303e:	6078      	str	r0, [r7, #4]
  403040:	687b      	ldr	r3, [r7, #4]
  403042:	61fb      	str	r3, [r7, #28]
  403044:	69fb      	ldr	r3, [r7, #28]
  403046:	61bb      	str	r3, [r7, #24]
  403048:	69bb      	ldr	r3, [r7, #24]
  40304a:	617b      	str	r3, [r7, #20]
	return pin >> 5;
  40304c:	697b      	ldr	r3, [r7, #20]
  40304e:	095b      	lsrs	r3, r3, #5
  403050:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  403052:	693b      	ldr	r3, [r7, #16]
  403054:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  403058:	f203 7307 	addw	r3, r3, #1799	; 0x707
  40305c:	025b      	lsls	r3, r3, #9
	}
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  40305e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
  403060:	69fb      	ldr	r3, [r7, #28]
  403062:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  403064:	68fb      	ldr	r3, [r7, #12]
  403066:	f003 031f 	and.w	r3, r3, #31
  40306a:	2101      	movs	r1, #1
  40306c:	fa01 f303 	lsl.w	r3, r1, r3
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  403070:	4013      	ands	r3, r2
  403072:	2b00      	cmp	r3, #0
  403074:	bf14      	ite	ne
  403076:	2301      	movne	r3, #1
  403078:	2300      	moveq	r3, #0
  40307a:	b2db      	uxtb	r3, r3
	return arch_ioport_get_pin_level(pin);
}
  40307c:	4618      	mov	r0, r3
  40307e:	3724      	adds	r7, #36	; 0x24
  403080:	46bd      	mov	sp, r7
  403082:	f85d 7b04 	ldr.w	r7, [sp], #4
  403086:	4770      	bx	lr

00403088 <bsp_io_get_pin_index>:
{
  403088:	b480      	push	{r7}
  40308a:	b083      	sub	sp, #12
  40308c:	af00      	add	r7, sp, #0
  40308e:	6078      	str	r0, [r7, #4]
  return io->pin_index;
  403090:	687b      	ldr	r3, [r7, #4]
  403092:	68db      	ldr	r3, [r3, #12]
}
  403094:	4618      	mov	r0, r3
  403096:	370c      	adds	r7, #12
  403098:	46bd      	mov	sp, r7
  40309a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40309e:	4770      	bx	lr

004030a0 <bsp_io_get_trigger_edge>:

static inline bsp_io_trigger_t bsp_io_get_trigger_edge(const bsp_io_10_t *io)
{
  4030a0:	b480      	push	{r7}
  4030a2:	b083      	sub	sp, #12
  4030a4:	af00      	add	r7, sp, #0
  4030a6:	6078      	str	r0, [r7, #4]
  return io->trigger_edge;
  4030a8:	687b      	ldr	r3, [r7, #4]
  4030aa:	7c1b      	ldrb	r3, [r3, #16]
}
  4030ac:	4618      	mov	r0, r3
  4030ae:	370c      	adds	r7, #12
  4030b0:	46bd      	mov	sp, r7
  4030b2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4030b6:	4770      	bx	lr

004030b8 <sys_init>:
static void m_lcd_write_sensor_event(date_time_t *dt, uint8_t sensor_name, sys_evt_src_t evt_src);
static void m_sdcard_write_sensor_event(date_time_t *dt, uint8_t sensor_name, sys_evt_src_t evt_src);

/* Function definitions ----------------------------------------------- */
void sys_init(void)
{
  4030b8:	b590      	push	{r4, r7, lr}
  4030ba:	b085      	sub	sp, #20
  4030bc:	af04      	add	r7, sp, #16
  g_sensor_evt_queue = xQueueCreate(10, sizeof(uint8_t));
  4030be:	2200      	movs	r2, #0
  4030c0:	2101      	movs	r1, #1
  4030c2:	200a      	movs	r0, #10
  4030c4:	4b23      	ldr	r3, [pc, #140]	; (403154 <sys_init+0x9c>)
  4030c6:	4798      	blx	r3
  4030c8:	4602      	mov	r2, r0
  4030ca:	4b23      	ldr	r3, [pc, #140]	; (403158 <sys_init+0xa0>)
  4030cc:	601a      	str	r2, [r3, #0]

  sysclk_init();   // Initialize System Clock
  4030ce:	4b23      	ldr	r3, [pc, #140]	; (40315c <sys_init+0xa4>)
  4030d0:	4798      	blx	r3
  board_init();    // Board init
  4030d2:	4b23      	ldr	r3, [pc, #140]	; (403160 <sys_init+0xa8>)
  4030d4:	4798      	blx	r3
  bsp_hw_init();   // Hardware init
  4030d6:	4b23      	ldr	r3, [pc, #140]	; (403164 <sys_init+0xac>)
  4030d8:	4798      	blx	r3
  bsp_can_init();  // Can bus init
  4030da:	4b23      	ldr	r3, [pc, #140]	; (403168 <sys_init+0xb0>)
  4030dc:	4798      	blx	r3
  bsp_lcd_init();  // LCD init
  4030de:	4b23      	ldr	r3, [pc, #140]	; (40316c <sys_init+0xb4>)
  4030e0:	4798      	blx	r3

#if (_CONFIG_ELEVATOR_BOARD) // {
#else // }{
  fs_init();       // FS init
  4030e2:	4b23      	ldr	r3, [pc, #140]	; (403170 <sys_init+0xb8>)
  4030e4:	4798      	blx	r3

  // Create task to handle main system
  xTaskCreate(sys_run,
  4030e6:	4b23      	ldr	r3, [pc, #140]	; (403174 <sys_init+0xbc>)
  4030e8:	681b      	ldr	r3, [r3, #0]
  4030ea:	2200      	movs	r2, #0
  4030ec:	9203      	str	r2, [sp, #12]
  4030ee:	2200      	movs	r2, #0
  4030f0:	9202      	str	r2, [sp, #8]
  4030f2:	9301      	str	r3, [sp, #4]
  4030f4:	2303      	movs	r3, #3
  4030f6:	9300      	str	r3, [sp, #0]
  4030f8:	2300      	movs	r3, #0
  4030fa:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4030fe:	491e      	ldr	r1, [pc, #120]	; (403178 <sys_init+0xc0>)
  403100:	481e      	ldr	r0, [pc, #120]	; (40317c <sys_init+0xc4>)
  403102:	4c1f      	ldr	r4, [pc, #124]	; (403180 <sys_init+0xc8>)
  403104:	47a0      	blx	r4
              MAIN_TASK_PRIORITY,
              m_main_task_hdl);
#endif // }

  // Create task to detect sensor events
  xTaskCreate(m_sensor_detect_task,
  403106:	4b1f      	ldr	r3, [pc, #124]	; (403184 <sys_init+0xcc>)
  403108:	681b      	ldr	r3, [r3, #0]
  40310a:	2200      	movs	r2, #0
  40310c:	9203      	str	r2, [sp, #12]
  40310e:	2200      	movs	r2, #0
  403110:	9202      	str	r2, [sp, #8]
  403112:	9301      	str	r3, [sp, #4]
  403114:	2303      	movs	r3, #3
  403116:	9300      	str	r3, [sp, #0]
  403118:	2300      	movs	r3, #0
  40311a:	f44f 6200 	mov.w	r2, #2048	; 0x800
  40311e:	491a      	ldr	r1, [pc, #104]	; (403188 <sys_init+0xd0>)
  403120:	481a      	ldr	r0, [pc, #104]	; (40318c <sys_init+0xd4>)
  403122:	4c17      	ldr	r4, [pc, #92]	; (403180 <sys_init+0xc8>)
  403124:	47a0      	blx	r4
              NULL,
              SENSOR_TASK_PRIORITY,
              m_sensor_detect_task_hdl);

  // Create task to handle sensor events
  xTaskCreate(m_sensor_handle_task,
  403126:	4b1a      	ldr	r3, [pc, #104]	; (403190 <sys_init+0xd8>)
  403128:	681b      	ldr	r3, [r3, #0]
  40312a:	2200      	movs	r2, #0
  40312c:	9203      	str	r2, [sp, #12]
  40312e:	2200      	movs	r2, #0
  403130:	9202      	str	r2, [sp, #8]
  403132:	9301      	str	r3, [sp, #4]
  403134:	2303      	movs	r3, #3
  403136:	9300      	str	r3, [sp, #0]
  403138:	2300      	movs	r3, #0
  40313a:	f44f 6200 	mov.w	r2, #2048	; 0x800
  40313e:	4915      	ldr	r1, [pc, #84]	; (403194 <sys_init+0xdc>)
  403140:	4815      	ldr	r0, [pc, #84]	; (403198 <sys_init+0xe0>)
  403142:	4c0f      	ldr	r4, [pc, #60]	; (403180 <sys_init+0xc8>)
  403144:	47a0      	blx	r4
              SENSOR_TASK_STACK_SIZE,
              NULL,
              SENSOR_TASK_PRIORITY,
              m_sensor_handle_task_hdl);

  vTaskStartScheduler();
  403146:	4b15      	ldr	r3, [pc, #84]	; (40319c <sys_init+0xe4>)
  403148:	4798      	blx	r3
}
  40314a:	bf00      	nop
  40314c:	3704      	adds	r7, #4
  40314e:	46bd      	mov	sp, r7
  403150:	bd90      	pop	{r4, r7, pc}
  403152:	bf00      	nop
  403154:	00400a7d 	.word	0x00400a7d
  403158:	2000aee8 	.word	0x2000aee8
  40315c:	00409359 	.word	0x00409359
  403160:	0040538d 	.word	0x0040538d
  403164:	0040255d 	.word	0x0040255d
  403168:	00402889 	.word	0x00402889
  40316c:	00402cf9 	.word	0x00402cf9
  403170:	0040022d 	.word	0x0040022d
  403174:	2000adc8 	.word	0x2000adc8
  403178:	0040f4ac 	.word	0x0040f4ac
  40317c:	004031a1 	.word	0x004031a1
  403180:	00401195 	.word	0x00401195
  403184:	2000adc0 	.word	0x2000adc0
  403188:	0040f4b8 	.word	0x0040f4b8
  40318c:	0040325d 	.word	0x0040325d
  403190:	2000adc4 	.word	0x2000adc4
  403194:	0040f4cc 	.word	0x0040f4cc
  403198:	004031f9 	.word	0x004031f9
  40319c:	004013a5 	.word	0x004013a5

004031a0 <sys_run>:

void sys_run(void)
{
  4031a0:	b580      	push	{r7, lr}
  4031a2:	b08a      	sub	sp, #40	; 0x28
  4031a4:	af00      	add	r7, sp, #0
  date_time_t dt_get;
  uint8_t sensor;

  while (1)
  {
    if (bsp_can_is_available())
  4031a6:	4b0f      	ldr	r3, [pc, #60]	; (4031e4 <sys_run+0x44>)
  4031a8:	4798      	blx	r3
  4031aa:	4603      	mov	r3, r0
  4031ac:	2b00      	cmp	r3, #0
  4031ae:	d014      	beq.n	4031da <sys_run+0x3a>
    {
      bsp_can_get_sensor_event(&dt_get, &sensor);
  4031b0:	1cfa      	adds	r2, r7, #3
  4031b2:	1d3b      	adds	r3, r7, #4
  4031b4:	4611      	mov	r1, r2
  4031b6:	4618      	mov	r0, r3
  4031b8:	4b0b      	ldr	r3, [pc, #44]	; (4031e8 <sys_run+0x48>)
  4031ba:	4798      	blx	r3

      if (sensor != 0)
  4031bc:	78fb      	ldrb	r3, [r7, #3]
  4031be:	2b00      	cmp	r3, #0
  4031c0:	d00b      	beq.n	4031da <sys_run+0x3a>
      {
        m_lcd_write_sensor_event(&dt_get, sensor, CAR_STATION);
  4031c2:	78f9      	ldrb	r1, [r7, #3]
  4031c4:	1d3b      	adds	r3, r7, #4
  4031c6:	2200      	movs	r2, #0
  4031c8:	4618      	mov	r0, r3
  4031ca:	4b08      	ldr	r3, [pc, #32]	; (4031ec <sys_run+0x4c>)
  4031cc:	4798      	blx	r3
        m_sdcard_write_sensor_event(&dt_get, sensor, CAR_STATION);
  4031ce:	78f9      	ldrb	r1, [r7, #3]
  4031d0:	1d3b      	adds	r3, r7, #4
  4031d2:	2200      	movs	r2, #0
  4031d4:	4618      	mov	r0, r3
  4031d6:	4b06      	ldr	r3, [pc, #24]	; (4031f0 <sys_run+0x50>)
  4031d8:	4798      	blx	r3
      }
    }

    vTaskDelay(pdMS_TO_TICKS(100));
  4031da:	2064      	movs	r0, #100	; 0x64
  4031dc:	4b05      	ldr	r3, [pc, #20]	; (4031f4 <sys_run+0x54>)
  4031de:	4798      	blx	r3
    if (bsp_can_is_available())
  4031e0:	e7e1      	b.n	4031a6 <sys_run+0x6>
  4031e2:	bf00      	nop
  4031e4:	00402905 	.word	0x00402905
  4031e8:	0040292d 	.word	0x0040292d
  4031ec:	00403369 	.word	0x00403369
  4031f0:	004033f5 	.word	0x004033f5
  4031f4:	0040133d 	.word	0x0040133d

004031f8 <m_sensor_handle_task>:
/* Private function definitions --------------------------------------- */
/**
 * @brief Sensor handle task
 */
static void m_sensor_handle_task(void *params)
{
  4031f8:	b590      	push	{r4, r7, lr}
  4031fa:	b083      	sub	sp, #12
  4031fc:	af00      	add	r7, sp, #0
  4031fe:	6078      	str	r0, [r7, #4]
  static date_time_t dt;
  static uint32_t sensor_event;

  while (1)
  {
    if (xQueueReceive(g_sensor_evt_queue, &sensor_event, portMAX_DELAY) == pdTRUE)
  403200:	4b0f      	ldr	r3, [pc, #60]	; (403240 <m_sensor_handle_task+0x48>)
  403202:	6818      	ldr	r0, [r3, #0]
  403204:	2300      	movs	r3, #0
  403206:	f04f 32ff 	mov.w	r2, #4294967295
  40320a:	490e      	ldr	r1, [pc, #56]	; (403244 <m_sensor_handle_task+0x4c>)
  40320c:	4c0e      	ldr	r4, [pc, #56]	; (403248 <m_sensor_handle_task+0x50>)
  40320e:	47a0      	blx	r4
  403210:	4603      	mov	r3, r0
  403212:	2b01      	cmp	r3, #1
  403214:	d1f4      	bne.n	403200 <m_sensor_handle_task+0x8>
    {
      bsp_rtc_get_time_struct(&dt);
  403216:	480d      	ldr	r0, [pc, #52]	; (40324c <m_sensor_handle_task+0x54>)
  403218:	4b0d      	ldr	r3, [pc, #52]	; (403250 <m_sensor_handle_task+0x58>)
  40321a:	4798      	blx	r3

#if (_CONFIG_ELEVATOR_BOARD) // {
      m_lcd_write_sensor_event(&dt, sensor_event, CAR_STATION);
      bsp_can_send_sensor_event(&dt, sensor_event);
#else // }{
      m_lcd_write_sensor_event(&dt, sensor_event, CONTROL_ROOM);
  40321c:	4b09      	ldr	r3, [pc, #36]	; (403244 <m_sensor_handle_task+0x4c>)
  40321e:	681b      	ldr	r3, [r3, #0]
  403220:	b2db      	uxtb	r3, r3
  403222:	2201      	movs	r2, #1
  403224:	4619      	mov	r1, r3
  403226:	4809      	ldr	r0, [pc, #36]	; (40324c <m_sensor_handle_task+0x54>)
  403228:	4b0a      	ldr	r3, [pc, #40]	; (403254 <m_sensor_handle_task+0x5c>)
  40322a:	4798      	blx	r3
      m_sdcard_write_sensor_event(&dt, sensor_event, CONTROL_ROOM);
  40322c:	4b05      	ldr	r3, [pc, #20]	; (403244 <m_sensor_handle_task+0x4c>)
  40322e:	681b      	ldr	r3, [r3, #0]
  403230:	b2db      	uxtb	r3, r3
  403232:	2201      	movs	r2, #1
  403234:	4619      	mov	r1, r3
  403236:	4805      	ldr	r0, [pc, #20]	; (40324c <m_sensor_handle_task+0x54>)
  403238:	4b07      	ldr	r3, [pc, #28]	; (403258 <m_sensor_handle_task+0x60>)
  40323a:	4798      	blx	r3
    if (xQueueReceive(g_sensor_evt_queue, &sensor_event, portMAX_DELAY) == pdTRUE)
  40323c:	e7e0      	b.n	403200 <m_sensor_handle_task+0x8>
  40323e:	bf00      	nop
  403240:	2000aee8 	.word	0x2000aee8
  403244:	2000adcc 	.word	0x2000adcc
  403248:	00400d39 	.word	0x00400d39
  40324c:	2000add0 	.word	0x2000add0
  403250:	00402e51 	.word	0x00402e51
  403254:	00403369 	.word	0x00403369
  403258:	004033f5 	.word	0x004033f5

0040325c <m_sensor_detect_task>:

/**
 * @brief Sensor detect task
 */
static void m_sensor_detect_task(void *params)
{
  40325c:	b590      	push	{r4, r7, lr}
  40325e:	b083      	sub	sp, #12
  403260:	af00      	add	r7, sp, #0
  403262:	6078      	str	r0, [r7, #4]
  static bool now;
  static uint32_t i;

  for (i = 1; i <= SENSOR_COUNT_MAX; i++)
  403264:	4b36      	ldr	r3, [pc, #216]	; (403340 <m_sensor_detect_task+0xe4>)
  403266:	2201      	movs	r2, #1
  403268:	601a      	str	r2, [r3, #0]
  40326a:	e019      	b.n	4032a0 <m_sensor_detect_task+0x44>
  {
    IO_SENSOR_STATE[i] = ioport_get_pin_level(PIN_INDEX(i));
  40326c:	4b34      	ldr	r3, [pc, #208]	; (403340 <m_sensor_detect_task+0xe4>)
  40326e:	681c      	ldr	r4, [r3, #0]
  403270:	4b33      	ldr	r3, [pc, #204]	; (403340 <m_sensor_detect_task+0xe4>)
  403272:	681a      	ldr	r2, [r3, #0]
  403274:	4613      	mov	r3, r2
  403276:	009b      	lsls	r3, r3, #2
  403278:	4413      	add	r3, r2
  40327a:	009b      	lsls	r3, r3, #2
  40327c:	4a31      	ldr	r2, [pc, #196]	; (403344 <m_sensor_detect_task+0xe8>)
  40327e:	4413      	add	r3, r2
  403280:	4618      	mov	r0, r3
  403282:	4b31      	ldr	r3, [pc, #196]	; (403348 <m_sensor_detect_task+0xec>)
  403284:	4798      	blx	r3
  403286:	4603      	mov	r3, r0
  403288:	4618      	mov	r0, r3
  40328a:	4b30      	ldr	r3, [pc, #192]	; (40334c <m_sensor_detect_task+0xf0>)
  40328c:	4798      	blx	r3
  40328e:	4603      	mov	r3, r0
  403290:	461a      	mov	r2, r3
  403292:	4b2f      	ldr	r3, [pc, #188]	; (403350 <m_sensor_detect_task+0xf4>)
  403294:	551a      	strb	r2, [r3, r4]
  for (i = 1; i <= SENSOR_COUNT_MAX; i++)
  403296:	4b2a      	ldr	r3, [pc, #168]	; (403340 <m_sensor_detect_task+0xe4>)
  403298:	681b      	ldr	r3, [r3, #0]
  40329a:	3301      	adds	r3, #1
  40329c:	4a28      	ldr	r2, [pc, #160]	; (403340 <m_sensor_detect_task+0xe4>)
  40329e:	6013      	str	r3, [r2, #0]
  4032a0:	4b27      	ldr	r3, [pc, #156]	; (403340 <m_sensor_detect_task+0xe4>)
  4032a2:	681b      	ldr	r3, [r3, #0]
  4032a4:	2b63      	cmp	r3, #99	; 0x63
  4032a6:	d9e1      	bls.n	40326c <m_sensor_detect_task+0x10>
  }

  while (1)
  {
    for (i = 1; i <= SENSOR_COUNT_MAX; i++)
  4032a8:	4b25      	ldr	r3, [pc, #148]	; (403340 <m_sensor_detect_task+0xe4>)
  4032aa:	2201      	movs	r2, #1
  4032ac:	601a      	str	r2, [r3, #0]
  4032ae:	e03e      	b.n	40332e <m_sensor_detect_task+0xd2>
    {
      now = ioport_get_pin_level(PIN_INDEX(i));
  4032b0:	4b23      	ldr	r3, [pc, #140]	; (403340 <m_sensor_detect_task+0xe4>)
  4032b2:	681a      	ldr	r2, [r3, #0]
  4032b4:	4613      	mov	r3, r2
  4032b6:	009b      	lsls	r3, r3, #2
  4032b8:	4413      	add	r3, r2
  4032ba:	009b      	lsls	r3, r3, #2
  4032bc:	4a21      	ldr	r2, [pc, #132]	; (403344 <m_sensor_detect_task+0xe8>)
  4032be:	4413      	add	r3, r2
  4032c0:	4618      	mov	r0, r3
  4032c2:	4b21      	ldr	r3, [pc, #132]	; (403348 <m_sensor_detect_task+0xec>)
  4032c4:	4798      	blx	r3
  4032c6:	4603      	mov	r3, r0
  4032c8:	4618      	mov	r0, r3
  4032ca:	4b20      	ldr	r3, [pc, #128]	; (40334c <m_sensor_detect_task+0xf0>)
  4032cc:	4798      	blx	r3
  4032ce:	4603      	mov	r3, r0
  4032d0:	461a      	mov	r2, r3
  4032d2:	4b20      	ldr	r3, [pc, #128]	; (403354 <m_sensor_detect_task+0xf8>)
  4032d4:	701a      	strb	r2, [r3, #0]

      if (now != IO_SENSOR_STATE[i])
  4032d6:	4b1a      	ldr	r3, [pc, #104]	; (403340 <m_sensor_detect_task+0xe4>)
  4032d8:	681b      	ldr	r3, [r3, #0]
  4032da:	4a1d      	ldr	r2, [pc, #116]	; (403350 <m_sensor_detect_task+0xf4>)
  4032dc:	5cd3      	ldrb	r3, [r2, r3]
  4032de:	b2da      	uxtb	r2, r3
  4032e0:	4b1c      	ldr	r3, [pc, #112]	; (403354 <m_sensor_detect_task+0xf8>)
  4032e2:	781b      	ldrb	r3, [r3, #0]
  4032e4:	429a      	cmp	r2, r3
  4032e6:	d01d      	beq.n	403324 <m_sensor_detect_task+0xc8>
      {
        if (now == PIN_TRIGGER_EDGE(i))
  4032e8:	4b1a      	ldr	r3, [pc, #104]	; (403354 <m_sensor_detect_task+0xf8>)
  4032ea:	781b      	ldrb	r3, [r3, #0]
  4032ec:	461c      	mov	r4, r3
  4032ee:	4b14      	ldr	r3, [pc, #80]	; (403340 <m_sensor_detect_task+0xe4>)
  4032f0:	681a      	ldr	r2, [r3, #0]
  4032f2:	4613      	mov	r3, r2
  4032f4:	009b      	lsls	r3, r3, #2
  4032f6:	4413      	add	r3, r2
  4032f8:	009b      	lsls	r3, r3, #2
  4032fa:	4a12      	ldr	r2, [pc, #72]	; (403344 <m_sensor_detect_task+0xe8>)
  4032fc:	4413      	add	r3, r2
  4032fe:	4618      	mov	r0, r3
  403300:	4b15      	ldr	r3, [pc, #84]	; (403358 <m_sensor_detect_task+0xfc>)
  403302:	4798      	blx	r3
  403304:	4603      	mov	r3, r0
  403306:	429c      	cmp	r4, r3
  403308:	d106      	bne.n	403318 <m_sensor_detect_task+0xbc>
        {
          xQueueSend(g_sensor_evt_queue, (void *)&i, pdMS_TO_TICKS(100));
  40330a:	4b14      	ldr	r3, [pc, #80]	; (40335c <m_sensor_detect_task+0x100>)
  40330c:	6818      	ldr	r0, [r3, #0]
  40330e:	2300      	movs	r3, #0
  403310:	2264      	movs	r2, #100	; 0x64
  403312:	490b      	ldr	r1, [pc, #44]	; (403340 <m_sensor_detect_task+0xe4>)
  403314:	4c12      	ldr	r4, [pc, #72]	; (403360 <m_sensor_detect_task+0x104>)
  403316:	47a0      	blx	r4
        }

        IO_SENSOR_STATE[i] = now;
  403318:	4b09      	ldr	r3, [pc, #36]	; (403340 <m_sensor_detect_task+0xe4>)
  40331a:	681b      	ldr	r3, [r3, #0]
  40331c:	4a0d      	ldr	r2, [pc, #52]	; (403354 <m_sensor_detect_task+0xf8>)
  40331e:	7811      	ldrb	r1, [r2, #0]
  403320:	4a0b      	ldr	r2, [pc, #44]	; (403350 <m_sensor_detect_task+0xf4>)
  403322:	54d1      	strb	r1, [r2, r3]
    for (i = 1; i <= SENSOR_COUNT_MAX; i++)
  403324:	4b06      	ldr	r3, [pc, #24]	; (403340 <m_sensor_detect_task+0xe4>)
  403326:	681b      	ldr	r3, [r3, #0]
  403328:	3301      	adds	r3, #1
  40332a:	4a05      	ldr	r2, [pc, #20]	; (403340 <m_sensor_detect_task+0xe4>)
  40332c:	6013      	str	r3, [r2, #0]
  40332e:	4b04      	ldr	r3, [pc, #16]	; (403340 <m_sensor_detect_task+0xe4>)
  403330:	681b      	ldr	r3, [r3, #0]
  403332:	2b63      	cmp	r3, #99	; 0x63
  403334:	d9bc      	bls.n	4032b0 <m_sensor_detect_task+0x54>
      }
    }

    vTaskDelay(pdMS_TO_TICKS(100));
  403336:	2064      	movs	r0, #100	; 0x64
  403338:	4b0a      	ldr	r3, [pc, #40]	; (403364 <m_sensor_detect_task+0x108>)
  40333a:	4798      	blx	r3
    for (i = 1; i <= SENSOR_COUNT_MAX; i++)
  40333c:	e7b4      	b.n	4032a8 <m_sensor_detect_task+0x4c>
  40333e:	bf00      	nop
  403340:	2000adf4 	.word	0x2000adf4
  403344:	0040ec80 	.word	0x0040ec80
  403348:	00403089 	.word	0x00403089
  40334c:	00403039 	.word	0x00403039
  403350:	2000ad5c 	.word	0x2000ad5c
  403354:	2000adf8 	.word	0x2000adf8
  403358:	004030a1 	.word	0x004030a1
  40335c:	2000aee8 	.word	0x2000aee8
  403360:	00400b15 	.word	0x00400b15
  403364:	0040133d 	.word	0x0040133d

00403368 <m_lcd_write_sensor_event>:

/**
 * @brief LCD write sensor event
 */
static void m_lcd_write_sensor_event(date_time_t *dt, uint8_t sensor_name, sys_evt_src_t evt_src)
{
  403368:	b590      	push	{r4, r7, lr}
  40336a:	b089      	sub	sp, #36	; 0x24
  40336c:	af02      	add	r7, sp, #8
  40336e:	6078      	str	r0, [r7, #4]
  403370:	460b      	mov	r3, r1
  403372:	70fb      	strb	r3, [r7, #3]
  403374:	4613      	mov	r3, r2
  403376:	70bb      	strb	r3, [r7, #2]
  static uint8_t m_current_row = 0;
  char time[14];

  bsp_rtc_make_string_time_style(time, dt);
  403378:	f107 0308 	add.w	r3, r7, #8
  40337c:	6879      	ldr	r1, [r7, #4]
  40337e:	4618      	mov	r0, r3
  403380:	4b17      	ldr	r3, [pc, #92]	; (4033e0 <m_lcd_write_sensor_event+0x78>)
  403382:	4798      	blx	r3

  if (evt_src == CAR_STATION)
  403384:	78bb      	ldrb	r3, [r7, #2]
  403386:	2b00      	cmp	r3, #0
  403388:	d10f      	bne.n	4033aa <m_lcd_write_sensor_event+0x42>
    bsp_lcd_write_string(0, m_current_row++, "%s: CS%02d", time, sensor_name);
  40338a:	4b16      	ldr	r3, [pc, #88]	; (4033e4 <m_lcd_write_sensor_event+0x7c>)
  40338c:	7819      	ldrb	r1, [r3, #0]
  40338e:	1c4b      	adds	r3, r1, #1
  403390:	b2da      	uxtb	r2, r3
  403392:	4b14      	ldr	r3, [pc, #80]	; (4033e4 <m_lcd_write_sensor_event+0x7c>)
  403394:	701a      	strb	r2, [r3, #0]
  403396:	78fb      	ldrb	r3, [r7, #3]
  403398:	f107 0208 	add.w	r2, r7, #8
  40339c:	9300      	str	r3, [sp, #0]
  40339e:	4613      	mov	r3, r2
  4033a0:	4a11      	ldr	r2, [pc, #68]	; (4033e8 <m_lcd_write_sensor_event+0x80>)
  4033a2:	2000      	movs	r0, #0
  4033a4:	4c11      	ldr	r4, [pc, #68]	; (4033ec <m_lcd_write_sensor_event+0x84>)
  4033a6:	47a0      	blx	r4
  4033a8:	e00e      	b.n	4033c8 <m_lcd_write_sensor_event+0x60>
  else
    bsp_lcd_write_string(0, m_current_row++, "%s: CR%02d", time, sensor_name);
  4033aa:	4b0e      	ldr	r3, [pc, #56]	; (4033e4 <m_lcd_write_sensor_event+0x7c>)
  4033ac:	7819      	ldrb	r1, [r3, #0]
  4033ae:	1c4b      	adds	r3, r1, #1
  4033b0:	b2da      	uxtb	r2, r3
  4033b2:	4b0c      	ldr	r3, [pc, #48]	; (4033e4 <m_lcd_write_sensor_event+0x7c>)
  4033b4:	701a      	strb	r2, [r3, #0]
  4033b6:	78fb      	ldrb	r3, [r7, #3]
  4033b8:	f107 0208 	add.w	r2, r7, #8
  4033bc:	9300      	str	r3, [sp, #0]
  4033be:	4613      	mov	r3, r2
  4033c0:	4a0b      	ldr	r2, [pc, #44]	; (4033f0 <m_lcd_write_sensor_event+0x88>)
  4033c2:	2000      	movs	r0, #0
  4033c4:	4c09      	ldr	r4, [pc, #36]	; (4033ec <m_lcd_write_sensor_event+0x84>)
  4033c6:	47a0      	blx	r4

  if (m_current_row == 4)
  4033c8:	4b06      	ldr	r3, [pc, #24]	; (4033e4 <m_lcd_write_sensor_event+0x7c>)
  4033ca:	781b      	ldrb	r3, [r3, #0]
  4033cc:	2b04      	cmp	r3, #4
  4033ce:	d102      	bne.n	4033d6 <m_lcd_write_sensor_event+0x6e>
    m_current_row = 0;
  4033d0:	4b04      	ldr	r3, [pc, #16]	; (4033e4 <m_lcd_write_sensor_event+0x7c>)
  4033d2:	2200      	movs	r2, #0
  4033d4:	701a      	strb	r2, [r3, #0]
}
  4033d6:	bf00      	nop
  4033d8:	371c      	adds	r7, #28
  4033da:	46bd      	mov	sp, r7
  4033dc:	bd90      	pop	{r4, r7, pc}
  4033de:	bf00      	nop
  4033e0:	00402ec1 	.word	0x00402ec1
  4033e4:	2000adf9 	.word	0x2000adf9
  4033e8:	0040f4e0 	.word	0x0040f4e0
  4033ec:	00402d29 	.word	0x00402d29
  4033f0:	0040f4ec 	.word	0x0040f4ec

004033f4 <m_sdcard_write_sensor_event>:

/**
 * @brief SDcard write sensor event
 */
static void m_sdcard_write_sensor_event(date_time_t *dt, uint8_t sensor_name, sys_evt_src_t evt_src)
{
  4033f4:	b590      	push	{r4, r7, lr}
  4033f6:	b0b9      	sub	sp, #228	; 0xe4
  4033f8:	af00      	add	r7, sp, #0
  4033fa:	6078      	str	r0, [r7, #4]
  4033fc:	460b      	mov	r3, r1
  4033fe:	70fb      	strb	r3, [r7, #3]
  403400:	4613      	mov	r3, r2
  403402:	70bb      	strb	r3, [r7, #2]
  char str[200];
  char time[14];

  bsp_rtc_make_string_time_style(time, dt);
  403404:	f107 0308 	add.w	r3, r7, #8
  403408:	6879      	ldr	r1, [r7, #4]
  40340a:	4618      	mov	r0, r3
  40340c:	4b0f      	ldr	r3, [pc, #60]	; (40344c <m_sdcard_write_sensor_event+0x58>)
  40340e:	4798      	blx	r3

  if (evt_src == CAR_STATION)
  403410:	78bb      	ldrb	r3, [r7, #2]
  403412:	2b00      	cmp	r3, #0
  403414:	d108      	bne.n	403428 <m_sdcard_write_sensor_event+0x34>
    sprintf(str, "%s: CS%2d\n", time, sensor_name);
  403416:	78fb      	ldrb	r3, [r7, #3]
  403418:	f107 0208 	add.w	r2, r7, #8
  40341c:	f107 0018 	add.w	r0, r7, #24
  403420:	490b      	ldr	r1, [pc, #44]	; (403450 <m_sdcard_write_sensor_event+0x5c>)
  403422:	4c0c      	ldr	r4, [pc, #48]	; (403454 <m_sdcard_write_sensor_event+0x60>)
  403424:	47a0      	blx	r4
  403426:	e007      	b.n	403438 <m_sdcard_write_sensor_event+0x44>
  else
    sprintf(str, "%s: CR%2d\n", time, sensor_name);
  403428:	78fb      	ldrb	r3, [r7, #3]
  40342a:	f107 0208 	add.w	r2, r7, #8
  40342e:	f107 0018 	add.w	r0, r7, #24
  403432:	4909      	ldr	r1, [pc, #36]	; (403458 <m_sdcard_write_sensor_event+0x64>)
  403434:	4c07      	ldr	r4, [pc, #28]	; (403454 <m_sdcard_write_sensor_event+0x60>)
  403436:	47a0      	blx	r4

  fs_write(SD_PATH, str);
  403438:	f107 0318 	add.w	r3, r7, #24
  40343c:	4619      	mov	r1, r3
  40343e:	4807      	ldr	r0, [pc, #28]	; (40345c <m_sdcard_write_sensor_event+0x68>)
  403440:	4b07      	ldr	r3, [pc, #28]	; (403460 <m_sdcard_write_sensor_event+0x6c>)
  403442:	4798      	blx	r3
}
  403444:	bf00      	nop
  403446:	37e4      	adds	r7, #228	; 0xe4
  403448:	46bd      	mov	sp, r7
  40344a:	bd90      	pop	{r4, r7, pc}
  40344c:	00402ec1 	.word	0x00402ec1
  403450:	0040f4f8 	.word	0x0040f4f8
  403454:	0040a7c1 	.word	0x0040a7c1
  403458:	0040f504 	.word	0x0040f504
  40345c:	0040f510 	.word	0x0040f510
  403460:	00400259 	.word	0x00400259

00403464 <SDMMC_UNSTUFF_BITS>:
 * \brief Macro function to extract a bits field from a large SD MMC register
 * Used by : CSD, SCR, Switch status
 */
static inline uint32_t SDMMC_UNSTUFF_BITS(uint8_t *reg, uint16_t reg_size,
		uint16_t pos, uint8_t size)
{
  403464:	b480      	push	{r7}
  403466:	b087      	sub	sp, #28
  403468:	af00      	add	r7, sp, #0
  40346a:	60f8      	str	r0, [r7, #12]
  40346c:	4608      	mov	r0, r1
  40346e:	4611      	mov	r1, r2
  403470:	461a      	mov	r2, r3
  403472:	4603      	mov	r3, r0
  403474:	817b      	strh	r3, [r7, #10]
  403476:	460b      	mov	r3, r1
  403478:	813b      	strh	r3, [r7, #8]
  40347a:	4613      	mov	r3, r2
  40347c:	71fb      	strb	r3, [r7, #7]
	uint32_t value;
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
  40347e:	897a      	ldrh	r2, [r7, #10]
  403480:	893b      	ldrh	r3, [r7, #8]
  403482:	1ad3      	subs	r3, r2, r3
  403484:	3307      	adds	r3, #7
  403486:	2b00      	cmp	r3, #0
  403488:	da00      	bge.n	40348c <SDMMC_UNSTUFF_BITS+0x28>
  40348a:	3307      	adds	r3, #7
  40348c:	10db      	asrs	r3, r3, #3
  40348e:	3b01      	subs	r3, #1
  403490:	68fa      	ldr	r2, [r7, #12]
  403492:	4413      	add	r3, r2
  403494:	781b      	ldrb	r3, [r3, #0]
  403496:	461a      	mov	r2, r3
  403498:	893b      	ldrh	r3, [r7, #8]
  40349a:	f003 0307 	and.w	r3, r3, #7
  40349e:	fa42 f303 	asr.w	r3, r2, r3
  4034a2:	617b      	str	r3, [r7, #20]
	if (((pos % 8) + size) > 8) {
  4034a4:	893b      	ldrh	r3, [r7, #8]
  4034a6:	f003 0207 	and.w	r2, r3, #7
  4034aa:	79fb      	ldrb	r3, [r7, #7]
  4034ac:	4413      	add	r3, r2
  4034ae:	2b08      	cmp	r3, #8
  4034b0:	dd16      	ble.n	4034e0 <SDMMC_UNSTUFF_BITS+0x7c>
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
  4034b2:	897a      	ldrh	r2, [r7, #10]
  4034b4:	893b      	ldrh	r3, [r7, #8]
  4034b6:	1ad3      	subs	r3, r2, r3
  4034b8:	3307      	adds	r3, #7
  4034ba:	2b00      	cmp	r3, #0
  4034bc:	da00      	bge.n	4034c0 <SDMMC_UNSTUFF_BITS+0x5c>
  4034be:	3307      	adds	r3, #7
  4034c0:	10db      	asrs	r3, r3, #3
  4034c2:	3b02      	subs	r3, #2
  4034c4:	68fa      	ldr	r2, [r7, #12]
  4034c6:	4413      	add	r3, r2
  4034c8:	781b      	ldrb	r3, [r3, #0]
  4034ca:	461a      	mov	r2, r3
  4034cc:	893b      	ldrh	r3, [r7, #8]
  4034ce:	f003 0307 	and.w	r3, r3, #7
  4034d2:	f1c3 0308 	rsb	r3, r3, #8
  4034d6:	fa02 f303 	lsl.w	r3, r2, r3
  4034da:	697a      	ldr	r2, [r7, #20]
  4034dc:	4313      	orrs	r3, r2
  4034de:	617b      	str	r3, [r7, #20]
	}
	if (((pos % 8) + size) > 16) {
  4034e0:	893b      	ldrh	r3, [r7, #8]
  4034e2:	f003 0207 	and.w	r2, r3, #7
  4034e6:	79fb      	ldrb	r3, [r7, #7]
  4034e8:	4413      	add	r3, r2
  4034ea:	2b10      	cmp	r3, #16
  4034ec:	dd16      	ble.n	40351c <SDMMC_UNSTUFF_BITS+0xb8>
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
  4034ee:	897a      	ldrh	r2, [r7, #10]
  4034f0:	893b      	ldrh	r3, [r7, #8]
  4034f2:	1ad3      	subs	r3, r2, r3
  4034f4:	3307      	adds	r3, #7
  4034f6:	2b00      	cmp	r3, #0
  4034f8:	da00      	bge.n	4034fc <SDMMC_UNSTUFF_BITS+0x98>
  4034fa:	3307      	adds	r3, #7
  4034fc:	10db      	asrs	r3, r3, #3
  4034fe:	3b03      	subs	r3, #3
  403500:	68fa      	ldr	r2, [r7, #12]
  403502:	4413      	add	r3, r2
  403504:	781b      	ldrb	r3, [r3, #0]
  403506:	461a      	mov	r2, r3
  403508:	893b      	ldrh	r3, [r7, #8]
  40350a:	f003 0307 	and.w	r3, r3, #7
  40350e:	f1c3 0310 	rsb	r3, r3, #16
  403512:	fa02 f303 	lsl.w	r3, r2, r3
  403516:	697a      	ldr	r2, [r7, #20]
  403518:	4313      	orrs	r3, r2
  40351a:	617b      	str	r3, [r7, #20]
	}
	if (((pos % 8) + size) > 16) {
  40351c:	893b      	ldrh	r3, [r7, #8]
  40351e:	f003 0207 	and.w	r2, r3, #7
  403522:	79fb      	ldrb	r3, [r7, #7]
  403524:	4413      	add	r3, r2
  403526:	2b10      	cmp	r3, #16
  403528:	dd16      	ble.n	403558 <SDMMC_UNSTUFF_BITS+0xf4>
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
  40352a:	897a      	ldrh	r2, [r7, #10]
  40352c:	893b      	ldrh	r3, [r7, #8]
  40352e:	1ad3      	subs	r3, r2, r3
  403530:	3307      	adds	r3, #7
  403532:	2b00      	cmp	r3, #0
  403534:	da00      	bge.n	403538 <SDMMC_UNSTUFF_BITS+0xd4>
  403536:	3307      	adds	r3, #7
  403538:	10db      	asrs	r3, r3, #3
  40353a:	3b03      	subs	r3, #3
  40353c:	68fa      	ldr	r2, [r7, #12]
  40353e:	4413      	add	r3, r2
  403540:	781b      	ldrb	r3, [r3, #0]
  403542:	461a      	mov	r2, r3
  403544:	893b      	ldrh	r3, [r7, #8]
  403546:	f003 0307 	and.w	r3, r3, #7
  40354a:	f1c3 0310 	rsb	r3, r3, #16
  40354e:	fa02 f303 	lsl.w	r3, r2, r3
  403552:	697a      	ldr	r2, [r7, #20]
  403554:	4313      	orrs	r3, r2
  403556:	617b      	str	r3, [r7, #20]
	}
	value &=  ((uint32_t)1 << size) - 1;
  403558:	79fb      	ldrb	r3, [r7, #7]
  40355a:	2201      	movs	r2, #1
  40355c:	fa02 f303 	lsl.w	r3, r2, r3
  403560:	3b01      	subs	r3, #1
  403562:	697a      	ldr	r2, [r7, #20]
  403564:	4013      	ands	r3, r2
  403566:	617b      	str	r3, [r7, #20]
	return value;
  403568:	697b      	ldr	r3, [r7, #20]
}
  40356a:	4618      	mov	r0, r3
  40356c:	371c      	adds	r7, #28
  40356e:	46bd      	mov	sp, r7
  403570:	f85d 7b04 	ldr.w	r7, [sp], #4
  403574:	4770      	bx	lr
	...

00403578 <mmc_mci_op_cond>:
 * - CMD1 reads OCR
 *
 * \return true if success, otherwise false
 */
static bool mmc_mci_op_cond(void)
{
  403578:	b580      	push	{r7, lr}
  40357a:	b082      	sub	sp, #8
  40357c:	af00      	add	r7, sp, #0
	/*
	 * Timeout 1s = 400KHz / ((6+6)*8) cylces = 4200 retry
	 * 6 = cmd byte size
	 * 6 = response byte size
	 */
	retry = 4200;
  40357e:	f241 0368 	movw	r3, #4200	; 0x1068
  403582:	607b      	str	r3, [r7, #4]
	do {
		if (!driver_send_cmd(MMC_MCI_CMD1_SEND_OP_COND,
  403584:	4917      	ldr	r1, [pc, #92]	; (4035e4 <mmc_mci_op_cond+0x6c>)
  403586:	f244 5001 	movw	r0, #17665	; 0x4501
  40358a:	4b17      	ldr	r3, [pc, #92]	; (4035e8 <mmc_mci_op_cond+0x70>)
  40358c:	4798      	blx	r3
  40358e:	4603      	mov	r3, r0
  403590:	f083 0301 	eor.w	r3, r3, #1
  403594:	b2db      	uxtb	r3, r3
  403596:	2b00      	cmp	r3, #0
  403598:	d001      	beq.n	40359e <mmc_mci_op_cond+0x26>
				SD_MMC_VOLTAGE_SUPPORT | OCR_ACCESS_MODE_SECTOR)) {
			sd_mmc_debug("%s: CMD1 MCI Fail - Busy retry %d\n\r",
					__func__, (int)(4200 - retry));
			return false;
  40359a:	2300      	movs	r3, #0
  40359c:	e01e      	b.n	4035dc <mmc_mci_op_cond+0x64>
		}
		// Check busy flag
		resp = driver_get_response();
  40359e:	4b13      	ldr	r3, [pc, #76]	; (4035ec <mmc_mci_op_cond+0x74>)
  4035a0:	4798      	blx	r3
  4035a2:	6038      	str	r0, [r7, #0]
		if (resp & OCR_POWER_UP_BUSY) {
  4035a4:	683b      	ldr	r3, [r7, #0]
  4035a6:	2b00      	cmp	r3, #0
  4035a8:	da0f      	bge.n	4035ca <mmc_mci_op_cond+0x52>
			// Check OCR value
			if ((resp & OCR_ACCESS_MODE_MASK)
  4035aa:	683b      	ldr	r3, [r7, #0]
  4035ac:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  4035b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
  4035b4:	d110      	bne.n	4035d8 <mmc_mci_op_cond+0x60>
					== OCR_ACCESS_MODE_SECTOR) {
				sd_mmc_card->type |= CARD_TYPE_HC;
  4035b6:	4b0e      	ldr	r3, [pc, #56]	; (4035f0 <mmc_mci_op_cond+0x78>)
  4035b8:	681b      	ldr	r3, [r3, #0]
  4035ba:	4a0d      	ldr	r2, [pc, #52]	; (4035f0 <mmc_mci_op_cond+0x78>)
  4035bc:	6812      	ldr	r2, [r2, #0]
  4035be:	7ad2      	ldrb	r2, [r2, #11]
  4035c0:	f042 0208 	orr.w	r2, r2, #8
  4035c4:	b2d2      	uxtb	r2, r2
  4035c6:	72da      	strb	r2, [r3, #11]
			}
			break;
  4035c8:	e006      	b.n	4035d8 <mmc_mci_op_cond+0x60>
		}
		if (retry-- == 0) {
  4035ca:	687b      	ldr	r3, [r7, #4]
  4035cc:	1e5a      	subs	r2, r3, #1
  4035ce:	607a      	str	r2, [r7, #4]
  4035d0:	2b00      	cmp	r3, #0
  4035d2:	d1d7      	bne.n	403584 <mmc_mci_op_cond+0xc>
			sd_mmc_debug("%s: CMD1 Timeout on busy\n\r", __func__);
			return false;
  4035d4:	2300      	movs	r3, #0
  4035d6:	e001      	b.n	4035dc <mmc_mci_op_cond+0x64>
			break;
  4035d8:	bf00      	nop
		}
	} while (1);
	return true;
  4035da:	2301      	movs	r3, #1
}
  4035dc:	4618      	mov	r0, r3
  4035de:	3708      	adds	r7, #8
  4035e0:	46bd      	mov	sp, r7
  4035e2:	bd80      	pop	{r7, pc}
  4035e4:	401f8000 	.word	0x401f8000
  4035e8:	004058b9 	.word	0x004058b9
  4035ec:	004058fd 	.word	0x004058fd
  4035f0:	2000ae20 	.word	0x2000ae20

004035f4 <sd_mci_op_cond>:
 * \param v2   Shall be 1 if it is a SD card V2
 *
 * \return true if success, otherwise false
 */
static bool sd_mci_op_cond(uint8_t v2)
{
  4035f4:	b580      	push	{r7, lr}
  4035f6:	b086      	sub	sp, #24
  4035f8:	af00      	add	r7, sp, #0
  4035fa:	4603      	mov	r3, r0
  4035fc:	71fb      	strb	r3, [r7, #7]
	 * 6 = cmd byte size
	 * 6 = response byte size
	 * 6 = cmd byte size
	 * 6 = response byte size
	 */
	retry = 2100;
  4035fe:	f640 0334 	movw	r3, #2100	; 0x834
  403602:	613b      	str	r3, [r7, #16]
	do {
		// CMD55 - Indicate to the card that the next command is an
		// application specific command rather than a standard command.
		if (!driver_send_cmd(SDMMC_CMD55_APP_CMD, 0)) {
  403604:	2100      	movs	r1, #0
  403606:	f241 1037 	movw	r0, #4407	; 0x1137
  40360a:	4b21      	ldr	r3, [pc, #132]	; (403690 <sd_mci_op_cond+0x9c>)
  40360c:	4798      	blx	r3
  40360e:	4603      	mov	r3, r0
  403610:	f083 0301 	eor.w	r3, r3, #1
  403614:	b2db      	uxtb	r3, r3
  403616:	2b00      	cmp	r3, #0
  403618:	d001      	beq.n	40361e <sd_mci_op_cond+0x2a>
			sd_mmc_debug("%s: CMD55 Fail\n\r", __func__);
			return false;
  40361a:	2300      	movs	r3, #0
  40361c:	e034      	b.n	403688 <sd_mci_op_cond+0x94>
		}

		// (ACMD41) Sends host OCR register
		arg = SD_MMC_VOLTAGE_SUPPORT;
  40361e:	f44f 13fc 	mov.w	r3, #2064384	; 0x1f8000
  403622:	617b      	str	r3, [r7, #20]
		if (v2) {
  403624:	79fb      	ldrb	r3, [r7, #7]
  403626:	2b00      	cmp	r3, #0
  403628:	d003      	beq.n	403632 <sd_mci_op_cond+0x3e>
			arg |= SD_ACMD41_HCS;
  40362a:	697b      	ldr	r3, [r7, #20]
  40362c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
  403630:	617b      	str	r3, [r7, #20]
		}
		// Check response
		if (!driver_send_cmd(SD_MCI_ACMD41_SD_SEND_OP_COND, arg)) {
  403632:	6979      	ldr	r1, [r7, #20]
  403634:	f244 5029 	movw	r0, #17705	; 0x4529
  403638:	4b15      	ldr	r3, [pc, #84]	; (403690 <sd_mci_op_cond+0x9c>)
  40363a:	4798      	blx	r3
  40363c:	4603      	mov	r3, r0
  40363e:	f083 0301 	eor.w	r3, r3, #1
  403642:	b2db      	uxtb	r3, r3
  403644:	2b00      	cmp	r3, #0
  403646:	d001      	beq.n	40364c <sd_mci_op_cond+0x58>
			sd_mmc_debug("%s: ACMD41 Fail\n\r", __func__);
			return false;
  403648:	2300      	movs	r3, #0
  40364a:	e01d      	b.n	403688 <sd_mci_op_cond+0x94>
		}
		resp = driver_get_response();
  40364c:	4b11      	ldr	r3, [pc, #68]	; (403694 <sd_mci_op_cond+0xa0>)
  40364e:	4798      	blx	r3
  403650:	60f8      	str	r0, [r7, #12]
		if (resp & OCR_POWER_UP_BUSY) {
  403652:	68fb      	ldr	r3, [r7, #12]
  403654:	2b00      	cmp	r3, #0
  403656:	da0e      	bge.n	403676 <sd_mci_op_cond+0x82>
			// Card is ready
			if ((resp & OCR_CCS) != 0) {
  403658:	68fb      	ldr	r3, [r7, #12]
  40365a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
  40365e:	2b00      	cmp	r3, #0
  403660:	d010      	beq.n	403684 <sd_mci_op_cond+0x90>
				sd_mmc_card->type |= CARD_TYPE_HC;
  403662:	4b0d      	ldr	r3, [pc, #52]	; (403698 <sd_mci_op_cond+0xa4>)
  403664:	681b      	ldr	r3, [r3, #0]
  403666:	4a0c      	ldr	r2, [pc, #48]	; (403698 <sd_mci_op_cond+0xa4>)
  403668:	6812      	ldr	r2, [r2, #0]
  40366a:	7ad2      	ldrb	r2, [r2, #11]
  40366c:	f042 0208 	orr.w	r2, r2, #8
  403670:	b2d2      	uxtb	r2, r2
  403672:	72da      	strb	r2, [r3, #11]
			}
			break;
  403674:	e006      	b.n	403684 <sd_mci_op_cond+0x90>
		}
		if (retry-- == 0) {
  403676:	693b      	ldr	r3, [r7, #16]
  403678:	1e5a      	subs	r2, r3, #1
  40367a:	613a      	str	r2, [r7, #16]
  40367c:	2b00      	cmp	r3, #0
  40367e:	d1c1      	bne.n	403604 <sd_mci_op_cond+0x10>
			sd_mmc_debug("%s: ACMD41 Timeout on busy, resp32 0x%08x \n\r",
					__func__, resp);
			return false;
  403680:	2300      	movs	r3, #0
  403682:	e001      	b.n	403688 <sd_mci_op_cond+0x94>
			break;
  403684:	bf00      	nop
		}
	} while (1);
	return true;
  403686:	2301      	movs	r3, #1
}
  403688:	4618      	mov	r0, r3
  40368a:	3718      	adds	r7, #24
  40368c:	46bd      	mov	sp, r7
  40368e:	bd80      	pop	{r7, pc}
  403690:	004058b9 	.word	0x004058b9
  403694:	004058fd 	.word	0x004058fd
  403698:	2000ae20 	.word	0x2000ae20

0040369c <sdio_op_cond>:
 *   sd_mmc_card->type is updated
 *
 * \return true if success, otherwise false
 */
static bool sdio_op_cond(void)
{
  40369c:	b580      	push	{r7, lr}
  40369e:	b082      	sub	sp, #8
  4036a0:	af00      	add	r7, sp, #0
	uint32_t resp;

	// CMD5 - SDIO send operation condition (OCR) command.
	if (!driver_send_cmd(SDIO_CMD5_SEND_OP_COND, 0)) {
  4036a2:	2100      	movs	r1, #0
  4036a4:	f244 5005 	movw	r0, #17669	; 0x4505
  4036a8:	4b23      	ldr	r3, [pc, #140]	; (403738 <sdio_op_cond+0x9c>)
  4036aa:	4798      	blx	r3
  4036ac:	4603      	mov	r3, r0
  4036ae:	f083 0301 	eor.w	r3, r3, #1
  4036b2:	b2db      	uxtb	r3, r3
  4036b4:	2b00      	cmp	r3, #0
  4036b6:	d001      	beq.n	4036bc <sdio_op_cond+0x20>
		sd_mmc_debug("%s: CMD5 Fail\n\r", __func__);
		return true; // No error but card type not updated
  4036b8:	2301      	movs	r3, #1
  4036ba:	e039      	b.n	403730 <sdio_op_cond+0x94>
	}
	resp = driver_get_response();
  4036bc:	4b1f      	ldr	r3, [pc, #124]	; (40373c <sdio_op_cond+0xa0>)
  4036be:	4798      	blx	r3
  4036c0:	6078      	str	r0, [r7, #4]
	if ((resp & OCR_SDIO_NF) == 0) {
  4036c2:	687b      	ldr	r3, [r7, #4]
  4036c4:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
  4036c8:	2b00      	cmp	r3, #0
  4036ca:	d101      	bne.n	4036d0 <sdio_op_cond+0x34>
		return true; // No error but card type not updated
  4036cc:	2301      	movs	r3, #1
  4036ce:	e02f      	b.n	403730 <sdio_op_cond+0x94>
	 * Wait card ready
	 * Timeout 1s = 400KHz / ((6+4)*8) cylces = 5000 retry
	 * 6 = cmd byte size
	 * 4(SPI) 6(MCI) = response byte size
	 */
	uint32_t cmd5_retry = 5000;
  4036d0:	f241 3388 	movw	r3, #5000	; 0x1388
  4036d4:	603b      	str	r3, [r7, #0]
	while (1) {
		// CMD5 - SDIO send operation condition (OCR) command.
		if (!driver_send_cmd(SDIO_CMD5_SEND_OP_COND,
  4036d6:	687b      	ldr	r3, [r7, #4]
  4036d8:	f403 13fc 	and.w	r3, r3, #2064384	; 0x1f8000
  4036dc:	4619      	mov	r1, r3
  4036de:	f244 5005 	movw	r0, #17669	; 0x4505
  4036e2:	4b15      	ldr	r3, [pc, #84]	; (403738 <sdio_op_cond+0x9c>)
  4036e4:	4798      	blx	r3
  4036e6:	4603      	mov	r3, r0
  4036e8:	f083 0301 	eor.w	r3, r3, #1
  4036ec:	b2db      	uxtb	r3, r3
  4036ee:	2b00      	cmp	r3, #0
  4036f0:	d001      	beq.n	4036f6 <sdio_op_cond+0x5a>
				resp & SD_MMC_VOLTAGE_SUPPORT)) {
			sd_mmc_debug("%s: CMD5 Fail\n\r", __func__);
			return false;
  4036f2:	2300      	movs	r3, #0
  4036f4:	e01c      	b.n	403730 <sdio_op_cond+0x94>
		}
		resp = driver_get_response();
  4036f6:	4b11      	ldr	r3, [pc, #68]	; (40373c <sdio_op_cond+0xa0>)
  4036f8:	4798      	blx	r3
  4036fa:	6078      	str	r0, [r7, #4]
		if ((resp & OCR_POWER_UP_BUSY) == OCR_POWER_UP_BUSY) {
  4036fc:	687b      	ldr	r3, [r7, #4]
  4036fe:	2b00      	cmp	r3, #0
  403700:	db06      	blt.n	403710 <sdio_op_cond+0x74>
			break;
		}
		if (cmd5_retry-- == 0) {
  403702:	683b      	ldr	r3, [r7, #0]
  403704:	1e5a      	subs	r2, r3, #1
  403706:	603a      	str	r2, [r7, #0]
  403708:	2b00      	cmp	r3, #0
  40370a:	d1e4      	bne.n	4036d6 <sdio_op_cond+0x3a>
			sd_mmc_debug("%s: CMD5 Timeout on busy\n\r", __func__);
			return false;
  40370c:	2300      	movs	r3, #0
  40370e:	e00f      	b.n	403730 <sdio_op_cond+0x94>
			break;
  403710:	bf00      	nop
		}
	}
	// Update card type at the end of busy
	if ((resp & OCR_SDIO_MP) > 0) {
  403712:	687b      	ldr	r3, [r7, #4]
  403714:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
  403718:	2b00      	cmp	r3, #0
  40371a:	d004      	beq.n	403726 <sdio_op_cond+0x8a>
		sd_mmc_card->type = CARD_TYPE_SD_COMBO;
  40371c:	4b08      	ldr	r3, [pc, #32]	; (403740 <sdio_op_cond+0xa4>)
  40371e:	681b      	ldr	r3, [r3, #0]
  403720:	2205      	movs	r2, #5
  403722:	72da      	strb	r2, [r3, #11]
  403724:	e003      	b.n	40372e <sdio_op_cond+0x92>
	} else {
		sd_mmc_card->type = CARD_TYPE_SDIO;
  403726:	4b06      	ldr	r3, [pc, #24]	; (403740 <sdio_op_cond+0xa4>)
  403728:	681b      	ldr	r3, [r3, #0]
  40372a:	2204      	movs	r2, #4
  40372c:	72da      	strb	r2, [r3, #11]
	}
	return true; // No error and card type updated with SDIO type
  40372e:	2301      	movs	r3, #1
}
  403730:	4618      	mov	r0, r3
  403732:	3708      	adds	r7, #8
  403734:	46bd      	mov	sp, r7
  403736:	bd80      	pop	{r7, pc}
  403738:	004058b9 	.word	0x004058b9
  40373c:	004058fd 	.word	0x004058fd
  403740:	2000ae20 	.word	0x2000ae20

00403744 <sdio_get_max_speed>:
 *   and update sd_mmc_card->clock
 *
 * \return true if success, otherwise false
 */
static bool sdio_get_max_speed(void)
{
  403744:	b590      	push	{r4, r7, lr}
  403746:	b08b      	sub	sp, #44	; 0x2c
  403748:	af02      	add	r7, sp, #8
	uint32_t mul;
	uint8_t tplfe_max_tran_speed, i;
	uint8_t addr_cis[4];

	/* Read CIS area address in CCCR area */
	addr_old = SDIO_CCCR_CIS_PTR;
  40374a:	2309      	movs	r3, #9
  40374c:	61bb      	str	r3, [r7, #24]
	for(i = 0; i < 4; i++) {
  40374e:	2300      	movs	r3, #0
  403750:	75bb      	strb	r3, [r7, #22]
  403752:	e00f      	b.n	403774 <sdio_get_max_speed+0x30>
		sdio_cmd52(SDIO_CMD52_READ_FLAG, SDIO_CIA, addr_old, 0, &addr_cis[i]);
  403754:	7dbb      	ldrb	r3, [r7, #22]
  403756:	463a      	mov	r2, r7
  403758:	4413      	add	r3, r2
  40375a:	9300      	str	r3, [sp, #0]
  40375c:	2300      	movs	r3, #0
  40375e:	69ba      	ldr	r2, [r7, #24]
  403760:	2100      	movs	r1, #0
  403762:	2000      	movs	r0, #0
  403764:	4c46      	ldr	r4, [pc, #280]	; (403880 <sdio_get_max_speed+0x13c>)
  403766:	47a0      	blx	r4
		addr_old++;
  403768:	69bb      	ldr	r3, [r7, #24]
  40376a:	3301      	adds	r3, #1
  40376c:	61bb      	str	r3, [r7, #24]
	for(i = 0; i < 4; i++) {
  40376e:	7dbb      	ldrb	r3, [r7, #22]
  403770:	3301      	adds	r3, #1
  403772:	75bb      	strb	r3, [r7, #22]
  403774:	7dbb      	ldrb	r3, [r7, #22]
  403776:	2b03      	cmp	r3, #3
  403778:	d9ec      	bls.n	403754 <sdio_get_max_speed+0x10>
	}
	addr_old = addr_cis[0] + (addr_cis[1] << 8) + \
  40377a:	783b      	ldrb	r3, [r7, #0]
  40377c:	461a      	mov	r2, r3
  40377e:	787b      	ldrb	r3, [r7, #1]
  403780:	021b      	lsls	r3, r3, #8
  403782:	441a      	add	r2, r3
				(addr_cis[2] << 16) + (addr_cis[3] << 24);
  403784:	78bb      	ldrb	r3, [r7, #2]
  403786:	041b      	lsls	r3, r3, #16
	addr_old = addr_cis[0] + (addr_cis[1] << 8) + \
  403788:	441a      	add	r2, r3
				(addr_cis[2] << 16) + (addr_cis[3] << 24);
  40378a:	78fb      	ldrb	r3, [r7, #3]
  40378c:	061b      	lsls	r3, r3, #24
  40378e:	4413      	add	r3, r2
	addr_old = addr_cis[0] + (addr_cis[1] << 8) + \
  403790:	61bb      	str	r3, [r7, #24]
	addr_new = addr_old;
  403792:	69bb      	ldr	r3, [r7, #24]
  403794:	61fb      	str	r3, [r7, #28]

	while (1) {
		/* Read a sample of CIA area */
		for(i=0; i<3; i++) {
  403796:	2300      	movs	r3, #0
  403798:	75bb      	strb	r3, [r7, #22]
  40379a:	e00f      	b.n	4037bc <sdio_get_max_speed+0x78>
			sdio_cmd52(SDIO_CMD52_READ_FLAG, SDIO_CIA, addr_new, 0, &buf[i]);
  40379c:	7dbb      	ldrb	r3, [r7, #22]
  40379e:	1d3a      	adds	r2, r7, #4
  4037a0:	4413      	add	r3, r2
  4037a2:	9300      	str	r3, [sp, #0]
  4037a4:	2300      	movs	r3, #0
  4037a6:	69fa      	ldr	r2, [r7, #28]
  4037a8:	2100      	movs	r1, #0
  4037aa:	2000      	movs	r0, #0
  4037ac:	4c34      	ldr	r4, [pc, #208]	; (403880 <sdio_get_max_speed+0x13c>)
  4037ae:	47a0      	blx	r4
			addr_new++;
  4037b0:	69fb      	ldr	r3, [r7, #28]
  4037b2:	3301      	adds	r3, #1
  4037b4:	61fb      	str	r3, [r7, #28]
		for(i=0; i<3; i++) {
  4037b6:	7dbb      	ldrb	r3, [r7, #22]
  4037b8:	3301      	adds	r3, #1
  4037ba:	75bb      	strb	r3, [r7, #22]
  4037bc:	7dbb      	ldrb	r3, [r7, #22]
  4037be:	2b02      	cmp	r3, #2
  4037c0:	d9ec      	bls.n	40379c <sdio_get_max_speed+0x58>
		}
		if (buf[0] == SDIO_CISTPL_END) {
  4037c2:	793b      	ldrb	r3, [r7, #4]
  4037c4:	2bff      	cmp	r3, #255	; 0xff
  4037c6:	d101      	bne.n	4037cc <sdio_get_max_speed+0x88>
			return false; /* Tuple error */
  4037c8:	2300      	movs	r3, #0
  4037ca:	e055      	b.n	403878 <sdio_get_max_speed+0x134>
		}
		if (buf[0] == SDIO_CISTPL_FUNCE && buf[2] == 0x00) {
  4037cc:	793b      	ldrb	r3, [r7, #4]
  4037ce:	2b22      	cmp	r3, #34	; 0x22
  4037d0:	d102      	bne.n	4037d8 <sdio_get_max_speed+0x94>
  4037d2:	79bb      	ldrb	r3, [r7, #6]
  4037d4:	2b00      	cmp	r3, #0
  4037d6:	d012      	beq.n	4037fe <sdio_get_max_speed+0xba>
			break; /* Fun0 tuple found */
		}
		if (buf[1] == 0) {
  4037d8:	797b      	ldrb	r3, [r7, #5]
  4037da:	2b00      	cmp	r3, #0
  4037dc:	d101      	bne.n	4037e2 <sdio_get_max_speed+0x9e>
			return false; /* Tuple error */
  4037de:	2300      	movs	r3, #0
  4037e0:	e04a      	b.n	403878 <sdio_get_max_speed+0x134>
		}
		/* Next address */
		addr_new += buf[1]-1;
  4037e2:	797b      	ldrb	r3, [r7, #5]
  4037e4:	461a      	mov	r2, r3
  4037e6:	69fb      	ldr	r3, [r7, #28]
  4037e8:	4413      	add	r3, r2
  4037ea:	3b01      	subs	r3, #1
  4037ec:	61fb      	str	r3, [r7, #28]
		if (addr_new > (addr_old + 256)) {
  4037ee:	69bb      	ldr	r3, [r7, #24]
  4037f0:	f503 7280 	add.w	r2, r3, #256	; 0x100
  4037f4:	69fb      	ldr	r3, [r7, #28]
  4037f6:	429a      	cmp	r2, r3
  4037f8:	d2cd      	bcs.n	403796 <sdio_get_max_speed+0x52>
			return false; /* Outoff CIS area */
  4037fa:	2300      	movs	r3, #0
  4037fc:	e03c      	b.n	403878 <sdio_get_max_speed+0x134>
			break; /* Fun0 tuple found */
  4037fe:	bf00      	nop
		}
	}

	/* Read all Fun0 tuple fields: fn0_blk_siz & max_tran_speed */
	addr_new -= 3;
  403800:	69fb      	ldr	r3, [r7, #28]
  403802:	3b03      	subs	r3, #3
  403804:	61fb      	str	r3, [r7, #28]
	for(i = 0; i < 6; i++) {
  403806:	2300      	movs	r3, #0
  403808:	75bb      	strb	r3, [r7, #22]
  40380a:	e00f      	b.n	40382c <sdio_get_max_speed+0xe8>
		sdio_cmd52(SDIO_CMD52_READ_FLAG, SDIO_CIA, addr_new, 0, &buf[i]);
  40380c:	7dbb      	ldrb	r3, [r7, #22]
  40380e:	1d3a      	adds	r2, r7, #4
  403810:	4413      	add	r3, r2
  403812:	9300      	str	r3, [sp, #0]
  403814:	2300      	movs	r3, #0
  403816:	69fa      	ldr	r2, [r7, #28]
  403818:	2100      	movs	r1, #0
  40381a:	2000      	movs	r0, #0
  40381c:	4c18      	ldr	r4, [pc, #96]	; (403880 <sdio_get_max_speed+0x13c>)
  40381e:	47a0      	blx	r4
		addr_new++;
  403820:	69fb      	ldr	r3, [r7, #28]
  403822:	3301      	adds	r3, #1
  403824:	61fb      	str	r3, [r7, #28]
	for(i = 0; i < 6; i++) {
  403826:	7dbb      	ldrb	r3, [r7, #22]
  403828:	3301      	adds	r3, #1
  40382a:	75bb      	strb	r3, [r7, #22]
  40382c:	7dbb      	ldrb	r3, [r7, #22]
  40382e:	2b05      	cmp	r3, #5
  403830:	d9ec      	bls.n	40380c <sdio_get_max_speed+0xc8>
	}

	tplfe_max_tran_speed = buf[5];
  403832:	7a7b      	ldrb	r3, [r7, #9]
  403834:	75fb      	strb	r3, [r7, #23]
	if (tplfe_max_tran_speed > 0x32) {
  403836:	7dfb      	ldrb	r3, [r7, #23]
  403838:	2b32      	cmp	r3, #50	; 0x32
  40383a:	d901      	bls.n	403840 <sdio_get_max_speed+0xfc>
		/* Error on SDIO register, the high speed is not activated
		 * and the clock can not be more than 25MHz.
		 * This error is present on specific SDIO card
		 * (H&D wireless card - HDG104 WiFi SIP).
		 */
		tplfe_max_tran_speed = 0x32; /* 25Mhz */
  40383c:	2332      	movs	r3, #50	; 0x32
  40383e:	75fb      	strb	r3, [r7, #23]
	}

	/* Decode transfer speed in Hz.*/
	unit = sd_mmc_trans_units[tplfe_max_tran_speed & 0x7];
  403840:	7dfb      	ldrb	r3, [r7, #23]
  403842:	f003 0307 	and.w	r3, r3, #7
  403846:	4a0f      	ldr	r2, [pc, #60]	; (403884 <sdio_get_max_speed+0x140>)
  403848:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  40384c:	613b      	str	r3, [r7, #16]
	mul = sd_trans_multipliers[(tplfe_max_tran_speed >> 3) & 0xF];
  40384e:	7dfb      	ldrb	r3, [r7, #23]
  403850:	08db      	lsrs	r3, r3, #3
  403852:	b2db      	uxtb	r3, r3
  403854:	f003 030f 	and.w	r3, r3, #15
  403858:	4a0b      	ldr	r2, [pc, #44]	; (403888 <sdio_get_max_speed+0x144>)
  40385a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  40385e:	60fb      	str	r3, [r7, #12]
	sd_mmc_card->clock = unit * mul * 1000;
  403860:	4b0a      	ldr	r3, [pc, #40]	; (40388c <sdio_get_max_speed+0x148>)
  403862:	681b      	ldr	r3, [r3, #0]
  403864:	693a      	ldr	r2, [r7, #16]
  403866:	68f9      	ldr	r1, [r7, #12]
  403868:	fb01 f202 	mul.w	r2, r1, r2
  40386c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
  403870:	fb01 f202 	mul.w	r2, r1, r2
  403874:	601a      	str	r2, [r3, #0]
	 * which supports upto 25MHz.
	 * A SDIO card alone can be:
	 * - a Low-Speed SDIO card which supports 400Khz minimum
	 * - a Full-Speed SDIO card which supports upto 25MHz
	 */
	return true;
  403876:	2301      	movs	r3, #1
}
  403878:	4618      	mov	r0, r3
  40387a:	3724      	adds	r7, #36	; 0x24
  40387c:	46bd      	mov	sp, r7
  40387e:	bd90      	pop	{r4, r7, pc}
  403880:	00403f79 	.word	0x00403f79
  403884:	0040f524 	.word	0x0040f524
  403888:	0040f540 	.word	0x0040f540
  40388c:	2000ae20 	.word	0x2000ae20

00403890 <sdio_cmd52_set_bus_width>:
 * \note sd_mmc_card->bus_width is updated.
 *
 * \return true if success, otherwise false
 */
static bool sdio_cmd52_set_bus_width(void)
{
  403890:	b590      	push	{r4, r7, lr}
  403892:	b085      	sub	sp, #20
  403894:	af02      	add	r7, sp, #8
	 * A SDIO Low-Speed alone can supports 4bit (Optional)
	 */
	uint8_t u8_value;

	// Check 4bit support in 4BLS of "Card Capability" register
	if (!sdio_cmd52(SDIO_CMD52_READ_FLAG, SDIO_CIA, SDIO_CCCR_CAP,
  403896:	1dfb      	adds	r3, r7, #7
  403898:	9300      	str	r3, [sp, #0]
  40389a:	2300      	movs	r3, #0
  40389c:	2208      	movs	r2, #8
  40389e:	2100      	movs	r1, #0
  4038a0:	2000      	movs	r0, #0
  4038a2:	4c15      	ldr	r4, [pc, #84]	; (4038f8 <sdio_cmd52_set_bus_width+0x68>)
  4038a4:	47a0      	blx	r4
  4038a6:	4603      	mov	r3, r0
  4038a8:	f083 0301 	eor.w	r3, r3, #1
  4038ac:	b2db      	uxtb	r3, r3
  4038ae:	2b00      	cmp	r3, #0
  4038b0:	d001      	beq.n	4038b6 <sdio_cmd52_set_bus_width+0x26>
			0, &u8_value)) {
		return false;
  4038b2:	2300      	movs	r3, #0
  4038b4:	e01c      	b.n	4038f0 <sdio_cmd52_set_bus_width+0x60>
	}
	if ((u8_value & SDIO_CAP_4BLS) != SDIO_CAP_4BLS) {
  4038b6:	79fb      	ldrb	r3, [r7, #7]
  4038b8:	b25b      	sxtb	r3, r3
  4038ba:	2b00      	cmp	r3, #0
  4038bc:	db01      	blt.n	4038c2 <sdio_cmd52_set_bus_width+0x32>
		// No supported, it is not a protocol error
		return true;
  4038be:	2301      	movs	r3, #1
  4038c0:	e016      	b.n	4038f0 <sdio_cmd52_set_bus_width+0x60>
	}
	// HS mode possible, then enable
	u8_value = SDIO_BUSWIDTH_4B;
  4038c2:	2302      	movs	r3, #2
  4038c4:	71fb      	strb	r3, [r7, #7]
	if (!sdio_cmd52(SDIO_CMD52_WRITE_FLAG, SDIO_CIA, SDIO_CCCR_BUS_CTRL,
  4038c6:	1dfb      	adds	r3, r7, #7
  4038c8:	9300      	str	r3, [sp, #0]
  4038ca:	2301      	movs	r3, #1
  4038cc:	2207      	movs	r2, #7
  4038ce:	2100      	movs	r1, #0
  4038d0:	2001      	movs	r0, #1
  4038d2:	4c09      	ldr	r4, [pc, #36]	; (4038f8 <sdio_cmd52_set_bus_width+0x68>)
  4038d4:	47a0      	blx	r4
  4038d6:	4603      	mov	r3, r0
  4038d8:	f083 0301 	eor.w	r3, r3, #1
  4038dc:	b2db      	uxtb	r3, r3
  4038de:	2b00      	cmp	r3, #0
  4038e0:	d001      	beq.n	4038e6 <sdio_cmd52_set_bus_width+0x56>
			1, &u8_value)) {
		return false;
  4038e2:	2300      	movs	r3, #0
  4038e4:	e004      	b.n	4038f0 <sdio_cmd52_set_bus_width+0x60>
	}
	sd_mmc_card->bus_width = 4;
  4038e6:	4b05      	ldr	r3, [pc, #20]	; (4038fc <sdio_cmd52_set_bus_width+0x6c>)
  4038e8:	681b      	ldr	r3, [r3, #0]
  4038ea:	2204      	movs	r2, #4
  4038ec:	735a      	strb	r2, [r3, #13]
	sd_mmc_debug("%d-bit bus width enabled.\n\r", (int)sd_mmc_card->bus_width);
	return true;
  4038ee:	2301      	movs	r3, #1
}
  4038f0:	4618      	mov	r0, r3
  4038f2:	370c      	adds	r7, #12
  4038f4:	46bd      	mov	sp, r7
  4038f6:	bd90      	pop	{r4, r7, pc}
  4038f8:	00403f79 	.word	0x00403f79
  4038fc:	2000ae20 	.word	0x2000ae20

00403900 <sdio_cmd52_set_high_speed>:
 * \note sd_mmc_card->clock is updated.
 *
 * \return true if success, otherwise false
 */
static bool sdio_cmd52_set_high_speed(void)
{
  403900:	b590      	push	{r4, r7, lr}
  403902:	b085      	sub	sp, #20
  403904:	af02      	add	r7, sp, #8
	uint8_t u8_value;

	// Check CIA.HS
	if (!sdio_cmd52(SDIO_CMD52_READ_FLAG, SDIO_CIA, SDIO_CCCR_HS, 0, &u8_value)) {
  403906:	1dfb      	adds	r3, r7, #7
  403908:	9300      	str	r3, [sp, #0]
  40390a:	2300      	movs	r3, #0
  40390c:	2213      	movs	r2, #19
  40390e:	2100      	movs	r1, #0
  403910:	2000      	movs	r0, #0
  403912:	4c19      	ldr	r4, [pc, #100]	; (403978 <sdio_cmd52_set_high_speed+0x78>)
  403914:	47a0      	blx	r4
  403916:	4603      	mov	r3, r0
  403918:	f083 0301 	eor.w	r3, r3, #1
  40391c:	b2db      	uxtb	r3, r3
  40391e:	2b00      	cmp	r3, #0
  403920:	d001      	beq.n	403926 <sdio_cmd52_set_high_speed+0x26>
		return false;
  403922:	2300      	movs	r3, #0
  403924:	e024      	b.n	403970 <sdio_cmd52_set_high_speed+0x70>
	}
	if ((u8_value & SDIO_SHS) != SDIO_SHS) {
  403926:	79fb      	ldrb	r3, [r7, #7]
  403928:	f003 0301 	and.w	r3, r3, #1
  40392c:	2b00      	cmp	r3, #0
  40392e:	d101      	bne.n	403934 <sdio_cmd52_set_high_speed+0x34>
		// No supported, it is not a protocol error
		return true;
  403930:	2301      	movs	r3, #1
  403932:	e01d      	b.n	403970 <sdio_cmd52_set_high_speed+0x70>
	}
	// HS mode possible, then enable
	u8_value = SDIO_EHS;
  403934:	2302      	movs	r3, #2
  403936:	71fb      	strb	r3, [r7, #7]
	if (!sdio_cmd52(SDIO_CMD52_WRITE_FLAG, SDIO_CIA, SDIO_CCCR_HS,
  403938:	1dfb      	adds	r3, r7, #7
  40393a:	9300      	str	r3, [sp, #0]
  40393c:	2301      	movs	r3, #1
  40393e:	2213      	movs	r2, #19
  403940:	2100      	movs	r1, #0
  403942:	2001      	movs	r0, #1
  403944:	4c0c      	ldr	r4, [pc, #48]	; (403978 <sdio_cmd52_set_high_speed+0x78>)
  403946:	47a0      	blx	r4
  403948:	4603      	mov	r3, r0
  40394a:	f083 0301 	eor.w	r3, r3, #1
  40394e:	b2db      	uxtb	r3, r3
  403950:	2b00      	cmp	r3, #0
  403952:	d001      	beq.n	403958 <sdio_cmd52_set_high_speed+0x58>
			1, &u8_value)) {
		return false;
  403954:	2300      	movs	r3, #0
  403956:	e00b      	b.n	403970 <sdio_cmd52_set_high_speed+0x70>
	}
	sd_mmc_card->high_speed = 1;
  403958:	4b08      	ldr	r3, [pc, #32]	; (40397c <sdio_cmd52_set_high_speed+0x7c>)
  40395a:	681b      	ldr	r3, [r3, #0]
  40395c:	2201      	movs	r2, #1
  40395e:	779a      	strb	r2, [r3, #30]
	sd_mmc_card->clock *= 2;
  403960:	4b06      	ldr	r3, [pc, #24]	; (40397c <sdio_cmd52_set_high_speed+0x7c>)
  403962:	681b      	ldr	r3, [r3, #0]
  403964:	4a05      	ldr	r2, [pc, #20]	; (40397c <sdio_cmd52_set_high_speed+0x7c>)
  403966:	6812      	ldr	r2, [r2, #0]
  403968:	6812      	ldr	r2, [r2, #0]
  40396a:	0052      	lsls	r2, r2, #1
  40396c:	601a      	str	r2, [r3, #0]
	return true;
  40396e:	2301      	movs	r3, #1
}
  403970:	4618      	mov	r0, r3
  403972:	370c      	adds	r7, #12
  403974:	46bd      	mov	sp, r7
  403976:	bd90      	pop	{r4, r7, pc}
  403978:	00403f79 	.word	0x00403f79
  40397c:	2000ae20 	.word	0x2000ae20

00403980 <sd_cm6_set_high_speed>:
 * \note sd_mmc_card->clock is updated.
 *
 * \return true if success, otherwise false
 */
static bool sd_cm6_set_high_speed(void)
{
  403980:	b590      	push	{r4, r7, lr}
  403982:	b093      	sub	sp, #76	; 0x4c
  403984:	af02      	add	r7, sp, #8
	uint8_t switch_status[SD_SW_STATUS_BSIZE] = {0};
  403986:	463b      	mov	r3, r7
  403988:	2240      	movs	r2, #64	; 0x40
  40398a:	2100      	movs	r1, #0
  40398c:	4618      	mov	r0, r3
  40398e:	4b2f      	ldr	r3, [pc, #188]	; (403a4c <sd_cm6_set_high_speed+0xcc>)
  403990:	4798      	blx	r3

	if (!driver_adtc_start(SD_CMD6_SWITCH_FUNC,
  403992:	2301      	movs	r3, #1
  403994:	9300      	str	r3, [sp, #0]
  403996:	2301      	movs	r3, #1
  403998:	2240      	movs	r2, #64	; 0x40
  40399a:	492d      	ldr	r1, [pc, #180]	; (403a50 <sd_cm6_set_high_speed+0xd0>)
  40399c:	482d      	ldr	r0, [pc, #180]	; (403a54 <sd_cm6_set_high_speed+0xd4>)
  40399e:	4c2e      	ldr	r4, [pc, #184]	; (403a58 <sd_cm6_set_high_speed+0xd8>)
  4039a0:	47a0      	blx	r4
  4039a2:	4603      	mov	r3, r0
  4039a4:	f083 0301 	eor.w	r3, r3, #1
  4039a8:	b2db      	uxtb	r3, r3
  4039aa:	2b00      	cmp	r3, #0
  4039ac:	d001      	beq.n	4039b2 <sd_cm6_set_high_speed+0x32>
			| SD_CMD6_GRP4_NO_INFLUENCE
			| SD_CMD6_GRP3_NO_INFLUENCE
			| SD_CMD6_GRP2_DEFAULT
			| SD_CMD6_GRP1_HIGH_SPEED,
			SD_SW_STATUS_BSIZE, 1, true)) {
		return false;
  4039ae:	2300      	movs	r3, #0
  4039b0:	e047      	b.n	403a42 <sd_cm6_set_high_speed+0xc2>
	}
	if (!driver_start_read_blocks(switch_status, 1)) {
  4039b2:	463b      	mov	r3, r7
  4039b4:	2101      	movs	r1, #1
  4039b6:	4618      	mov	r0, r3
  4039b8:	4b28      	ldr	r3, [pc, #160]	; (403a5c <sd_cm6_set_high_speed+0xdc>)
  4039ba:	4798      	blx	r3
  4039bc:	4603      	mov	r3, r0
  4039be:	f083 0301 	eor.w	r3, r3, #1
  4039c2:	b2db      	uxtb	r3, r3
  4039c4:	2b00      	cmp	r3, #0
  4039c6:	d001      	beq.n	4039cc <sd_cm6_set_high_speed+0x4c>
		return false;
  4039c8:	2300      	movs	r3, #0
  4039ca:	e03a      	b.n	403a42 <sd_cm6_set_high_speed+0xc2>
	}
	if (!driver_wait_end_of_read_blocks()) {
  4039cc:	4b24      	ldr	r3, [pc, #144]	; (403a60 <sd_cm6_set_high_speed+0xe0>)
  4039ce:	4798      	blx	r3
  4039d0:	4603      	mov	r3, r0
  4039d2:	f083 0301 	eor.w	r3, r3, #1
  4039d6:	b2db      	uxtb	r3, r3
  4039d8:	2b00      	cmp	r3, #0
  4039da:	d001      	beq.n	4039e0 <sd_cm6_set_high_speed+0x60>
		return false;
  4039dc:	2300      	movs	r3, #0
  4039de:	e030      	b.n	403a42 <sd_cm6_set_high_speed+0xc2>
	}

	if (driver_get_response() & CARD_STATUS_SWITCH_ERROR) {
  4039e0:	4b20      	ldr	r3, [pc, #128]	; (403a64 <sd_cm6_set_high_speed+0xe4>)
  4039e2:	4798      	blx	r3
  4039e4:	4603      	mov	r3, r0
  4039e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4039ea:	2b00      	cmp	r3, #0
  4039ec:	d001      	beq.n	4039f2 <sd_cm6_set_high_speed+0x72>
		sd_mmc_debug("%s: CMD6 CARD_STATUS_SWITCH_ERROR\n\r", __func__);
		return false;
  4039ee:	2300      	movs	r3, #0
  4039f0:	e027      	b.n	403a42 <sd_cm6_set_high_speed+0xc2>
	}
	if (SD_SW_STATUS_FUN_GRP1_RC(switch_status)
  4039f2:	4638      	mov	r0, r7
  4039f4:	2304      	movs	r3, #4
  4039f6:	f44f 72bc 	mov.w	r2, #376	; 0x178
  4039fa:	f44f 7100 	mov.w	r1, #512	; 0x200
  4039fe:	4c1a      	ldr	r4, [pc, #104]	; (403a68 <sd_cm6_set_high_speed+0xe8>)
  403a00:	47a0      	blx	r4
  403a02:	4603      	mov	r3, r0
  403a04:	2b0f      	cmp	r3, #15
  403a06:	d101      	bne.n	403a0c <sd_cm6_set_high_speed+0x8c>
			== SD_SW_STATUS_FUN_GRP_RC_ERROR) {
		// No supported, it is not a protocol error
		return true;
  403a08:	2301      	movs	r3, #1
  403a0a:	e01a      	b.n	403a42 <sd_cm6_set_high_speed+0xc2>
	}
	if (SD_SW_STATUS_FUN_GRP1_BUSY(switch_status)) {
  403a0c:	4638      	mov	r0, r7
  403a0e:	2310      	movs	r3, #16
  403a10:	f44f 7288 	mov.w	r2, #272	; 0x110
  403a14:	f44f 7100 	mov.w	r1, #512	; 0x200
  403a18:	4c13      	ldr	r4, [pc, #76]	; (403a68 <sd_cm6_set_high_speed+0xe8>)
  403a1a:	47a0      	blx	r4
  403a1c:	4603      	mov	r3, r0
  403a1e:	2b00      	cmp	r3, #0
  403a20:	d001      	beq.n	403a26 <sd_cm6_set_high_speed+0xa6>
		sd_mmc_debug("%s: CMD6 SD_SW_STATUS_FUN_GRP1_BUSY\n\r", __func__);
		return false;
  403a22:	2300      	movs	r3, #0
  403a24:	e00d      	b.n	403a42 <sd_cm6_set_high_speed+0xc2>
	}
	// CMD6 function switching period is within 8 clocks
	// after the end bit of status data.
	driver_send_clock();
  403a26:	4b11      	ldr	r3, [pc, #68]	; (403a6c <sd_cm6_set_high_speed+0xec>)
  403a28:	4798      	blx	r3
	sd_mmc_card->high_speed = 1;
  403a2a:	4b11      	ldr	r3, [pc, #68]	; (403a70 <sd_cm6_set_high_speed+0xf0>)
  403a2c:	681b      	ldr	r3, [r3, #0]
  403a2e:	2201      	movs	r2, #1
  403a30:	779a      	strb	r2, [r3, #30]
	sd_mmc_card->clock *= 2;
  403a32:	4b0f      	ldr	r3, [pc, #60]	; (403a70 <sd_cm6_set_high_speed+0xf0>)
  403a34:	681b      	ldr	r3, [r3, #0]
  403a36:	4a0e      	ldr	r2, [pc, #56]	; (403a70 <sd_cm6_set_high_speed+0xf0>)
  403a38:	6812      	ldr	r2, [r2, #0]
  403a3a:	6812      	ldr	r2, [r2, #0]
  403a3c:	0052      	lsls	r2, r2, #1
  403a3e:	601a      	str	r2, [r3, #0]
	return true;
  403a40:	2301      	movs	r3, #1
}
  403a42:	4618      	mov	r0, r3
  403a44:	3744      	adds	r7, #68	; 0x44
  403a46:	46bd      	mov	sp, r7
  403a48:	bd90      	pop	{r4, r7, pc}
  403a4a:	bf00      	nop
  403a4c:	0040a725 	.word	0x0040a725
  403a50:	80ffff01 	.word	0x80ffff01
  403a54:	00081106 	.word	0x00081106
  403a58:	00405985 	.word	0x00405985
  403a5c:	00405b49 	.word	0x00405b49
  403a60:	00405be9 	.word	0x00405be9
  403a64:	004058fd 	.word	0x004058fd
  403a68:	00403465 	.word	0x00403465
  403a6c:	0040587d 	.word	0x0040587d
  403a70:	2000ae20 	.word	0x2000ae20

00403a74 <mmc_cmd6_set_bus_width>:
 * \param bus_width   Bus width to set
 *
 * \return true if success, otherwise false
 */
static bool mmc_cmd6_set_bus_width(uint8_t bus_width)
{
  403a74:	b580      	push	{r7, lr}
  403a76:	b084      	sub	sp, #16
  403a78:	af00      	add	r7, sp, #0
  403a7a:	4603      	mov	r3, r0
  403a7c:	71fb      	strb	r3, [r7, #7]
	uint32_t arg;

	switch (bus_width) {
  403a7e:	79fb      	ldrb	r3, [r7, #7]
  403a80:	2b04      	cmp	r3, #4
  403a82:	d004      	beq.n	403a8e <mmc_cmd6_set_bus_width+0x1a>
  403a84:	2b08      	cmp	r3, #8
  403a86:	d105      	bne.n	403a94 <mmc_cmd6_set_bus_width+0x20>
	case 8:
		arg = MMC_CMD6_ACCESS_SET_BITS
  403a88:	4b13      	ldr	r3, [pc, #76]	; (403ad8 <mmc_cmd6_set_bus_width+0x64>)
  403a8a:	60fb      	str	r3, [r7, #12]
				| MMC_CMD6_INDEX_BUS_WIDTH
				| MMC_CMD6_VALUE_BUS_WIDTH_8BIT;
		break;
  403a8c:	e005      	b.n	403a9a <mmc_cmd6_set_bus_width+0x26>
	case 4:
		arg = MMC_CMD6_ACCESS_SET_BITS
  403a8e:	4b13      	ldr	r3, [pc, #76]	; (403adc <mmc_cmd6_set_bus_width+0x68>)
  403a90:	60fb      	str	r3, [r7, #12]
				| MMC_CMD6_INDEX_BUS_WIDTH
				| MMC_CMD6_VALUE_BUS_WIDTH_4BIT;
		break;
  403a92:	e002      	b.n	403a9a <mmc_cmd6_set_bus_width+0x26>
	default:
		arg = MMC_CMD6_ACCESS_SET_BITS
  403a94:	4b12      	ldr	r3, [pc, #72]	; (403ae0 <mmc_cmd6_set_bus_width+0x6c>)
  403a96:	60fb      	str	r3, [r7, #12]
				| MMC_CMD6_INDEX_BUS_WIDTH
				| MMC_CMD6_VALUE_BUS_WIDTH_1BIT;
		break;
  403a98:	bf00      	nop
	}
	if (!driver_send_cmd(MMC_CMD6_SWITCH, arg)) {
  403a9a:	68f9      	ldr	r1, [r7, #12]
  403a9c:	f243 1006 	movw	r0, #12550	; 0x3106
  403aa0:	4b10      	ldr	r3, [pc, #64]	; (403ae4 <mmc_cmd6_set_bus_width+0x70>)
  403aa2:	4798      	blx	r3
  403aa4:	4603      	mov	r3, r0
  403aa6:	f083 0301 	eor.w	r3, r3, #1
  403aaa:	b2db      	uxtb	r3, r3
  403aac:	2b00      	cmp	r3, #0
  403aae:	d001      	beq.n	403ab4 <mmc_cmd6_set_bus_width+0x40>
		return false;
  403ab0:	2300      	movs	r3, #0
  403ab2:	e00d      	b.n	403ad0 <mmc_cmd6_set_bus_width+0x5c>
	}
	if (driver_get_response() & CARD_STATUS_SWITCH_ERROR) {
  403ab4:	4b0c      	ldr	r3, [pc, #48]	; (403ae8 <mmc_cmd6_set_bus_width+0x74>)
  403ab6:	4798      	blx	r3
  403ab8:	4603      	mov	r3, r0
  403aba:	f003 0380 	and.w	r3, r3, #128	; 0x80
  403abe:	2b00      	cmp	r3, #0
  403ac0:	d001      	beq.n	403ac6 <mmc_cmd6_set_bus_width+0x52>
		// No supported, it is not a protocol error
		sd_mmc_debug("%s: CMD6 CARD_STATUS_SWITCH_ERROR\n\r", __func__);
		return false;
  403ac2:	2300      	movs	r3, #0
  403ac4:	e004      	b.n	403ad0 <mmc_cmd6_set_bus_width+0x5c>
	}
	sd_mmc_card->bus_width = bus_width;
  403ac6:	4b09      	ldr	r3, [pc, #36]	; (403aec <mmc_cmd6_set_bus_width+0x78>)
  403ac8:	681b      	ldr	r3, [r3, #0]
  403aca:	79fa      	ldrb	r2, [r7, #7]
  403acc:	735a      	strb	r2, [r3, #13]
	sd_mmc_debug("%d-bit bus width enabled.\n\r", (int)sd_mmc_card->bus_width);
	return true;
  403ace:	2301      	movs	r3, #1
}
  403ad0:	4618      	mov	r0, r3
  403ad2:	3710      	adds	r7, #16
  403ad4:	46bd      	mov	sp, r7
  403ad6:	bd80      	pop	{r7, pc}
  403ad8:	01b70200 	.word	0x01b70200
  403adc:	01b70100 	.word	0x01b70100
  403ae0:	01b70000 	.word	0x01b70000
  403ae4:	004058b9 	.word	0x004058b9
  403ae8:	004058fd 	.word	0x004058fd
  403aec:	2000ae20 	.word	0x2000ae20

00403af0 <mmc_cmd6_set_high_speed>:
 * \note sd_mmc_card->clock is updated.
 *
 * \return true if success, otherwise false
 */
static bool mmc_cmd6_set_high_speed(void)
{
  403af0:	b580      	push	{r7, lr}
  403af2:	af00      	add	r7, sp, #0
	if (!driver_send_cmd(MMC_CMD6_SWITCH,
  403af4:	4910      	ldr	r1, [pc, #64]	; (403b38 <mmc_cmd6_set_high_speed+0x48>)
  403af6:	f243 1006 	movw	r0, #12550	; 0x3106
  403afa:	4b10      	ldr	r3, [pc, #64]	; (403b3c <mmc_cmd6_set_high_speed+0x4c>)
  403afc:	4798      	blx	r3
  403afe:	4603      	mov	r3, r0
  403b00:	f083 0301 	eor.w	r3, r3, #1
  403b04:	b2db      	uxtb	r3, r3
  403b06:	2b00      	cmp	r3, #0
  403b08:	d001      	beq.n	403b0e <mmc_cmd6_set_high_speed+0x1e>
			MMC_CMD6_ACCESS_WRITE_BYTE
			| MMC_CMD6_INDEX_HS_TIMING
			| MMC_CMD6_VALUE_HS_TIMING_ENABLE)) {
		return false;
  403b0a:	2300      	movs	r3, #0
  403b0c:	e011      	b.n	403b32 <mmc_cmd6_set_high_speed+0x42>
	}
	if (driver_get_response() & CARD_STATUS_SWITCH_ERROR) {
  403b0e:	4b0c      	ldr	r3, [pc, #48]	; (403b40 <mmc_cmd6_set_high_speed+0x50>)
  403b10:	4798      	blx	r3
  403b12:	4603      	mov	r3, r0
  403b14:	f003 0380 	and.w	r3, r3, #128	; 0x80
  403b18:	2b00      	cmp	r3, #0
  403b1a:	d001      	beq.n	403b20 <mmc_cmd6_set_high_speed+0x30>
		// No supported, it is not a protocol error
		sd_mmc_debug("%s: CMD6 CARD_STATUS_SWITCH_ERROR\n\r", __func__);
		return false;
  403b1c:	2300      	movs	r3, #0
  403b1e:	e008      	b.n	403b32 <mmc_cmd6_set_high_speed+0x42>
	}
	sd_mmc_card->high_speed = 1;
  403b20:	4b08      	ldr	r3, [pc, #32]	; (403b44 <mmc_cmd6_set_high_speed+0x54>)
  403b22:	681b      	ldr	r3, [r3, #0]
  403b24:	2201      	movs	r2, #1
  403b26:	779a      	strb	r2, [r3, #30]
	sd_mmc_card->clock = 52000000lu;
  403b28:	4b06      	ldr	r3, [pc, #24]	; (403b44 <mmc_cmd6_set_high_speed+0x54>)
  403b2a:	681b      	ldr	r3, [r3, #0]
  403b2c:	4a06      	ldr	r2, [pc, #24]	; (403b48 <mmc_cmd6_set_high_speed+0x58>)
  403b2e:	601a      	str	r2, [r3, #0]
	return true;
  403b30:	2301      	movs	r3, #1
}
  403b32:	4618      	mov	r0, r3
  403b34:	bd80      	pop	{r7, pc}
  403b36:	bf00      	nop
  403b38:	03b90100 	.word	0x03b90100
  403b3c:	004058b9 	.word	0x004058b9
  403b40:	004058fd 	.word	0x004058fd
  403b44:	2000ae20 	.word	0x2000ae20
  403b48:	03197500 	.word	0x03197500

00403b4c <sd_cmd8>:
 *
 * \return true if success, otherwise false
 *         with a update of \ref sd_mmc_err.
 */
static bool sd_cmd8(uint8_t * v2)
{
  403b4c:	b580      	push	{r7, lr}
  403b4e:	b084      	sub	sp, #16
  403b50:	af00      	add	r7, sp, #0
  403b52:	6078      	str	r0, [r7, #4]
	uint32_t resp;

	*v2 = 0;
  403b54:	687b      	ldr	r3, [r7, #4]
  403b56:	2200      	movs	r2, #0
  403b58:	701a      	strb	r2, [r3, #0]
	// Test for SD version 2
	if (!driver_send_cmd(SD_CMD8_SEND_IF_COND,
  403b5a:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
  403b5e:	f245 5008 	movw	r0, #21768	; 0x5508
  403b62:	4b11      	ldr	r3, [pc, #68]	; (403ba8 <sd_cmd8+0x5c>)
  403b64:	4798      	blx	r3
  403b66:	4603      	mov	r3, r0
  403b68:	f083 0301 	eor.w	r3, r3, #1
  403b6c:	b2db      	uxtb	r3, r3
  403b6e:	2b00      	cmp	r3, #0
  403b70:	d001      	beq.n	403b76 <sd_cmd8+0x2a>
			SD_CMD8_PATTERN | SD_CMD8_HIGH_VOLTAGE)) {
		return true; // It is not a V2
  403b72:	2301      	movs	r3, #1
  403b74:	e014      	b.n	403ba0 <sd_cmd8+0x54>
	}
	// Check R7 response
	resp = driver_get_response();
  403b76:	4b0d      	ldr	r3, [pc, #52]	; (403bac <sd_cmd8+0x60>)
  403b78:	4798      	blx	r3
  403b7a:	60f8      	str	r0, [r7, #12]
	if (resp == 0xFFFFFFFF) {
  403b7c:	68fb      	ldr	r3, [r7, #12]
  403b7e:	f1b3 3fff 	cmp.w	r3, #4294967295
  403b82:	d101      	bne.n	403b88 <sd_cmd8+0x3c>
		// No compliance R7 value
		return true; // It is not a V2
  403b84:	2301      	movs	r3, #1
  403b86:	e00b      	b.n	403ba0 <sd_cmd8+0x54>
	}
	if ((resp & (SD_CMD8_MASK_PATTERN | SD_CMD8_MASK_VOLTAGE))
  403b88:	68fb      	ldr	r3, [r7, #12]
  403b8a:	f3c3 030b 	ubfx	r3, r3, #0, #12
  403b8e:	f5b3 7fd5 	cmp.w	r3, #426	; 0x1aa
  403b92:	d001      	beq.n	403b98 <sd_cmd8+0x4c>
				!= (SD_CMD8_PATTERN | SD_CMD8_HIGH_VOLTAGE)) {
		sd_mmc_debug("%s: CMD8 resp32 0x%08x UNUSABLE CARD\n\r",
				__func__, resp);
		return false;
  403b94:	2300      	movs	r3, #0
  403b96:	e003      	b.n	403ba0 <sd_cmd8+0x54>
	}
	sd_mmc_debug("SD card V2\n\r");
	*v2 = 1;
  403b98:	687b      	ldr	r3, [r7, #4]
  403b9a:	2201      	movs	r2, #1
  403b9c:	701a      	strb	r2, [r3, #0]
	return true;
  403b9e:	2301      	movs	r3, #1
}
  403ba0:	4618      	mov	r0, r3
  403ba2:	3710      	adds	r7, #16
  403ba4:	46bd      	mov	sp, r7
  403ba6:	bd80      	pop	{r7, pc}
  403ba8:	004058b9 	.word	0x004058b9
  403bac:	004058fd 	.word	0x004058fd

00403bb0 <mmc_cmd8>:
 * support information
 *
 * \return true if success, otherwise false
 */
static bool mmc_cmd8(uint8_t *b_authorize_high_speed)
{
  403bb0:	b590      	push	{r4, r7, lr}
  403bb2:	b089      	sub	sp, #36	; 0x24
  403bb4:	af02      	add	r7, sp, #8
  403bb6:	6078      	str	r0, [r7, #4]
	uint16_t i;
	uint32_t ext_csd;
	uint32_t sec_count;

	if (!driver_adtc_start(MMC_CMD8_SEND_EXT_CSD, 0,
  403bb8:	2300      	movs	r3, #0
  403bba:	9300      	str	r3, [sp, #0]
  403bbc:	2301      	movs	r3, #1
  403bbe:	f44f 7200 	mov.w	r2, #512	; 0x200
  403bc2:	2100      	movs	r1, #0
  403bc4:	4833      	ldr	r0, [pc, #204]	; (403c94 <mmc_cmd8+0xe4>)
  403bc6:	4c34      	ldr	r4, [pc, #208]	; (403c98 <mmc_cmd8+0xe8>)
  403bc8:	47a0      	blx	r4
  403bca:	4603      	mov	r3, r0
  403bcc:	f083 0301 	eor.w	r3, r3, #1
  403bd0:	b2db      	uxtb	r3, r3
  403bd2:	2b00      	cmp	r3, #0
  403bd4:	d001      	beq.n	403bda <mmc_cmd8+0x2a>
			EXT_CSD_BSIZE, 1, false)) {
		return false;
  403bd6:	2300      	movs	r3, #0
  403bd8:	e058      	b.n	403c8c <mmc_cmd8+0xdc>
	//** Read and decode Extended Extended CSD
	// Note: The read access is done in byte to avoid a buffer
	// of EXT_CSD_BSIZE Byte in stack.

	// Read card type
	for (i = 0; i < (EXT_CSD_CARD_TYPE_INDEX + 4) / 4; i++) {
  403bda:	2300      	movs	r3, #0
  403bdc:	82fb      	strh	r3, [r7, #22]
  403bde:	e00f      	b.n	403c00 <mmc_cmd8+0x50>
		if (!driver_read_word(&ext_csd)) {
  403be0:	f107 0310 	add.w	r3, r7, #16
  403be4:	4618      	mov	r0, r3
  403be6:	4b2d      	ldr	r3, [pc, #180]	; (403c9c <mmc_cmd8+0xec>)
  403be8:	4798      	blx	r3
  403bea:	4603      	mov	r3, r0
  403bec:	f083 0301 	eor.w	r3, r3, #1
  403bf0:	b2db      	uxtb	r3, r3
  403bf2:	2b00      	cmp	r3, #0
  403bf4:	d001      	beq.n	403bfa <mmc_cmd8+0x4a>
			return false;
  403bf6:	2300      	movs	r3, #0
  403bf8:	e048      	b.n	403c8c <mmc_cmd8+0xdc>
	for (i = 0; i < (EXT_CSD_CARD_TYPE_INDEX + 4) / 4; i++) {
  403bfa:	8afb      	ldrh	r3, [r7, #22]
  403bfc:	3301      	adds	r3, #1
  403bfe:	82fb      	strh	r3, [r7, #22]
  403c00:	8afb      	ldrh	r3, [r7, #22]
  403c02:	2b31      	cmp	r3, #49	; 0x31
  403c04:	d9ec      	bls.n	403be0 <mmc_cmd8+0x30>
		}
	}
	*b_authorize_high_speed = (ext_csd >> ((EXT_CSD_CARD_TYPE_INDEX % 4) * 8))
			& MMC_CTYPE_52MHZ;
  403c06:	693b      	ldr	r3, [r7, #16]
  403c08:	b2db      	uxtb	r3, r3
  403c0a:	f003 0302 	and.w	r3, r3, #2
  403c0e:	b2da      	uxtb	r2, r3
	*b_authorize_high_speed = (ext_csd >> ((EXT_CSD_CARD_TYPE_INDEX % 4) * 8))
  403c10:	687b      	ldr	r3, [r7, #4]
  403c12:	701a      	strb	r2, [r3, #0]

	if (MMC_CSD_C_SIZE(sd_mmc_card->csd) == 0xFFF) {
  403c14:	4b22      	ldr	r3, [pc, #136]	; (403ca0 <mmc_cmd8+0xf0>)
  403c16:	681b      	ldr	r3, [r3, #0]
  403c18:	f103 000e 	add.w	r0, r3, #14
  403c1c:	230c      	movs	r3, #12
  403c1e:	223e      	movs	r2, #62	; 0x3e
  403c20:	2180      	movs	r1, #128	; 0x80
  403c22:	4c20      	ldr	r4, [pc, #128]	; (403ca4 <mmc_cmd8+0xf4>)
  403c24:	47a0      	blx	r4
  403c26:	4602      	mov	r2, r0
  403c28:	f640 73ff 	movw	r3, #4095	; 0xfff
  403c2c:	429a      	cmp	r2, r3
  403c2e:	d129      	bne.n	403c84 <mmc_cmd8+0xd4>
		// For high capacity SD/MMC card,
		// memory capacity = SEC_COUNT * 512 byte
		for (; i <(EXT_CSD_SEC_COUNT_INDEX + 4) / 4; i++) {
  403c30:	e00f      	b.n	403c52 <mmc_cmd8+0xa2>
			if (!driver_read_word(&sec_count)) {
  403c32:	f107 030c 	add.w	r3, r7, #12
  403c36:	4618      	mov	r0, r3
  403c38:	4b18      	ldr	r3, [pc, #96]	; (403c9c <mmc_cmd8+0xec>)
  403c3a:	4798      	blx	r3
  403c3c:	4603      	mov	r3, r0
  403c3e:	f083 0301 	eor.w	r3, r3, #1
  403c42:	b2db      	uxtb	r3, r3
  403c44:	2b00      	cmp	r3, #0
  403c46:	d001      	beq.n	403c4c <mmc_cmd8+0x9c>
				return false;
  403c48:	2300      	movs	r3, #0
  403c4a:	e01f      	b.n	403c8c <mmc_cmd8+0xdc>
		for (; i <(EXT_CSD_SEC_COUNT_INDEX + 4) / 4; i++) {
  403c4c:	8afb      	ldrh	r3, [r7, #22]
  403c4e:	3301      	adds	r3, #1
  403c50:	82fb      	strh	r3, [r7, #22]
  403c52:	8afb      	ldrh	r3, [r7, #22]
  403c54:	2b35      	cmp	r3, #53	; 0x35
  403c56:	d9ec      	bls.n	403c32 <mmc_cmd8+0x82>
			}
		}
		sd_mmc_card->capacity = sec_count / 2;
  403c58:	4b11      	ldr	r3, [pc, #68]	; (403ca0 <mmc_cmd8+0xf0>)
  403c5a:	681b      	ldr	r3, [r3, #0]
  403c5c:	68fa      	ldr	r2, [r7, #12]
  403c5e:	0852      	lsrs	r2, r2, #1
  403c60:	605a      	str	r2, [r3, #4]
	}
	for (; i < EXT_CSD_BSIZE / 4; i++) {
  403c62:	e00f      	b.n	403c84 <mmc_cmd8+0xd4>
		if (!driver_read_word(&sec_count)) {
  403c64:	f107 030c 	add.w	r3, r7, #12
  403c68:	4618      	mov	r0, r3
  403c6a:	4b0c      	ldr	r3, [pc, #48]	; (403c9c <mmc_cmd8+0xec>)
  403c6c:	4798      	blx	r3
  403c6e:	4603      	mov	r3, r0
  403c70:	f083 0301 	eor.w	r3, r3, #1
  403c74:	b2db      	uxtb	r3, r3
  403c76:	2b00      	cmp	r3, #0
  403c78:	d001      	beq.n	403c7e <mmc_cmd8+0xce>
			return false;
  403c7a:	2300      	movs	r3, #0
  403c7c:	e006      	b.n	403c8c <mmc_cmd8+0xdc>
	for (; i < EXT_CSD_BSIZE / 4; i++) {
  403c7e:	8afb      	ldrh	r3, [r7, #22]
  403c80:	3301      	adds	r3, #1
  403c82:	82fb      	strh	r3, [r7, #22]
  403c84:	8afb      	ldrh	r3, [r7, #22]
  403c86:	2b7f      	cmp	r3, #127	; 0x7f
  403c88:	d9ec      	bls.n	403c64 <mmc_cmd8+0xb4>
		}
	}
	return true;
  403c8a:	2301      	movs	r3, #1
}
  403c8c:	4618      	mov	r0, r3
  403c8e:	371c      	adds	r7, #28
  403c90:	46bd      	mov	sp, r7
  403c92:	bd90      	pop	{r4, r7, pc}
  403c94:	00081108 	.word	0x00081108
  403c98:	00405985 	.word	0x00405985
  403c9c:	00405aad 	.word	0x00405aad
  403ca0:	2000ae20 	.word	0x2000ae20
  403ca4:	00403465 	.word	0x00403465

00403ca8 <sd_mmc_cmd9_mci>:
 * data (CSD) on the CMD line mci.
 *
 * \return true if success, otherwise false
 */
static bool sd_mmc_cmd9_mci(void)
{
  403ca8:	b580      	push	{r7, lr}
  403caa:	af00      	add	r7, sp, #0
	if (!driver_send_cmd(SDMMC_MCI_CMD9_SEND_CSD, (uint32_t)sd_mmc_card->rca << 16)) {
  403cac:	4b0c      	ldr	r3, [pc, #48]	; (403ce0 <sd_mmc_cmd9_mci+0x38>)
  403cae:	681b      	ldr	r3, [r3, #0]
  403cb0:	891b      	ldrh	r3, [r3, #8]
  403cb2:	041b      	lsls	r3, r3, #16
  403cb4:	4619      	mov	r1, r3
  403cb6:	f641 3009 	movw	r0, #6921	; 0x1b09
  403cba:	4b0a      	ldr	r3, [pc, #40]	; (403ce4 <sd_mmc_cmd9_mci+0x3c>)
  403cbc:	4798      	blx	r3
  403cbe:	4603      	mov	r3, r0
  403cc0:	f083 0301 	eor.w	r3, r3, #1
  403cc4:	b2db      	uxtb	r3, r3
  403cc6:	2b00      	cmp	r3, #0
  403cc8:	d001      	beq.n	403cce <sd_mmc_cmd9_mci+0x26>
		return false;
  403cca:	2300      	movs	r3, #0
  403ccc:	e006      	b.n	403cdc <sd_mmc_cmd9_mci+0x34>
	}
	driver_get_response_128(sd_mmc_card->csd);
  403cce:	4b04      	ldr	r3, [pc, #16]	; (403ce0 <sd_mmc_cmd9_mci+0x38>)
  403cd0:	681b      	ldr	r3, [r3, #0]
  403cd2:	330e      	adds	r3, #14
  403cd4:	4618      	mov	r0, r3
  403cd6:	4b04      	ldr	r3, [pc, #16]	; (403ce8 <sd_mmc_cmd9_mci+0x40>)
  403cd8:	4798      	blx	r3
	return true;
  403cda:	2301      	movs	r3, #1
}
  403cdc:	4618      	mov	r0, r3
  403cde:	bd80      	pop	{r7, pc}
  403ce0:	2000ae20 	.word	0x2000ae20
  403ce4:	004058b9 	.word	0x004058b9
  403ce8:	00405915 	.word	0x00405915

00403cec <mmc_decode_csd>:

/**
 * \brief Decodes MMC CSD register
 */
static void mmc_decode_csd(void)
{
  403cec:	b5b0      	push	{r4, r5, r7, lr}
  403cee:	b084      	sub	sp, #16
  403cf0:	af00      	add	r7, sp, #0
 	uint32_t unit;
	uint32_t mul;
	uint32_t tran_speed;

	// Get MMC System Specification version supported by the card
	switch (MMC_CSD_SPEC_VERS(sd_mmc_card->csd)) {
  403cf2:	4b48      	ldr	r3, [pc, #288]	; (403e14 <mmc_decode_csd+0x128>)
  403cf4:	681b      	ldr	r3, [r3, #0]
  403cf6:	f103 000e 	add.w	r0, r3, #14
  403cfa:	2304      	movs	r3, #4
  403cfc:	227a      	movs	r2, #122	; 0x7a
  403cfe:	2180      	movs	r1, #128	; 0x80
  403d00:	4c45      	ldr	r4, [pc, #276]	; (403e18 <mmc_decode_csd+0x12c>)
  403d02:	47a0      	blx	r4
  403d04:	4603      	mov	r3, r0
  403d06:	3b01      	subs	r3, #1
  403d08:	2b03      	cmp	r3, #3
  403d0a:	d80b      	bhi.n	403d24 <mmc_decode_csd+0x38>
  403d0c:	a201      	add	r2, pc, #4	; (adr r2, 403d14 <mmc_decode_csd+0x28>)
  403d0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  403d12:	bf00      	nop
  403d14:	00403d2f 	.word	0x00403d2f
  403d18:	00403d39 	.word	0x00403d39
  403d1c:	00403d43 	.word	0x00403d43
  403d20:	00403d4d 	.word	0x00403d4d
	default:
	case 0:
		sd_mmc_card->version = CARD_VER_MMC_1_2;
  403d24:	4b3b      	ldr	r3, [pc, #236]	; (403e14 <mmc_decode_csd+0x128>)
  403d26:	681b      	ldr	r3, [r3, #0]
  403d28:	2212      	movs	r2, #18
  403d2a:	731a      	strb	r2, [r3, #12]
		break;
  403d2c:	e013      	b.n	403d56 <mmc_decode_csd+0x6a>

	case 1:
		sd_mmc_card->version = CARD_VER_MMC_1_4;
  403d2e:	4b39      	ldr	r3, [pc, #228]	; (403e14 <mmc_decode_csd+0x128>)
  403d30:	681b      	ldr	r3, [r3, #0]
  403d32:	2214      	movs	r2, #20
  403d34:	731a      	strb	r2, [r3, #12]
		break;
  403d36:	e00e      	b.n	403d56 <mmc_decode_csd+0x6a>

	case 2:
		sd_mmc_card->version = CARD_VER_MMC_2_2;
  403d38:	4b36      	ldr	r3, [pc, #216]	; (403e14 <mmc_decode_csd+0x128>)
  403d3a:	681b      	ldr	r3, [r3, #0]
  403d3c:	2222      	movs	r2, #34	; 0x22
  403d3e:	731a      	strb	r2, [r3, #12]
		break;
  403d40:	e009      	b.n	403d56 <mmc_decode_csd+0x6a>

	case 3:
		sd_mmc_card->version = CARD_VER_MMC_3;
  403d42:	4b34      	ldr	r3, [pc, #208]	; (403e14 <mmc_decode_csd+0x128>)
  403d44:	681b      	ldr	r3, [r3, #0]
  403d46:	2230      	movs	r2, #48	; 0x30
  403d48:	731a      	strb	r2, [r3, #12]
		break;
  403d4a:	e004      	b.n	403d56 <mmc_decode_csd+0x6a>

	case 4:
		sd_mmc_card->version = CARD_VER_MMC_4;
  403d4c:	4b31      	ldr	r3, [pc, #196]	; (403e14 <mmc_decode_csd+0x128>)
  403d4e:	681b      	ldr	r3, [r3, #0]
  403d50:	2240      	movs	r2, #64	; 0x40
  403d52:	731a      	strb	r2, [r3, #12]
		break;
  403d54:	bf00      	nop
	}

	// Get MMC memory max transfer speed in Hz.
	tran_speed = CSD_TRAN_SPEED(sd_mmc_card->csd);
  403d56:	4b2f      	ldr	r3, [pc, #188]	; (403e14 <mmc_decode_csd+0x128>)
  403d58:	681b      	ldr	r3, [r3, #0]
  403d5a:	f103 000e 	add.w	r0, r3, #14
  403d5e:	2308      	movs	r3, #8
  403d60:	2260      	movs	r2, #96	; 0x60
  403d62:	2180      	movs	r1, #128	; 0x80
  403d64:	4c2c      	ldr	r4, [pc, #176]	; (403e18 <mmc_decode_csd+0x12c>)
  403d66:	47a0      	blx	r4
  403d68:	60f8      	str	r0, [r7, #12]
	unit = sd_mmc_trans_units[tran_speed & 0x7];
  403d6a:	68fb      	ldr	r3, [r7, #12]
  403d6c:	f003 0307 	and.w	r3, r3, #7
  403d70:	4a2a      	ldr	r2, [pc, #168]	; (403e1c <mmc_decode_csd+0x130>)
  403d72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  403d76:	60bb      	str	r3, [r7, #8]
	mul = mmc_trans_multipliers[(tran_speed >> 3) & 0xF];
  403d78:	68fb      	ldr	r3, [r7, #12]
  403d7a:	08db      	lsrs	r3, r3, #3
  403d7c:	f003 030f 	and.w	r3, r3, #15
  403d80:	4a27      	ldr	r2, [pc, #156]	; (403e20 <mmc_decode_csd+0x134>)
  403d82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  403d86:	607b      	str	r3, [r7, #4]
	sd_mmc_card->clock = unit * mul * 1000;
  403d88:	4b22      	ldr	r3, [pc, #136]	; (403e14 <mmc_decode_csd+0x128>)
  403d8a:	681b      	ldr	r3, [r3, #0]
  403d8c:	68ba      	ldr	r2, [r7, #8]
  403d8e:	6879      	ldr	r1, [r7, #4]
  403d90:	fb01 f202 	mul.w	r2, r1, r2
  403d94:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
  403d98:	fb01 f202 	mul.w	r2, r1, r2
  403d9c:	601a      	str	r2, [r3, #0]
	 * BLOCK_LEN = 2 ^ READ_BL_LEN      (READ_BL_LEN < 12)
	 * ----------------------------------------------------
	 * For high capacity SD/MMC card:
	 * memory capacity = SEC_COUNT * 512 byte
	 */
	if (MMC_CSD_C_SIZE(sd_mmc_card->csd) != 0xFFF) {
  403d9e:	4b1d      	ldr	r3, [pc, #116]	; (403e14 <mmc_decode_csd+0x128>)
  403da0:	681b      	ldr	r3, [r3, #0]
  403da2:	f103 000e 	add.w	r0, r3, #14
  403da6:	230c      	movs	r3, #12
  403da8:	223e      	movs	r2, #62	; 0x3e
  403daa:	2180      	movs	r1, #128	; 0x80
  403dac:	4c1a      	ldr	r4, [pc, #104]	; (403e18 <mmc_decode_csd+0x12c>)
  403dae:	47a0      	blx	r4
  403db0:	4602      	mov	r2, r0
  403db2:	f640 73ff 	movw	r3, #4095	; 0xfff
  403db6:	429a      	cmp	r2, r3
  403db8:	d028      	beq.n	403e0c <mmc_decode_csd+0x120>
		uint32_t blocknr = ((MMC_CSD_C_SIZE(sd_mmc_card->csd) + 1) *
  403dba:	4b16      	ldr	r3, [pc, #88]	; (403e14 <mmc_decode_csd+0x128>)
  403dbc:	681b      	ldr	r3, [r3, #0]
  403dbe:	f103 000e 	add.w	r0, r3, #14
  403dc2:	230c      	movs	r3, #12
  403dc4:	223e      	movs	r2, #62	; 0x3e
  403dc6:	2180      	movs	r1, #128	; 0x80
  403dc8:	4c13      	ldr	r4, [pc, #76]	; (403e18 <mmc_decode_csd+0x12c>)
  403dca:	47a0      	blx	r4
  403dcc:	4603      	mov	r3, r0
  403dce:	1c5c      	adds	r4, r3, #1
			(1 << (MMC_CSD_C_SIZE_MULT(sd_mmc_card->csd) + 2)));
  403dd0:	4b10      	ldr	r3, [pc, #64]	; (403e14 <mmc_decode_csd+0x128>)
  403dd2:	681b      	ldr	r3, [r3, #0]
  403dd4:	f103 000e 	add.w	r0, r3, #14
  403dd8:	2303      	movs	r3, #3
  403dda:	222f      	movs	r2, #47	; 0x2f
  403ddc:	2180      	movs	r1, #128	; 0x80
  403dde:	4d0e      	ldr	r5, [pc, #56]	; (403e18 <mmc_decode_csd+0x12c>)
  403de0:	47a8      	blx	r5
  403de2:	4603      	mov	r3, r0
  403de4:	3302      	adds	r3, #2
		uint32_t blocknr = ((MMC_CSD_C_SIZE(sd_mmc_card->csd) + 1) *
  403de6:	fa04 f303 	lsl.w	r3, r4, r3
  403dea:	603b      	str	r3, [r7, #0]
		sd_mmc_card->capacity = blocknr *
  403dec:	4b09      	ldr	r3, [pc, #36]	; (403e14 <mmc_decode_csd+0x128>)
  403dee:	681c      	ldr	r4, [r3, #0]
			(1 << MMC_CSD_READ_BL_LEN(sd_mmc_card->csd)) / 1024;
  403df0:	4b08      	ldr	r3, [pc, #32]	; (403e14 <mmc_decode_csd+0x128>)
  403df2:	681b      	ldr	r3, [r3, #0]
  403df4:	f103 000e 	add.w	r0, r3, #14
  403df8:	2304      	movs	r3, #4
  403dfa:	2250      	movs	r2, #80	; 0x50
  403dfc:	2180      	movs	r1, #128	; 0x80
  403dfe:	4d06      	ldr	r5, [pc, #24]	; (403e18 <mmc_decode_csd+0x12c>)
  403e00:	47a8      	blx	r5
  403e02:	4602      	mov	r2, r0
		sd_mmc_card->capacity = blocknr *
  403e04:	683b      	ldr	r3, [r7, #0]
  403e06:	4093      	lsls	r3, r2
			(1 << MMC_CSD_READ_BL_LEN(sd_mmc_card->csd)) / 1024;
  403e08:	0a9b      	lsrs	r3, r3, #10
		sd_mmc_card->capacity = blocknr *
  403e0a:	6063      	str	r3, [r4, #4]
	}
}
  403e0c:	bf00      	nop
  403e0e:	3710      	adds	r7, #16
  403e10:	46bd      	mov	sp, r7
  403e12:	bdb0      	pop	{r4, r5, r7, pc}
  403e14:	2000ae20 	.word	0x2000ae20
  403e18:	00403465 	.word	0x00403465
  403e1c:	0040f524 	.word	0x0040f524
  403e20:	0040f580 	.word	0x0040f580

00403e24 <sd_decode_csd>:

/**
 * \brief Decodes SD CSD register
 */
static void sd_decode_csd(void)
{
  403e24:	b5b0      	push	{r4, r5, r7, lr}
  403e26:	b084      	sub	sp, #16
  403e28:	af00      	add	r7, sp, #0
 	uint32_t unit;
	uint32_t mul;
	uint32_t tran_speed;

	// Get SD memory maximum transfer speed in Hz.
	tran_speed = CSD_TRAN_SPEED(sd_mmc_card->csd);
  403e2a:	4b36      	ldr	r3, [pc, #216]	; (403f04 <sd_decode_csd+0xe0>)
  403e2c:	681b      	ldr	r3, [r3, #0]
  403e2e:	f103 000e 	add.w	r0, r3, #14
  403e32:	2308      	movs	r3, #8
  403e34:	2260      	movs	r2, #96	; 0x60
  403e36:	2180      	movs	r1, #128	; 0x80
  403e38:	4c33      	ldr	r4, [pc, #204]	; (403f08 <sd_decode_csd+0xe4>)
  403e3a:	47a0      	blx	r4
  403e3c:	60f8      	str	r0, [r7, #12]
	unit = sd_mmc_trans_units[tran_speed & 0x7];
  403e3e:	68fb      	ldr	r3, [r7, #12]
  403e40:	f003 0307 	and.w	r3, r3, #7
  403e44:	4a31      	ldr	r2, [pc, #196]	; (403f0c <sd_decode_csd+0xe8>)
  403e46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  403e4a:	60bb      	str	r3, [r7, #8]
	mul = sd_trans_multipliers[(tran_speed >> 3) & 0xF];
  403e4c:	68fb      	ldr	r3, [r7, #12]
  403e4e:	08db      	lsrs	r3, r3, #3
  403e50:	f003 030f 	and.w	r3, r3, #15
  403e54:	4a2e      	ldr	r2, [pc, #184]	; (403f10 <sd_decode_csd+0xec>)
  403e56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  403e5a:	607b      	str	r3, [r7, #4]
	sd_mmc_card->clock = unit * mul * 1000;
  403e5c:	4b29      	ldr	r3, [pc, #164]	; (403f04 <sd_decode_csd+0xe0>)
  403e5e:	681b      	ldr	r3, [r3, #0]
  403e60:	68ba      	ldr	r2, [r7, #8]
  403e62:	6879      	ldr	r1, [r7, #4]
  403e64:	fb01 f202 	mul.w	r2, r1, r2
  403e68:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
  403e6c:	fb01 f202 	mul.w	r2, r1, r2
  403e70:	601a      	str	r2, [r3, #0]
	 * BLOCK_LEN = 2 ^ READ_BL_LEN      (READ_BL_LEN < 12)
	 * ----------------------------------------------------
	 * For high capacity SD card:
	 * memory capacity = (C_SIZE+1) * 512K byte
	 */
	if (CSD_STRUCTURE_VERSION(sd_mmc_card->csd) >= SD_CSD_VER_2_0) {
  403e72:	4b24      	ldr	r3, [pc, #144]	; (403f04 <sd_decode_csd+0xe0>)
  403e74:	681b      	ldr	r3, [r3, #0]
  403e76:	f103 000e 	add.w	r0, r3, #14
  403e7a:	2302      	movs	r3, #2
  403e7c:	227e      	movs	r2, #126	; 0x7e
  403e7e:	2180      	movs	r1, #128	; 0x80
  403e80:	4c21      	ldr	r4, [pc, #132]	; (403f08 <sd_decode_csd+0xe4>)
  403e82:	47a0      	blx	r4
  403e84:	4603      	mov	r3, r0
  403e86:	2b00      	cmp	r3, #0
  403e88:	d00f      	beq.n	403eaa <sd_decode_csd+0x86>
		sd_mmc_card->capacity =
  403e8a:	4b1e      	ldr	r3, [pc, #120]	; (403f04 <sd_decode_csd+0xe0>)
  403e8c:	681c      	ldr	r4, [r3, #0]
				(SD_CSD_2_0_C_SIZE(sd_mmc_card->csd) + 1)
  403e8e:	4b1d      	ldr	r3, [pc, #116]	; (403f04 <sd_decode_csd+0xe0>)
  403e90:	681b      	ldr	r3, [r3, #0]
  403e92:	f103 000e 	add.w	r0, r3, #14
  403e96:	2316      	movs	r3, #22
  403e98:	2230      	movs	r2, #48	; 0x30
  403e9a:	2180      	movs	r1, #128	; 0x80
  403e9c:	4d1a      	ldr	r5, [pc, #104]	; (403f08 <sd_decode_csd+0xe4>)
  403e9e:	47a8      	blx	r5
  403ea0:	4603      	mov	r3, r0
				* 512;
  403ea2:	3301      	adds	r3, #1
  403ea4:	025b      	lsls	r3, r3, #9
		sd_mmc_card->capacity =
  403ea6:	6063      	str	r3, [r4, #4]
				(1 << (SD_CSD_1_0_C_SIZE_MULT(sd_mmc_card->csd) + 2)));
		sd_mmc_card->capacity = blocknr *
				(1 << SD_CSD_1_0_READ_BL_LEN(sd_mmc_card->csd))
				/ 1024;
	}
}
  403ea8:	e028      	b.n	403efc <sd_decode_csd+0xd8>
		uint32_t blocknr = ((SD_CSD_1_0_C_SIZE(sd_mmc_card->csd) + 1) *
  403eaa:	4b16      	ldr	r3, [pc, #88]	; (403f04 <sd_decode_csd+0xe0>)
  403eac:	681b      	ldr	r3, [r3, #0]
  403eae:	f103 000e 	add.w	r0, r3, #14
  403eb2:	230c      	movs	r3, #12
  403eb4:	223e      	movs	r2, #62	; 0x3e
  403eb6:	2180      	movs	r1, #128	; 0x80
  403eb8:	4c13      	ldr	r4, [pc, #76]	; (403f08 <sd_decode_csd+0xe4>)
  403eba:	47a0      	blx	r4
  403ebc:	4603      	mov	r3, r0
  403ebe:	1c5c      	adds	r4, r3, #1
				(1 << (SD_CSD_1_0_C_SIZE_MULT(sd_mmc_card->csd) + 2)));
  403ec0:	4b10      	ldr	r3, [pc, #64]	; (403f04 <sd_decode_csd+0xe0>)
  403ec2:	681b      	ldr	r3, [r3, #0]
  403ec4:	f103 000e 	add.w	r0, r3, #14
  403ec8:	2303      	movs	r3, #3
  403eca:	222f      	movs	r2, #47	; 0x2f
  403ecc:	2180      	movs	r1, #128	; 0x80
  403ece:	4d0e      	ldr	r5, [pc, #56]	; (403f08 <sd_decode_csd+0xe4>)
  403ed0:	47a8      	blx	r5
  403ed2:	4603      	mov	r3, r0
  403ed4:	3302      	adds	r3, #2
		uint32_t blocknr = ((SD_CSD_1_0_C_SIZE(sd_mmc_card->csd) + 1) *
  403ed6:	fa04 f303 	lsl.w	r3, r4, r3
  403eda:	603b      	str	r3, [r7, #0]
		sd_mmc_card->capacity = blocknr *
  403edc:	4b09      	ldr	r3, [pc, #36]	; (403f04 <sd_decode_csd+0xe0>)
  403ede:	681c      	ldr	r4, [r3, #0]
				(1 << SD_CSD_1_0_READ_BL_LEN(sd_mmc_card->csd))
  403ee0:	4b08      	ldr	r3, [pc, #32]	; (403f04 <sd_decode_csd+0xe0>)
  403ee2:	681b      	ldr	r3, [r3, #0]
  403ee4:	f103 000e 	add.w	r0, r3, #14
  403ee8:	2304      	movs	r3, #4
  403eea:	2250      	movs	r2, #80	; 0x50
  403eec:	2180      	movs	r1, #128	; 0x80
  403eee:	4d06      	ldr	r5, [pc, #24]	; (403f08 <sd_decode_csd+0xe4>)
  403ef0:	47a8      	blx	r5
  403ef2:	4602      	mov	r2, r0
		sd_mmc_card->capacity = blocknr *
  403ef4:	683b      	ldr	r3, [r7, #0]
  403ef6:	4093      	lsls	r3, r2
				/ 1024;
  403ef8:	0a9b      	lsrs	r3, r3, #10
		sd_mmc_card->capacity = blocknr *
  403efa:	6063      	str	r3, [r4, #4]
}
  403efc:	bf00      	nop
  403efe:	3710      	adds	r7, #16
  403f00:	46bd      	mov	sp, r7
  403f02:	bdb0      	pop	{r4, r5, r7, pc}
  403f04:	2000ae20 	.word	0x2000ae20
  403f08:	00403465 	.word	0x00403465
  403f0c:	0040f524 	.word	0x0040f524
  403f10:	0040f540 	.word	0x0040f540

00403f14 <sd_mmc_cmd13>:
 * This function waits the clear of the busy flag
 *
 * \return true if success, otherwise false
 */
static bool sd_mmc_cmd13(void)
{
  403f14:	b580      	push	{r7, lr}
  403f16:	b082      	sub	sp, #8
  403f18:	af00      	add	r7, sp, #0
	/* Wait for data ready status.
	 * Nec timing: 0 to unlimited
	 * However a timeout is used.
	 * 200 000 * 8 cycles
	 */
	nec_timeout = 200000;
  403f1a:	4b13      	ldr	r3, [pc, #76]	; (403f68 <sd_mmc_cmd13+0x54>)
  403f1c:	607b      	str	r3, [r7, #4]
			if (!(driver_get_response() & 0xFF)) {
				break;
			}
		} else {
			if (!driver_send_cmd(SDMMC_MCI_CMD13_SEND_STATUS,
					(uint32_t)sd_mmc_card->rca << 16)) {
  403f1e:	4b13      	ldr	r3, [pc, #76]	; (403f6c <sd_mmc_cmd13+0x58>)
  403f20:	681b      	ldr	r3, [r3, #0]
  403f22:	891b      	ldrh	r3, [r3, #8]
			if (!driver_send_cmd(SDMMC_MCI_CMD13_SEND_STATUS,
  403f24:	041b      	lsls	r3, r3, #16
  403f26:	4619      	mov	r1, r3
  403f28:	f241 100d 	movw	r0, #4365	; 0x110d
  403f2c:	4b10      	ldr	r3, [pc, #64]	; (403f70 <sd_mmc_cmd13+0x5c>)
  403f2e:	4798      	blx	r3
  403f30:	4603      	mov	r3, r0
  403f32:	f083 0301 	eor.w	r3, r3, #1
  403f36:	b2db      	uxtb	r3, r3
  403f38:	2b00      	cmp	r3, #0
  403f3a:	d001      	beq.n	403f40 <sd_mmc_cmd13+0x2c>
				return false;
  403f3c:	2300      	movs	r3, #0
  403f3e:	e00f      	b.n	403f60 <sd_mmc_cmd13+0x4c>
			}
			// Check busy flag
			if (driver_get_response() & CARD_STATUS_READY_FOR_DATA) {
  403f40:	4b0c      	ldr	r3, [pc, #48]	; (403f74 <sd_mmc_cmd13+0x60>)
  403f42:	4798      	blx	r3
  403f44:	4603      	mov	r3, r0
  403f46:	f403 7380 	and.w	r3, r3, #256	; 0x100
  403f4a:	2b00      	cmp	r3, #0
  403f4c:	d106      	bne.n	403f5c <sd_mmc_cmd13+0x48>
				break;
			}
		}
		if (nec_timeout-- == 0) {
  403f4e:	687b      	ldr	r3, [r7, #4]
  403f50:	1e5a      	subs	r2, r3, #1
  403f52:	607a      	str	r2, [r7, #4]
  403f54:	2b00      	cmp	r3, #0
  403f56:	d1e2      	bne.n	403f1e <sd_mmc_cmd13+0xa>
			sd_mmc_debug("%s: CMD13 Busy timeout\n\r", __func__);
			return false;
  403f58:	2300      	movs	r3, #0
  403f5a:	e001      	b.n	403f60 <sd_mmc_cmd13+0x4c>
				break;
  403f5c:	bf00      	nop
		}
	} while (1);

	return true;
  403f5e:	2301      	movs	r3, #1
}
  403f60:	4618      	mov	r0, r3
  403f62:	3708      	adds	r7, #8
  403f64:	46bd      	mov	sp, r7
  403f66:	bd80      	pop	{r7, pc}
  403f68:	00030d40 	.word	0x00030d40
  403f6c:	2000ae20 	.word	0x2000ae20
  403f70:	004058b9 	.word	0x004058b9
  403f74:	004058fd 	.word	0x004058fd

00403f78 <sdio_cmd52>:
 *
 * \return true if success, otherwise false
 */
static bool sdio_cmd52(uint8_t rw_flag, uint8_t func_nb,
		uint32_t reg_addr, uint8_t rd_after_wr, uint8_t *io_data)
{
  403f78:	b580      	push	{r7, lr}
  403f7a:	b082      	sub	sp, #8
  403f7c:	af00      	add	r7, sp, #0
  403f7e:	603a      	str	r2, [r7, #0]
  403f80:	461a      	mov	r2, r3
  403f82:	4603      	mov	r3, r0
  403f84:	71fb      	strb	r3, [r7, #7]
  403f86:	460b      	mov	r3, r1
  403f88:	71bb      	strb	r3, [r7, #6]
  403f8a:	4613      	mov	r3, r2
  403f8c:	717b      	strb	r3, [r7, #5]
	Assert(io_data != NULL);
	if (!driver_send_cmd(SDIO_CMD52_IO_RW_DIRECT,
		((uint32_t)*io_data << SDIO_CMD52_WR_DATA)
  403f8e:	693b      	ldr	r3, [r7, #16]
  403f90:	781b      	ldrb	r3, [r3, #0]
  403f92:	461a      	mov	r2, r3
		| ((uint32_t)rw_flag << SDIO_CMD52_RW_FLAG)
  403f94:	79fb      	ldrb	r3, [r7, #7]
  403f96:	07db      	lsls	r3, r3, #31
  403f98:	431a      	orrs	r2, r3
		| ((uint32_t)func_nb << SDIO_CMD52_FUNCTION_NUM)
  403f9a:	79bb      	ldrb	r3, [r7, #6]
  403f9c:	071b      	lsls	r3, r3, #28
  403f9e:	431a      	orrs	r2, r3
		| ((uint32_t)rd_after_wr << SDIO_CMD52_RAW_FLAG)
  403fa0:	797b      	ldrb	r3, [r7, #5]
  403fa2:	06db      	lsls	r3, r3, #27
  403fa4:	431a      	orrs	r2, r3
		| ((uint32_t)reg_addr << SDIO_CMD52_REG_ADRR))) {
  403fa6:	683b      	ldr	r3, [r7, #0]
  403fa8:	025b      	lsls	r3, r3, #9
	if (!driver_send_cmd(SDIO_CMD52_IO_RW_DIRECT,
  403faa:	4313      	orrs	r3, r2
  403fac:	4619      	mov	r1, r3
  403fae:	f241 3034 	movw	r0, #4916	; 0x1334
  403fb2:	4b0a      	ldr	r3, [pc, #40]	; (403fdc <sdio_cmd52+0x64>)
  403fb4:	4798      	blx	r3
  403fb6:	4603      	mov	r3, r0
  403fb8:	f083 0301 	eor.w	r3, r3, #1
  403fbc:	b2db      	uxtb	r3, r3
  403fbe:	2b00      	cmp	r3, #0
  403fc0:	d001      	beq.n	403fc6 <sdio_cmd52+0x4e>
		return false;
  403fc2:	2300      	movs	r3, #0
  403fc4:	e006      	b.n	403fd4 <sdio_cmd52+0x5c>
	}
	*io_data = driver_get_response() & 0xFF;
  403fc6:	4b06      	ldr	r3, [pc, #24]	; (403fe0 <sdio_cmd52+0x68>)
  403fc8:	4798      	blx	r3
  403fca:	4603      	mov	r3, r0
  403fcc:	b2da      	uxtb	r2, r3
  403fce:	693b      	ldr	r3, [r7, #16]
  403fd0:	701a      	strb	r2, [r3, #0]
	return true;
  403fd2:	2301      	movs	r3, #1
}
  403fd4:	4618      	mov	r0, r3
  403fd6:	3708      	adds	r7, #8
  403fd8:	46bd      	mov	sp, r7
  403fda:	bd80      	pop	{r7, pc}
  403fdc:	004058b9 	.word	0x004058b9
  403fe0:	004058fd 	.word	0x004058fd

00403fe4 <sd_acmd6>:
 * \brief ACMD6 - Define the data bus width to 4 bits bus
 *
 * \return true if success, otherwise false
 */
static bool sd_acmd6(void)
{
  403fe4:	b580      	push	{r7, lr}
  403fe6:	af00      	add	r7, sp, #0
	// CMD55 - Indicate to the card that the next command is an
	// application specific command rather than a standard command.
	if (!driver_send_cmd(SDMMC_CMD55_APP_CMD, (uint32_t)sd_mmc_card->rca << 16)) {
  403fe8:	4b12      	ldr	r3, [pc, #72]	; (404034 <sd_acmd6+0x50>)
  403fea:	681b      	ldr	r3, [r3, #0]
  403fec:	891b      	ldrh	r3, [r3, #8]
  403fee:	041b      	lsls	r3, r3, #16
  403ff0:	4619      	mov	r1, r3
  403ff2:	f241 1037 	movw	r0, #4407	; 0x1137
  403ff6:	4b10      	ldr	r3, [pc, #64]	; (404038 <sd_acmd6+0x54>)
  403ff8:	4798      	blx	r3
  403ffa:	4603      	mov	r3, r0
  403ffc:	f083 0301 	eor.w	r3, r3, #1
  404000:	b2db      	uxtb	r3, r3
  404002:	2b00      	cmp	r3, #0
  404004:	d001      	beq.n	40400a <sd_acmd6+0x26>
		return false;
  404006:	2300      	movs	r3, #0
  404008:	e011      	b.n	40402e <sd_acmd6+0x4a>
	}
	// 10b = 4 bits bus
	if (!driver_send_cmd(SD_ACMD6_SET_BUS_WIDTH, 0x2)) {
  40400a:	2102      	movs	r1, #2
  40400c:	f241 1006 	movw	r0, #4358	; 0x1106
  404010:	4b09      	ldr	r3, [pc, #36]	; (404038 <sd_acmd6+0x54>)
  404012:	4798      	blx	r3
  404014:	4603      	mov	r3, r0
  404016:	f083 0301 	eor.w	r3, r3, #1
  40401a:	b2db      	uxtb	r3, r3
  40401c:	2b00      	cmp	r3, #0
  40401e:	d001      	beq.n	404024 <sd_acmd6+0x40>
		return false;
  404020:	2300      	movs	r3, #0
  404022:	e004      	b.n	40402e <sd_acmd6+0x4a>
	}
	sd_mmc_card->bus_width = 4;
  404024:	4b03      	ldr	r3, [pc, #12]	; (404034 <sd_acmd6+0x50>)
  404026:	681b      	ldr	r3, [r3, #0]
  404028:	2204      	movs	r2, #4
  40402a:	735a      	strb	r2, [r3, #13]
	sd_mmc_debug("%d-bit bus width enabled.\n\r", (int)sd_mmc_card->bus_width);
	return true;
  40402c:	2301      	movs	r3, #1
}
  40402e:	4618      	mov	r0, r3
  404030:	bd80      	pop	{r7, pc}
  404032:	bf00      	nop
  404034:	2000ae20 	.word	0x2000ae20
  404038:	004058b9 	.word	0x004058b9

0040403c <sd_acmd51>:
 *
 *
 * \return true if success, otherwise false
 */
static bool sd_acmd51(void)
{
  40403c:	b590      	push	{r4, r7, lr}
  40403e:	b085      	sub	sp, #20
  404040:	af02      	add	r7, sp, #8
	uint8_t scr[SD_SCR_REG_BSIZE];

	// CMD55 - Indicate to the card that the next command is an
	// application specific command rather than a standard command.
	if (!driver_send_cmd(SDMMC_CMD55_APP_CMD, (uint32_t)sd_mmc_card->rca << 16)) {
  404042:	4b36      	ldr	r3, [pc, #216]	; (40411c <sd_acmd51+0xe0>)
  404044:	681b      	ldr	r3, [r3, #0]
  404046:	891b      	ldrh	r3, [r3, #8]
  404048:	041b      	lsls	r3, r3, #16
  40404a:	4619      	mov	r1, r3
  40404c:	f241 1037 	movw	r0, #4407	; 0x1137
  404050:	4b33      	ldr	r3, [pc, #204]	; (404120 <sd_acmd51+0xe4>)
  404052:	4798      	blx	r3
  404054:	4603      	mov	r3, r0
  404056:	f083 0301 	eor.w	r3, r3, #1
  40405a:	b2db      	uxtb	r3, r3
  40405c:	2b00      	cmp	r3, #0
  40405e:	d001      	beq.n	404064 <sd_acmd51+0x28>
		return false;
  404060:	2300      	movs	r3, #0
  404062:	e057      	b.n	404114 <sd_acmd51+0xd8>
	}
	if (!driver_adtc_start(SD_ACMD51_SEND_SCR, 0,
  404064:	2301      	movs	r3, #1
  404066:	9300      	str	r3, [sp, #0]
  404068:	2301      	movs	r3, #1
  40406a:	2208      	movs	r2, #8
  40406c:	2100      	movs	r1, #0
  40406e:	482d      	ldr	r0, [pc, #180]	; (404124 <sd_acmd51+0xe8>)
  404070:	4c2d      	ldr	r4, [pc, #180]	; (404128 <sd_acmd51+0xec>)
  404072:	47a0      	blx	r4
  404074:	4603      	mov	r3, r0
  404076:	f083 0301 	eor.w	r3, r3, #1
  40407a:	b2db      	uxtb	r3, r3
  40407c:	2b00      	cmp	r3, #0
  40407e:	d001      	beq.n	404084 <sd_acmd51+0x48>
			SD_SCR_REG_BSIZE, 1, true)) {
		return false;
  404080:	2300      	movs	r3, #0
  404082:	e047      	b.n	404114 <sd_acmd51+0xd8>
	}
	if (!driver_start_read_blocks(scr, 1)) {
  404084:	463b      	mov	r3, r7
  404086:	2101      	movs	r1, #1
  404088:	4618      	mov	r0, r3
  40408a:	4b28      	ldr	r3, [pc, #160]	; (40412c <sd_acmd51+0xf0>)
  40408c:	4798      	blx	r3
  40408e:	4603      	mov	r3, r0
  404090:	f083 0301 	eor.w	r3, r3, #1
  404094:	b2db      	uxtb	r3, r3
  404096:	2b00      	cmp	r3, #0
  404098:	d001      	beq.n	40409e <sd_acmd51+0x62>
		return false;
  40409a:	2300      	movs	r3, #0
  40409c:	e03a      	b.n	404114 <sd_acmd51+0xd8>
	}
	if (!driver_wait_end_of_read_blocks()) {
  40409e:	4b24      	ldr	r3, [pc, #144]	; (404130 <sd_acmd51+0xf4>)
  4040a0:	4798      	blx	r3
  4040a2:	4603      	mov	r3, r0
  4040a4:	f083 0301 	eor.w	r3, r3, #1
  4040a8:	b2db      	uxtb	r3, r3
  4040aa:	2b00      	cmp	r3, #0
  4040ac:	d001      	beq.n	4040b2 <sd_acmd51+0x76>
		return false;
  4040ae:	2300      	movs	r3, #0
  4040b0:	e030      	b.n	404114 <sd_acmd51+0xd8>
	}

	// Get SD Memory Card - Spec. Version
	switch (SD_SCR_SD_SPEC(scr)) {
  4040b2:	4638      	mov	r0, r7
  4040b4:	2304      	movs	r3, #4
  4040b6:	2238      	movs	r2, #56	; 0x38
  4040b8:	2140      	movs	r1, #64	; 0x40
  4040ba:	4c1e      	ldr	r4, [pc, #120]	; (404134 <sd_acmd51+0xf8>)
  4040bc:	47a0      	blx	r4
  4040be:	4603      	mov	r3, r0
  4040c0:	2b01      	cmp	r3, #1
  4040c2:	d009      	beq.n	4040d8 <sd_acmd51+0x9c>
  4040c4:	2b01      	cmp	r3, #1
  4040c6:	d302      	bcc.n	4040ce <sd_acmd51+0x92>
  4040c8:	2b02      	cmp	r3, #2
  4040ca:	d00a      	beq.n	4040e2 <sd_acmd51+0xa6>
  4040cc:	e01c      	b.n	404108 <sd_acmd51+0xcc>
	case SD_SCR_SD_SPEC_1_0_01:
		sd_mmc_card->version = CARD_VER_SD_1_0;
  4040ce:	4b13      	ldr	r3, [pc, #76]	; (40411c <sd_acmd51+0xe0>)
  4040d0:	681b      	ldr	r3, [r3, #0]
  4040d2:	2210      	movs	r2, #16
  4040d4:	731a      	strb	r2, [r3, #12]
		break;
  4040d6:	e01c      	b.n	404112 <sd_acmd51+0xd6>

	case SD_SCR_SD_SPEC_1_10:
		sd_mmc_card->version = CARD_VER_SD_1_10;
  4040d8:	4b10      	ldr	r3, [pc, #64]	; (40411c <sd_acmd51+0xe0>)
  4040da:	681b      	ldr	r3, [r3, #0]
  4040dc:	221a      	movs	r2, #26
  4040de:	731a      	strb	r2, [r3, #12]
		break;
  4040e0:	e017      	b.n	404112 <sd_acmd51+0xd6>

	case SD_SCR_SD_SPEC_2_00:
		if (SD_SCR_SD_SPEC3(scr) == SD_SCR_SD_SPEC_3_00) {
  4040e2:	4638      	mov	r0, r7
  4040e4:	2301      	movs	r3, #1
  4040e6:	222f      	movs	r2, #47	; 0x2f
  4040e8:	2140      	movs	r1, #64	; 0x40
  4040ea:	4c12      	ldr	r4, [pc, #72]	; (404134 <sd_acmd51+0xf8>)
  4040ec:	47a0      	blx	r4
  4040ee:	4603      	mov	r3, r0
  4040f0:	2b01      	cmp	r3, #1
  4040f2:	d104      	bne.n	4040fe <sd_acmd51+0xc2>
			sd_mmc_card->version = CARD_VER_SD_3_0;
  4040f4:	4b09      	ldr	r3, [pc, #36]	; (40411c <sd_acmd51+0xe0>)
  4040f6:	681b      	ldr	r3, [r3, #0]
  4040f8:	2230      	movs	r2, #48	; 0x30
  4040fa:	731a      	strb	r2, [r3, #12]
		} else {
			sd_mmc_card->version = CARD_VER_SD_2_0;
		}
		break;
  4040fc:	e009      	b.n	404112 <sd_acmd51+0xd6>
			sd_mmc_card->version = CARD_VER_SD_2_0;
  4040fe:	4b07      	ldr	r3, [pc, #28]	; (40411c <sd_acmd51+0xe0>)
  404100:	681b      	ldr	r3, [r3, #0]
  404102:	2220      	movs	r2, #32
  404104:	731a      	strb	r2, [r3, #12]
		break;
  404106:	e004      	b.n	404112 <sd_acmd51+0xd6>

	default:
		sd_mmc_card->version = CARD_VER_SD_1_0;
  404108:	4b04      	ldr	r3, [pc, #16]	; (40411c <sd_acmd51+0xe0>)
  40410a:	681b      	ldr	r3, [r3, #0]
  40410c:	2210      	movs	r2, #16
  40410e:	731a      	strb	r2, [r3, #12]
		break;
  404110:	bf00      	nop
	}
	return true;
  404112:	2301      	movs	r3, #1
}
  404114:	4618      	mov	r0, r3
  404116:	370c      	adds	r7, #12
  404118:	46bd      	mov	sp, r7
  40411a:	bd90      	pop	{r4, r7, pc}
  40411c:	2000ae20 	.word	0x2000ae20
  404120:	004058b9 	.word	0x004058b9
  404124:	00081133 	.word	0x00081133
  404128:	00405985 	.word	0x00405985
  40412c:	00405b49 	.word	0x00405b49
  404130:	00405be9 	.word	0x00405be9
  404134:	00403465 	.word	0x00403465

00404138 <sd_mmc_select_slot>:
 * \retval SD_MMC_ERR_UNUSABLE Unusable card
 * \retval SD_MMC_INIT_ONGOING Card initialization requested
 * \retval SD_MMC_OK           Card present
 */
static sd_mmc_err_t sd_mmc_select_slot(uint8_t slot)
{
  404138:	b580      	push	{r7, lr}
  40413a:	b082      	sub	sp, #8
  40413c:	af00      	add	r7, sp, #0
  40413e:	4603      	mov	r3, r0
  404140:	71fb      	strb	r3, [r7, #7]
	if (slot >= SD_MMC_MEM_CNT) {
  404142:	79fb      	ldrb	r3, [r7, #7]
  404144:	2b00      	cmp	r3, #0
  404146:	d001      	beq.n	40414c <sd_mmc_select_slot+0x14>
		return SD_MMC_ERR_SLOT;
  404148:	2304      	movs	r3, #4
  40414a:	e040      	b.n	4041ce <sd_mmc_select_slot+0x96>
	if (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_UNUSABLE) {
		return SD_MMC_ERR_UNUSABLE;
	}
#else
	// No pin card detection, then always try to install it
	if ((sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_NO_CARD)
  40414c:	79fb      	ldrb	r3, [r7, #7]
  40414e:	4a22      	ldr	r2, [pc, #136]	; (4041d8 <sd_mmc_select_slot+0xa0>)
  404150:	015b      	lsls	r3, r3, #5
  404152:	4413      	add	r3, r2
  404154:	330a      	adds	r3, #10
  404156:	781b      	ldrb	r3, [r3, #0]
  404158:	2b04      	cmp	r3, #4
  40415a:	d007      	beq.n	40416c <sd_mmc_select_slot+0x34>
			|| (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_UNUSABLE)) {
  40415c:	79fb      	ldrb	r3, [r7, #7]
  40415e:	4a1e      	ldr	r2, [pc, #120]	; (4041d8 <sd_mmc_select_slot+0xa0>)
  404160:	015b      	lsls	r3, r3, #5
  404162:	4413      	add	r3, r2
  404164:	330a      	adds	r3, #10
  404166:	781b      	ldrb	r3, [r3, #0]
  404168:	2b03      	cmp	r3, #3
  40416a:	d11a      	bne.n	4041a2 <sd_mmc_select_slot+0x6a>
		// Card is not initialized
		sd_mmc_cards[slot].state = SD_MMC_CARD_STATE_INIT;
  40416c:	79fb      	ldrb	r3, [r7, #7]
  40416e:	4a1a      	ldr	r2, [pc, #104]	; (4041d8 <sd_mmc_select_slot+0xa0>)
  404170:	015b      	lsls	r3, r3, #5
  404172:	4413      	add	r3, r2
  404174:	330a      	adds	r3, #10
  404176:	2202      	movs	r2, #2
  404178:	701a      	strb	r2, [r3, #0]
		// Set 1-bit bus width and low clock for initialization
		sd_mmc_cards[slot].clock = SDMMC_CLOCK_INIT;
  40417a:	79fb      	ldrb	r3, [r7, #7]
  40417c:	4a16      	ldr	r2, [pc, #88]	; (4041d8 <sd_mmc_select_slot+0xa0>)
  40417e:	015b      	lsls	r3, r3, #5
  404180:	4413      	add	r3, r2
  404182:	4a16      	ldr	r2, [pc, #88]	; (4041dc <sd_mmc_select_slot+0xa4>)
  404184:	601a      	str	r2, [r3, #0]
		sd_mmc_cards[slot].bus_width = 1;
  404186:	79fb      	ldrb	r3, [r7, #7]
  404188:	4a13      	ldr	r2, [pc, #76]	; (4041d8 <sd_mmc_select_slot+0xa0>)
  40418a:	015b      	lsls	r3, r3, #5
  40418c:	4413      	add	r3, r2
  40418e:	330d      	adds	r3, #13
  404190:	2201      	movs	r2, #1
  404192:	701a      	strb	r2, [r3, #0]
		sd_mmc_cards[slot].high_speed = 0;
  404194:	79fb      	ldrb	r3, [r7, #7]
  404196:	4a10      	ldr	r2, [pc, #64]	; (4041d8 <sd_mmc_select_slot+0xa0>)
  404198:	015b      	lsls	r3, r3, #5
  40419a:	4413      	add	r3, r2
  40419c:	331e      	adds	r3, #30
  40419e:	2200      	movs	r2, #0
  4041a0:	701a      	strb	r2, [r3, #0]
	}
#endif

	// Initialize interface
	sd_mmc_slot_sel = slot;
  4041a2:	4a0f      	ldr	r2, [pc, #60]	; (4041e0 <sd_mmc_select_slot+0xa8>)
  4041a4:	79fb      	ldrb	r3, [r7, #7]
  4041a6:	7013      	strb	r3, [r2, #0]
	sd_mmc_card = &sd_mmc_cards[slot];
  4041a8:	79fb      	ldrb	r3, [r7, #7]
  4041aa:	015b      	lsls	r3, r3, #5
  4041ac:	4a0a      	ldr	r2, [pc, #40]	; (4041d8 <sd_mmc_select_slot+0xa0>)
  4041ae:	4413      	add	r3, r2
  4041b0:	4a0c      	ldr	r2, [pc, #48]	; (4041e4 <sd_mmc_select_slot+0xac>)
  4041b2:	6013      	str	r3, [r2, #0]
	sd_mmc_configure_slot();
  4041b4:	4b0c      	ldr	r3, [pc, #48]	; (4041e8 <sd_mmc_select_slot+0xb0>)
  4041b6:	4798      	blx	r3
	return (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_INIT) ?
  4041b8:	79fb      	ldrb	r3, [r7, #7]
  4041ba:	4a07      	ldr	r2, [pc, #28]	; (4041d8 <sd_mmc_select_slot+0xa0>)
  4041bc:	015b      	lsls	r3, r3, #5
  4041be:	4413      	add	r3, r2
  4041c0:	330a      	adds	r3, #10
  4041c2:	781b      	ldrb	r3, [r3, #0]
			SD_MMC_INIT_ONGOING : SD_MMC_OK;
  4041c4:	2b02      	cmp	r3, #2
  4041c6:	bf0c      	ite	eq
  4041c8:	2301      	moveq	r3, #1
  4041ca:	2300      	movne	r3, #0
  4041cc:	b2db      	uxtb	r3, r3
}
  4041ce:	4618      	mov	r0, r3
  4041d0:	3708      	adds	r7, #8
  4041d2:	46bd      	mov	sp, r7
  4041d4:	bd80      	pop	{r7, pc}
  4041d6:	bf00      	nop
  4041d8:	2000adfc 	.word	0x2000adfc
  4041dc:	00061a80 	.word	0x00061a80
  4041e0:	2000ae1c 	.word	0x2000ae1c
  4041e4:	2000ae20 	.word	0x2000ae20
  4041e8:	004041ed 	.word	0x004041ed

004041ec <sd_mmc_configure_slot>:

/**
 * \brief Configures the driver with the selected card configuration
 */
static void sd_mmc_configure_slot(void)
{
  4041ec:	b598      	push	{r3, r4, r7, lr}
  4041ee:	af00      	add	r7, sp, #0
	driver_select_device(sd_mmc_slot_sel, sd_mmc_card->clock,
  4041f0:	4b09      	ldr	r3, [pc, #36]	; (404218 <sd_mmc_configure_slot+0x2c>)
  4041f2:	7818      	ldrb	r0, [r3, #0]
  4041f4:	4b09      	ldr	r3, [pc, #36]	; (40421c <sd_mmc_configure_slot+0x30>)
  4041f6:	681b      	ldr	r3, [r3, #0]
  4041f8:	6819      	ldr	r1, [r3, #0]
			sd_mmc_card->bus_width, sd_mmc_card->high_speed);
  4041fa:	4b08      	ldr	r3, [pc, #32]	; (40421c <sd_mmc_configure_slot+0x30>)
  4041fc:	681b      	ldr	r3, [r3, #0]
	driver_select_device(sd_mmc_slot_sel, sd_mmc_card->clock,
  4041fe:	7b5a      	ldrb	r2, [r3, #13]
			sd_mmc_card->bus_width, sd_mmc_card->high_speed);
  404200:	4b06      	ldr	r3, [pc, #24]	; (40421c <sd_mmc_configure_slot+0x30>)
  404202:	681b      	ldr	r3, [r3, #0]
  404204:	7f9b      	ldrb	r3, [r3, #30]
	driver_select_device(sd_mmc_slot_sel, sd_mmc_card->clock,
  404206:	2b00      	cmp	r3, #0
  404208:	bf14      	ite	ne
  40420a:	2301      	movne	r3, #1
  40420c:	2300      	moveq	r3, #0
  40420e:	b2db      	uxtb	r3, r3
  404210:	4c03      	ldr	r4, [pc, #12]	; (404220 <sd_mmc_configure_slot+0x34>)
  404212:	47a0      	blx	r4
}
  404214:	bf00      	nop
  404216:	bd98      	pop	{r3, r4, r7, pc}
  404218:	2000ae1c 	.word	0x2000ae1c
  40421c:	2000ae20 	.word	0x2000ae20
  404220:	004057cd 	.word	0x004057cd

00404224 <sd_mmc_deselect_slot>:

/**
 * \brief Deselect the current card slot
 */
static void sd_mmc_deselect_slot(void)
{
  404224:	b580      	push	{r7, lr}
  404226:	af00      	add	r7, sp, #0
	if (sd_mmc_slot_sel < SD_MMC_MEM_CNT) {
  404228:	4b05      	ldr	r3, [pc, #20]	; (404240 <sd_mmc_deselect_slot+0x1c>)
  40422a:	781b      	ldrb	r3, [r3, #0]
  40422c:	2b00      	cmp	r3, #0
  40422e:	d104      	bne.n	40423a <sd_mmc_deselect_slot+0x16>
		driver_deselect_device(sd_mmc_slot_sel);
  404230:	4b03      	ldr	r3, [pc, #12]	; (404240 <sd_mmc_deselect_slot+0x1c>)
  404232:	781b      	ldrb	r3, [r3, #0]
  404234:	4618      	mov	r0, r3
  404236:	4b03      	ldr	r3, [pc, #12]	; (404244 <sd_mmc_deselect_slot+0x20>)
  404238:	4798      	blx	r3
	}
}
  40423a:	bf00      	nop
  40423c:	bd80      	pop	{r7, pc}
  40423e:	bf00      	nop
  404240:	2000ae1c 	.word	0x2000ae1c
  404244:	00405865 	.word	0x00405865

00404248 <sd_mmc_mci_card_init>:
 * At last, it will automaticly enable maximum bus width and transfer speed.
 *
 * \return true if success, otherwise false
 */
static bool sd_mmc_mci_card_init(void)
{
  404248:	b590      	push	{r4, r7, lr}
  40424a:	b085      	sub	sp, #20
  40424c:	af02      	add	r7, sp, #8
	uint8_t v2 = 0;
  40424e:	2300      	movs	r3, #0
  404250:	71fb      	strb	r3, [r7, #7]
#ifdef SDIO_SUPPORT_ENABLE
	uint8_t data = 0x08;
  404252:	2308      	movs	r3, #8
  404254:	71bb      	strb	r3, [r7, #6]
#endif

	// In first, try to install SD/SDIO card
	sd_mmc_card->type = CARD_TYPE_SD;
  404256:	4b9a      	ldr	r3, [pc, #616]	; (4044c0 <sd_mmc_mci_card_init+0x278>)
  404258:	681b      	ldr	r3, [r3, #0]
  40425a:	2201      	movs	r2, #1
  40425c:	72da      	strb	r2, [r3, #11]
	sd_mmc_card->version = CARD_VER_UNKNOWN;
  40425e:	4b98      	ldr	r3, [pc, #608]	; (4044c0 <sd_mmc_mci_card_init+0x278>)
  404260:	681b      	ldr	r3, [r3, #0]
  404262:	2200      	movs	r2, #0
  404264:	731a      	strb	r2, [r3, #12]
	sd_mmc_card->rca = 0;
  404266:	4b96      	ldr	r3, [pc, #600]	; (4044c0 <sd_mmc_mci_card_init+0x278>)
  404268:	681b      	ldr	r3, [r3, #0]
  40426a:	2200      	movs	r2, #0
  40426c:	811a      	strh	r2, [r3, #8]
	sd_mmc_debug("Start SD card install\n\r");

	// Card need of 74 cycles clock minimum to start
	driver_send_clock();
  40426e:	4b95      	ldr	r3, [pc, #596]	; (4044c4 <sd_mmc_mci_card_init+0x27c>)
  404270:	4798      	blx	r3

#ifdef SDIO_SUPPORT_ENABLE
	/* CMD52 Reset SDIO */
	sdio_cmd52(SDIO_CMD52_WRITE_FLAG, SDIO_CIA,SDIO_CCCR_IOA, 0, &data);
  404272:	1dbb      	adds	r3, r7, #6
  404274:	9300      	str	r3, [sp, #0]
  404276:	2300      	movs	r3, #0
  404278:	2206      	movs	r2, #6
  40427a:	2100      	movs	r1, #0
  40427c:	2001      	movs	r0, #1
  40427e:	4c92      	ldr	r4, [pc, #584]	; (4044c8 <sd_mmc_mci_card_init+0x280>)
  404280:	47a0      	blx	r4
#endif

	// CMD0 - Reset all cards to idle state.
	if (!driver_send_cmd(SDMMC_MCI_CMD0_GO_IDLE_STATE, 0)) {
  404282:	2100      	movs	r1, #0
  404284:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  404288:	4b90      	ldr	r3, [pc, #576]	; (4044cc <sd_mmc_mci_card_init+0x284>)
  40428a:	4798      	blx	r3
  40428c:	4603      	mov	r3, r0
  40428e:	f083 0301 	eor.w	r3, r3, #1
  404292:	b2db      	uxtb	r3, r3
  404294:	2b00      	cmp	r3, #0
  404296:	d001      	beq.n	40429c <sd_mmc_mci_card_init+0x54>
		return false;
  404298:	2300      	movs	r3, #0
  40429a:	e10d      	b.n	4044b8 <sd_mmc_mci_card_init+0x270>
	}
	if (!sd_cmd8(&v2)) {
  40429c:	1dfb      	adds	r3, r7, #7
  40429e:	4618      	mov	r0, r3
  4042a0:	4b8b      	ldr	r3, [pc, #556]	; (4044d0 <sd_mmc_mci_card_init+0x288>)
  4042a2:	4798      	blx	r3
  4042a4:	4603      	mov	r3, r0
  4042a6:	f083 0301 	eor.w	r3, r3, #1
  4042aa:	b2db      	uxtb	r3, r3
  4042ac:	2b00      	cmp	r3, #0
  4042ae:	d001      	beq.n	4042b4 <sd_mmc_mci_card_init+0x6c>
		return false;
  4042b0:	2300      	movs	r3, #0
  4042b2:	e101      	b.n	4044b8 <sd_mmc_mci_card_init+0x270>
	}
	// Try to get the SDIO card's operating condition
	if (!sdio_op_cond()) {
  4042b4:	4b87      	ldr	r3, [pc, #540]	; (4044d4 <sd_mmc_mci_card_init+0x28c>)
  4042b6:	4798      	blx	r3
  4042b8:	4603      	mov	r3, r0
  4042ba:	f083 0301 	eor.w	r3, r3, #1
  4042be:	b2db      	uxtb	r3, r3
  4042c0:	2b00      	cmp	r3, #0
  4042c2:	d001      	beq.n	4042c8 <sd_mmc_mci_card_init+0x80>
		return false;
  4042c4:	2300      	movs	r3, #0
  4042c6:	e0f7      	b.n	4044b8 <sd_mmc_mci_card_init+0x270>
	}

	if (sd_mmc_card->type & CARD_TYPE_SD) {
  4042c8:	4b7d      	ldr	r3, [pc, #500]	; (4044c0 <sd_mmc_mci_card_init+0x278>)
  4042ca:	681b      	ldr	r3, [r3, #0]
  4042cc:	7adb      	ldrb	r3, [r3, #11]
  4042ce:	f003 0301 	and.w	r3, r3, #1
  4042d2:	2b00      	cmp	r3, #0
  4042d4:	d011      	beq.n	4042fa <sd_mmc_mci_card_init+0xb2>
		// Try to get the SD card's operating condition
		if (!sd_mci_op_cond(v2)) {
  4042d6:	79fb      	ldrb	r3, [r7, #7]
  4042d8:	4618      	mov	r0, r3
  4042da:	4b7f      	ldr	r3, [pc, #508]	; (4044d8 <sd_mmc_mci_card_init+0x290>)
  4042dc:	4798      	blx	r3
  4042de:	4603      	mov	r3, r0
  4042e0:	f083 0301 	eor.w	r3, r3, #1
  4042e4:	b2db      	uxtb	r3, r3
  4042e6:	2b00      	cmp	r3, #0
  4042e8:	d007      	beq.n	4042fa <sd_mmc_mci_card_init+0xb2>
			// It is not a SD card
			sd_mmc_debug("Start MMC Install\n\r");
			sd_mmc_card->type = CARD_TYPE_MMC;
  4042ea:	4b75      	ldr	r3, [pc, #468]	; (4044c0 <sd_mmc_mci_card_init+0x278>)
  4042ec:	681b      	ldr	r3, [r3, #0]
  4042ee:	2202      	movs	r2, #2
  4042f0:	72da      	strb	r2, [r3, #11]
			return sd_mmc_mci_install_mmc();
  4042f2:	4b7a      	ldr	r3, [pc, #488]	; (4044dc <sd_mmc_mci_card_init+0x294>)
  4042f4:	4798      	blx	r3
  4042f6:	4603      	mov	r3, r0
  4042f8:	e0de      	b.n	4044b8 <sd_mmc_mci_card_init+0x270>
		}
	}

	if (sd_mmc_card->type & CARD_TYPE_SD) {
  4042fa:	4b71      	ldr	r3, [pc, #452]	; (4044c0 <sd_mmc_mci_card_init+0x278>)
  4042fc:	681b      	ldr	r3, [r3, #0]
  4042fe:	7adb      	ldrb	r3, [r3, #11]
  404300:	f003 0301 	and.w	r3, r3, #1
  404304:	2b00      	cmp	r3, #0
  404306:	d00c      	beq.n	404322 <sd_mmc_mci_card_init+0xda>
		// SD MEMORY, Put the Card in Identify Mode
		// Note: The CID is not used in this stack
		if (!driver_send_cmd(SDMMC_CMD2_ALL_SEND_CID, 0)) {
  404308:	2100      	movs	r1, #0
  40430a:	f645 3002 	movw	r0, #23298	; 0x5b02
  40430e:	4b6f      	ldr	r3, [pc, #444]	; (4044cc <sd_mmc_mci_card_init+0x284>)
  404310:	4798      	blx	r3
  404312:	4603      	mov	r3, r0
  404314:	f083 0301 	eor.w	r3, r3, #1
  404318:	b2db      	uxtb	r3, r3
  40431a:	2b00      	cmp	r3, #0
  40431c:	d001      	beq.n	404322 <sd_mmc_mci_card_init+0xda>
			return false;
  40431e:	2300      	movs	r3, #0
  404320:	e0ca      	b.n	4044b8 <sd_mmc_mci_card_init+0x270>
		}
	}
	// Ask the card to publish a new relative address (RCA).
	if (!driver_send_cmd(SD_CMD3_SEND_RELATIVE_ADDR, 0)) {
  404322:	2100      	movs	r1, #0
  404324:	f245 1003 	movw	r0, #20739	; 0x5103
  404328:	4b68      	ldr	r3, [pc, #416]	; (4044cc <sd_mmc_mci_card_init+0x284>)
  40432a:	4798      	blx	r3
  40432c:	4603      	mov	r3, r0
  40432e:	f083 0301 	eor.w	r3, r3, #1
  404332:	b2db      	uxtb	r3, r3
  404334:	2b00      	cmp	r3, #0
  404336:	d001      	beq.n	40433c <sd_mmc_mci_card_init+0xf4>
		return false;
  404338:	2300      	movs	r3, #0
  40433a:	e0bd      	b.n	4044b8 <sd_mmc_mci_card_init+0x270>
	}
	sd_mmc_card->rca = (driver_get_response() >> 16) & 0xFFFF;
  40433c:	4b60      	ldr	r3, [pc, #384]	; (4044c0 <sd_mmc_mci_card_init+0x278>)
  40433e:	681c      	ldr	r4, [r3, #0]
  404340:	4b67      	ldr	r3, [pc, #412]	; (4044e0 <sd_mmc_mci_card_init+0x298>)
  404342:	4798      	blx	r3
  404344:	4603      	mov	r3, r0
  404346:	0c1b      	lsrs	r3, r3, #16
  404348:	b29b      	uxth	r3, r3
  40434a:	8123      	strh	r3, [r4, #8]

	// SD MEMORY, Get the Card-Specific Data
	if (sd_mmc_card->type & CARD_TYPE_SD) {
  40434c:	4b5c      	ldr	r3, [pc, #368]	; (4044c0 <sd_mmc_mci_card_init+0x278>)
  40434e:	681b      	ldr	r3, [r3, #0]
  404350:	7adb      	ldrb	r3, [r3, #11]
  404352:	f003 0301 	and.w	r3, r3, #1
  404356:	2b00      	cmp	r3, #0
  404358:	d00b      	beq.n	404372 <sd_mmc_mci_card_init+0x12a>
		if (!sd_mmc_cmd9_mci()) {
  40435a:	4b62      	ldr	r3, [pc, #392]	; (4044e4 <sd_mmc_mci_card_init+0x29c>)
  40435c:	4798      	blx	r3
  40435e:	4603      	mov	r3, r0
  404360:	f083 0301 	eor.w	r3, r3, #1
  404364:	b2db      	uxtb	r3, r3
  404366:	2b00      	cmp	r3, #0
  404368:	d001      	beq.n	40436e <sd_mmc_mci_card_init+0x126>
			return false;
  40436a:	2300      	movs	r3, #0
  40436c:	e0a4      	b.n	4044b8 <sd_mmc_mci_card_init+0x270>
		}
		sd_decode_csd();
  40436e:	4b5e      	ldr	r3, [pc, #376]	; (4044e8 <sd_mmc_mci_card_init+0x2a0>)
  404370:	4798      	blx	r3
	}
	// Select the and put it into Transfer Mode
	if (!driver_send_cmd(SDMMC_CMD7_SELECT_CARD_CMD,
			(uint32_t)sd_mmc_card->rca << 16)) {
  404372:	4b53      	ldr	r3, [pc, #332]	; (4044c0 <sd_mmc_mci_card_init+0x278>)
  404374:	681b      	ldr	r3, [r3, #0]
  404376:	891b      	ldrh	r3, [r3, #8]
	if (!driver_send_cmd(SDMMC_CMD7_SELECT_CARD_CMD,
  404378:	041b      	lsls	r3, r3, #16
  40437a:	4619      	mov	r1, r3
  40437c:	f243 1007 	movw	r0, #12551	; 0x3107
  404380:	4b52      	ldr	r3, [pc, #328]	; (4044cc <sd_mmc_mci_card_init+0x284>)
  404382:	4798      	blx	r3
  404384:	4603      	mov	r3, r0
  404386:	f083 0301 	eor.w	r3, r3, #1
  40438a:	b2db      	uxtb	r3, r3
  40438c:	2b00      	cmp	r3, #0
  40438e:	d001      	beq.n	404394 <sd_mmc_mci_card_init+0x14c>
		return false;
  404390:	2300      	movs	r3, #0
  404392:	e091      	b.n	4044b8 <sd_mmc_mci_card_init+0x270>
	}
	// SD MEMORY, Read the SCR to get card version
	if (sd_mmc_card->type & CARD_TYPE_SD) {
  404394:	4b4a      	ldr	r3, [pc, #296]	; (4044c0 <sd_mmc_mci_card_init+0x278>)
  404396:	681b      	ldr	r3, [r3, #0]
  404398:	7adb      	ldrb	r3, [r3, #11]
  40439a:	f003 0301 	and.w	r3, r3, #1
  40439e:	2b00      	cmp	r3, #0
  4043a0:	d009      	beq.n	4043b6 <sd_mmc_mci_card_init+0x16e>
		if (!sd_acmd51()) {
  4043a2:	4b52      	ldr	r3, [pc, #328]	; (4044ec <sd_mmc_mci_card_init+0x2a4>)
  4043a4:	4798      	blx	r3
  4043a6:	4603      	mov	r3, r0
  4043a8:	f083 0301 	eor.w	r3, r3, #1
  4043ac:	b2db      	uxtb	r3, r3
  4043ae:	2b00      	cmp	r3, #0
  4043b0:	d001      	beq.n	4043b6 <sd_mmc_mci_card_init+0x16e>
			return false;
  4043b2:	2300      	movs	r3, #0
  4043b4:	e080      	b.n	4044b8 <sd_mmc_mci_card_init+0x270>
		}
	}
	if (IS_SDIO()) {
  4043b6:	4b42      	ldr	r3, [pc, #264]	; (4044c0 <sd_mmc_mci_card_init+0x278>)
  4043b8:	681b      	ldr	r3, [r3, #0]
  4043ba:	7adb      	ldrb	r3, [r3, #11]
  4043bc:	f003 0304 	and.w	r3, r3, #4
  4043c0:	2b00      	cmp	r3, #0
  4043c2:	d009      	beq.n	4043d8 <sd_mmc_mci_card_init+0x190>
		if (!sdio_get_max_speed()) {
  4043c4:	4b4a      	ldr	r3, [pc, #296]	; (4044f0 <sd_mmc_mci_card_init+0x2a8>)
  4043c6:	4798      	blx	r3
  4043c8:	4603      	mov	r3, r0
  4043ca:	f083 0301 	eor.w	r3, r3, #1
  4043ce:	b2db      	uxtb	r3, r3
  4043d0:	2b00      	cmp	r3, #0
  4043d2:	d001      	beq.n	4043d8 <sd_mmc_mci_card_init+0x190>
			return false;
  4043d4:	2300      	movs	r3, #0
  4043d6:	e06f      	b.n	4044b8 <sd_mmc_mci_card_init+0x270>
		}
	}
	if ((4 <= driver_get_bus_width(sd_mmc_slot_sel))) {
  4043d8:	4b46      	ldr	r3, [pc, #280]	; (4044f4 <sd_mmc_mci_card_init+0x2ac>)
  4043da:	781b      	ldrb	r3, [r3, #0]
  4043dc:	4618      	mov	r0, r3
  4043de:	4b46      	ldr	r3, [pc, #280]	; (4044f8 <sd_mmc_mci_card_init+0x2b0>)
  4043e0:	4798      	blx	r3
  4043e2:	4603      	mov	r3, r0
  4043e4:	2b03      	cmp	r3, #3
  4043e6:	d923      	bls.n	404430 <sd_mmc_mci_card_init+0x1e8>
		// TRY to enable 4-bit mode
		if (IS_SDIO()) {
  4043e8:	4b35      	ldr	r3, [pc, #212]	; (4044c0 <sd_mmc_mci_card_init+0x278>)
  4043ea:	681b      	ldr	r3, [r3, #0]
  4043ec:	7adb      	ldrb	r3, [r3, #11]
  4043ee:	f003 0304 	and.w	r3, r3, #4
  4043f2:	2b00      	cmp	r3, #0
  4043f4:	d009      	beq.n	40440a <sd_mmc_mci_card_init+0x1c2>
			if (!sdio_cmd52_set_bus_width()) {
  4043f6:	4b41      	ldr	r3, [pc, #260]	; (4044fc <sd_mmc_mci_card_init+0x2b4>)
  4043f8:	4798      	blx	r3
  4043fa:	4603      	mov	r3, r0
  4043fc:	f083 0301 	eor.w	r3, r3, #1
  404400:	b2db      	uxtb	r3, r3
  404402:	2b00      	cmp	r3, #0
  404404:	d001      	beq.n	40440a <sd_mmc_mci_card_init+0x1c2>
				return false;
  404406:	2300      	movs	r3, #0
  404408:	e056      	b.n	4044b8 <sd_mmc_mci_card_init+0x270>
			}
		}
		if (sd_mmc_card->type & CARD_TYPE_SD) {
  40440a:	4b2d      	ldr	r3, [pc, #180]	; (4044c0 <sd_mmc_mci_card_init+0x278>)
  40440c:	681b      	ldr	r3, [r3, #0]
  40440e:	7adb      	ldrb	r3, [r3, #11]
  404410:	f003 0301 	and.w	r3, r3, #1
  404414:	2b00      	cmp	r3, #0
  404416:	d009      	beq.n	40442c <sd_mmc_mci_card_init+0x1e4>
			if (!sd_acmd6()) {
  404418:	4b39      	ldr	r3, [pc, #228]	; (404500 <sd_mmc_mci_card_init+0x2b8>)
  40441a:	4798      	blx	r3
  40441c:	4603      	mov	r3, r0
  40441e:	f083 0301 	eor.w	r3, r3, #1
  404422:	b2db      	uxtb	r3, r3
  404424:	2b00      	cmp	r3, #0
  404426:	d001      	beq.n	40442c <sd_mmc_mci_card_init+0x1e4>
				return false;
  404428:	2300      	movs	r3, #0
  40442a:	e045      	b.n	4044b8 <sd_mmc_mci_card_init+0x270>
			}
		}
		// Switch to selected bus mode
		sd_mmc_configure_slot();
  40442c:	4b35      	ldr	r3, [pc, #212]	; (404504 <sd_mmc_mci_card_init+0x2bc>)
  40442e:	4798      	blx	r3
	}
	if (driver_is_high_speed_capable()) {
  404430:	4b35      	ldr	r3, [pc, #212]	; (404508 <sd_mmc_mci_card_init+0x2c0>)
  404432:	4798      	blx	r3
  404434:	4603      	mov	r3, r0
  404436:	2b00      	cmp	r3, #0
  404438:	d028      	beq.n	40448c <sd_mmc_mci_card_init+0x244>
		// TRY to enable High-Speed Mode
		if (IS_SDIO()) {
  40443a:	4b21      	ldr	r3, [pc, #132]	; (4044c0 <sd_mmc_mci_card_init+0x278>)
  40443c:	681b      	ldr	r3, [r3, #0]
  40443e:	7adb      	ldrb	r3, [r3, #11]
  404440:	f003 0304 	and.w	r3, r3, #4
  404444:	2b00      	cmp	r3, #0
  404446:	d009      	beq.n	40445c <sd_mmc_mci_card_init+0x214>
			if (!sdio_cmd52_set_high_speed()) {
  404448:	4b30      	ldr	r3, [pc, #192]	; (40450c <sd_mmc_mci_card_init+0x2c4>)
  40444a:	4798      	blx	r3
  40444c:	4603      	mov	r3, r0
  40444e:	f083 0301 	eor.w	r3, r3, #1
  404452:	b2db      	uxtb	r3, r3
  404454:	2b00      	cmp	r3, #0
  404456:	d001      	beq.n	40445c <sd_mmc_mci_card_init+0x214>
				return false;
  404458:	2300      	movs	r3, #0
  40445a:	e02d      	b.n	4044b8 <sd_mmc_mci_card_init+0x270>
			}
		}
		if (sd_mmc_card->type & CARD_TYPE_SD) {
  40445c:	4b18      	ldr	r3, [pc, #96]	; (4044c0 <sd_mmc_mci_card_init+0x278>)
  40445e:	681b      	ldr	r3, [r3, #0]
  404460:	7adb      	ldrb	r3, [r3, #11]
  404462:	f003 0301 	and.w	r3, r3, #1
  404466:	2b00      	cmp	r3, #0
  404468:	d00e      	beq.n	404488 <sd_mmc_mci_card_init+0x240>
			if (sd_mmc_card->version > CARD_VER_SD_1_0) {
  40446a:	4b15      	ldr	r3, [pc, #84]	; (4044c0 <sd_mmc_mci_card_init+0x278>)
  40446c:	681b      	ldr	r3, [r3, #0]
  40446e:	7b1b      	ldrb	r3, [r3, #12]
  404470:	2b10      	cmp	r3, #16
  404472:	d909      	bls.n	404488 <sd_mmc_mci_card_init+0x240>
				if (!sd_cm6_set_high_speed()) {
  404474:	4b26      	ldr	r3, [pc, #152]	; (404510 <sd_mmc_mci_card_init+0x2c8>)
  404476:	4798      	blx	r3
  404478:	4603      	mov	r3, r0
  40447a:	f083 0301 	eor.w	r3, r3, #1
  40447e:	b2db      	uxtb	r3, r3
  404480:	2b00      	cmp	r3, #0
  404482:	d001      	beq.n	404488 <sd_mmc_mci_card_init+0x240>
					return false;
  404484:	2300      	movs	r3, #0
  404486:	e017      	b.n	4044b8 <sd_mmc_mci_card_init+0x270>
				}
			}
		}
		// Valid new configuration
		sd_mmc_configure_slot();
  404488:	4b1e      	ldr	r3, [pc, #120]	; (404504 <sd_mmc_mci_card_init+0x2bc>)
  40448a:	4798      	blx	r3
	}
	// SD MEMORY, Set default block size
	if (sd_mmc_card->type & CARD_TYPE_SD) {
  40448c:	4b0c      	ldr	r3, [pc, #48]	; (4044c0 <sd_mmc_mci_card_init+0x278>)
  40448e:	681b      	ldr	r3, [r3, #0]
  404490:	7adb      	ldrb	r3, [r3, #11]
  404492:	f003 0301 	and.w	r3, r3, #1
  404496:	2b00      	cmp	r3, #0
  404498:	d00d      	beq.n	4044b6 <sd_mmc_mci_card_init+0x26e>
		if (!driver_send_cmd(SDMMC_CMD16_SET_BLOCKLEN, SD_MMC_BLOCK_SIZE)) {
  40449a:	f44f 7100 	mov.w	r1, #512	; 0x200
  40449e:	f241 1010 	movw	r0, #4368	; 0x1110
  4044a2:	4b0a      	ldr	r3, [pc, #40]	; (4044cc <sd_mmc_mci_card_init+0x284>)
  4044a4:	4798      	blx	r3
  4044a6:	4603      	mov	r3, r0
  4044a8:	f083 0301 	eor.w	r3, r3, #1
  4044ac:	b2db      	uxtb	r3, r3
  4044ae:	2b00      	cmp	r3, #0
  4044b0:	d001      	beq.n	4044b6 <sd_mmc_mci_card_init+0x26e>
			return false;
  4044b2:	2300      	movs	r3, #0
  4044b4:	e000      	b.n	4044b8 <sd_mmc_mci_card_init+0x270>
		}
	}
	return true;
  4044b6:	2301      	movs	r3, #1
}
  4044b8:	4618      	mov	r0, r3
  4044ba:	370c      	adds	r7, #12
  4044bc:	46bd      	mov	sp, r7
  4044be:	bd90      	pop	{r4, r7, pc}
  4044c0:	2000ae20 	.word	0x2000ae20
  4044c4:	0040587d 	.word	0x0040587d
  4044c8:	00403f79 	.word	0x00403f79
  4044cc:	004058b9 	.word	0x004058b9
  4044d0:	00403b4d 	.word	0x00403b4d
  4044d4:	0040369d 	.word	0x0040369d
  4044d8:	004035f5 	.word	0x004035f5
  4044dc:	00404515 	.word	0x00404515
  4044e0:	004058fd 	.word	0x004058fd
  4044e4:	00403ca9 	.word	0x00403ca9
  4044e8:	00403e25 	.word	0x00403e25
  4044ec:	0040403d 	.word	0x0040403d
  4044f0:	00403745 	.word	0x00403745
  4044f4:	2000ae1c 	.word	0x2000ae1c
  4044f8:	00405799 	.word	0x00405799
  4044fc:	00403891 	.word	0x00403891
  404500:	00403fe5 	.word	0x00403fe5
  404504:	004041ed 	.word	0x004041ed
  404508:	004057bb 	.word	0x004057bb
  40450c:	00403901 	.word	0x00403901
  404510:	00403981 	.word	0x00403981

00404514 <sd_mmc_mci_install_mmc>:
 * At last, it will automaticly enable maximum bus width and transfer speed.
 *
 * \return true if success, otherwise false
 */
static bool sd_mmc_mci_install_mmc(void)
{
  404514:	b580      	push	{r7, lr}
  404516:	b082      	sub	sp, #8
  404518:	af00      	add	r7, sp, #0
	uint8_t b_authorize_high_speed;

	// CMD0 - Reset all cards to idle state.
	if (!driver_send_cmd(SDMMC_MCI_CMD0_GO_IDLE_STATE, 0)) {
  40451a:	2100      	movs	r1, #0
  40451c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  404520:	4b56      	ldr	r3, [pc, #344]	; (40467c <sd_mmc_mci_install_mmc+0x168>)
  404522:	4798      	blx	r3
  404524:	4603      	mov	r3, r0
  404526:	f083 0301 	eor.w	r3, r3, #1
  40452a:	b2db      	uxtb	r3, r3
  40452c:	2b00      	cmp	r3, #0
  40452e:	d001      	beq.n	404534 <sd_mmc_mci_install_mmc+0x20>
		return false;
  404530:	2300      	movs	r3, #0
  404532:	e09f      	b.n	404674 <sd_mmc_mci_install_mmc+0x160>
	}

	if (!mmc_mci_op_cond()) {
  404534:	4b52      	ldr	r3, [pc, #328]	; (404680 <sd_mmc_mci_install_mmc+0x16c>)
  404536:	4798      	blx	r3
  404538:	4603      	mov	r3, r0
  40453a:	f083 0301 	eor.w	r3, r3, #1
  40453e:	b2db      	uxtb	r3, r3
  404540:	2b00      	cmp	r3, #0
  404542:	d001      	beq.n	404548 <sd_mmc_mci_install_mmc+0x34>
		return false;
  404544:	2300      	movs	r3, #0
  404546:	e095      	b.n	404674 <sd_mmc_mci_install_mmc+0x160>
	}

	// Put the Card in Identify Mode
	// Note: The CID is not used in this stack
	if (!driver_send_cmd(SDMMC_CMD2_ALL_SEND_CID, 0)) {
  404548:	2100      	movs	r1, #0
  40454a:	f645 3002 	movw	r0, #23298	; 0x5b02
  40454e:	4b4b      	ldr	r3, [pc, #300]	; (40467c <sd_mmc_mci_install_mmc+0x168>)
  404550:	4798      	blx	r3
  404552:	4603      	mov	r3, r0
  404554:	f083 0301 	eor.w	r3, r3, #1
  404558:	b2db      	uxtb	r3, r3
  40455a:	2b00      	cmp	r3, #0
  40455c:	d001      	beq.n	404562 <sd_mmc_mci_install_mmc+0x4e>
		return false;
  40455e:	2300      	movs	r3, #0
  404560:	e088      	b.n	404674 <sd_mmc_mci_install_mmc+0x160>
	}
	// Assign relative address to the card.
	sd_mmc_card->rca = 1;
  404562:	4b48      	ldr	r3, [pc, #288]	; (404684 <sd_mmc_mci_install_mmc+0x170>)
  404564:	681b      	ldr	r3, [r3, #0]
  404566:	2201      	movs	r2, #1
  404568:	811a      	strh	r2, [r3, #8]
	if (!driver_send_cmd(MMC_CMD3_SET_RELATIVE_ADDR,
			(uint32_t)sd_mmc_card->rca << 16)) {
  40456a:	4b46      	ldr	r3, [pc, #280]	; (404684 <sd_mmc_mci_install_mmc+0x170>)
  40456c:	681b      	ldr	r3, [r3, #0]
  40456e:	891b      	ldrh	r3, [r3, #8]
	if (!driver_send_cmd(MMC_CMD3_SET_RELATIVE_ADDR,
  404570:	041b      	lsls	r3, r3, #16
  404572:	4619      	mov	r1, r3
  404574:	f241 1003 	movw	r0, #4355	; 0x1103
  404578:	4b40      	ldr	r3, [pc, #256]	; (40467c <sd_mmc_mci_install_mmc+0x168>)
  40457a:	4798      	blx	r3
  40457c:	4603      	mov	r3, r0
  40457e:	f083 0301 	eor.w	r3, r3, #1
  404582:	b2db      	uxtb	r3, r3
  404584:	2b00      	cmp	r3, #0
  404586:	d001      	beq.n	40458c <sd_mmc_mci_install_mmc+0x78>
		return false;
  404588:	2300      	movs	r3, #0
  40458a:	e073      	b.n	404674 <sd_mmc_mci_install_mmc+0x160>
	}
	// Get the Card-Specific Data
	if (!sd_mmc_cmd9_mci()) {
  40458c:	4b3e      	ldr	r3, [pc, #248]	; (404688 <sd_mmc_mci_install_mmc+0x174>)
  40458e:	4798      	blx	r3
  404590:	4603      	mov	r3, r0
  404592:	f083 0301 	eor.w	r3, r3, #1
  404596:	b2db      	uxtb	r3, r3
  404598:	2b00      	cmp	r3, #0
  40459a:	d001      	beq.n	4045a0 <sd_mmc_mci_install_mmc+0x8c>
		return false;
  40459c:	2300      	movs	r3, #0
  40459e:	e069      	b.n	404674 <sd_mmc_mci_install_mmc+0x160>
	}
	mmc_decode_csd();
  4045a0:	4b3a      	ldr	r3, [pc, #232]	; (40468c <sd_mmc_mci_install_mmc+0x178>)
  4045a2:	4798      	blx	r3
	// Select the and put it into Transfer Mode
	if (!driver_send_cmd(SDMMC_CMD7_SELECT_CARD_CMD,
			(uint32_t)sd_mmc_card->rca << 16)) {
  4045a4:	4b37      	ldr	r3, [pc, #220]	; (404684 <sd_mmc_mci_install_mmc+0x170>)
  4045a6:	681b      	ldr	r3, [r3, #0]
  4045a8:	891b      	ldrh	r3, [r3, #8]
	if (!driver_send_cmd(SDMMC_CMD7_SELECT_CARD_CMD,
  4045aa:	041b      	lsls	r3, r3, #16
  4045ac:	4619      	mov	r1, r3
  4045ae:	f243 1007 	movw	r0, #12551	; 0x3107
  4045b2:	4b32      	ldr	r3, [pc, #200]	; (40467c <sd_mmc_mci_install_mmc+0x168>)
  4045b4:	4798      	blx	r3
  4045b6:	4603      	mov	r3, r0
  4045b8:	f083 0301 	eor.w	r3, r3, #1
  4045bc:	b2db      	uxtb	r3, r3
  4045be:	2b00      	cmp	r3, #0
  4045c0:	d001      	beq.n	4045c6 <sd_mmc_mci_install_mmc+0xb2>
		return false;
  4045c2:	2300      	movs	r3, #0
  4045c4:	e056      	b.n	404674 <sd_mmc_mci_install_mmc+0x160>
	}
	if (sd_mmc_card->version >= CARD_VER_MMC_4) {
  4045c6:	4b2f      	ldr	r3, [pc, #188]	; (404684 <sd_mmc_mci_install_mmc+0x170>)
  4045c8:	681b      	ldr	r3, [r3, #0]
  4045ca:	7b1b      	ldrb	r3, [r3, #12]
  4045cc:	2b3f      	cmp	r3, #63	; 0x3f
  4045ce:	d93b      	bls.n	404648 <sd_mmc_mci_install_mmc+0x134>
		// For MMC 4.0 Higher version
		// Get EXT_CSD
		if (!mmc_cmd8(&b_authorize_high_speed)) {
  4045d0:	1dbb      	adds	r3, r7, #6
  4045d2:	4618      	mov	r0, r3
  4045d4:	4b2e      	ldr	r3, [pc, #184]	; (404690 <sd_mmc_mci_install_mmc+0x17c>)
  4045d6:	4798      	blx	r3
  4045d8:	4603      	mov	r3, r0
  4045da:	f083 0301 	eor.w	r3, r3, #1
  4045de:	b2db      	uxtb	r3, r3
  4045e0:	2b00      	cmp	r3, #0
  4045e2:	d001      	beq.n	4045e8 <sd_mmc_mci_install_mmc+0xd4>
			return false;
  4045e4:	2300      	movs	r3, #0
  4045e6:	e045      	b.n	404674 <sd_mmc_mci_install_mmc+0x160>
		}
		if (4 <= driver_get_bus_width(sd_mmc_slot_sel)) {
  4045e8:	4b2a      	ldr	r3, [pc, #168]	; (404694 <sd_mmc_mci_install_mmc+0x180>)
  4045ea:	781b      	ldrb	r3, [r3, #0]
  4045ec:	4618      	mov	r0, r3
  4045ee:	4b2a      	ldr	r3, [pc, #168]	; (404698 <sd_mmc_mci_install_mmc+0x184>)
  4045f0:	4798      	blx	r3
  4045f2:	4603      	mov	r3, r0
  4045f4:	2b03      	cmp	r3, #3
  4045f6:	d912      	bls.n	40461e <sd_mmc_mci_install_mmc+0x10a>
			// Enable more bus width
			if (!mmc_cmd6_set_bus_width(driver_get_bus_width(sd_mmc_slot_sel))) {
  4045f8:	4b26      	ldr	r3, [pc, #152]	; (404694 <sd_mmc_mci_install_mmc+0x180>)
  4045fa:	781b      	ldrb	r3, [r3, #0]
  4045fc:	4618      	mov	r0, r3
  4045fe:	4b26      	ldr	r3, [pc, #152]	; (404698 <sd_mmc_mci_install_mmc+0x184>)
  404600:	4798      	blx	r3
  404602:	4603      	mov	r3, r0
  404604:	4618      	mov	r0, r3
  404606:	4b25      	ldr	r3, [pc, #148]	; (40469c <sd_mmc_mci_install_mmc+0x188>)
  404608:	4798      	blx	r3
  40460a:	4603      	mov	r3, r0
  40460c:	f083 0301 	eor.w	r3, r3, #1
  404610:	b2db      	uxtb	r3, r3
  404612:	2b00      	cmp	r3, #0
  404614:	d001      	beq.n	40461a <sd_mmc_mci_install_mmc+0x106>
				return false;
  404616:	2300      	movs	r3, #0
  404618:	e02c      	b.n	404674 <sd_mmc_mci_install_mmc+0x160>
			}
			// Reinitialize the slot with the bus width
			sd_mmc_configure_slot();
  40461a:	4b21      	ldr	r3, [pc, #132]	; (4046a0 <sd_mmc_mci_install_mmc+0x18c>)
  40461c:	4798      	blx	r3
		}
		if (driver_is_high_speed_capable() && b_authorize_high_speed) {
  40461e:	4b21      	ldr	r3, [pc, #132]	; (4046a4 <sd_mmc_mci_install_mmc+0x190>)
  404620:	4798      	blx	r3
  404622:	4603      	mov	r3, r0
  404624:	2b00      	cmp	r3, #0
  404626:	d011      	beq.n	40464c <sd_mmc_mci_install_mmc+0x138>
  404628:	79bb      	ldrb	r3, [r7, #6]
  40462a:	2b00      	cmp	r3, #0
  40462c:	d00e      	beq.n	40464c <sd_mmc_mci_install_mmc+0x138>
			// Enable HS
			if (!mmc_cmd6_set_high_speed()) {
  40462e:	4b1e      	ldr	r3, [pc, #120]	; (4046a8 <sd_mmc_mci_install_mmc+0x194>)
  404630:	4798      	blx	r3
  404632:	4603      	mov	r3, r0
  404634:	f083 0301 	eor.w	r3, r3, #1
  404638:	b2db      	uxtb	r3, r3
  40463a:	2b00      	cmp	r3, #0
  40463c:	d001      	beq.n	404642 <sd_mmc_mci_install_mmc+0x12e>
				return false;
  40463e:	2300      	movs	r3, #0
  404640:	e018      	b.n	404674 <sd_mmc_mci_install_mmc+0x160>
			}
			// Reinitialize the slot with the new speed
			sd_mmc_configure_slot();
  404642:	4b17      	ldr	r3, [pc, #92]	; (4046a0 <sd_mmc_mci_install_mmc+0x18c>)
  404644:	4798      	blx	r3
  404646:	e001      	b.n	40464c <sd_mmc_mci_install_mmc+0x138>
		}
	} else {
		// Reinitialize the slot with the new speed
		sd_mmc_configure_slot();
  404648:	4b15      	ldr	r3, [pc, #84]	; (4046a0 <sd_mmc_mci_install_mmc+0x18c>)
  40464a:	4798      	blx	r3
	}

	uint8_t retry = 10;
  40464c:	230a      	movs	r3, #10
  40464e:	71fb      	strb	r3, [r7, #7]
	while (retry--) {
  404650:	e00a      	b.n	404668 <sd_mmc_mci_install_mmc+0x154>
		// Retry is a WORKAROUND for no compliance card (Atmel Internal ref. MMC19):
		// These cards seem not ready immediatly
		// after the end of busy of mmc_cmd6_set_high_speed()

		// Set default block size
		if (driver_send_cmd(SDMMC_CMD16_SET_BLOCKLEN, SD_MMC_BLOCK_SIZE)) {
  404652:	f44f 7100 	mov.w	r1, #512	; 0x200
  404656:	f241 1010 	movw	r0, #4368	; 0x1110
  40465a:	4b08      	ldr	r3, [pc, #32]	; (40467c <sd_mmc_mci_install_mmc+0x168>)
  40465c:	4798      	blx	r3
  40465e:	4603      	mov	r3, r0
  404660:	2b00      	cmp	r3, #0
  404662:	d001      	beq.n	404668 <sd_mmc_mci_install_mmc+0x154>
			return true;
  404664:	2301      	movs	r3, #1
  404666:	e005      	b.n	404674 <sd_mmc_mci_install_mmc+0x160>
	while (retry--) {
  404668:	79fb      	ldrb	r3, [r7, #7]
  40466a:	1e5a      	subs	r2, r3, #1
  40466c:	71fa      	strb	r2, [r7, #7]
  40466e:	2b00      	cmp	r3, #0
  404670:	d1ef      	bne.n	404652 <sd_mmc_mci_install_mmc+0x13e>
		}
	}
	return false;
  404672:	2300      	movs	r3, #0
}
  404674:	4618      	mov	r0, r3
  404676:	3708      	adds	r7, #8
  404678:	46bd      	mov	sp, r7
  40467a:	bd80      	pop	{r7, pc}
  40467c:	004058b9 	.word	0x004058b9
  404680:	00403579 	.word	0x00403579
  404684:	2000ae20 	.word	0x2000ae20
  404688:	00403ca9 	.word	0x00403ca9
  40468c:	00403ced 	.word	0x00403ced
  404690:	00403bb1 	.word	0x00403bb1
  404694:	2000ae1c 	.word	0x2000ae1c
  404698:	00405799 	.word	0x00405799
  40469c:	00403a75 	.word	0x00403a75
  4046a0:	004041ed 	.word	0x004041ed
  4046a4:	004057bb 	.word	0x004057bb
  4046a8:	00403af1 	.word	0x00403af1

004046ac <sd_mmc_init>:

//-------------------------------------------------------------------
//--------------------- PUBLIC FUNCTIONS ----------------------------

void sd_mmc_init(void)
{
  4046ac:	b580      	push	{r7, lr}
  4046ae:	b082      	sub	sp, #8
  4046b0:	af00      	add	r7, sp, #0
# define SD_MMC_ENABLE_WP_PIN(slot, unused) \
	pmc_enable_periph_clk(SD_MMC_##slot##_WP_PIO_ID);
	MREPEAT(SD_MMC_MEM_CNT, SD_MMC_ENABLE_WP_PIN, ~)
# undef SD_MMC_ENABLE_WP_PIN
#endif
	for (uint8_t slot = 0; slot < SD_MMC_MEM_CNT; slot++) {
  4046b2:	2300      	movs	r3, #0
  4046b4:	71fb      	strb	r3, [r7, #7]
  4046b6:	e009      	b.n	4046cc <sd_mmc_init+0x20>
		sd_mmc_cards[slot].state = SD_MMC_CARD_STATE_NO_CARD;
  4046b8:	79fb      	ldrb	r3, [r7, #7]
  4046ba:	4a0a      	ldr	r2, [pc, #40]	; (4046e4 <sd_mmc_init+0x38>)
  4046bc:	015b      	lsls	r3, r3, #5
  4046be:	4413      	add	r3, r2
  4046c0:	330a      	adds	r3, #10
  4046c2:	2204      	movs	r2, #4
  4046c4:	701a      	strb	r2, [r3, #0]
	for (uint8_t slot = 0; slot < SD_MMC_MEM_CNT; slot++) {
  4046c6:	79fb      	ldrb	r3, [r7, #7]
  4046c8:	3301      	adds	r3, #1
  4046ca:	71fb      	strb	r3, [r7, #7]
  4046cc:	79fb      	ldrb	r3, [r7, #7]
  4046ce:	2b00      	cmp	r3, #0
  4046d0:	d0f2      	beq.n	4046b8 <sd_mmc_init+0xc>
	}
	sd_mmc_slot_sel = 0xFF; // No slot configurated
  4046d2:	4b05      	ldr	r3, [pc, #20]	; (4046e8 <sd_mmc_init+0x3c>)
  4046d4:	22ff      	movs	r2, #255	; 0xff
  4046d6:	701a      	strb	r2, [r3, #0]
	driver_init();
  4046d8:	4b04      	ldr	r3, [pc, #16]	; (4046ec <sd_mmc_init+0x40>)
  4046da:	4798      	blx	r3
}
  4046dc:	bf00      	nop
  4046de:	3708      	adds	r7, #8
  4046e0:	46bd      	mov	sp, r7
  4046e2:	bd80      	pop	{r7, pc}
  4046e4:	2000adfc 	.word	0x2000adfc
  4046e8:	2000ae1c 	.word	0x2000ae1c
  4046ec:	00405761 	.word	0x00405761

004046f0 <sd_mmc_check>:
{
	return SD_MMC_MEM_CNT;
}

sd_mmc_err_t sd_mmc_check(uint8_t slot)
{
  4046f0:	b580      	push	{r7, lr}
  4046f2:	b084      	sub	sp, #16
  4046f4:	af00      	add	r7, sp, #0
  4046f6:	4603      	mov	r3, r0
  4046f8:	71fb      	strb	r3, [r7, #7]
	sd_mmc_err_t sd_mmc_err;

	sd_mmc_err = sd_mmc_select_slot(slot);
  4046fa:	79fb      	ldrb	r3, [r7, #7]
  4046fc:	4618      	mov	r0, r3
  4046fe:	4b11      	ldr	r3, [pc, #68]	; (404744 <sd_mmc_check+0x54>)
  404700:	4798      	blx	r3
  404702:	4603      	mov	r3, r0
  404704:	73fb      	strb	r3, [r7, #15]
	if (sd_mmc_err != SD_MMC_INIT_ONGOING) {
  404706:	7bfb      	ldrb	r3, [r7, #15]
  404708:	2b01      	cmp	r3, #1
  40470a:	d003      	beq.n	404714 <sd_mmc_check+0x24>
		sd_mmc_deselect_slot();
  40470c:	4b0e      	ldr	r3, [pc, #56]	; (404748 <sd_mmc_check+0x58>)
  40470e:	4798      	blx	r3
		return sd_mmc_err;
  404710:	7bfb      	ldrb	r3, [r7, #15]
  404712:	e013      	b.n	40473c <sd_mmc_check+0x4c>
	}

	// Initialization of the card requested
	if (sd_mmc_is_spi()? sd_mmc_spi_card_init()
			: sd_mmc_mci_card_init()) {
  404714:	4b0d      	ldr	r3, [pc, #52]	; (40474c <sd_mmc_check+0x5c>)
  404716:	4798      	blx	r3
  404718:	4603      	mov	r3, r0
	if (sd_mmc_is_spi()? sd_mmc_spi_card_init()
  40471a:	2b00      	cmp	r3, #0
  40471c:	d007      	beq.n	40472e <sd_mmc_check+0x3e>
		sd_mmc_debug("SD/MMC card ready\n\r");
		sd_mmc_card->state = SD_MMC_CARD_STATE_READY;
  40471e:	4b0c      	ldr	r3, [pc, #48]	; (404750 <sd_mmc_check+0x60>)
  404720:	681b      	ldr	r3, [r3, #0]
  404722:	2200      	movs	r2, #0
  404724:	729a      	strb	r2, [r3, #10]
		sd_mmc_deselect_slot();
  404726:	4b08      	ldr	r3, [pc, #32]	; (404748 <sd_mmc_check+0x58>)
  404728:	4798      	blx	r3
		// To notify that the card has been just initialized
		// It is necessary for USB Device MSC
		return SD_MMC_INIT_ONGOING;
  40472a:	2301      	movs	r3, #1
  40472c:	e006      	b.n	40473c <sd_mmc_check+0x4c>
	}
	sd_mmc_debug("SD/MMC card initialization failed\n\r");
	sd_mmc_card->state = SD_MMC_CARD_STATE_UNUSABLE;
  40472e:	4b08      	ldr	r3, [pc, #32]	; (404750 <sd_mmc_check+0x60>)
  404730:	681b      	ldr	r3, [r3, #0]
  404732:	2203      	movs	r2, #3
  404734:	729a      	strb	r2, [r3, #10]
	sd_mmc_deselect_slot();
  404736:	4b04      	ldr	r3, [pc, #16]	; (404748 <sd_mmc_check+0x58>)
  404738:	4798      	blx	r3
	return SD_MMC_ERR_UNUSABLE;
  40473a:	2303      	movs	r3, #3
}
  40473c:	4618      	mov	r0, r3
  40473e:	3710      	adds	r7, #16
  404740:	46bd      	mov	sp, r7
  404742:	bd80      	pop	{r7, pc}
  404744:	00404139 	.word	0x00404139
  404748:	00404225 	.word	0x00404225
  40474c:	00404249 	.word	0x00404249
  404750:	2000ae20 	.word	0x2000ae20

00404754 <sd_mmc_get_type>:

card_type_t sd_mmc_get_type(uint8_t slot)
{
  404754:	b580      	push	{r7, lr}
  404756:	b082      	sub	sp, #8
  404758:	af00      	add	r7, sp, #0
  40475a:	4603      	mov	r3, r0
  40475c:	71fb      	strb	r3, [r7, #7]
	if (SD_MMC_OK != sd_mmc_select_slot(slot)) {
  40475e:	79fb      	ldrb	r3, [r7, #7]
  404760:	4618      	mov	r0, r3
  404762:	4b08      	ldr	r3, [pc, #32]	; (404784 <sd_mmc_get_type+0x30>)
  404764:	4798      	blx	r3
  404766:	4603      	mov	r3, r0
  404768:	2b00      	cmp	r3, #0
  40476a:	d001      	beq.n	404770 <sd_mmc_get_type+0x1c>
		return CARD_TYPE_UNKNOWN;
  40476c:	2300      	movs	r3, #0
  40476e:	e004      	b.n	40477a <sd_mmc_get_type+0x26>
	}
	sd_mmc_deselect_slot();
  404770:	4b05      	ldr	r3, [pc, #20]	; (404788 <sd_mmc_get_type+0x34>)
  404772:	4798      	blx	r3
	return sd_mmc_card->type;
  404774:	4b05      	ldr	r3, [pc, #20]	; (40478c <sd_mmc_get_type+0x38>)
  404776:	681b      	ldr	r3, [r3, #0]
  404778:	7adb      	ldrb	r3, [r3, #11]
}
  40477a:	4618      	mov	r0, r3
  40477c:	3708      	adds	r7, #8
  40477e:	46bd      	mov	sp, r7
  404780:	bd80      	pop	{r7, pc}
  404782:	bf00      	nop
  404784:	00404139 	.word	0x00404139
  404788:	00404225 	.word	0x00404225
  40478c:	2000ae20 	.word	0x2000ae20

00404790 <sd_mmc_get_capacity>:
	sd_mmc_deselect_slot();
	return sd_mmc_card->version;
}

uint32_t sd_mmc_get_capacity(uint8_t slot)
{
  404790:	b580      	push	{r7, lr}
  404792:	b082      	sub	sp, #8
  404794:	af00      	add	r7, sp, #0
  404796:	4603      	mov	r3, r0
  404798:	71fb      	strb	r3, [r7, #7]
	if (SD_MMC_OK != sd_mmc_select_slot(slot)) {
  40479a:	79fb      	ldrb	r3, [r7, #7]
  40479c:	4618      	mov	r0, r3
  40479e:	4b08      	ldr	r3, [pc, #32]	; (4047c0 <sd_mmc_get_capacity+0x30>)
  4047a0:	4798      	blx	r3
  4047a2:	4603      	mov	r3, r0
  4047a4:	2b00      	cmp	r3, #0
  4047a6:	d001      	beq.n	4047ac <sd_mmc_get_capacity+0x1c>
		return 0;
  4047a8:	2300      	movs	r3, #0
  4047aa:	e004      	b.n	4047b6 <sd_mmc_get_capacity+0x26>
	}
	sd_mmc_deselect_slot();
  4047ac:	4b05      	ldr	r3, [pc, #20]	; (4047c4 <sd_mmc_get_capacity+0x34>)
  4047ae:	4798      	blx	r3
	return sd_mmc_card->capacity;
  4047b0:	4b05      	ldr	r3, [pc, #20]	; (4047c8 <sd_mmc_get_capacity+0x38>)
  4047b2:	681b      	ldr	r3, [r3, #0]
  4047b4:	685b      	ldr	r3, [r3, #4]
}
  4047b6:	4618      	mov	r0, r3
  4047b8:	3708      	adds	r7, #8
  4047ba:	46bd      	mov	sp, r7
  4047bc:	bd80      	pop	{r7, pc}
  4047be:	bf00      	nop
  4047c0:	00404139 	.word	0x00404139
  4047c4:	00404225 	.word	0x00404225
  4047c8:	2000ae20 	.word	0x2000ae20

004047cc <sd_mmc_is_write_protected>:

bool sd_mmc_is_write_protected(uint8_t slot)
{
  4047cc:	b480      	push	{r7}
  4047ce:	b083      	sub	sp, #12
  4047d0:	af00      	add	r7, sp, #0
  4047d2:	4603      	mov	r3, r0
  4047d4:	71fb      	strb	r3, [r7, #7]
	if (ioport_get_pin_level(sd_mmc_cards[slot].wp_gpio)
			== SD_MMC_0_WP_DETECT_VALUE) {
		return true;
	}
#endif
	return false;
  4047d6:	2300      	movs	r3, #0
}
  4047d8:	4618      	mov	r0, r3
  4047da:	370c      	adds	r7, #12
  4047dc:	46bd      	mov	sp, r7
  4047de:	f85d 7b04 	ldr.w	r7, [sp], #4
  4047e2:	4770      	bx	lr

004047e4 <sd_mmc_init_read_blocks>:

sd_mmc_err_t sd_mmc_init_read_blocks(uint8_t slot, uint32_t start,
		uint16_t nb_block)
{
  4047e4:	b590      	push	{r4, r7, lr}
  4047e6:	b089      	sub	sp, #36	; 0x24
  4047e8:	af02      	add	r7, sp, #8
  4047ea:	4603      	mov	r3, r0
  4047ec:	6039      	str	r1, [r7, #0]
  4047ee:	71fb      	strb	r3, [r7, #7]
  4047f0:	4613      	mov	r3, r2
  4047f2:	80bb      	strh	r3, [r7, #4]
	sd_mmc_err_t sd_mmc_err;
	uint32_t cmd, arg, resp;

	sd_mmc_err = sd_mmc_select_slot(slot);
  4047f4:	79fb      	ldrb	r3, [r7, #7]
  4047f6:	4618      	mov	r0, r3
  4047f8:	4b2a      	ldr	r3, [pc, #168]	; (4048a4 <sd_mmc_init_read_blocks+0xc0>)
  4047fa:	4798      	blx	r3
  4047fc:	4603      	mov	r3, r0
  4047fe:	73fb      	strb	r3, [r7, #15]
	if (sd_mmc_err != SD_MMC_OK) {
  404800:	7bfb      	ldrb	r3, [r7, #15]
  404802:	2b00      	cmp	r3, #0
  404804:	d001      	beq.n	40480a <sd_mmc_init_read_blocks+0x26>
		return sd_mmc_err;
  404806:	7bfb      	ldrb	r3, [r7, #15]
  404808:	e047      	b.n	40489a <sd_mmc_init_read_blocks+0xb6>
	}

	// Wait for data ready status
	if (!sd_mmc_cmd13()) {
  40480a:	4b27      	ldr	r3, [pc, #156]	; (4048a8 <sd_mmc_init_read_blocks+0xc4>)
  40480c:	4798      	blx	r3
  40480e:	4603      	mov	r3, r0
  404810:	f083 0301 	eor.w	r3, r3, #1
  404814:	b2db      	uxtb	r3, r3
  404816:	2b00      	cmp	r3, #0
  404818:	d003      	beq.n	404822 <sd_mmc_init_read_blocks+0x3e>
		sd_mmc_deselect_slot();
  40481a:	4b24      	ldr	r3, [pc, #144]	; (4048ac <sd_mmc_init_read_blocks+0xc8>)
  40481c:	4798      	blx	r3
		return SD_MMC_ERR_COMM;
  40481e:	2305      	movs	r3, #5
  404820:	e03b      	b.n	40489a <sd_mmc_init_read_blocks+0xb6>
	}

	if (nb_block > 1) {
  404822:	88bb      	ldrh	r3, [r7, #4]
  404824:	2b01      	cmp	r3, #1
  404826:	d902      	bls.n	40482e <sd_mmc_init_read_blocks+0x4a>
		cmd = SDMMC_CMD18_READ_MULTIPLE_BLOCK;
  404828:	4b21      	ldr	r3, [pc, #132]	; (4048b0 <sd_mmc_init_read_blocks+0xcc>)
  40482a:	617b      	str	r3, [r7, #20]
  40482c:	e001      	b.n	404832 <sd_mmc_init_read_blocks+0x4e>
	} else {
		cmd = SDMMC_CMD17_READ_SINGLE_BLOCK;
  40482e:	4b21      	ldr	r3, [pc, #132]	; (4048b4 <sd_mmc_init_read_blocks+0xd0>)
  404830:	617b      	str	r3, [r7, #20]
	}
	/*
	 * SDSC Card (CCS=0) uses byte unit address,
	 * SDHC and SDXC Cards (CCS=1) use block unit address (512 Bytes unit).
	 */
	if (sd_mmc_card->type & CARD_TYPE_HC) {
  404832:	4b21      	ldr	r3, [pc, #132]	; (4048b8 <sd_mmc_init_read_blocks+0xd4>)
  404834:	681b      	ldr	r3, [r3, #0]
  404836:	7adb      	ldrb	r3, [r3, #11]
  404838:	f003 0308 	and.w	r3, r3, #8
  40483c:	2b00      	cmp	r3, #0
  40483e:	d002      	beq.n	404846 <sd_mmc_init_read_blocks+0x62>
		arg = start;
  404840:	683b      	ldr	r3, [r7, #0]
  404842:	613b      	str	r3, [r7, #16]
  404844:	e002      	b.n	40484c <sd_mmc_init_read_blocks+0x68>
	} else {
		arg = (start * SD_MMC_BLOCK_SIZE);
  404846:	683b      	ldr	r3, [r7, #0]
  404848:	025b      	lsls	r3, r3, #9
  40484a:	613b      	str	r3, [r7, #16]
	}

	if (!driver_adtc_start(cmd, arg, SD_MMC_BLOCK_SIZE, nb_block, true)) {
  40484c:	88ba      	ldrh	r2, [r7, #4]
  40484e:	2301      	movs	r3, #1
  404850:	9300      	str	r3, [sp, #0]
  404852:	4613      	mov	r3, r2
  404854:	f44f 7200 	mov.w	r2, #512	; 0x200
  404858:	6939      	ldr	r1, [r7, #16]
  40485a:	6978      	ldr	r0, [r7, #20]
  40485c:	4c17      	ldr	r4, [pc, #92]	; (4048bc <sd_mmc_init_read_blocks+0xd8>)
  40485e:	47a0      	blx	r4
  404860:	4603      	mov	r3, r0
  404862:	f083 0301 	eor.w	r3, r3, #1
  404866:	b2db      	uxtb	r3, r3
  404868:	2b00      	cmp	r3, #0
  40486a:	d003      	beq.n	404874 <sd_mmc_init_read_blocks+0x90>
		sd_mmc_deselect_slot();
  40486c:	4b0f      	ldr	r3, [pc, #60]	; (4048ac <sd_mmc_init_read_blocks+0xc8>)
  40486e:	4798      	blx	r3
		return SD_MMC_ERR_COMM;
  404870:	2305      	movs	r3, #5
  404872:	e012      	b.n	40489a <sd_mmc_init_read_blocks+0xb6>
	}
	// Check response
	if (sd_mmc_is_mci()) {
		resp = driver_get_response();
  404874:	4b12      	ldr	r3, [pc, #72]	; (4048c0 <sd_mmc_init_read_blocks+0xdc>)
  404876:	4798      	blx	r3
  404878:	60b8      	str	r0, [r7, #8]
		if (resp & CARD_STATUS_ERR_RD_WR) {
  40487a:	68ba      	ldr	r2, [r7, #8]
  40487c:	4b11      	ldr	r3, [pc, #68]	; (4048c4 <sd_mmc_init_read_blocks+0xe0>)
  40487e:	4013      	ands	r3, r2
  404880:	2b00      	cmp	r3, #0
  404882:	d003      	beq.n	40488c <sd_mmc_init_read_blocks+0xa8>
			sd_mmc_debug("%s: Read blocks %02d resp32 0x%08x CARD_STATUS_ERR_RD_WR\n\r",
					__func__, (int)SDMMC_CMD_GET_INDEX(cmd), resp);
			sd_mmc_deselect_slot();
  404884:	4b09      	ldr	r3, [pc, #36]	; (4048ac <sd_mmc_init_read_blocks+0xc8>)
  404886:	4798      	blx	r3
			return SD_MMC_ERR_COMM;
  404888:	2305      	movs	r3, #5
  40488a:	e006      	b.n	40489a <sd_mmc_init_read_blocks+0xb6>
		}
	}
	sd_mmc_nb_block_remaining = nb_block;
  40488c:	4a0e      	ldr	r2, [pc, #56]	; (4048c8 <sd_mmc_init_read_blocks+0xe4>)
  40488e:	88bb      	ldrh	r3, [r7, #4]
  404890:	8013      	strh	r3, [r2, #0]
	sd_mmc_nb_block_to_tranfer = nb_block;
  404892:	4a0e      	ldr	r2, [pc, #56]	; (4048cc <sd_mmc_init_read_blocks+0xe8>)
  404894:	88bb      	ldrh	r3, [r7, #4]
  404896:	8013      	strh	r3, [r2, #0]
	return SD_MMC_OK;
  404898:	2300      	movs	r3, #0
}
  40489a:	4618      	mov	r0, r3
  40489c:	371c      	adds	r7, #28
  40489e:	46bd      	mov	sp, r7
  4048a0:	bd90      	pop	{r4, r7, pc}
  4048a2:	bf00      	nop
  4048a4:	00404139 	.word	0x00404139
  4048a8:	00403f15 	.word	0x00403f15
  4048ac:	00404225 	.word	0x00404225
  4048b0:	00101112 	.word	0x00101112
  4048b4:	00081111 	.word	0x00081111
  4048b8:	2000ae20 	.word	0x2000ae20
  4048bc:	00405985 	.word	0x00405985
  4048c0:	004058fd 	.word	0x004058fd
  4048c4:	e4580000 	.word	0xe4580000
  4048c8:	2000ae26 	.word	0x2000ae26
  4048cc:	2000ae24 	.word	0x2000ae24

004048d0 <sd_mmc_start_read_blocks>:

sd_mmc_err_t sd_mmc_start_read_blocks(void *dest, uint16_t nb_block)
{
  4048d0:	b580      	push	{r7, lr}
  4048d2:	b082      	sub	sp, #8
  4048d4:	af00      	add	r7, sp, #0
  4048d6:	6078      	str	r0, [r7, #4]
  4048d8:	460b      	mov	r3, r1
  4048da:	807b      	strh	r3, [r7, #2]
	Assert(sd_mmc_nb_block_remaining >= nb_block);

	if (!driver_start_read_blocks(dest, nb_block)) {
  4048dc:	887b      	ldrh	r3, [r7, #2]
  4048de:	4619      	mov	r1, r3
  4048e0:	6878      	ldr	r0, [r7, #4]
  4048e2:	4b0c      	ldr	r3, [pc, #48]	; (404914 <sd_mmc_start_read_blocks+0x44>)
  4048e4:	4798      	blx	r3
  4048e6:	4603      	mov	r3, r0
  4048e8:	f083 0301 	eor.w	r3, r3, #1
  4048ec:	b2db      	uxtb	r3, r3
  4048ee:	2b00      	cmp	r3, #0
  4048f0:	d004      	beq.n	4048fc <sd_mmc_start_read_blocks+0x2c>
		sd_mmc_nb_block_remaining = 0;
  4048f2:	4b09      	ldr	r3, [pc, #36]	; (404918 <sd_mmc_start_read_blocks+0x48>)
  4048f4:	2200      	movs	r2, #0
  4048f6:	801a      	strh	r2, [r3, #0]
		return SD_MMC_ERR_COMM;
  4048f8:	2305      	movs	r3, #5
  4048fa:	e007      	b.n	40490c <sd_mmc_start_read_blocks+0x3c>
	}
	sd_mmc_nb_block_remaining -= nb_block;
  4048fc:	4b06      	ldr	r3, [pc, #24]	; (404918 <sd_mmc_start_read_blocks+0x48>)
  4048fe:	881a      	ldrh	r2, [r3, #0]
  404900:	887b      	ldrh	r3, [r7, #2]
  404902:	1ad3      	subs	r3, r2, r3
  404904:	b29a      	uxth	r2, r3
  404906:	4b04      	ldr	r3, [pc, #16]	; (404918 <sd_mmc_start_read_blocks+0x48>)
  404908:	801a      	strh	r2, [r3, #0]
	return SD_MMC_OK;
  40490a:	2300      	movs	r3, #0
}
  40490c:	4618      	mov	r0, r3
  40490e:	3708      	adds	r7, #8
  404910:	46bd      	mov	sp, r7
  404912:	bd80      	pop	{r7, pc}
  404914:	00405b49 	.word	0x00405b49
  404918:	2000ae26 	.word	0x2000ae26

0040491c <sd_mmc_wait_end_of_read_blocks>:

sd_mmc_err_t sd_mmc_wait_end_of_read_blocks(bool abort)
{
  40491c:	b580      	push	{r7, lr}
  40491e:	b082      	sub	sp, #8
  404920:	af00      	add	r7, sp, #0
  404922:	4603      	mov	r3, r0
  404924:	71fb      	strb	r3, [r7, #7]
	if (!driver_wait_end_of_read_blocks()) {
  404926:	4b1b      	ldr	r3, [pc, #108]	; (404994 <sd_mmc_wait_end_of_read_blocks+0x78>)
  404928:	4798      	blx	r3
  40492a:	4603      	mov	r3, r0
  40492c:	f083 0301 	eor.w	r3, r3, #1
  404930:	b2db      	uxtb	r3, r3
  404932:	2b00      	cmp	r3, #0
  404934:	d001      	beq.n	40493a <sd_mmc_wait_end_of_read_blocks+0x1e>
		return SD_MMC_ERR_COMM;
  404936:	2305      	movs	r3, #5
  404938:	e027      	b.n	40498a <sd_mmc_wait_end_of_read_blocks+0x6e>
	}
	if (abort) {
  40493a:	79fb      	ldrb	r3, [r7, #7]
  40493c:	2b00      	cmp	r3, #0
  40493e:	d003      	beq.n	404948 <sd_mmc_wait_end_of_read_blocks+0x2c>
		sd_mmc_nb_block_remaining = 0;
  404940:	4b15      	ldr	r3, [pc, #84]	; (404998 <sd_mmc_wait_end_of_read_blocks+0x7c>)
  404942:	2200      	movs	r2, #0
  404944:	801a      	strh	r2, [r3, #0]
  404946:	e005      	b.n	404954 <sd_mmc_wait_end_of_read_blocks+0x38>
	} else if (sd_mmc_nb_block_remaining) {
  404948:	4b13      	ldr	r3, [pc, #76]	; (404998 <sd_mmc_wait_end_of_read_blocks+0x7c>)
  40494a:	881b      	ldrh	r3, [r3, #0]
  40494c:	2b00      	cmp	r3, #0
  40494e:	d001      	beq.n	404954 <sd_mmc_wait_end_of_read_blocks+0x38>
		return SD_MMC_OK;
  404950:	2300      	movs	r3, #0
  404952:	e01a      	b.n	40498a <sd_mmc_wait_end_of_read_blocks+0x6e>
	}

	// All blocks are transfered then stop read operation
	if (sd_mmc_nb_block_to_tranfer == 1) {
  404954:	4b11      	ldr	r3, [pc, #68]	; (40499c <sd_mmc_wait_end_of_read_blocks+0x80>)
  404956:	881b      	ldrh	r3, [r3, #0]
  404958:	2b01      	cmp	r3, #1
  40495a:	d103      	bne.n	404964 <sd_mmc_wait_end_of_read_blocks+0x48>
		// Single block transfer, then nothing to do
		sd_mmc_deselect_slot();
  40495c:	4b10      	ldr	r3, [pc, #64]	; (4049a0 <sd_mmc_wait_end_of_read_blocks+0x84>)
  40495e:	4798      	blx	r3
		return SD_MMC_OK;
  404960:	2300      	movs	r3, #0
  404962:	e012      	b.n	40498a <sd_mmc_wait_end_of_read_blocks+0x6e>
	}
	// WORKAROUND for no compliance card (Atmel Internal ref. !MMC7 !SD19):
	// The errors on this command must be ignored
	// and one retry can be necessary in SPI mode for no compliance card.
	if (!driver_adtc_stop(SDMMC_CMD12_STOP_TRANSMISSION, 0)) {
  404964:	2100      	movs	r1, #0
  404966:	f243 100c 	movw	r0, #12556	; 0x310c
  40496a:	4b0e      	ldr	r3, [pc, #56]	; (4049a4 <sd_mmc_wait_end_of_read_blocks+0x88>)
  40496c:	4798      	blx	r3
  40496e:	4603      	mov	r3, r0
  404970:	f083 0301 	eor.w	r3, r3, #1
  404974:	b2db      	uxtb	r3, r3
  404976:	2b00      	cmp	r3, #0
  404978:	d004      	beq.n	404984 <sd_mmc_wait_end_of_read_blocks+0x68>
		driver_adtc_stop(SDMMC_CMD12_STOP_TRANSMISSION, 0);
  40497a:	2100      	movs	r1, #0
  40497c:	f243 100c 	movw	r0, #12556	; 0x310c
  404980:	4b08      	ldr	r3, [pc, #32]	; (4049a4 <sd_mmc_wait_end_of_read_blocks+0x88>)
  404982:	4798      	blx	r3
	}
	sd_mmc_deselect_slot();
  404984:	4b06      	ldr	r3, [pc, #24]	; (4049a0 <sd_mmc_wait_end_of_read_blocks+0x84>)
  404986:	4798      	blx	r3
	return SD_MMC_OK;
  404988:	2300      	movs	r3, #0
}
  40498a:	4618      	mov	r0, r3
  40498c:	3708      	adds	r7, #8
  40498e:	46bd      	mov	sp, r7
  404990:	bd80      	pop	{r7, pc}
  404992:	bf00      	nop
  404994:	00405be9 	.word	0x00405be9
  404998:	2000ae26 	.word	0x2000ae26
  40499c:	2000ae24 	.word	0x2000ae24
  4049a0:	00404225 	.word	0x00404225
  4049a4:	004058b9 	.word	0x004058b9

004049a8 <sd_mmc_init_write_blocks>:

sd_mmc_err_t sd_mmc_init_write_blocks(uint8_t slot, uint32_t start,
		uint16_t nb_block)
{
  4049a8:	b590      	push	{r4, r7, lr}
  4049aa:	b089      	sub	sp, #36	; 0x24
  4049ac:	af02      	add	r7, sp, #8
  4049ae:	4603      	mov	r3, r0
  4049b0:	6039      	str	r1, [r7, #0]
  4049b2:	71fb      	strb	r3, [r7, #7]
  4049b4:	4613      	mov	r3, r2
  4049b6:	80bb      	strh	r3, [r7, #4]
	sd_mmc_err_t sd_mmc_err;
	uint32_t cmd, arg, resp;

	sd_mmc_err = sd_mmc_select_slot(slot);
  4049b8:	79fb      	ldrb	r3, [r7, #7]
  4049ba:	4618      	mov	r0, r3
  4049bc:	4b29      	ldr	r3, [pc, #164]	; (404a64 <sd_mmc_init_write_blocks+0xbc>)
  4049be:	4798      	blx	r3
  4049c0:	4603      	mov	r3, r0
  4049c2:	73fb      	strb	r3, [r7, #15]
	if (sd_mmc_err != SD_MMC_OK) {
  4049c4:	7bfb      	ldrb	r3, [r7, #15]
  4049c6:	2b00      	cmp	r3, #0
  4049c8:	d001      	beq.n	4049ce <sd_mmc_init_write_blocks+0x26>
		return sd_mmc_err;
  4049ca:	7bfb      	ldrb	r3, [r7, #15]
  4049cc:	e046      	b.n	404a5c <sd_mmc_init_write_blocks+0xb4>
	}
	if (sd_mmc_is_write_protected(slot)) {
  4049ce:	79fb      	ldrb	r3, [r7, #7]
  4049d0:	4618      	mov	r0, r3
  4049d2:	4b25      	ldr	r3, [pc, #148]	; (404a68 <sd_mmc_init_write_blocks+0xc0>)
  4049d4:	4798      	blx	r3
  4049d6:	4603      	mov	r3, r0
  4049d8:	2b00      	cmp	r3, #0
  4049da:	d003      	beq.n	4049e4 <sd_mmc_init_write_blocks+0x3c>
		sd_mmc_deselect_slot();
  4049dc:	4b23      	ldr	r3, [pc, #140]	; (404a6c <sd_mmc_init_write_blocks+0xc4>)
  4049de:	4798      	blx	r3
		return SD_MMC_ERR_WP;
  4049e0:	2307      	movs	r3, #7
  4049e2:	e03b      	b.n	404a5c <sd_mmc_init_write_blocks+0xb4>
	}

	if (nb_block > 1) {
  4049e4:	88bb      	ldrh	r3, [r7, #4]
  4049e6:	2b01      	cmp	r3, #1
  4049e8:	d902      	bls.n	4049f0 <sd_mmc_init_write_blocks+0x48>
		cmd = SDMMC_CMD25_WRITE_MULTIPLE_BLOCK;
  4049ea:	4b21      	ldr	r3, [pc, #132]	; (404a70 <sd_mmc_init_write_blocks+0xc8>)
  4049ec:	617b      	str	r3, [r7, #20]
  4049ee:	e001      	b.n	4049f4 <sd_mmc_init_write_blocks+0x4c>
	} else {
		cmd = SDMMC_CMD24_WRITE_BLOCK;
  4049f0:	4b20      	ldr	r3, [pc, #128]	; (404a74 <sd_mmc_init_write_blocks+0xcc>)
  4049f2:	617b      	str	r3, [r7, #20]
	}
	/*
	 * SDSC Card (CCS=0) uses byte unit address,
	 * SDHC and SDXC Cards (CCS=1) use block unit address (512 Bytes unit).
	 */
	if (sd_mmc_card->type & CARD_TYPE_HC) {
  4049f4:	4b20      	ldr	r3, [pc, #128]	; (404a78 <sd_mmc_init_write_blocks+0xd0>)
  4049f6:	681b      	ldr	r3, [r3, #0]
  4049f8:	7adb      	ldrb	r3, [r3, #11]
  4049fa:	f003 0308 	and.w	r3, r3, #8
  4049fe:	2b00      	cmp	r3, #0
  404a00:	d002      	beq.n	404a08 <sd_mmc_init_write_blocks+0x60>
		arg = start;
  404a02:	683b      	ldr	r3, [r7, #0]
  404a04:	613b      	str	r3, [r7, #16]
  404a06:	e002      	b.n	404a0e <sd_mmc_init_write_blocks+0x66>
	} else {
		arg = (start * SD_MMC_BLOCK_SIZE);
  404a08:	683b      	ldr	r3, [r7, #0]
  404a0a:	025b      	lsls	r3, r3, #9
  404a0c:	613b      	str	r3, [r7, #16]
	}
	if (!driver_adtc_start(cmd, arg, SD_MMC_BLOCK_SIZE, nb_block, true)) {
  404a0e:	88ba      	ldrh	r2, [r7, #4]
  404a10:	2301      	movs	r3, #1
  404a12:	9300      	str	r3, [sp, #0]
  404a14:	4613      	mov	r3, r2
  404a16:	f44f 7200 	mov.w	r2, #512	; 0x200
  404a1a:	6939      	ldr	r1, [r7, #16]
  404a1c:	6978      	ldr	r0, [r7, #20]
  404a1e:	4c17      	ldr	r4, [pc, #92]	; (404a7c <sd_mmc_init_write_blocks+0xd4>)
  404a20:	47a0      	blx	r4
  404a22:	4603      	mov	r3, r0
  404a24:	f083 0301 	eor.w	r3, r3, #1
  404a28:	b2db      	uxtb	r3, r3
  404a2a:	2b00      	cmp	r3, #0
  404a2c:	d003      	beq.n	404a36 <sd_mmc_init_write_blocks+0x8e>
		sd_mmc_deselect_slot();
  404a2e:	4b0f      	ldr	r3, [pc, #60]	; (404a6c <sd_mmc_init_write_blocks+0xc4>)
  404a30:	4798      	blx	r3
		return SD_MMC_ERR_COMM;
  404a32:	2305      	movs	r3, #5
  404a34:	e012      	b.n	404a5c <sd_mmc_init_write_blocks+0xb4>
	}
	// Check response
	if (sd_mmc_is_mci()) {
		resp = driver_get_response();
  404a36:	4b12      	ldr	r3, [pc, #72]	; (404a80 <sd_mmc_init_write_blocks+0xd8>)
  404a38:	4798      	blx	r3
  404a3a:	60b8      	str	r0, [r7, #8]
		if (resp & CARD_STATUS_ERR_RD_WR) {
  404a3c:	68ba      	ldr	r2, [r7, #8]
  404a3e:	4b11      	ldr	r3, [pc, #68]	; (404a84 <sd_mmc_init_write_blocks+0xdc>)
  404a40:	4013      	ands	r3, r2
  404a42:	2b00      	cmp	r3, #0
  404a44:	d003      	beq.n	404a4e <sd_mmc_init_write_blocks+0xa6>
			sd_mmc_debug("%s: Write blocks %02d r1 0x%08x CARD_STATUS_ERR_RD_WR\n\r",
					__func__, (int)SDMMC_CMD_GET_INDEX(cmd), resp);
			sd_mmc_deselect_slot();
  404a46:	4b09      	ldr	r3, [pc, #36]	; (404a6c <sd_mmc_init_write_blocks+0xc4>)
  404a48:	4798      	blx	r3
			return SD_MMC_ERR_COMM;
  404a4a:	2305      	movs	r3, #5
  404a4c:	e006      	b.n	404a5c <sd_mmc_init_write_blocks+0xb4>
		}
	}
	sd_mmc_nb_block_remaining = nb_block;
  404a4e:	4a0e      	ldr	r2, [pc, #56]	; (404a88 <sd_mmc_init_write_blocks+0xe0>)
  404a50:	88bb      	ldrh	r3, [r7, #4]
  404a52:	8013      	strh	r3, [r2, #0]
	sd_mmc_nb_block_to_tranfer = nb_block;
  404a54:	4a0d      	ldr	r2, [pc, #52]	; (404a8c <sd_mmc_init_write_blocks+0xe4>)
  404a56:	88bb      	ldrh	r3, [r7, #4]
  404a58:	8013      	strh	r3, [r2, #0]
	return SD_MMC_OK;
  404a5a:	2300      	movs	r3, #0
}
  404a5c:	4618      	mov	r0, r3
  404a5e:	371c      	adds	r7, #28
  404a60:	46bd      	mov	sp, r7
  404a62:	bd90      	pop	{r4, r7, pc}
  404a64:	00404139 	.word	0x00404139
  404a68:	004047cd 	.word	0x004047cd
  404a6c:	00404225 	.word	0x00404225
  404a70:	00109119 	.word	0x00109119
  404a74:	00089118 	.word	0x00089118
  404a78:	2000ae20 	.word	0x2000ae20
  404a7c:	00405985 	.word	0x00405985
  404a80:	004058fd 	.word	0x004058fd
  404a84:	e4580000 	.word	0xe4580000
  404a88:	2000ae26 	.word	0x2000ae26
  404a8c:	2000ae24 	.word	0x2000ae24

00404a90 <sd_mmc_start_write_blocks>:

sd_mmc_err_t sd_mmc_start_write_blocks(const void *src, uint16_t nb_block)
{
  404a90:	b580      	push	{r7, lr}
  404a92:	b082      	sub	sp, #8
  404a94:	af00      	add	r7, sp, #0
  404a96:	6078      	str	r0, [r7, #4]
  404a98:	460b      	mov	r3, r1
  404a9a:	807b      	strh	r3, [r7, #2]
	Assert(sd_mmc_nb_block_remaining >= nb_block);
	if (!driver_start_write_blocks(src, nb_block)) {
  404a9c:	887b      	ldrh	r3, [r7, #2]
  404a9e:	4619      	mov	r1, r3
  404aa0:	6878      	ldr	r0, [r7, #4]
  404aa2:	4b0c      	ldr	r3, [pc, #48]	; (404ad4 <sd_mmc_start_write_blocks+0x44>)
  404aa4:	4798      	blx	r3
  404aa6:	4603      	mov	r3, r0
  404aa8:	f083 0301 	eor.w	r3, r3, #1
  404aac:	b2db      	uxtb	r3, r3
  404aae:	2b00      	cmp	r3, #0
  404ab0:	d004      	beq.n	404abc <sd_mmc_start_write_blocks+0x2c>
		sd_mmc_nb_block_remaining = 0;
  404ab2:	4b09      	ldr	r3, [pc, #36]	; (404ad8 <sd_mmc_start_write_blocks+0x48>)
  404ab4:	2200      	movs	r2, #0
  404ab6:	801a      	strh	r2, [r3, #0]
		return SD_MMC_ERR_COMM;
  404ab8:	2305      	movs	r3, #5
  404aba:	e007      	b.n	404acc <sd_mmc_start_write_blocks+0x3c>
	}
	sd_mmc_nb_block_remaining -= nb_block;
  404abc:	4b06      	ldr	r3, [pc, #24]	; (404ad8 <sd_mmc_start_write_blocks+0x48>)
  404abe:	881a      	ldrh	r2, [r3, #0]
  404ac0:	887b      	ldrh	r3, [r7, #2]
  404ac2:	1ad3      	subs	r3, r2, r3
  404ac4:	b29a      	uxth	r2, r3
  404ac6:	4b04      	ldr	r3, [pc, #16]	; (404ad8 <sd_mmc_start_write_blocks+0x48>)
  404ac8:	801a      	strh	r2, [r3, #0]
	return SD_MMC_OK;
  404aca:	2300      	movs	r3, #0
}
  404acc:	4618      	mov	r0, r3
  404ace:	3708      	adds	r7, #8
  404ad0:	46bd      	mov	sp, r7
  404ad2:	bd80      	pop	{r7, pc}
  404ad4:	00405c79 	.word	0x00405c79
  404ad8:	2000ae26 	.word	0x2000ae26

00404adc <sd_mmc_wait_end_of_write_blocks>:

sd_mmc_err_t sd_mmc_wait_end_of_write_blocks(bool abort)
{
  404adc:	b580      	push	{r7, lr}
  404ade:	b082      	sub	sp, #8
  404ae0:	af00      	add	r7, sp, #0
  404ae2:	4603      	mov	r3, r0
  404ae4:	71fb      	strb	r3, [r7, #7]
	if (!driver_wait_end_of_write_blocks()) {
  404ae6:	4b1a      	ldr	r3, [pc, #104]	; (404b50 <sd_mmc_wait_end_of_write_blocks+0x74>)
  404ae8:	4798      	blx	r3
  404aea:	4603      	mov	r3, r0
  404aec:	f083 0301 	eor.w	r3, r3, #1
  404af0:	b2db      	uxtb	r3, r3
  404af2:	2b00      	cmp	r3, #0
  404af4:	d001      	beq.n	404afa <sd_mmc_wait_end_of_write_blocks+0x1e>
		return SD_MMC_ERR_COMM;
  404af6:	2305      	movs	r3, #5
  404af8:	e026      	b.n	404b48 <sd_mmc_wait_end_of_write_blocks+0x6c>
	}
	if (abort) {
  404afa:	79fb      	ldrb	r3, [r7, #7]
  404afc:	2b00      	cmp	r3, #0
  404afe:	d003      	beq.n	404b08 <sd_mmc_wait_end_of_write_blocks+0x2c>
		sd_mmc_nb_block_remaining = 0;
  404b00:	4b14      	ldr	r3, [pc, #80]	; (404b54 <sd_mmc_wait_end_of_write_blocks+0x78>)
  404b02:	2200      	movs	r2, #0
  404b04:	801a      	strh	r2, [r3, #0]
  404b06:	e005      	b.n	404b14 <sd_mmc_wait_end_of_write_blocks+0x38>
	} else if (sd_mmc_nb_block_remaining) {
  404b08:	4b12      	ldr	r3, [pc, #72]	; (404b54 <sd_mmc_wait_end_of_write_blocks+0x78>)
  404b0a:	881b      	ldrh	r3, [r3, #0]
  404b0c:	2b00      	cmp	r3, #0
  404b0e:	d001      	beq.n	404b14 <sd_mmc_wait_end_of_write_blocks+0x38>
		return SD_MMC_OK;
  404b10:	2300      	movs	r3, #0
  404b12:	e019      	b.n	404b48 <sd_mmc_wait_end_of_write_blocks+0x6c>
	}

	// All blocks are transfered then stop write operation
	if (sd_mmc_nb_block_to_tranfer == 1) {
  404b14:	4b10      	ldr	r3, [pc, #64]	; (404b58 <sd_mmc_wait_end_of_write_blocks+0x7c>)
  404b16:	881b      	ldrh	r3, [r3, #0]
  404b18:	2b01      	cmp	r3, #1
  404b1a:	d103      	bne.n	404b24 <sd_mmc_wait_end_of_write_blocks+0x48>
		// Single block transfer, then nothing to do
		sd_mmc_deselect_slot();
  404b1c:	4b0f      	ldr	r3, [pc, #60]	; (404b5c <sd_mmc_wait_end_of_write_blocks+0x80>)
  404b1e:	4798      	blx	r3
		return SD_MMC_OK;
  404b20:	2300      	movs	r3, #0
  404b22:	e011      	b.n	404b48 <sd_mmc_wait_end_of_write_blocks+0x6c>
	}

	if (sd_mmc_is_mci()) {
		// Note: SPI multiblock writes terminate using a special
		// token, not a STOP_TRANSMISSION request.
		if (!driver_adtc_stop(SDMMC_CMD12_STOP_TRANSMISSION, 0)) {
  404b24:	2100      	movs	r1, #0
  404b26:	f243 100c 	movw	r0, #12556	; 0x310c
  404b2a:	4b0d      	ldr	r3, [pc, #52]	; (404b60 <sd_mmc_wait_end_of_write_blocks+0x84>)
  404b2c:	4798      	blx	r3
  404b2e:	4603      	mov	r3, r0
  404b30:	f083 0301 	eor.w	r3, r3, #1
  404b34:	b2db      	uxtb	r3, r3
  404b36:	2b00      	cmp	r3, #0
  404b38:	d003      	beq.n	404b42 <sd_mmc_wait_end_of_write_blocks+0x66>
			sd_mmc_deselect_slot();
  404b3a:	4b08      	ldr	r3, [pc, #32]	; (404b5c <sd_mmc_wait_end_of_write_blocks+0x80>)
  404b3c:	4798      	blx	r3
			return SD_MMC_ERR_COMM;
  404b3e:	2305      	movs	r3, #5
  404b40:	e002      	b.n	404b48 <sd_mmc_wait_end_of_write_blocks+0x6c>
		}
	}
	sd_mmc_deselect_slot();
  404b42:	4b06      	ldr	r3, [pc, #24]	; (404b5c <sd_mmc_wait_end_of_write_blocks+0x80>)
  404b44:	4798      	blx	r3
	return SD_MMC_OK;
  404b46:	2300      	movs	r3, #0
}
  404b48:	4618      	mov	r0, r3
  404b4a:	3708      	adds	r7, #8
  404b4c:	46bd      	mov	sp, r7
  404b4e:	bd80      	pop	{r7, pc}
  404b50:	00405d1d 	.word	0x00405d1d
  404b54:	2000ae26 	.word	0x2000ae26
  404b58:	2000ae24 	.word	0x2000ae24
  404b5c:	00404225 	.word	0x00404225
  404b60:	004058b9 	.word	0x004058b9

00404b64 <sd_mmc_test_unit_ready>:
 */

static bool sd_mmc_ejected[2] = {false, false};

Ctrl_status sd_mmc_test_unit_ready(uint8_t slot)
{
  404b64:	b580      	push	{r7, lr}
  404b66:	b082      	sub	sp, #8
  404b68:	af00      	add	r7, sp, #0
  404b6a:	4603      	mov	r3, r0
  404b6c:	71fb      	strb	r3, [r7, #7]
	switch (sd_mmc_check(slot))
  404b6e:	79fb      	ldrb	r3, [r7, #7]
  404b70:	4618      	mov	r0, r3
  404b72:	4b15      	ldr	r3, [pc, #84]	; (404bc8 <sd_mmc_test_unit_ready+0x64>)
  404b74:	4798      	blx	r3
  404b76:	4603      	mov	r3, r0
  404b78:	2b01      	cmp	r3, #1
  404b7a:	d017      	beq.n	404bac <sd_mmc_test_unit_ready+0x48>
  404b7c:	2b02      	cmp	r3, #2
  404b7e:	d017      	beq.n	404bb0 <sd_mmc_test_unit_ready+0x4c>
  404b80:	2b00      	cmp	r3, #0
  404b82:	d11b      	bne.n	404bbc <sd_mmc_test_unit_ready+0x58>
	{
	case SD_MMC_OK:
		if (sd_mmc_ejected[slot]) {
  404b84:	79fb      	ldrb	r3, [r7, #7]
  404b86:	4a11      	ldr	r2, [pc, #68]	; (404bcc <sd_mmc_test_unit_ready+0x68>)
  404b88:	5cd3      	ldrb	r3, [r2, r3]
  404b8a:	2b00      	cmp	r3, #0
  404b8c:	d001      	beq.n	404b92 <sd_mmc_test_unit_ready+0x2e>
			return CTRL_NO_PRESENT;
  404b8e:	2302      	movs	r3, #2
  404b90:	e015      	b.n	404bbe <sd_mmc_test_unit_ready+0x5a>
		}
		if (sd_mmc_get_type(slot) & (CARD_TYPE_SD | CARD_TYPE_MMC)) {
  404b92:	79fb      	ldrb	r3, [r7, #7]
  404b94:	4618      	mov	r0, r3
  404b96:	4b0e      	ldr	r3, [pc, #56]	; (404bd0 <sd_mmc_test_unit_ready+0x6c>)
  404b98:	4798      	blx	r3
  404b9a:	4603      	mov	r3, r0
  404b9c:	f003 0303 	and.w	r3, r3, #3
  404ba0:	2b00      	cmp	r3, #0
  404ba2:	d001      	beq.n	404ba8 <sd_mmc_test_unit_ready+0x44>
			return CTRL_GOOD;
  404ba4:	2300      	movs	r3, #0
  404ba6:	e00a      	b.n	404bbe <sd_mmc_test_unit_ready+0x5a>
		}
		// It is not a memory card
		return CTRL_NO_PRESENT;
  404ba8:	2302      	movs	r3, #2
  404baa:	e008      	b.n	404bbe <sd_mmc_test_unit_ready+0x5a>

	case SD_MMC_INIT_ONGOING:
		return CTRL_BUSY;
  404bac:	2303      	movs	r3, #3
  404bae:	e006      	b.n	404bbe <sd_mmc_test_unit_ready+0x5a>

	case SD_MMC_ERR_NO_CARD:
		sd_mmc_ejected[slot] = false;
  404bb0:	79fb      	ldrb	r3, [r7, #7]
  404bb2:	4a06      	ldr	r2, [pc, #24]	; (404bcc <sd_mmc_test_unit_ready+0x68>)
  404bb4:	2100      	movs	r1, #0
  404bb6:	54d1      	strb	r1, [r2, r3]
		return CTRL_NO_PRESENT;
  404bb8:	2302      	movs	r3, #2
  404bba:	e000      	b.n	404bbe <sd_mmc_test_unit_ready+0x5a>

	default:
		return CTRL_FAIL;
  404bbc:	2301      	movs	r3, #1
	}
}
  404bbe:	4618      	mov	r0, r3
  404bc0:	3708      	adds	r7, #8
  404bc2:	46bd      	mov	sp, r7
  404bc4:	bd80      	pop	{r7, pc}
  404bc6:	bf00      	nop
  404bc8:	004046f1 	.word	0x004046f1
  404bcc:	2000ae28 	.word	0x2000ae28
  404bd0:	00404755 	.word	0x00404755

00404bd4 <sd_mmc_test_unit_ready_0>:

Ctrl_status sd_mmc_test_unit_ready_0(void)
{
  404bd4:	b580      	push	{r7, lr}
  404bd6:	af00      	add	r7, sp, #0
	return sd_mmc_test_unit_ready(0);
  404bd8:	2000      	movs	r0, #0
  404bda:	4b02      	ldr	r3, [pc, #8]	; (404be4 <sd_mmc_test_unit_ready_0+0x10>)
  404bdc:	4798      	blx	r3
  404bde:	4603      	mov	r3, r0
}
  404be0:	4618      	mov	r0, r3
  404be2:	bd80      	pop	{r7, pc}
  404be4:	00404b65 	.word	0x00404b65

00404be8 <sd_mmc_test_unit_ready_1>:


Ctrl_status sd_mmc_test_unit_ready_1(void)
{
  404be8:	b580      	push	{r7, lr}
  404bea:	af00      	add	r7, sp, #0
	return sd_mmc_test_unit_ready(1);
  404bec:	2001      	movs	r0, #1
  404bee:	4b02      	ldr	r3, [pc, #8]	; (404bf8 <sd_mmc_test_unit_ready_1+0x10>)
  404bf0:	4798      	blx	r3
  404bf2:	4603      	mov	r3, r0
}
  404bf4:	4618      	mov	r0, r3
  404bf6:	bd80      	pop	{r7, pc}
  404bf8:	00404b65 	.word	0x00404b65

00404bfc <sd_mmc_read_capacity>:

Ctrl_status sd_mmc_read_capacity(uint8_t slot, uint32_t *nb_sector)
{
  404bfc:	b580      	push	{r7, lr}
  404bfe:	b082      	sub	sp, #8
  404c00:	af00      	add	r7, sp, #0
  404c02:	4603      	mov	r3, r0
  404c04:	6039      	str	r1, [r7, #0]
  404c06:	71fb      	strb	r3, [r7, #7]
	// Return last sector address (-1)
	*nb_sector = (sd_mmc_get_capacity(slot) * 2) - 1;
  404c08:	79fb      	ldrb	r3, [r7, #7]
  404c0a:	4618      	mov	r0, r3
  404c0c:	4b07      	ldr	r3, [pc, #28]	; (404c2c <sd_mmc_read_capacity+0x30>)
  404c0e:	4798      	blx	r3
  404c10:	4603      	mov	r3, r0
  404c12:	005b      	lsls	r3, r3, #1
  404c14:	1e5a      	subs	r2, r3, #1
  404c16:	683b      	ldr	r3, [r7, #0]
  404c18:	601a      	str	r2, [r3, #0]
	return sd_mmc_test_unit_ready(slot);
  404c1a:	79fb      	ldrb	r3, [r7, #7]
  404c1c:	4618      	mov	r0, r3
  404c1e:	4b04      	ldr	r3, [pc, #16]	; (404c30 <sd_mmc_read_capacity+0x34>)
  404c20:	4798      	blx	r3
  404c22:	4603      	mov	r3, r0
}
  404c24:	4618      	mov	r0, r3
  404c26:	3708      	adds	r7, #8
  404c28:	46bd      	mov	sp, r7
  404c2a:	bd80      	pop	{r7, pc}
  404c2c:	00404791 	.word	0x00404791
  404c30:	00404b65 	.word	0x00404b65

00404c34 <sd_mmc_read_capacity_0>:

Ctrl_status sd_mmc_read_capacity_0(uint32_t *nb_sector)
{
  404c34:	b580      	push	{r7, lr}
  404c36:	b082      	sub	sp, #8
  404c38:	af00      	add	r7, sp, #0
  404c3a:	6078      	str	r0, [r7, #4]
	return sd_mmc_read_capacity(0, nb_sector);
  404c3c:	6879      	ldr	r1, [r7, #4]
  404c3e:	2000      	movs	r0, #0
  404c40:	4b03      	ldr	r3, [pc, #12]	; (404c50 <sd_mmc_read_capacity_0+0x1c>)
  404c42:	4798      	blx	r3
  404c44:	4603      	mov	r3, r0
}
  404c46:	4618      	mov	r0, r3
  404c48:	3708      	adds	r7, #8
  404c4a:	46bd      	mov	sp, r7
  404c4c:	bd80      	pop	{r7, pc}
  404c4e:	bf00      	nop
  404c50:	00404bfd 	.word	0x00404bfd

00404c54 <sd_mmc_read_capacity_1>:

Ctrl_status sd_mmc_read_capacity_1(uint32_t *nb_sector)
{
  404c54:	b580      	push	{r7, lr}
  404c56:	b082      	sub	sp, #8
  404c58:	af00      	add	r7, sp, #0
  404c5a:	6078      	str	r0, [r7, #4]
	return sd_mmc_read_capacity(1, nb_sector);
  404c5c:	6879      	ldr	r1, [r7, #4]
  404c5e:	2001      	movs	r0, #1
  404c60:	4b03      	ldr	r3, [pc, #12]	; (404c70 <sd_mmc_read_capacity_1+0x1c>)
  404c62:	4798      	blx	r3
  404c64:	4603      	mov	r3, r0
}
  404c66:	4618      	mov	r0, r3
  404c68:	3708      	adds	r7, #8
  404c6a:	46bd      	mov	sp, r7
  404c6c:	bd80      	pop	{r7, pc}
  404c6e:	bf00      	nop
  404c70:	00404bfd 	.word	0x00404bfd

00404c74 <sd_mmc_unload>:

bool sd_mmc_unload(uint8_t slot, bool unload)
{
  404c74:	b480      	push	{r7}
  404c76:	b083      	sub	sp, #12
  404c78:	af00      	add	r7, sp, #0
  404c7a:	4603      	mov	r3, r0
  404c7c:	460a      	mov	r2, r1
  404c7e:	71fb      	strb	r3, [r7, #7]
  404c80:	4613      	mov	r3, r2
  404c82:	71bb      	strb	r3, [r7, #6]
	sd_mmc_ejected[slot] = unload;
  404c84:	79fb      	ldrb	r3, [r7, #7]
  404c86:	4905      	ldr	r1, [pc, #20]	; (404c9c <sd_mmc_unload+0x28>)
  404c88:	79ba      	ldrb	r2, [r7, #6]
  404c8a:	54ca      	strb	r2, [r1, r3]
	return true;
  404c8c:	2301      	movs	r3, #1
}
  404c8e:	4618      	mov	r0, r3
  404c90:	370c      	adds	r7, #12
  404c92:	46bd      	mov	sp, r7
  404c94:	f85d 7b04 	ldr.w	r7, [sp], #4
  404c98:	4770      	bx	lr
  404c9a:	bf00      	nop
  404c9c:	2000ae28 	.word	0x2000ae28

00404ca0 <sd_mmc_unload_0>:

bool sd_mmc_unload_0(bool unload)
{
  404ca0:	b580      	push	{r7, lr}
  404ca2:	b082      	sub	sp, #8
  404ca4:	af00      	add	r7, sp, #0
  404ca6:	4603      	mov	r3, r0
  404ca8:	71fb      	strb	r3, [r7, #7]
	return sd_mmc_unload(0, unload);
  404caa:	79fb      	ldrb	r3, [r7, #7]
  404cac:	4619      	mov	r1, r3
  404cae:	2000      	movs	r0, #0
  404cb0:	4b03      	ldr	r3, [pc, #12]	; (404cc0 <sd_mmc_unload_0+0x20>)
  404cb2:	4798      	blx	r3
  404cb4:	4603      	mov	r3, r0
}
  404cb6:	4618      	mov	r0, r3
  404cb8:	3708      	adds	r7, #8
  404cba:	46bd      	mov	sp, r7
  404cbc:	bd80      	pop	{r7, pc}
  404cbe:	bf00      	nop
  404cc0:	00404c75 	.word	0x00404c75

00404cc4 <sd_mmc_unload_1>:

bool sd_mmc_unload_1(bool unload)
{
  404cc4:	b580      	push	{r7, lr}
  404cc6:	b082      	sub	sp, #8
  404cc8:	af00      	add	r7, sp, #0
  404cca:	4603      	mov	r3, r0
  404ccc:	71fb      	strb	r3, [r7, #7]
	return sd_mmc_unload(1, unload);
  404cce:	79fb      	ldrb	r3, [r7, #7]
  404cd0:	4619      	mov	r1, r3
  404cd2:	2001      	movs	r0, #1
  404cd4:	4b03      	ldr	r3, [pc, #12]	; (404ce4 <sd_mmc_unload_1+0x20>)
  404cd6:	4798      	blx	r3
  404cd8:	4603      	mov	r3, r0
}
  404cda:	4618      	mov	r0, r3
  404cdc:	3708      	adds	r7, #8
  404cde:	46bd      	mov	sp, r7
  404ce0:	bd80      	pop	{r7, pc}
  404ce2:	bf00      	nop
  404ce4:	00404c75 	.word	0x00404c75

00404ce8 <sd_mmc_wr_protect>:

bool sd_mmc_wr_protect(uint8_t slot)
{
  404ce8:	b580      	push	{r7, lr}
  404cea:	b082      	sub	sp, #8
  404cec:	af00      	add	r7, sp, #0
  404cee:	4603      	mov	r3, r0
  404cf0:	71fb      	strb	r3, [r7, #7]
	return sd_mmc_is_write_protected(slot);
  404cf2:	79fb      	ldrb	r3, [r7, #7]
  404cf4:	4618      	mov	r0, r3
  404cf6:	4b03      	ldr	r3, [pc, #12]	; (404d04 <sd_mmc_wr_protect+0x1c>)
  404cf8:	4798      	blx	r3
  404cfa:	4603      	mov	r3, r0
}
  404cfc:	4618      	mov	r0, r3
  404cfe:	3708      	adds	r7, #8
  404d00:	46bd      	mov	sp, r7
  404d02:	bd80      	pop	{r7, pc}
  404d04:	004047cd 	.word	0x004047cd

00404d08 <sd_mmc_wr_protect_0>:

bool sd_mmc_wr_protect_0(void)
{
  404d08:	b580      	push	{r7, lr}
  404d0a:	af00      	add	r7, sp, #0
	return sd_mmc_wr_protect(0);
  404d0c:	2000      	movs	r0, #0
  404d0e:	4b02      	ldr	r3, [pc, #8]	; (404d18 <sd_mmc_wr_protect_0+0x10>)
  404d10:	4798      	blx	r3
  404d12:	4603      	mov	r3, r0
}
  404d14:	4618      	mov	r0, r3
  404d16:	bd80      	pop	{r7, pc}
  404d18:	00404ce9 	.word	0x00404ce9

00404d1c <sd_mmc_wr_protect_1>:

bool sd_mmc_wr_protect_1(void)
{
  404d1c:	b580      	push	{r7, lr}
  404d1e:	af00      	add	r7, sp, #0
	return sd_mmc_wr_protect(1);
  404d20:	2001      	movs	r0, #1
  404d22:	4b02      	ldr	r3, [pc, #8]	; (404d2c <sd_mmc_wr_protect_1+0x10>)
  404d24:	4798      	blx	r3
  404d26:	4603      	mov	r3, r0
}
  404d28:	4618      	mov	r0, r3
  404d2a:	bd80      	pop	{r7, pc}
  404d2c:	00404ce9 	.word	0x00404ce9

00404d30 <sd_mmc_removal>:

bool sd_mmc_removal(uint8_t slot)
{
  404d30:	b480      	push	{r7}
  404d32:	b083      	sub	sp, #12
  404d34:	af00      	add	r7, sp, #0
  404d36:	4603      	mov	r3, r0
  404d38:	71fb      	strb	r3, [r7, #7]
	UNUSED(slot);
	return true;
  404d3a:	2301      	movs	r3, #1
}
  404d3c:	4618      	mov	r0, r3
  404d3e:	370c      	adds	r7, #12
  404d40:	46bd      	mov	sp, r7
  404d42:	f85d 7b04 	ldr.w	r7, [sp], #4
  404d46:	4770      	bx	lr

00404d48 <sd_mmc_removal_0>:

bool sd_mmc_removal_0(void)
{
  404d48:	b580      	push	{r7, lr}
  404d4a:	af00      	add	r7, sp, #0
	return sd_mmc_removal(0);
  404d4c:	2000      	movs	r0, #0
  404d4e:	4b02      	ldr	r3, [pc, #8]	; (404d58 <sd_mmc_removal_0+0x10>)
  404d50:	4798      	blx	r3
  404d52:	4603      	mov	r3, r0
}
  404d54:	4618      	mov	r0, r3
  404d56:	bd80      	pop	{r7, pc}
  404d58:	00404d31 	.word	0x00404d31

00404d5c <sd_mmc_removal_1>:

bool sd_mmc_removal_1(void)
{
  404d5c:	b580      	push	{r7, lr}
  404d5e:	af00      	add	r7, sp, #0
	return sd_mmc_removal(1);
  404d60:	2001      	movs	r0, #1
  404d62:	4b02      	ldr	r3, [pc, #8]	; (404d6c <sd_mmc_removal_1+0x10>)
  404d64:	4798      	blx	r3
  404d66:	4603      	mov	r3, r0
}
  404d68:	4618      	mov	r0, r3
  404d6a:	bd80      	pop	{r7, pc}
  404d6c:	00404d31 	.word	0x00404d31

00404d70 <sd_mmc_mem_2_ram>:
/**
 * \name MEM <-> RAM Interface
 * @{
 */
Ctrl_status sd_mmc_mem_2_ram(uint8_t slot, uint32_t addr, void *ram)
{
  404d70:	b580      	push	{r7, lr}
  404d72:	b084      	sub	sp, #16
  404d74:	af00      	add	r7, sp, #0
  404d76:	4603      	mov	r3, r0
  404d78:	60b9      	str	r1, [r7, #8]
  404d7a:	607a      	str	r2, [r7, #4]
  404d7c:	73fb      	strb	r3, [r7, #15]
	switch (sd_mmc_init_read_blocks(slot, addr, 1)) {
  404d7e:	7bfb      	ldrb	r3, [r7, #15]
  404d80:	2201      	movs	r2, #1
  404d82:	68b9      	ldr	r1, [r7, #8]
  404d84:	4618      	mov	r0, r3
  404d86:	4b11      	ldr	r3, [pc, #68]	; (404dcc <sd_mmc_mem_2_ram+0x5c>)
  404d88:	4798      	blx	r3
  404d8a:	4603      	mov	r3, r0
  404d8c:	2b00      	cmp	r3, #0
  404d8e:	d005      	beq.n	404d9c <sd_mmc_mem_2_ram+0x2c>
  404d90:	2b02      	cmp	r3, #2
  404d92:	d101      	bne.n	404d98 <sd_mmc_mem_2_ram+0x28>
	case SD_MMC_OK:
		break;
	case SD_MMC_ERR_NO_CARD:
		return CTRL_NO_PRESENT;
  404d94:	2302      	movs	r3, #2
  404d96:	e014      	b.n	404dc2 <sd_mmc_mem_2_ram+0x52>
	default:
		return CTRL_FAIL;
  404d98:	2301      	movs	r3, #1
  404d9a:	e012      	b.n	404dc2 <sd_mmc_mem_2_ram+0x52>
		break;
  404d9c:	bf00      	nop
	}
	if (SD_MMC_OK != sd_mmc_start_read_blocks(ram, 1)) {
  404d9e:	2101      	movs	r1, #1
  404da0:	6878      	ldr	r0, [r7, #4]
  404da2:	4b0b      	ldr	r3, [pc, #44]	; (404dd0 <sd_mmc_mem_2_ram+0x60>)
  404da4:	4798      	blx	r3
  404da6:	4603      	mov	r3, r0
  404da8:	2b00      	cmp	r3, #0
  404daa:	d001      	beq.n	404db0 <sd_mmc_mem_2_ram+0x40>
		return CTRL_FAIL;
  404dac:	2301      	movs	r3, #1
  404dae:	e008      	b.n	404dc2 <sd_mmc_mem_2_ram+0x52>
	}
	if (SD_MMC_OK != sd_mmc_wait_end_of_read_blocks(false)) {
  404db0:	2000      	movs	r0, #0
  404db2:	4b08      	ldr	r3, [pc, #32]	; (404dd4 <sd_mmc_mem_2_ram+0x64>)
  404db4:	4798      	blx	r3
  404db6:	4603      	mov	r3, r0
  404db8:	2b00      	cmp	r3, #0
  404dba:	d001      	beq.n	404dc0 <sd_mmc_mem_2_ram+0x50>
		return CTRL_FAIL;
  404dbc:	2301      	movs	r3, #1
  404dbe:	e000      	b.n	404dc2 <sd_mmc_mem_2_ram+0x52>
	}
	return CTRL_GOOD;
  404dc0:	2300      	movs	r3, #0
}
  404dc2:	4618      	mov	r0, r3
  404dc4:	3710      	adds	r7, #16
  404dc6:	46bd      	mov	sp, r7
  404dc8:	bd80      	pop	{r7, pc}
  404dca:	bf00      	nop
  404dcc:	004047e5 	.word	0x004047e5
  404dd0:	004048d1 	.word	0x004048d1
  404dd4:	0040491d 	.word	0x0040491d

00404dd8 <sd_mmc_mem_2_ram_0>:

Ctrl_status sd_mmc_mem_2_ram_0(uint32_t addr, void *ram)
{
  404dd8:	b580      	push	{r7, lr}
  404dda:	b082      	sub	sp, #8
  404ddc:	af00      	add	r7, sp, #0
  404dde:	6078      	str	r0, [r7, #4]
  404de0:	6039      	str	r1, [r7, #0]
	return sd_mmc_mem_2_ram(0, addr, ram);
  404de2:	683a      	ldr	r2, [r7, #0]
  404de4:	6879      	ldr	r1, [r7, #4]
  404de6:	2000      	movs	r0, #0
  404de8:	4b03      	ldr	r3, [pc, #12]	; (404df8 <sd_mmc_mem_2_ram_0+0x20>)
  404dea:	4798      	blx	r3
  404dec:	4603      	mov	r3, r0
}
  404dee:	4618      	mov	r0, r3
  404df0:	3708      	adds	r7, #8
  404df2:	46bd      	mov	sp, r7
  404df4:	bd80      	pop	{r7, pc}
  404df6:	bf00      	nop
  404df8:	00404d71 	.word	0x00404d71

00404dfc <sd_mmc_mem_2_ram_1>:

Ctrl_status sd_mmc_mem_2_ram_1(uint32_t addr, void *ram)
{
  404dfc:	b580      	push	{r7, lr}
  404dfe:	b082      	sub	sp, #8
  404e00:	af00      	add	r7, sp, #0
  404e02:	6078      	str	r0, [r7, #4]
  404e04:	6039      	str	r1, [r7, #0]
	return sd_mmc_mem_2_ram(1, addr, ram);
  404e06:	683a      	ldr	r2, [r7, #0]
  404e08:	6879      	ldr	r1, [r7, #4]
  404e0a:	2001      	movs	r0, #1
  404e0c:	4b03      	ldr	r3, [pc, #12]	; (404e1c <sd_mmc_mem_2_ram_1+0x20>)
  404e0e:	4798      	blx	r3
  404e10:	4603      	mov	r3, r0
}
  404e12:	4618      	mov	r0, r3
  404e14:	3708      	adds	r7, #8
  404e16:	46bd      	mov	sp, r7
  404e18:	bd80      	pop	{r7, pc}
  404e1a:	bf00      	nop
  404e1c:	00404d71 	.word	0x00404d71

00404e20 <sd_mmc_ram_2_mem>:

Ctrl_status sd_mmc_ram_2_mem(uint8_t slot, uint32_t addr, const void *ram)
{
  404e20:	b580      	push	{r7, lr}
  404e22:	b084      	sub	sp, #16
  404e24:	af00      	add	r7, sp, #0
  404e26:	4603      	mov	r3, r0
  404e28:	60b9      	str	r1, [r7, #8]
  404e2a:	607a      	str	r2, [r7, #4]
  404e2c:	73fb      	strb	r3, [r7, #15]
	switch (sd_mmc_init_write_blocks(slot, addr, 1)) {
  404e2e:	7bfb      	ldrb	r3, [r7, #15]
  404e30:	2201      	movs	r2, #1
  404e32:	68b9      	ldr	r1, [r7, #8]
  404e34:	4618      	mov	r0, r3
  404e36:	4b11      	ldr	r3, [pc, #68]	; (404e7c <sd_mmc_ram_2_mem+0x5c>)
  404e38:	4798      	blx	r3
  404e3a:	4603      	mov	r3, r0
  404e3c:	2b00      	cmp	r3, #0
  404e3e:	d005      	beq.n	404e4c <sd_mmc_ram_2_mem+0x2c>
  404e40:	2b02      	cmp	r3, #2
  404e42:	d101      	bne.n	404e48 <sd_mmc_ram_2_mem+0x28>
	case SD_MMC_OK:
		break;
	case SD_MMC_ERR_NO_CARD:
		return CTRL_NO_PRESENT;
  404e44:	2302      	movs	r3, #2
  404e46:	e014      	b.n	404e72 <sd_mmc_ram_2_mem+0x52>
	default:
		return CTRL_FAIL;
  404e48:	2301      	movs	r3, #1
  404e4a:	e012      	b.n	404e72 <sd_mmc_ram_2_mem+0x52>
		break;
  404e4c:	bf00      	nop
	}
	if (SD_MMC_OK != sd_mmc_start_write_blocks(ram, 1)) {
  404e4e:	2101      	movs	r1, #1
  404e50:	6878      	ldr	r0, [r7, #4]
  404e52:	4b0b      	ldr	r3, [pc, #44]	; (404e80 <sd_mmc_ram_2_mem+0x60>)
  404e54:	4798      	blx	r3
  404e56:	4603      	mov	r3, r0
  404e58:	2b00      	cmp	r3, #0
  404e5a:	d001      	beq.n	404e60 <sd_mmc_ram_2_mem+0x40>
		return CTRL_FAIL;
  404e5c:	2301      	movs	r3, #1
  404e5e:	e008      	b.n	404e72 <sd_mmc_ram_2_mem+0x52>
	}
	if (SD_MMC_OK != sd_mmc_wait_end_of_write_blocks(false)) {
  404e60:	2000      	movs	r0, #0
  404e62:	4b08      	ldr	r3, [pc, #32]	; (404e84 <sd_mmc_ram_2_mem+0x64>)
  404e64:	4798      	blx	r3
  404e66:	4603      	mov	r3, r0
  404e68:	2b00      	cmp	r3, #0
  404e6a:	d001      	beq.n	404e70 <sd_mmc_ram_2_mem+0x50>
		return CTRL_FAIL;
  404e6c:	2301      	movs	r3, #1
  404e6e:	e000      	b.n	404e72 <sd_mmc_ram_2_mem+0x52>
	}
	return CTRL_GOOD;
  404e70:	2300      	movs	r3, #0
}
  404e72:	4618      	mov	r0, r3
  404e74:	3710      	adds	r7, #16
  404e76:	46bd      	mov	sp, r7
  404e78:	bd80      	pop	{r7, pc}
  404e7a:	bf00      	nop
  404e7c:	004049a9 	.word	0x004049a9
  404e80:	00404a91 	.word	0x00404a91
  404e84:	00404add 	.word	0x00404add

00404e88 <sd_mmc_ram_2_mem_0>:

Ctrl_status sd_mmc_ram_2_mem_0(uint32_t addr, const void *ram)
{
  404e88:	b580      	push	{r7, lr}
  404e8a:	b082      	sub	sp, #8
  404e8c:	af00      	add	r7, sp, #0
  404e8e:	6078      	str	r0, [r7, #4]
  404e90:	6039      	str	r1, [r7, #0]
	return sd_mmc_ram_2_mem(0, addr, ram);
  404e92:	683a      	ldr	r2, [r7, #0]
  404e94:	6879      	ldr	r1, [r7, #4]
  404e96:	2000      	movs	r0, #0
  404e98:	4b03      	ldr	r3, [pc, #12]	; (404ea8 <sd_mmc_ram_2_mem_0+0x20>)
  404e9a:	4798      	blx	r3
  404e9c:	4603      	mov	r3, r0
}
  404e9e:	4618      	mov	r0, r3
  404ea0:	3708      	adds	r7, #8
  404ea2:	46bd      	mov	sp, r7
  404ea4:	bd80      	pop	{r7, pc}
  404ea6:	bf00      	nop
  404ea8:	00404e21 	.word	0x00404e21

00404eac <sd_mmc_ram_2_mem_1>:

Ctrl_status sd_mmc_ram_2_mem_1(uint32_t addr, const void *ram)
{
  404eac:	b580      	push	{r7, lr}
  404eae:	b082      	sub	sp, #8
  404eb0:	af00      	add	r7, sp, #0
  404eb2:	6078      	str	r0, [r7, #4]
  404eb4:	6039      	str	r1, [r7, #0]
	return sd_mmc_ram_2_mem(1, addr, ram);
  404eb6:	683a      	ldr	r2, [r7, #0]
  404eb8:	6879      	ldr	r1, [r7, #4]
  404eba:	2001      	movs	r0, #1
  404ebc:	4b03      	ldr	r3, [pc, #12]	; (404ecc <sd_mmc_ram_2_mem_1+0x20>)
  404ebe:	4798      	blx	r3
  404ec0:	4603      	mov	r3, r0
}
  404ec2:	4618      	mov	r0, r3
  404ec4:	3708      	adds	r7, #8
  404ec6:	46bd      	mov	sp, r7
  404ec8:	bd80      	pop	{r7, pc}
  404eca:	bf00      	nop
  404ecc:	00404e21 	.word	0x00404e21

00404ed0 <mem_test_unit_ready>:
  return LUN_ID_0;
}


Ctrl_status mem_test_unit_ready(U8 lun)
{
  404ed0:	b580      	push	{r7, lr}
  404ed2:	b084      	sub	sp, #16
  404ed4:	af00      	add	r7, sp, #0
  404ed6:	4603      	mov	r3, r0
  404ed8:	71fb      	strb	r3, [r7, #7]

  if (!Ctrl_access_lock()) return CTRL_FAIL;

  status =
#if MAX_LUN
         (lun < MAX_LUN) ? lun_desc[lun].test_unit_ready() :
  404eda:	79fb      	ldrb	r3, [r7, #7]
  404edc:	2b01      	cmp	r3, #1
  404ede:	d807      	bhi.n	404ef0 <mem_test_unit_ready+0x20>
  404ee0:	79fb      	ldrb	r3, [r7, #7]
  404ee2:	4a07      	ldr	r2, [pc, #28]	; (404f00 <mem_test_unit_ready+0x30>)
  404ee4:	015b      	lsls	r3, r3, #5
  404ee6:	4413      	add	r3, r2
  404ee8:	681b      	ldr	r3, [r3, #0]
  404eea:	4798      	blx	r3
  404eec:	4603      	mov	r3, r0
  404eee:	e000      	b.n	404ef2 <mem_test_unit_ready+0x22>
  404ef0:	2301      	movs	r3, #1
  status =
  404ef2:	73fb      	strb	r3, [r7, #15]
                             CTRL_FAIL;
#endif

  Ctrl_access_unlock();

  return status;
  404ef4:	7bfb      	ldrb	r3, [r7, #15]
}
  404ef6:	4618      	mov	r0, r3
  404ef8:	3710      	adds	r7, #16
  404efa:	46bd      	mov	sp, r7
  404efc:	bd80      	pop	{r7, pc}
  404efe:	bf00      	nop
  404f00:	0040f5f0 	.word	0x0040f5f0

00404f04 <mem_read_capacity>:


Ctrl_status mem_read_capacity(U8 lun, U32 *u32_nb_sector)
{
  404f04:	b580      	push	{r7, lr}
  404f06:	b084      	sub	sp, #16
  404f08:	af00      	add	r7, sp, #0
  404f0a:	4603      	mov	r3, r0
  404f0c:	6039      	str	r1, [r7, #0]
  404f0e:	71fb      	strb	r3, [r7, #7]

  if (!Ctrl_access_lock()) return CTRL_FAIL;

  status =
#if MAX_LUN
         (lun < MAX_LUN) ? lun_desc[lun].read_capacity(u32_nb_sector) :
  404f10:	79fb      	ldrb	r3, [r7, #7]
  404f12:	2b01      	cmp	r3, #1
  404f14:	d809      	bhi.n	404f2a <mem_read_capacity+0x26>
  404f16:	79fb      	ldrb	r3, [r7, #7]
  404f18:	4a07      	ldr	r2, [pc, #28]	; (404f38 <mem_read_capacity+0x34>)
  404f1a:	015b      	lsls	r3, r3, #5
  404f1c:	4413      	add	r3, r2
  404f1e:	3304      	adds	r3, #4
  404f20:	681b      	ldr	r3, [r3, #0]
  404f22:	6838      	ldr	r0, [r7, #0]
  404f24:	4798      	blx	r3
  404f26:	4603      	mov	r3, r0
  404f28:	e000      	b.n	404f2c <mem_read_capacity+0x28>
  404f2a:	2301      	movs	r3, #1
  status =
  404f2c:	73fb      	strb	r3, [r7, #15]
                             CTRL_FAIL;
#endif

  Ctrl_access_unlock();

  return status;
  404f2e:	7bfb      	ldrb	r3, [r7, #15]
}
  404f30:	4618      	mov	r0, r3
  404f32:	3710      	adds	r7, #16
  404f34:	46bd      	mov	sp, r7
  404f36:	bd80      	pop	{r7, pc}
  404f38:	0040f5f0 	.word	0x0040f5f0

00404f3c <mem_sector_size>:


U8 mem_sector_size(U8 lun)
{
  404f3c:	b480      	push	{r7}
  404f3e:	b085      	sub	sp, #20
  404f40:	af00      	add	r7, sp, #0
  404f42:	4603      	mov	r3, r0
  404f44:	71fb      	strb	r3, [r7, #7]

  if (!Ctrl_access_lock()) return 0;

  sector_size =
#if MAX_LUN
              (lun < MAX_LUN) ? 1 :
  404f46:	79fb      	ldrb	r3, [r7, #7]
  404f48:	2b01      	cmp	r3, #1
  404f4a:	bf94      	ite	ls
  404f4c:	2301      	movls	r3, #1
  404f4e:	2300      	movhi	r3, #0
  404f50:	b2db      	uxtb	r3, r3
  sector_size =
  404f52:	73fb      	strb	r3, [r7, #15]
                                  0;
#endif

  Ctrl_access_unlock();

  return sector_size;
  404f54:	7bfb      	ldrb	r3, [r7, #15]
}
  404f56:	4618      	mov	r0, r3
  404f58:	3714      	adds	r7, #20
  404f5a:	46bd      	mov	sp, r7
  404f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
  404f60:	4770      	bx	lr
	...

00404f64 <mem_wr_protect>:

  return unloaded;
}

bool mem_wr_protect(U8 lun)
{
  404f64:	b580      	push	{r7, lr}
  404f66:	b084      	sub	sp, #16
  404f68:	af00      	add	r7, sp, #0
  404f6a:	4603      	mov	r3, r0
  404f6c:	71fb      	strb	r3, [r7, #7]

  if (!Ctrl_access_lock()) return true;

  wr_protect =
#if MAX_LUN
             (lun < MAX_LUN) ? lun_desc[lun].wr_protect() :
  404f6e:	79fb      	ldrb	r3, [r7, #7]
  404f70:	2b01      	cmp	r3, #1
  404f72:	d809      	bhi.n	404f88 <mem_wr_protect+0x24>
  404f74:	79fb      	ldrb	r3, [r7, #7]
  404f76:	4a09      	ldr	r2, [pc, #36]	; (404f9c <mem_wr_protect+0x38>)
  404f78:	015b      	lsls	r3, r3, #5
  404f7a:	4413      	add	r3, r2
  404f7c:	330c      	adds	r3, #12
  404f7e:	681b      	ldr	r3, [r3, #0]
  404f80:	4798      	blx	r3
  404f82:	4603      	mov	r3, r0
  404f84:	2b00      	cmp	r3, #0
  404f86:	d001      	beq.n	404f8c <mem_wr_protect+0x28>
  404f88:	2301      	movs	r3, #1
  404f8a:	e000      	b.n	404f8e <mem_wr_protect+0x2a>
  404f8c:	2300      	movs	r3, #0
  wr_protect =
  404f8e:	73fb      	strb	r3, [r7, #15]
                                 true;
#endif

  Ctrl_access_unlock();

  return wr_protect;
  404f90:	7bfb      	ldrb	r3, [r7, #15]
}
  404f92:	4618      	mov	r0, r3
  404f94:	3710      	adds	r7, #16
  404f96:	46bd      	mov	sp, r7
  404f98:	bd80      	pop	{r7, pc}
  404f9a:	bf00      	nop
  404f9c:	0040f5f0 	.word	0x0040f5f0

00404fa0 <memory_2_ram>:
 */
//! @{


Ctrl_status memory_2_ram(U8 lun, U32 addr, void *ram)
{
  404fa0:	b580      	push	{r7, lr}
  404fa2:	b086      	sub	sp, #24
  404fa4:	af00      	add	r7, sp, #0
  404fa6:	4603      	mov	r3, r0
  404fa8:	60b9      	str	r1, [r7, #8]
  404faa:	607a      	str	r2, [r7, #4]
  404fac:	73fb      	strb	r3, [r7, #15]
  if (!Ctrl_access_lock()) return CTRL_FAIL;

  memory_start_read_action(1);
  status =
#if MAX_LUN
           (lun < MAX_LUN) ? lun_desc[lun].mem_2_ram(addr, ram) :
  404fae:	7bfb      	ldrb	r3, [r7, #15]
  404fb0:	2b01      	cmp	r3, #1
  404fb2:	d80a      	bhi.n	404fca <memory_2_ram+0x2a>
  404fb4:	7bfb      	ldrb	r3, [r7, #15]
  404fb6:	4a08      	ldr	r2, [pc, #32]	; (404fd8 <memory_2_ram+0x38>)
  404fb8:	015b      	lsls	r3, r3, #5
  404fba:	4413      	add	r3, r2
  404fbc:	3314      	adds	r3, #20
  404fbe:	681b      	ldr	r3, [r3, #0]
  404fc0:	6879      	ldr	r1, [r7, #4]
  404fc2:	68b8      	ldr	r0, [r7, #8]
  404fc4:	4798      	blx	r3
  404fc6:	4603      	mov	r3, r0
  404fc8:	e000      	b.n	404fcc <memory_2_ram+0x2c>
  404fca:	2301      	movs	r3, #1
  status =
  404fcc:	75fb      	strb	r3, [r7, #23]
#endif
  memory_stop_read_action();

  Ctrl_access_unlock();

  return status;
  404fce:	7dfb      	ldrb	r3, [r7, #23]
}
  404fd0:	4618      	mov	r0, r3
  404fd2:	3718      	adds	r7, #24
  404fd4:	46bd      	mov	sp, r7
  404fd6:	bd80      	pop	{r7, pc}
  404fd8:	0040f5f0 	.word	0x0040f5f0

00404fdc <ram_2_memory>:


Ctrl_status ram_2_memory(U8 lun, U32 addr, const void *ram)
{
  404fdc:	b580      	push	{r7, lr}
  404fde:	b086      	sub	sp, #24
  404fe0:	af00      	add	r7, sp, #0
  404fe2:	4603      	mov	r3, r0
  404fe4:	60b9      	str	r1, [r7, #8]
  404fe6:	607a      	str	r2, [r7, #4]
  404fe8:	73fb      	strb	r3, [r7, #15]
  if (!Ctrl_access_lock()) return CTRL_FAIL;

  memory_start_write_action(1);
  status =
#if MAX_LUN
           (lun < MAX_LUN) ? lun_desc[lun].ram_2_mem(addr, ram) :
  404fea:	7bfb      	ldrb	r3, [r7, #15]
  404fec:	2b01      	cmp	r3, #1
  404fee:	d80a      	bhi.n	405006 <ram_2_memory+0x2a>
  404ff0:	7bfb      	ldrb	r3, [r7, #15]
  404ff2:	4a08      	ldr	r2, [pc, #32]	; (405014 <ram_2_memory+0x38>)
  404ff4:	015b      	lsls	r3, r3, #5
  404ff6:	4413      	add	r3, r2
  404ff8:	3318      	adds	r3, #24
  404ffa:	681b      	ldr	r3, [r3, #0]
  404ffc:	6879      	ldr	r1, [r7, #4]
  404ffe:	68b8      	ldr	r0, [r7, #8]
  405000:	4798      	blx	r3
  405002:	4603      	mov	r3, r0
  405004:	e000      	b.n	405008 <ram_2_memory+0x2c>
  405006:	2301      	movs	r3, #1
  status =
  405008:	75fb      	strb	r3, [r7, #23]
#endif
  memory_stop_write_action();

  Ctrl_access_unlock();

  return status;
  40500a:	7dfb      	ldrb	r3, [r7, #23]
}
  40500c:	4618      	mov	r0, r3
  40500e:	3718      	adds	r7, #24
  405010:	46bd      	mov	sp, r7
  405012:	bd80      	pop	{r7, pc}
  405014:	0040f5f0 	.word	0x0040f5f0

00405018 <sysclk_enable_peripheral_clock>:
{
  405018:	b580      	push	{r7, lr}
  40501a:	b082      	sub	sp, #8
  40501c:	af00      	add	r7, sp, #0
  40501e:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  405020:	6878      	ldr	r0, [r7, #4]
  405022:	4b03      	ldr	r3, [pc, #12]	; (405030 <sysclk_enable_peripheral_clock+0x18>)
  405024:	4798      	blx	r3
}
  405026:	bf00      	nop
  405028:	3708      	adds	r7, #8
  40502a:	46bd      	mov	sp, r7
  40502c:	bd80      	pop	{r7, pc}
  40502e:	bf00      	nop
  405030:	00409f35 	.word	0x00409f35

00405034 <ioport_init>:
{
  405034:	b580      	push	{r7, lr}
  405036:	af00      	add	r7, sp, #0
	sysclk_enable_peripheral_clock(ID_PIOA);
  405038:	2009      	movs	r0, #9
  40503a:	4b08      	ldr	r3, [pc, #32]	; (40505c <ioport_init+0x28>)
  40503c:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOB);
  40503e:	200a      	movs	r0, #10
  405040:	4b06      	ldr	r3, [pc, #24]	; (40505c <ioport_init+0x28>)
  405042:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOC);
  405044:	200b      	movs	r0, #11
  405046:	4b05      	ldr	r3, [pc, #20]	; (40505c <ioport_init+0x28>)
  405048:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOD);
  40504a:	200c      	movs	r0, #12
  40504c:	4b03      	ldr	r3, [pc, #12]	; (40505c <ioport_init+0x28>)
  40504e:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOE);
  405050:	200d      	movs	r0, #13
  405052:	4b02      	ldr	r3, [pc, #8]	; (40505c <ioport_init+0x28>)
  405054:	4798      	blx	r3
}
  405056:	bf00      	nop
  405058:	bd80      	pop	{r7, pc}
  40505a:	bf00      	nop
  40505c:	00405019 	.word	0x00405019

00405060 <ioport_disable_pin>:
{
  405060:	b480      	push	{r7}
  405062:	b089      	sub	sp, #36	; 0x24
  405064:	af00      	add	r7, sp, #0
  405066:	6078      	str	r0, [r7, #4]
  405068:	687b      	ldr	r3, [r7, #4]
  40506a:	61fb      	str	r3, [r7, #28]
  40506c:	69fb      	ldr	r3, [r7, #28]
  40506e:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  405070:	69bb      	ldr	r3, [r7, #24]
  405072:	095a      	lsrs	r2, r3, #5
  405074:	69fb      	ldr	r3, [r7, #28]
  405076:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  405078:	697b      	ldr	r3, [r7, #20]
  40507a:	f003 031f 	and.w	r3, r3, #31
  40507e:	2101      	movs	r1, #1
  405080:	fa01 f303 	lsl.w	r3, r1, r3
  405084:	613a      	str	r2, [r7, #16]
  405086:	60fb      	str	r3, [r7, #12]
  405088:	693b      	ldr	r3, [r7, #16]
  40508a:	60bb      	str	r3, [r7, #8]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  40508c:	68bb      	ldr	r3, [r7, #8]
  40508e:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  405092:	f203 7307 	addw	r3, r3, #1799	; 0x707
  405096:	025b      	lsls	r3, r3, #9
  405098:	461a      	mov	r2, r3
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40509a:	68fb      	ldr	r3, [r7, #12]
  40509c:	6053      	str	r3, [r2, #4]
}
  40509e:	bf00      	nop
  4050a0:	3724      	adds	r7, #36	; 0x24
  4050a2:	46bd      	mov	sp, r7
  4050a4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4050a8:	4770      	bx	lr

004050aa <ioport_set_pin_mode>:
{
  4050aa:	b480      	push	{r7}
  4050ac:	b08d      	sub	sp, #52	; 0x34
  4050ae:	af00      	add	r7, sp, #0
  4050b0:	6078      	str	r0, [r7, #4]
  4050b2:	6039      	str	r1, [r7, #0]
  4050b4:	687b      	ldr	r3, [r7, #4]
  4050b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  4050b8:	683b      	ldr	r3, [r7, #0]
  4050ba:	62bb      	str	r3, [r7, #40]	; 0x28
  4050bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4050be:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  4050c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4050c2:	095a      	lsrs	r2, r3, #5
  4050c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4050c6:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  4050c8:	6a3b      	ldr	r3, [r7, #32]
  4050ca:	f003 031f 	and.w	r3, r3, #31
  4050ce:	2101      	movs	r1, #1
  4050d0:	fa01 f303 	lsl.w	r3, r1, r3
  4050d4:	61fa      	str	r2, [r7, #28]
  4050d6:	61bb      	str	r3, [r7, #24]
  4050d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4050da:	617b      	str	r3, [r7, #20]
  4050dc:	69fb      	ldr	r3, [r7, #28]
  4050de:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4050e0:	693b      	ldr	r3, [r7, #16]
  4050e2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4050e6:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4050ea:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_port_to_base(port);
  4050ec:	60fb      	str	r3, [r7, #12]
	if (mode & IOPORT_MODE_PULLUP) {
  4050ee:	697b      	ldr	r3, [r7, #20]
  4050f0:	f003 0308 	and.w	r3, r3, #8
  4050f4:	2b00      	cmp	r3, #0
  4050f6:	d003      	beq.n	405100 <ioport_set_pin_mode+0x56>
		base->PIO_PUER = mask;
  4050f8:	68fb      	ldr	r3, [r7, #12]
  4050fa:	69ba      	ldr	r2, [r7, #24]
  4050fc:	665a      	str	r2, [r3, #100]	; 0x64
  4050fe:	e002      	b.n	405106 <ioport_set_pin_mode+0x5c>
		base->PIO_PUDR = mask;
  405100:	68fb      	ldr	r3, [r7, #12]
  405102:	69ba      	ldr	r2, [r7, #24]
  405104:	661a      	str	r2, [r3, #96]	; 0x60
	if (mode & IOPORT_MODE_PULLDOWN) {
  405106:	697b      	ldr	r3, [r7, #20]
  405108:	f003 0310 	and.w	r3, r3, #16
  40510c:	2b00      	cmp	r3, #0
  40510e:	d004      	beq.n	40511a <ioport_set_pin_mode+0x70>
		base->PIO_PPDER = mask;
  405110:	68fb      	ldr	r3, [r7, #12]
  405112:	69ba      	ldr	r2, [r7, #24]
  405114:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  405118:	e003      	b.n	405122 <ioport_set_pin_mode+0x78>
		base->PIO_PPDDR = mask;
  40511a:	68fb      	ldr	r3, [r7, #12]
  40511c:	69ba      	ldr	r2, [r7, #24]
  40511e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  405122:	697b      	ldr	r3, [r7, #20]
  405124:	f003 0320 	and.w	r3, r3, #32
  405128:	2b00      	cmp	r3, #0
  40512a:	d003      	beq.n	405134 <ioport_set_pin_mode+0x8a>
		base->PIO_MDER = mask;
  40512c:	68fb      	ldr	r3, [r7, #12]
  40512e:	69ba      	ldr	r2, [r7, #24]
  405130:	651a      	str	r2, [r3, #80]	; 0x50
  405132:	e002      	b.n	40513a <ioport_set_pin_mode+0x90>
		base->PIO_MDDR = mask;
  405134:	68fb      	ldr	r3, [r7, #12]
  405136:	69ba      	ldr	r2, [r7, #24]
  405138:	655a      	str	r2, [r3, #84]	; 0x54
	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  40513a:	697b      	ldr	r3, [r7, #20]
  40513c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  405140:	2b00      	cmp	r3, #0
  405142:	d003      	beq.n	40514c <ioport_set_pin_mode+0xa2>
		base->PIO_IFER = mask;
  405144:	68fb      	ldr	r3, [r7, #12]
  405146:	69ba      	ldr	r2, [r7, #24]
  405148:	621a      	str	r2, [r3, #32]
  40514a:	e002      	b.n	405152 <ioport_set_pin_mode+0xa8>
		base->PIO_IFDR = mask;
  40514c:	68fb      	ldr	r3, [r7, #12]
  40514e:	69ba      	ldr	r2, [r7, #24]
  405150:	625a      	str	r2, [r3, #36]	; 0x24
	if (mode & IOPORT_MODE_DEBOUNCE) {
  405152:	697b      	ldr	r3, [r7, #20]
  405154:	f003 0380 	and.w	r3, r3, #128	; 0x80
  405158:	2b00      	cmp	r3, #0
  40515a:	d004      	beq.n	405166 <ioport_set_pin_mode+0xbc>
		base->PIO_IFSCER = mask;
  40515c:	68fb      	ldr	r3, [r7, #12]
  40515e:	69ba      	ldr	r2, [r7, #24]
  405160:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  405164:	e003      	b.n	40516e <ioport_set_pin_mode+0xc4>
		base->PIO_IFSCDR = mask;
  405166:	68fb      	ldr	r3, [r7, #12]
  405168:	69ba      	ldr	r2, [r7, #24]
  40516a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	if (mode & IOPORT_MODE_MUX_BIT0) {
  40516e:	697b      	ldr	r3, [r7, #20]
  405170:	f003 0301 	and.w	r3, r3, #1
  405174:	2b00      	cmp	r3, #0
  405176:	d006      	beq.n	405186 <ioport_set_pin_mode+0xdc>
		base->PIO_ABCDSR[0] |= mask;
  405178:	68fb      	ldr	r3, [r7, #12]
  40517a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40517c:	69bb      	ldr	r3, [r7, #24]
  40517e:	431a      	orrs	r2, r3
  405180:	68fb      	ldr	r3, [r7, #12]
  405182:	671a      	str	r2, [r3, #112]	; 0x70
  405184:	e006      	b.n	405194 <ioport_set_pin_mode+0xea>
		base->PIO_ABCDSR[0] &= ~mask;
  405186:	68fb      	ldr	r3, [r7, #12]
  405188:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40518a:	69bb      	ldr	r3, [r7, #24]
  40518c:	43db      	mvns	r3, r3
  40518e:	401a      	ands	r2, r3
  405190:	68fb      	ldr	r3, [r7, #12]
  405192:	671a      	str	r2, [r3, #112]	; 0x70
	if (mode & IOPORT_MODE_MUX_BIT1) {
  405194:	697b      	ldr	r3, [r7, #20]
  405196:	f003 0302 	and.w	r3, r3, #2
  40519a:	2b00      	cmp	r3, #0
  40519c:	d006      	beq.n	4051ac <ioport_set_pin_mode+0x102>
		base->PIO_ABCDSR[1] |= mask;
  40519e:	68fb      	ldr	r3, [r7, #12]
  4051a0:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4051a2:	69bb      	ldr	r3, [r7, #24]
  4051a4:	431a      	orrs	r2, r3
  4051a6:	68fb      	ldr	r3, [r7, #12]
  4051a8:	675a      	str	r2, [r3, #116]	; 0x74
}
  4051aa:	e006      	b.n	4051ba <ioport_set_pin_mode+0x110>
		base->PIO_ABCDSR[1] &= ~mask;
  4051ac:	68fb      	ldr	r3, [r7, #12]
  4051ae:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4051b0:	69bb      	ldr	r3, [r7, #24]
  4051b2:	43db      	mvns	r3, r3
  4051b4:	401a      	ands	r2, r3
  4051b6:	68fb      	ldr	r3, [r7, #12]
  4051b8:	675a      	str	r2, [r3, #116]	; 0x74
  4051ba:	bf00      	nop
  4051bc:	3734      	adds	r7, #52	; 0x34
  4051be:	46bd      	mov	sp, r7
  4051c0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4051c4:	4770      	bx	lr

004051c6 <ioport_set_pin_dir>:
{
  4051c6:	b480      	push	{r7}
  4051c8:	b08d      	sub	sp, #52	; 0x34
  4051ca:	af00      	add	r7, sp, #0
  4051cc:	6078      	str	r0, [r7, #4]
  4051ce:	460b      	mov	r3, r1
  4051d0:	70fb      	strb	r3, [r7, #3]
  4051d2:	687b      	ldr	r3, [r7, #4]
  4051d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  4051d6:	78fb      	ldrb	r3, [r7, #3]
  4051d8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  4051dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4051de:	627b      	str	r3, [r7, #36]	; 0x24
  4051e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4051e2:	623b      	str	r3, [r7, #32]
	return pin >> 5;
  4051e4:	6a3b      	ldr	r3, [r7, #32]
  4051e6:	095b      	lsrs	r3, r3, #5
  4051e8:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4051ea:	69fb      	ldr	r3, [r7, #28]
  4051ec:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4051f0:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4051f4:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_pin_to_base(pin);
  4051f6:	61bb      	str	r3, [r7, #24]
	if (dir == IOPORT_DIR_OUTPUT) {
  4051f8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4051fc:	2b01      	cmp	r3, #1
  4051fe:	d109      	bne.n	405214 <ioport_set_pin_dir+0x4e>
  405200:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  405202:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  405204:	697b      	ldr	r3, [r7, #20]
  405206:	f003 031f 	and.w	r3, r3, #31
  40520a:	2201      	movs	r2, #1
  40520c:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40520e:	69bb      	ldr	r3, [r7, #24]
  405210:	611a      	str	r2, [r3, #16]
  405212:	e00c      	b.n	40522e <ioport_set_pin_dir+0x68>
	} else if (dir == IOPORT_DIR_INPUT) {
  405214:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  405218:	2b00      	cmp	r3, #0
  40521a:	d108      	bne.n	40522e <ioport_set_pin_dir+0x68>
  40521c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40521e:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  405220:	693b      	ldr	r3, [r7, #16]
  405222:	f003 031f 	and.w	r3, r3, #31
  405226:	2201      	movs	r2, #1
  405228:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  40522a:	69bb      	ldr	r3, [r7, #24]
  40522c:	615a      	str	r2, [r3, #20]
  40522e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  405230:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  405232:	68fb      	ldr	r3, [r7, #12]
  405234:	f003 031f 	and.w	r3, r3, #31
  405238:	2201      	movs	r2, #1
  40523a:	409a      	lsls	r2, r3
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40523c:	69bb      	ldr	r3, [r7, #24]
  40523e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
}
  405242:	bf00      	nop
  405244:	3734      	adds	r7, #52	; 0x34
  405246:	46bd      	mov	sp, r7
  405248:	f85d 7b04 	ldr.w	r7, [sp], #4
  40524c:	4770      	bx	lr

0040524e <ioport_set_pin_level>:
{
  40524e:	b480      	push	{r7}
  405250:	b08b      	sub	sp, #44	; 0x2c
  405252:	af00      	add	r7, sp, #0
  405254:	6078      	str	r0, [r7, #4]
  405256:	460b      	mov	r3, r1
  405258:	70fb      	strb	r3, [r7, #3]
  40525a:	687b      	ldr	r3, [r7, #4]
  40525c:	627b      	str	r3, [r7, #36]	; 0x24
  40525e:	78fb      	ldrb	r3, [r7, #3]
  405260:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  405264:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  405266:	61fb      	str	r3, [r7, #28]
  405268:	69fb      	ldr	r3, [r7, #28]
  40526a:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  40526c:	69bb      	ldr	r3, [r7, #24]
  40526e:	095b      	lsrs	r3, r3, #5
  405270:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  405272:	697b      	ldr	r3, [r7, #20]
  405274:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  405278:	f203 7307 	addw	r3, r3, #1799	; 0x707
  40527c:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_pin_to_base(pin);
  40527e:	613b      	str	r3, [r7, #16]
	if (level) {
  405280:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  405284:	2b00      	cmp	r3, #0
  405286:	d009      	beq.n	40529c <ioport_set_pin_level+0x4e>
  405288:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40528a:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  40528c:	68fb      	ldr	r3, [r7, #12]
  40528e:	f003 031f 	and.w	r3, r3, #31
  405292:	2201      	movs	r2, #1
  405294:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  405296:	693b      	ldr	r3, [r7, #16]
  405298:	631a      	str	r2, [r3, #48]	; 0x30
}
  40529a:	e008      	b.n	4052ae <ioport_set_pin_level+0x60>
  40529c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40529e:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  4052a0:	68bb      	ldr	r3, [r7, #8]
  4052a2:	f003 031f 	and.w	r3, r3, #31
  4052a6:	2201      	movs	r2, #1
  4052a8:	409a      	lsls	r2, r3
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4052aa:	693b      	ldr	r3, [r7, #16]
  4052ac:	635a      	str	r2, [r3, #52]	; 0x34
  4052ae:	bf00      	nop
  4052b0:	372c      	adds	r7, #44	; 0x2c
  4052b2:	46bd      	mov	sp, r7
  4052b4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4052b8:	4770      	bx	lr
	...

004052bc <ioport_set_pin_sense_mode>:
 * \param pin IOPORT pin to configure
 * \param pin_sense Edge to sense for the pin (\ref ioport_sense)
 */
static inline void ioport_set_pin_sense_mode(ioport_pin_t pin,
		enum ioport_sense pin_sense)
{
  4052bc:	b480      	push	{r7}
  4052be:	b08d      	sub	sp, #52	; 0x34
  4052c0:	af00      	add	r7, sp, #0
  4052c2:	6078      	str	r0, [r7, #4]
  4052c4:	460b      	mov	r3, r1
  4052c6:	70fb      	strb	r3, [r7, #3]
  4052c8:	687b      	ldr	r3, [r7, #4]
  4052ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  4052cc:	78fb      	ldrb	r3, [r7, #3]
  4052ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  4052d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4052d4:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  4052d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4052d8:	095a      	lsrs	r2, r3, #5
  4052da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4052dc:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  4052de:	6a3b      	ldr	r3, [r7, #32]
  4052e0:	f003 031f 	and.w	r3, r3, #31
  4052e4:	2101      	movs	r1, #1
  4052e6:	fa01 f303 	lsl.w	r3, r1, r3
  4052ea:	61fa      	str	r2, [r7, #28]
  4052ec:	61bb      	str	r3, [r7, #24]
  4052ee:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4052f2:	75fb      	strb	r3, [r7, #23]
  4052f4:	69fb      	ldr	r3, [r7, #28]
  4052f6:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4052f8:	693b      	ldr	r3, [r7, #16]
  4052fa:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4052fe:	f203 7307 	addw	r3, r3, #1799	; 0x707
  405302:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_sense_mode(ioport_port_t port,
		ioport_port_mask_t mask, enum ioport_sense pin_sense)
{
	Pio *base = arch_ioport_port_to_base(port);
  405304:	60fb      	str	r3, [r7, #12]
	 *       1       0         0    IOPORT_SENSE_FALLING
	 *       1       0         1    IOPORT_SENSE_RISING
	 *       1       1         0    IOPORT_SENSE_LEVEL_LOW
	 *       1       1         1    IOPORT_SENSE_LEVEL_HIGH
	 */
	switch(pin_sense) {
  405306:	7dfb      	ldrb	r3, [r7, #23]
  405308:	3b01      	subs	r3, #1
  40530a:	2b03      	cmp	r3, #3
  40530c:	d82e      	bhi.n	40536c <ioport_set_pin_sense_mode+0xb0>
  40530e:	a201      	add	r2, pc, #4	; (adr r2, 405314 <ioport_set_pin_sense_mode+0x58>)
  405310:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  405314:	00405349 	.word	0x00405349
  405318:	0040535b 	.word	0x0040535b
  40531c:	00405325 	.word	0x00405325
  405320:	00405337 	.word	0x00405337
	case IOPORT_SENSE_LEVEL_LOW:
		base->PIO_LSR = mask;
  405324:	68fb      	ldr	r3, [r7, #12]
  405326:	69ba      	ldr	r2, [r7, #24]
  405328:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_FELLSR = mask;
  40532c:	68fb      	ldr	r3, [r7, #12]
  40532e:	69ba      	ldr	r2, [r7, #24]
  405330:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  405334:	e01f      	b.n	405376 <ioport_set_pin_sense_mode+0xba>
		break;
	case IOPORT_SENSE_LEVEL_HIGH:
		base->PIO_LSR = mask;
  405336:	68fb      	ldr	r3, [r7, #12]
  405338:	69ba      	ldr	r2, [r7, #24]
  40533a:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_REHLSR = mask;
  40533e:	68fb      	ldr	r3, [r7, #12]
  405340:	69ba      	ldr	r2, [r7, #24]
  405342:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  405346:	e016      	b.n	405376 <ioport_set_pin_sense_mode+0xba>
		break;
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
  405348:	68fb      	ldr	r3, [r7, #12]
  40534a:	69ba      	ldr	r2, [r7, #24]
  40534c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_FELLSR = mask;
  405350:	68fb      	ldr	r3, [r7, #12]
  405352:	69ba      	ldr	r2, [r7, #24]
  405354:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  405358:	e00d      	b.n	405376 <ioport_set_pin_sense_mode+0xba>
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  40535a:	68fb      	ldr	r3, [r7, #12]
  40535c:	69ba      	ldr	r2, [r7, #24]
  40535e:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  405362:	68fb      	ldr	r3, [r7, #12]
  405364:	69ba      	ldr	r2, [r7, #24]
  405366:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  40536a:	e004      	b.n	405376 <ioport_set_pin_sense_mode+0xba>
		break;
	default:
		base->PIO_AIMDR = mask;
  40536c:	68fb      	ldr	r3, [r7, #12]
  40536e:	69ba      	ldr	r2, [r7, #24]
  405370:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	arch_ioport_set_pin_sense_mode(pin, pin_sense);
}
  405374:	e003      	b.n	40537e <ioport_set_pin_sense_mode+0xc2>
		return;
	}
	base->PIO_AIMER = mask;
  405376:	68fb      	ldr	r3, [r7, #12]
  405378:	69ba      	ldr	r2, [r7, #24]
  40537a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  40537e:	bf00      	nop
  405380:	3734      	adds	r7, #52	; 0x34
  405382:	46bd      	mov	sp, r7
  405384:	f85d 7b04 	ldr.w	r7, [sp], #4
  405388:	4770      	bx	lr
  40538a:	bf00      	nop

0040538c <board_init>:
		ioport_set_pin_mode(pin, mode);\
		ioport_set_pin_sense_mode(pin, sense);\
	} while (0)

void board_init(void)
{
  40538c:	b580      	push	{r7, lr}
  40538e:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  405390:	4b34      	ldr	r3, [pc, #208]	; (405464 <board_init+0xd8>)
  405392:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  405396:	605a      	str	r2, [r3, #4]
#endif

	/* Initialize IOPORTs */
	ioport_init();
  405398:	4b33      	ldr	r3, [pc, #204]	; (405468 <board_init+0xdc>)
  40539a:	4798      	blx	r3

	/* Configure the pins connected to LED as output and set their
	 * default initial state to high (LED off).
	 */
	ioport_set_pin_dir(LED0_GPIO, IOPORT_DIR_OUTPUT);
  40539c:	2101      	movs	r1, #1
  40539e:	2076      	movs	r0, #118	; 0x76
  4053a0:	4b32      	ldr	r3, [pc, #200]	; (40546c <board_init+0xe0>)
  4053a2:	4798      	blx	r3
	ioport_set_pin_level(LED0_GPIO, LED0_INACTIVE_LEVEL);
  4053a4:	2101      	movs	r1, #1
  4053a6:	2076      	movs	r0, #118	; 0x76
  4053a8:	4b31      	ldr	r3, [pc, #196]	; (405470 <board_init+0xe4>)
  4053aa:	4798      	blx	r3

	/* Configure Push Button pins */
	ioport_set_pin_input_mode(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS,
  4053ac:	2100      	movs	r1, #0
  4053ae:	2002      	movs	r0, #2
  4053b0:	4b2e      	ldr	r3, [pc, #184]	; (40546c <board_init+0xe0>)
  4053b2:	4798      	blx	r3
  4053b4:	2188      	movs	r1, #136	; 0x88
  4053b6:	2002      	movs	r0, #2
  4053b8:	4b2e      	ldr	r3, [pc, #184]	; (405474 <board_init+0xe8>)
  4053ba:	4798      	blx	r3
  4053bc:	2102      	movs	r1, #2
  4053be:	2002      	movs	r0, #2
  4053c0:	4b2d      	ldr	r3, [pc, #180]	; (405478 <board_init+0xec>)
  4053c2:	4798      	blx	r3
	ioport_set_pin_peripheral_mode(PIN_PWM_LED0_GPIO, PIN_PWM_LED0_FLAGS);
#endif

#ifdef CONF_BOARD_CAN
	/* Configure the CAN1 TX and RX pin. */
	ioport_set_pin_peripheral_mode(PIN_CAN1_RX_IDX, PIN_CAN1_RX_FLAGS);
  4053c4:	2102      	movs	r1, #2
  4053c6:	204c      	movs	r0, #76	; 0x4c
  4053c8:	4b2a      	ldr	r3, [pc, #168]	; (405474 <board_init+0xe8>)
  4053ca:	4798      	blx	r3
  4053cc:	204c      	movs	r0, #76	; 0x4c
  4053ce:	4b2b      	ldr	r3, [pc, #172]	; (40547c <board_init+0xf0>)
  4053d0:	4798      	blx	r3
	ioport_set_pin_peripheral_mode(PIN_CAN1_TX_IDX, PIN_CAN1_TX_FLAGS);
  4053d2:	2102      	movs	r1, #2
  4053d4:	204f      	movs	r0, #79	; 0x4f
  4053d6:	4b27      	ldr	r3, [pc, #156]	; (405474 <board_init+0xe8>)
  4053d8:	4798      	blx	r3
  4053da:	204f      	movs	r0, #79	; 0x4f
  4053dc:	4b27      	ldr	r3, [pc, #156]	; (40547c <board_init+0xf0>)
  4053de:	4798      	blx	r3
	/* Configure the transiver1 RS & EN pins. */
	ioport_set_pin_dir(PIN_CAN1_TR_RS_IDX, IOPORT_DIR_OUTPUT);
  4053e0:	2101      	movs	r1, #1
  4053e2:	2082      	movs	r0, #130	; 0x82
  4053e4:	4b21      	ldr	r3, [pc, #132]	; (40546c <board_init+0xe0>)
  4053e6:	4798      	blx	r3
	ioport_set_pin_dir(PIN_CAN1_TR_EN_IDX, IOPORT_DIR_OUTPUT);
  4053e8:	2101      	movs	r1, #1
  4053ea:	2083      	movs	r0, #131	; 0x83
  4053ec:	4b1f      	ldr	r3, [pc, #124]	; (40546c <board_init+0xe0>)
  4053ee:	4798      	blx	r3
#  endif
#endif

#if defined (CONF_BOARD_SD_MMC_HSMCI)
	/* Configure HSMCI pins */
	ioport_set_pin_peripheral_mode(PIN_HSMCI_MCCDA_GPIO, PIN_HSMCI_MCCDA_FLAGS);
  4053f0:	2102      	movs	r1, #2
  4053f2:	201c      	movs	r0, #28
  4053f4:	4b1f      	ldr	r3, [pc, #124]	; (405474 <board_init+0xe8>)
  4053f6:	4798      	blx	r3
  4053f8:	201c      	movs	r0, #28
  4053fa:	4b20      	ldr	r3, [pc, #128]	; (40547c <board_init+0xf0>)
  4053fc:	4798      	blx	r3
	ioport_set_pin_peripheral_mode(PIN_HSMCI_MCCK_GPIO, PIN_HSMCI_MCCK_FLAGS);
  4053fe:	2102      	movs	r1, #2
  405400:	201d      	movs	r0, #29
  405402:	4b1c      	ldr	r3, [pc, #112]	; (405474 <board_init+0xe8>)
  405404:	4798      	blx	r3
  405406:	201d      	movs	r0, #29
  405408:	4b1c      	ldr	r3, [pc, #112]	; (40547c <board_init+0xf0>)
  40540a:	4798      	blx	r3
	ioport_set_pin_peripheral_mode(PIN_HSMCI_MCDA0_GPIO, PIN_HSMCI_MCDA0_FLAGS);
  40540c:	2102      	movs	r1, #2
  40540e:	201e      	movs	r0, #30
  405410:	4b18      	ldr	r3, [pc, #96]	; (405474 <board_init+0xe8>)
  405412:	4798      	blx	r3
  405414:	201e      	movs	r0, #30
  405416:	4b19      	ldr	r3, [pc, #100]	; (40547c <board_init+0xf0>)
  405418:	4798      	blx	r3
	ioport_set_pin_peripheral_mode(PIN_HSMCI_MCDA1_GPIO, PIN_HSMCI_MCDA1_FLAGS);
  40541a:	2102      	movs	r1, #2
  40541c:	201f      	movs	r0, #31
  40541e:	4b15      	ldr	r3, [pc, #84]	; (405474 <board_init+0xe8>)
  405420:	4798      	blx	r3
  405422:	201f      	movs	r0, #31
  405424:	4b15      	ldr	r3, [pc, #84]	; (40547c <board_init+0xf0>)
  405426:	4798      	blx	r3
	ioport_set_pin_peripheral_mode(PIN_HSMCI_MCDA2_GPIO, PIN_HSMCI_MCDA2_FLAGS);
  405428:	2102      	movs	r1, #2
  40542a:	201a      	movs	r0, #26
  40542c:	4b11      	ldr	r3, [pc, #68]	; (405474 <board_init+0xe8>)
  40542e:	4798      	blx	r3
  405430:	201a      	movs	r0, #26
  405432:	4b12      	ldr	r3, [pc, #72]	; (40547c <board_init+0xf0>)
  405434:	4798      	blx	r3
	ioport_set_pin_peripheral_mode(PIN_HSMCI_MCDA3_GPIO, PIN_HSMCI_MCDA3_FLAGS);
  405436:	2102      	movs	r1, #2
  405438:	201b      	movs	r0, #27
  40543a:	4b0e      	ldr	r3, [pc, #56]	; (405474 <board_init+0xe8>)
  40543c:	4798      	blx	r3
  40543e:	201b      	movs	r0, #27
  405440:	4b0e      	ldr	r3, [pc, #56]	; (40547c <board_init+0xf0>)
  405442:	4798      	blx	r3
	ioport_set_pin_dir(AT86RFX_SLP_PIN, IOPORT_DIR_OUTPUT);
	ioport_set_pin_level(AT86RFX_SLP_PIN, IOPORT_PIN_LEVEL_HIGH);
#endif  

#if (defined(CONF_BOARD_TWI0) || defined(CONF_BOARD_EDBG_TWI))
	ioport_set_pin_peripheral_mode(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);
  405444:	2100      	movs	r1, #0
  405446:	2003      	movs	r0, #3
  405448:	4b0a      	ldr	r3, [pc, #40]	; (405474 <board_init+0xe8>)
  40544a:	4798      	blx	r3
  40544c:	2003      	movs	r0, #3
  40544e:	4b0b      	ldr	r3, [pc, #44]	; (40547c <board_init+0xf0>)
  405450:	4798      	blx	r3
	ioport_set_pin_peripheral_mode(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);
  405452:	2100      	movs	r1, #0
  405454:	2004      	movs	r0, #4
  405456:	4b07      	ldr	r3, [pc, #28]	; (405474 <board_init+0xe8>)
  405458:	4798      	blx	r3
  40545a:	2004      	movs	r0, #4
  40545c:	4b07      	ldr	r3, [pc, #28]	; (40547c <board_init+0xf0>)
  40545e:	4798      	blx	r3
#endif

}
  405460:	bf00      	nop
  405462:	bd80      	pop	{r7, pc}
  405464:	400e1850 	.word	0x400e1850
  405468:	00405035 	.word	0x00405035
  40546c:	004051c7 	.word	0x004051c7
  405470:	0040524f 	.word	0x0040524f
  405474:	004050ab 	.word	0x004050ab
  405478:	004052bd 	.word	0x004052bd
  40547c:	00405061 	.word	0x00405061

00405480 <osc_get_rate>:
{
  405480:	b480      	push	{r7}
  405482:	b083      	sub	sp, #12
  405484:	af00      	add	r7, sp, #0
  405486:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  405488:	687b      	ldr	r3, [r7, #4]
  40548a:	2b07      	cmp	r3, #7
  40548c:	d825      	bhi.n	4054da <osc_get_rate+0x5a>
  40548e:	a201      	add	r2, pc, #4	; (adr r2, 405494 <osc_get_rate+0x14>)
  405490:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  405494:	004054b5 	.word	0x004054b5
  405498:	004054bb 	.word	0x004054bb
  40549c:	004054c1 	.word	0x004054c1
  4054a0:	004054c7 	.word	0x004054c7
  4054a4:	004054cb 	.word	0x004054cb
  4054a8:	004054cf 	.word	0x004054cf
  4054ac:	004054d3 	.word	0x004054d3
  4054b0:	004054d7 	.word	0x004054d7
		return OSC_SLCK_32K_RC_HZ;
  4054b4:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4054b8:	e010      	b.n	4054dc <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  4054ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4054be:	e00d      	b.n	4054dc <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  4054c0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4054c4:	e00a      	b.n	4054dc <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  4054c6:	4b08      	ldr	r3, [pc, #32]	; (4054e8 <osc_get_rate+0x68>)
  4054c8:	e008      	b.n	4054dc <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  4054ca:	4b08      	ldr	r3, [pc, #32]	; (4054ec <osc_get_rate+0x6c>)
  4054cc:	e006      	b.n	4054dc <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  4054ce:	4b08      	ldr	r3, [pc, #32]	; (4054f0 <osc_get_rate+0x70>)
  4054d0:	e004      	b.n	4054dc <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  4054d2:	4b07      	ldr	r3, [pc, #28]	; (4054f0 <osc_get_rate+0x70>)
  4054d4:	e002      	b.n	4054dc <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  4054d6:	4b06      	ldr	r3, [pc, #24]	; (4054f0 <osc_get_rate+0x70>)
  4054d8:	e000      	b.n	4054dc <osc_get_rate+0x5c>
	return 0;
  4054da:	2300      	movs	r3, #0
}
  4054dc:	4618      	mov	r0, r3
  4054de:	370c      	adds	r7, #12
  4054e0:	46bd      	mov	sp, r7
  4054e2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4054e6:	4770      	bx	lr
  4054e8:	003d0900 	.word	0x003d0900
  4054ec:	007a1200 	.word	0x007a1200
  4054f0:	00b71b00 	.word	0x00b71b00

004054f4 <sysclk_get_main_hz>:
{
  4054f4:	b580      	push	{r7, lr}
  4054f6:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  4054f8:	2006      	movs	r0, #6
  4054fa:	4b03      	ldr	r3, [pc, #12]	; (405508 <sysclk_get_main_hz+0x14>)
  4054fc:	4798      	blx	r3
  4054fe:	4603      	mov	r3, r0
  405500:	011b      	lsls	r3, r3, #4
}
  405502:	4618      	mov	r0, r3
  405504:	bd80      	pop	{r7, pc}
  405506:	bf00      	nop
  405508:	00405481 	.word	0x00405481

0040550c <sysclk_get_peripheral_hz>:
{
  40550c:	b580      	push	{r7, lr}
  40550e:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  405510:	4b02      	ldr	r3, [pc, #8]	; (40551c <sysclk_get_peripheral_hz+0x10>)
  405512:	4798      	blx	r3
  405514:	4603      	mov	r3, r0
  405516:	085b      	lsrs	r3, r3, #1
}
  405518:	4618      	mov	r0, r3
  40551a:	bd80      	pop	{r7, pc}
  40551c:	004054f5 	.word	0x004054f5

00405520 <hsmci_reset>:

/**
 * \brief Reset the HSMCI interface
 */
static void hsmci_reset(void)
{
  405520:	b480      	push	{r7}
  405522:	b087      	sub	sp, #28
  405524:	af00      	add	r7, sp, #0
	uint32_t mr = HSMCI->HSMCI_MR;
  405526:	4b15      	ldr	r3, [pc, #84]	; (40557c <hsmci_reset+0x5c>)
  405528:	685b      	ldr	r3, [r3, #4]
  40552a:	617b      	str	r3, [r7, #20]
	uint32_t dtor = HSMCI->HSMCI_DTOR;
  40552c:	4b13      	ldr	r3, [pc, #76]	; (40557c <hsmci_reset+0x5c>)
  40552e:	689b      	ldr	r3, [r3, #8]
  405530:	613b      	str	r3, [r7, #16]
	uint32_t sdcr = HSMCI->HSMCI_SDCR;
  405532:	4b12      	ldr	r3, [pc, #72]	; (40557c <hsmci_reset+0x5c>)
  405534:	68db      	ldr	r3, [r3, #12]
  405536:	60fb      	str	r3, [r7, #12]
	uint32_t cstor = HSMCI->HSMCI_CSTOR;
  405538:	4b10      	ldr	r3, [pc, #64]	; (40557c <hsmci_reset+0x5c>)
  40553a:	69db      	ldr	r3, [r3, #28]
  40553c:	60bb      	str	r3, [r7, #8]
	uint32_t cfg = HSMCI->HSMCI_CFG;
  40553e:	4b0f      	ldr	r3, [pc, #60]	; (40557c <hsmci_reset+0x5c>)
  405540:	6d5b      	ldr	r3, [r3, #84]	; 0x54
  405542:	607b      	str	r3, [r7, #4]
	HSMCI->HSMCI_CR = HSMCI_CR_SWRST;
  405544:	4b0d      	ldr	r3, [pc, #52]	; (40557c <hsmci_reset+0x5c>)
  405546:	2280      	movs	r2, #128	; 0x80
  405548:	601a      	str	r2, [r3, #0]
	HSMCI->HSMCI_MR = mr;
  40554a:	4a0c      	ldr	r2, [pc, #48]	; (40557c <hsmci_reset+0x5c>)
  40554c:	697b      	ldr	r3, [r7, #20]
  40554e:	6053      	str	r3, [r2, #4]
	HSMCI->HSMCI_DTOR = dtor;
  405550:	4a0a      	ldr	r2, [pc, #40]	; (40557c <hsmci_reset+0x5c>)
  405552:	693b      	ldr	r3, [r7, #16]
  405554:	6093      	str	r3, [r2, #8]
	HSMCI->HSMCI_SDCR = sdcr;
  405556:	4a09      	ldr	r2, [pc, #36]	; (40557c <hsmci_reset+0x5c>)
  405558:	68fb      	ldr	r3, [r7, #12]
  40555a:	60d3      	str	r3, [r2, #12]
	HSMCI->HSMCI_CSTOR = cstor;
  40555c:	4a07      	ldr	r2, [pc, #28]	; (40557c <hsmci_reset+0x5c>)
  40555e:	68bb      	ldr	r3, [r7, #8]
  405560:	61d3      	str	r3, [r2, #28]
	HSMCI->HSMCI_CFG = cfg;
  405562:	4a06      	ldr	r2, [pc, #24]	; (40557c <hsmci_reset+0x5c>)
  405564:	687b      	ldr	r3, [r7, #4]
  405566:	6553      	str	r3, [r2, #84]	; 0x54
#ifdef HSMCI_DMA_DMAEN
	HSMCI->HSMCI_DMA = 0;
#endif
#endif
	// Enable the HSMCI
	HSMCI->HSMCI_CR = HSMCI_CR_PWSEN | HSMCI_CR_MCIEN;
  405568:	4b04      	ldr	r3, [pc, #16]	; (40557c <hsmci_reset+0x5c>)
  40556a:	2205      	movs	r2, #5
  40556c:	601a      	str	r2, [r3, #0]
}
  40556e:	bf00      	nop
  405570:	371c      	adds	r7, #28
  405572:	46bd      	mov	sp, r7
  405574:	f85d 7b04 	ldr.w	r7, [sp], #4
  405578:	4770      	bx	lr
  40557a:	bf00      	nop
  40557c:	40080000 	.word	0x40080000

00405580 <hsmci_set_speed>:
 *
 * \param speed    HSMCI clock speed in Hz.
 * \param mck      MCK clock speed in Hz.
 */
static void hsmci_set_speed(uint32_t speed, uint32_t mck)
{
  405580:	b480      	push	{r7}
  405582:	b087      	sub	sp, #28
  405584:	af00      	add	r7, sp, #0
  405586:	6078      	str	r0, [r7, #4]
  405588:	6039      	str	r1, [r7, #0]
#if (SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	uint32_t clkdiv = 0;
  40558a:	2300      	movs	r3, #0
  40558c:	617b      	str	r3, [r7, #20]
	uint32_t clkodd = 0;
  40558e:	2300      	movs	r3, #0
  405590:	613b      	str	r3, [r7, #16]
	// clock divider, represent (((clkdiv << 1) + clkodd) + 2)
	uint32_t div = 0;
  405592:	2300      	movs	r3, #0
  405594:	60fb      	str	r3, [r7, #12]

	// Speed = MCK clock / (((clkdiv << 1) + clkodd) + 2)
	if ((speed * 2) < mck) {
  405596:	687b      	ldr	r3, [r7, #4]
  405598:	005a      	lsls	r2, r3, #1
  40559a:	683b      	ldr	r3, [r7, #0]
  40559c:	429a      	cmp	r2, r3
  40559e:	d21a      	bcs.n	4055d6 <hsmci_set_speed+0x56>
		div = (mck / speed) - 2;
  4055a0:	683a      	ldr	r2, [r7, #0]
  4055a2:	687b      	ldr	r3, [r7, #4]
  4055a4:	fbb2 f3f3 	udiv	r3, r2, r3
  4055a8:	3b02      	subs	r3, #2
  4055aa:	60fb      	str	r3, [r7, #12]
		if (mck % speed) {
  4055ac:	683b      	ldr	r3, [r7, #0]
  4055ae:	687a      	ldr	r2, [r7, #4]
  4055b0:	fbb3 f2f2 	udiv	r2, r3, r2
  4055b4:	6879      	ldr	r1, [r7, #4]
  4055b6:	fb01 f202 	mul.w	r2, r1, r2
  4055ba:	1a9b      	subs	r3, r3, r2
  4055bc:	2b00      	cmp	r3, #0
  4055be:	d002      	beq.n	4055c6 <hsmci_set_speed+0x46>
			// Ensure that the card speed not be higher than expected.
			div++;
  4055c0:	68fb      	ldr	r3, [r7, #12]
  4055c2:	3301      	adds	r3, #1
  4055c4:	60fb      	str	r3, [r7, #12]
		}
		clkdiv = div >> 1;
  4055c6:	68fb      	ldr	r3, [r7, #12]
  4055c8:	085b      	lsrs	r3, r3, #1
  4055ca:	617b      	str	r3, [r7, #20]
		// clkodd is the last significant bit of the clock divider (div).
		clkodd = div % 2;
  4055cc:	68fb      	ldr	r3, [r7, #12]
  4055ce:	f003 0301 	and.w	r3, r3, #1
  4055d2:	613b      	str	r3, [r7, #16]
  4055d4:	e003      	b.n	4055de <hsmci_set_speed+0x5e>
	} else {
		clkdiv = 0;
  4055d6:	2300      	movs	r3, #0
  4055d8:	617b      	str	r3, [r7, #20]
		clkodd = 0;
  4055da:	2300      	movs	r3, #0
  4055dc:	613b      	str	r3, [r7, #16]
	}

	HSMCI->HSMCI_MR &= ~HSMCI_MR_CLKDIV_Msk;
  4055de:	4a11      	ldr	r2, [pc, #68]	; (405624 <hsmci_set_speed+0xa4>)
  4055e0:	4b10      	ldr	r3, [pc, #64]	; (405624 <hsmci_set_speed+0xa4>)
  4055e2:	685b      	ldr	r3, [r3, #4]
  4055e4:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
  4055e8:	6053      	str	r3, [r2, #4]
	HSMCI->HSMCI_MR |= HSMCI_MR_CLKDIV(clkdiv);
  4055ea:	490e      	ldr	r1, [pc, #56]	; (405624 <hsmci_set_speed+0xa4>)
  4055ec:	4b0d      	ldr	r3, [pc, #52]	; (405624 <hsmci_set_speed+0xa4>)
  4055ee:	685a      	ldr	r2, [r3, #4]
  4055f0:	697b      	ldr	r3, [r7, #20]
  4055f2:	b2db      	uxtb	r3, r3
  4055f4:	4313      	orrs	r3, r2
  4055f6:	604b      	str	r3, [r1, #4]
	if (clkodd) {
  4055f8:	693b      	ldr	r3, [r7, #16]
  4055fa:	2b00      	cmp	r3, #0
  4055fc:	d006      	beq.n	40560c <hsmci_set_speed+0x8c>
		HSMCI->HSMCI_MR |= HSMCI_MR_CLKODD;
  4055fe:	4a09      	ldr	r2, [pc, #36]	; (405624 <hsmci_set_speed+0xa4>)
  405600:	4b08      	ldr	r3, [pc, #32]	; (405624 <hsmci_set_speed+0xa4>)
  405602:	685b      	ldr	r3, [r3, #4]
  405604:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  405608:	6053      	str	r3, [r2, #4]
	}
	HSMCI->HSMCI_MR &= ~HSMCI_MR_CLKDIV_Msk;
	HSMCI->HSMCI_MR |= HSMCI_MR_CLKDIV(clkdiv);
#endif

}
  40560a:	e005      	b.n	405618 <hsmci_set_speed+0x98>
		HSMCI->HSMCI_MR &= ~HSMCI_MR_CLKODD;
  40560c:	4a05      	ldr	r2, [pc, #20]	; (405624 <hsmci_set_speed+0xa4>)
  40560e:	4b05      	ldr	r3, [pc, #20]	; (405624 <hsmci_set_speed+0xa4>)
  405610:	685b      	ldr	r3, [r3, #4]
  405612:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  405616:	6053      	str	r3, [r2, #4]
}
  405618:	bf00      	nop
  40561a:	371c      	adds	r7, #28
  40561c:	46bd      	mov	sp, r7
  40561e:	f85d 7b04 	ldr.w	r7, [sp], #4
  405622:	4770      	bx	lr
  405624:	40080000 	.word	0x40080000

00405628 <hsmci_wait_busy>:
/** \brief Wait the end of busy signal on data line
 *
 * \return true if success, otherwise false
 */
static bool hsmci_wait_busy(void)
{
  405628:	b580      	push	{r7, lr}
  40562a:	b082      	sub	sp, #8
  40562c:	af00      	add	r7, sp, #0
	uint32_t busy_wait = 0xFFFFFFFF;
  40562e:	f04f 33ff 	mov.w	r3, #4294967295
  405632:	607b      	str	r3, [r7, #4]
	uint32_t sr;

	do {
		sr = HSMCI->HSMCI_SR;
  405634:	4b0d      	ldr	r3, [pc, #52]	; (40566c <hsmci_wait_busy+0x44>)
  405636:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  405638:	603b      	str	r3, [r7, #0]
		if (busy_wait-- == 0) {
  40563a:	687b      	ldr	r3, [r7, #4]
  40563c:	1e5a      	subs	r2, r3, #1
  40563e:	607a      	str	r2, [r7, #4]
  405640:	2b00      	cmp	r3, #0
  405642:	d103      	bne.n	40564c <hsmci_wait_busy+0x24>
			hsmci_debug("%s: timeout\n\r", __func__);
			hsmci_reset();
  405644:	4b0a      	ldr	r3, [pc, #40]	; (405670 <hsmci_wait_busy+0x48>)
  405646:	4798      	blx	r3
			return false;
  405648:	2300      	movs	r3, #0
  40564a:	e00a      	b.n	405662 <hsmci_wait_busy+0x3a>
		}
	} while (!((sr & HSMCI_SR_NOTBUSY) && ((sr & HSMCI_SR_DTIP) == 0)));
  40564c:	683b      	ldr	r3, [r7, #0]
  40564e:	f003 0320 	and.w	r3, r3, #32
  405652:	2b00      	cmp	r3, #0
  405654:	d0ee      	beq.n	405634 <hsmci_wait_busy+0xc>
  405656:	683b      	ldr	r3, [r7, #0]
  405658:	f003 0310 	and.w	r3, r3, #16
  40565c:	2b00      	cmp	r3, #0
  40565e:	d1e9      	bne.n	405634 <hsmci_wait_busy+0xc>
	return true;
  405660:	2301      	movs	r3, #1
}
  405662:	4618      	mov	r0, r3
  405664:	3708      	adds	r7, #8
  405666:	46bd      	mov	sp, r7
  405668:	bd80      	pop	{r7, pc}
  40566a:	bf00      	nop
  40566c:	40080000 	.word	0x40080000
  405670:	00405521 	.word	0x00405521

00405674 <hsmci_send_cmd_execute>:
 *
 * \return true if success, otherwise false
 */
static bool hsmci_send_cmd_execute(uint32_t cmdr, sdmmc_cmd_def_t cmd,
		uint32_t arg)
{
  405674:	b580      	push	{r7, lr}
  405676:	b086      	sub	sp, #24
  405678:	af00      	add	r7, sp, #0
  40567a:	60f8      	str	r0, [r7, #12]
  40567c:	60b9      	str	r1, [r7, #8]
  40567e:	607a      	str	r2, [r7, #4]
	uint32_t sr;

	cmdr |= HSMCI_CMDR_CMDNB(cmd) | HSMCI_CMDR_SPCMD_STD;
  405680:	68bb      	ldr	r3, [r7, #8]
  405682:	f003 033f 	and.w	r3, r3, #63	; 0x3f
  405686:	68fa      	ldr	r2, [r7, #12]
  405688:	4313      	orrs	r3, r2
  40568a:	60fb      	str	r3, [r7, #12]
	if (cmd & SDMMC_RESP_PRESENT) {
  40568c:	68bb      	ldr	r3, [r7, #8]
  40568e:	f403 7380 	and.w	r3, r3, #256	; 0x100
  405692:	2b00      	cmp	r3, #0
  405694:	d01b      	beq.n	4056ce <hsmci_send_cmd_execute+0x5a>
		cmdr |= HSMCI_CMDR_MAXLAT;
  405696:	68fb      	ldr	r3, [r7, #12]
  405698:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
  40569c:	60fb      	str	r3, [r7, #12]
		if (cmd & SDMMC_RESP_136) {
  40569e:	68bb      	ldr	r3, [r7, #8]
  4056a0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  4056a4:	2b00      	cmp	r3, #0
  4056a6:	d004      	beq.n	4056b2 <hsmci_send_cmd_execute+0x3e>
			cmdr |= HSMCI_CMDR_RSPTYP_136_BIT;
  4056a8:	68fb      	ldr	r3, [r7, #12]
  4056aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4056ae:	60fb      	str	r3, [r7, #12]
  4056b0:	e00d      	b.n	4056ce <hsmci_send_cmd_execute+0x5a>
		} else if (cmd & SDMMC_RESP_BUSY) {
  4056b2:	68bb      	ldr	r3, [r7, #8]
  4056b4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  4056b8:	2b00      	cmp	r3, #0
  4056ba:	d004      	beq.n	4056c6 <hsmci_send_cmd_execute+0x52>
			cmdr |= HSMCI_CMDR_RSPTYP_R1B;
  4056bc:	68fb      	ldr	r3, [r7, #12]
  4056be:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
  4056c2:	60fb      	str	r3, [r7, #12]
  4056c4:	e003      	b.n	4056ce <hsmci_send_cmd_execute+0x5a>
		} else {
			cmdr |= HSMCI_CMDR_RSPTYP_48_BIT;
  4056c6:	68fb      	ldr	r3, [r7, #12]
  4056c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4056cc:	60fb      	str	r3, [r7, #12]
		}
	}
	if (cmd & SDMMC_CMD_OPENDRAIN) {
  4056ce:	68bb      	ldr	r3, [r7, #8]
  4056d0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
  4056d4:	2b00      	cmp	r3, #0
  4056d6:	d003      	beq.n	4056e0 <hsmci_send_cmd_execute+0x6c>
		cmdr |= HSMCI_CMDR_OPDCMD_OPENDRAIN;
  4056d8:	68fb      	ldr	r3, [r7, #12]
  4056da:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4056de:	60fb      	str	r3, [r7, #12]
	}

	// Write argument
	HSMCI->HSMCI_ARGR = arg;
  4056e0:	4a1c      	ldr	r2, [pc, #112]	; (405754 <hsmci_send_cmd_execute+0xe0>)
  4056e2:	687b      	ldr	r3, [r7, #4]
  4056e4:	6113      	str	r3, [r2, #16]
	// Write and start command
	HSMCI->HSMCI_CMDR = cmdr;
  4056e6:	4a1b      	ldr	r2, [pc, #108]	; (405754 <hsmci_send_cmd_execute+0xe0>)
  4056e8:	68fb      	ldr	r3, [r7, #12]
  4056ea:	6153      	str	r3, [r2, #20]

	// Wait end of command
	do {
		sr = HSMCI->HSMCI_SR;
  4056ec:	4b19      	ldr	r3, [pc, #100]	; (405754 <hsmci_send_cmd_execute+0xe0>)
  4056ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  4056f0:	617b      	str	r3, [r7, #20]
		if (cmd & SDMMC_RESP_CRC) {
  4056f2:	68bb      	ldr	r3, [r7, #8]
  4056f4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
  4056f8:	2b00      	cmp	r3, #0
  4056fa:	d008      	beq.n	40570e <hsmci_send_cmd_execute+0x9a>
			if (sr & (HSMCI_SR_CSTOE | HSMCI_SR_RTOE
  4056fc:	697b      	ldr	r3, [r7, #20]
  4056fe:	f403 031f 	and.w	r3, r3, #10420224	; 0x9f0000
  405702:	2b00      	cmp	r3, #0
  405704:	d00c      	beq.n	405720 <hsmci_send_cmd_execute+0xac>
					| HSMCI_SR_RENDE | HSMCI_SR_RCRCE
					| HSMCI_SR_RDIRE | HSMCI_SR_RINDE)) {
				hsmci_debug("%s: CMD 0x%08x sr 0x%08x error\n\r",
						__func__, cmd, sr);
				hsmci_reset();
  405706:	4b14      	ldr	r3, [pc, #80]	; (405758 <hsmci_send_cmd_execute+0xe4>)
  405708:	4798      	blx	r3
				return false;
  40570a:	2300      	movs	r3, #0
  40570c:	e01d      	b.n	40574a <hsmci_send_cmd_execute+0xd6>
			}
		} else {
			if (sr & (HSMCI_SR_CSTOE | HSMCI_SR_RTOE
  40570e:	697b      	ldr	r3, [r7, #20]
  405710:	f403 031b 	and.w	r3, r3, #10158080	; 0x9b0000
  405714:	2b00      	cmp	r3, #0
  405716:	d003      	beq.n	405720 <hsmci_send_cmd_execute+0xac>
					| HSMCI_SR_RENDE
					| HSMCI_SR_RDIRE | HSMCI_SR_RINDE)) {
				hsmci_debug("%s: CMD 0x%08x sr 0x%08x error\n\r",
						__func__, cmd, sr);
				hsmci_reset();
  405718:	4b0f      	ldr	r3, [pc, #60]	; (405758 <hsmci_send_cmd_execute+0xe4>)
  40571a:	4798      	blx	r3
				return false;
  40571c:	2300      	movs	r3, #0
  40571e:	e014      	b.n	40574a <hsmci_send_cmd_execute+0xd6>
			}
		}
	} while (!(sr & HSMCI_SR_CMDRDY));
  405720:	697b      	ldr	r3, [r7, #20]
  405722:	f003 0301 	and.w	r3, r3, #1
  405726:	2b00      	cmp	r3, #0
  405728:	d0e0      	beq.n	4056ec <hsmci_send_cmd_execute+0x78>

	if (cmd & SDMMC_RESP_BUSY) {
  40572a:	68bb      	ldr	r3, [r7, #8]
  40572c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  405730:	2b00      	cmp	r3, #0
  405732:	d009      	beq.n	405748 <hsmci_send_cmd_execute+0xd4>
		if (!hsmci_wait_busy()) {
  405734:	4b09      	ldr	r3, [pc, #36]	; (40575c <hsmci_send_cmd_execute+0xe8>)
  405736:	4798      	blx	r3
  405738:	4603      	mov	r3, r0
  40573a:	f083 0301 	eor.w	r3, r3, #1
  40573e:	b2db      	uxtb	r3, r3
  405740:	2b00      	cmp	r3, #0
  405742:	d001      	beq.n	405748 <hsmci_send_cmd_execute+0xd4>
			return false;
  405744:	2300      	movs	r3, #0
  405746:	e000      	b.n	40574a <hsmci_send_cmd_execute+0xd6>
		}
	}
	return true;
  405748:	2301      	movs	r3, #1
}
  40574a:	4618      	mov	r0, r3
  40574c:	3718      	adds	r7, #24
  40574e:	46bd      	mov	sp, r7
  405750:	bd80      	pop	{r7, pc}
  405752:	bf00      	nop
  405754:	40080000 	.word	0x40080000
  405758:	00405521 	.word	0x00405521
  40575c:	00405629 	.word	0x00405629

00405760 <hsmci_init>:

//-------------------------------------------------------------------
//--------------------- PUBLIC FUNCTIONS ----------------------------

void hsmci_init(void)
{
  405760:	b580      	push	{r7, lr}
  405762:	af00      	add	r7, sp, #0
	pmc_enable_periph_clk(ID_HSMCI);
  405764:	2010      	movs	r0, #16
  405766:	4b0a      	ldr	r3, [pc, #40]	; (405790 <hsmci_init+0x30>)
  405768:	4798      	blx	r3
	pmc_enable_periph_clk(ID_XDMAC);
#endif
#endif

	// Set the Data Timeout Register to 2 Mega Cycles
	HSMCI->HSMCI_DTOR = HSMCI_DTOR_DTOMUL_1048576 | HSMCI_DTOR_DTOCYC(2);
  40576a:	4b0a      	ldr	r3, [pc, #40]	; (405794 <hsmci_init+0x34>)
  40576c:	2272      	movs	r2, #114	; 0x72
  40576e:	609a      	str	r2, [r3, #8]
	// Set Completion Signal Timeout to 2 Mega Cycles
	HSMCI->HSMCI_CSTOR = HSMCI_CSTOR_CSTOMUL_1048576 | HSMCI_CSTOR_CSTOCYC(2);
  405770:	4b08      	ldr	r3, [pc, #32]	; (405794 <hsmci_init+0x34>)
  405772:	2272      	movs	r2, #114	; 0x72
  405774:	61da      	str	r2, [r3, #28]
	// Set Configuration Register
	HSMCI->HSMCI_CFG = HSMCI_CFG_FIFOMODE | HSMCI_CFG_FERRCTRL;
  405776:	4b07      	ldr	r3, [pc, #28]	; (405794 <hsmci_init+0x34>)
  405778:	2211      	movs	r2, #17
  40577a:	655a      	str	r2, [r3, #84]	; 0x54
	// Set power saving to maximum value
	HSMCI->HSMCI_MR = HSMCI_MR_PWSDIV_Msk;
  40577c:	4b05      	ldr	r3, [pc, #20]	; (405794 <hsmci_init+0x34>)
  40577e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
  405782:	605a      	str	r2, [r3, #4]

	// Enable the HSMCI and the Power Saving
	HSMCI->HSMCI_CR = HSMCI_CR_MCIEN | HSMCI_CR_PWSEN;
  405784:	4b03      	ldr	r3, [pc, #12]	; (405794 <hsmci_init+0x34>)
  405786:	2205      	movs	r2, #5
  405788:	601a      	str	r2, [r3, #0]
}
  40578a:	bf00      	nop
  40578c:	bd80      	pop	{r7, pc}
  40578e:	bf00      	nop
  405790:	00409f35 	.word	0x00409f35
  405794:	40080000 	.word	0x40080000

00405798 <hsmci_get_bus_width>:

uint8_t hsmci_get_bus_width(uint8_t slot)
{
  405798:	b480      	push	{r7}
  40579a:	b083      	sub	sp, #12
  40579c:	af00      	add	r7, sp, #0
  40579e:	4603      	mov	r3, r0
  4057a0:	71fb      	strb	r3, [r7, #7]
	switch (slot) {
  4057a2:	79fb      	ldrb	r3, [r7, #7]
  4057a4:	2b00      	cmp	r3, #0
  4057a6:	d101      	bne.n	4057ac <hsmci_get_bus_width+0x14>
	case 0:
		return SD_MMC_HSMCI_SLOT_0_SIZE;
  4057a8:	2304      	movs	r3, #4
  4057aa:	e000      	b.n	4057ae <hsmci_get_bus_width+0x16>
#if (SD_MMC_HSMCI_MEM_CNT == 2)
	case 1:
		return SD_MMC_HSMCI_SLOT_1_SIZE;
#endif
	default:
		return 0; // Slot number wrong
  4057ac:	2300      	movs	r3, #0
	}
}
  4057ae:	4618      	mov	r0, r3
  4057b0:	370c      	adds	r7, #12
  4057b2:	46bd      	mov	sp, r7
  4057b4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4057b8:	4770      	bx	lr

004057ba <hsmci_is_high_speed_capable>:

bool hsmci_is_high_speed_capable(void)
{
  4057ba:	b480      	push	{r7}
  4057bc:	af00      	add	r7, sp, #0
	return true;
  4057be:	2301      	movs	r3, #1
}
  4057c0:	4618      	mov	r0, r3
  4057c2:	46bd      	mov	sp, r7
  4057c4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4057c8:	4770      	bx	lr
	...

004057cc <hsmci_select_device>:

void hsmci_select_device(uint8_t slot, uint32_t clock, uint8_t bus_width, bool high_speed)
{
  4057cc:	b580      	push	{r7, lr}
  4057ce:	b084      	sub	sp, #16
  4057d0:	af00      	add	r7, sp, #0
  4057d2:	6039      	str	r1, [r7, #0]
  4057d4:	4611      	mov	r1, r2
  4057d6:	461a      	mov	r2, r3
  4057d8:	4603      	mov	r3, r0
  4057da:	71fb      	strb	r3, [r7, #7]
  4057dc:	460b      	mov	r3, r1
  4057de:	71bb      	strb	r3, [r7, #6]
  4057e0:	4613      	mov	r3, r2
  4057e2:	717b      	strb	r3, [r7, #5]
	uint32_t hsmci_slot = HSMCI_SDCR_SDCSEL_SLOTA;
  4057e4:	2300      	movs	r3, #0
  4057e6:	60fb      	str	r3, [r7, #12]
	uint32_t hsmci_bus_width = HSMCI_SDCR_SDCBUS_1;
  4057e8:	2300      	movs	r3, #0
  4057ea:	60bb      	str	r3, [r7, #8]

	if (high_speed) {
  4057ec:	797b      	ldrb	r3, [r7, #5]
  4057ee:	2b00      	cmp	r3, #0
  4057f0:	d006      	beq.n	405800 <hsmci_select_device+0x34>
		HSMCI->HSMCI_CFG |= HSMCI_CFG_HSMODE;
  4057f2:	4a19      	ldr	r2, [pc, #100]	; (405858 <hsmci_select_device+0x8c>)
  4057f4:	4b18      	ldr	r3, [pc, #96]	; (405858 <hsmci_select_device+0x8c>)
  4057f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
  4057f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  4057fc:	6553      	str	r3, [r2, #84]	; 0x54
  4057fe:	e005      	b.n	40580c <hsmci_select_device+0x40>
	} else {
		HSMCI->HSMCI_CFG &= ~HSMCI_CFG_HSMODE;
  405800:	4a15      	ldr	r2, [pc, #84]	; (405858 <hsmci_select_device+0x8c>)
  405802:	4b15      	ldr	r3, [pc, #84]	; (405858 <hsmci_select_device+0x8c>)
  405804:	6d5b      	ldr	r3, [r3, #84]	; 0x54
  405806:	f423 7380 	bic.w	r3, r3, #256	; 0x100
  40580a:	6553      	str	r3, [r2, #84]	; 0x54
	}

	hsmci_set_speed(clock, sysclk_get_peripheral_hz());
  40580c:	4b13      	ldr	r3, [pc, #76]	; (40585c <hsmci_select_device+0x90>)
  40580e:	4798      	blx	r3
  405810:	4603      	mov	r3, r0
  405812:	4619      	mov	r1, r3
  405814:	6838      	ldr	r0, [r7, #0]
  405816:	4b12      	ldr	r3, [pc, #72]	; (405860 <hsmci_select_device+0x94>)
  405818:	4798      	blx	r3

	switch (slot) {
  40581a:	79fb      	ldrb	r3, [r7, #7]
  40581c:	2b00      	cmp	r3, #0
  40581e:	d102      	bne.n	405826 <hsmci_select_device+0x5a>
	case 0:
		hsmci_slot = HSMCI_SDCR_SDCSEL_SLOTA;
  405820:	2300      	movs	r3, #0
  405822:	60fb      	str	r3, [r7, #12]
		break;
  405824:	bf00      	nop
#endif
	default:
		Assert(false); // Slot number wrong
	}

	switch (bus_width) {
  405826:	79bb      	ldrb	r3, [r7, #6]
  405828:	2b04      	cmp	r3, #4
  40582a:	d006      	beq.n	40583a <hsmci_select_device+0x6e>
  40582c:	2b08      	cmp	r3, #8
  40582e:	d007      	beq.n	405840 <hsmci_select_device+0x74>
  405830:	2b01      	cmp	r3, #1
  405832:	d108      	bne.n	405846 <hsmci_select_device+0x7a>
	case 1:
		hsmci_bus_width = HSMCI_SDCR_SDCBUS_1;
  405834:	2300      	movs	r3, #0
  405836:	60bb      	str	r3, [r7, #8]
		break;
  405838:	e005      	b.n	405846 <hsmci_select_device+0x7a>

	case 4:
		hsmci_bus_width = HSMCI_SDCR_SDCBUS_4;
  40583a:	2380      	movs	r3, #128	; 0x80
  40583c:	60bb      	str	r3, [r7, #8]
		break;
  40583e:	e002      	b.n	405846 <hsmci_select_device+0x7a>

	case 8:
		hsmci_bus_width = HSMCI_SDCR_SDCBUS_8;
  405840:	23c0      	movs	r3, #192	; 0xc0
  405842:	60bb      	str	r3, [r7, #8]
		break;
  405844:	bf00      	nop

	default:
		Assert(false); // Bus width wrong
	}
	HSMCI->HSMCI_SDCR = hsmci_slot | hsmci_bus_width;
  405846:	4904      	ldr	r1, [pc, #16]	; (405858 <hsmci_select_device+0x8c>)
  405848:	68fa      	ldr	r2, [r7, #12]
  40584a:	68bb      	ldr	r3, [r7, #8]
  40584c:	4313      	orrs	r3, r2
  40584e:	60cb      	str	r3, [r1, #12]
}
  405850:	bf00      	nop
  405852:	3710      	adds	r7, #16
  405854:	46bd      	mov	sp, r7
  405856:	bd80      	pop	{r7, pc}
  405858:	40080000 	.word	0x40080000
  40585c:	0040550d 	.word	0x0040550d
  405860:	00405581 	.word	0x00405581

00405864 <hsmci_deselect_device>:

void hsmci_deselect_device(uint8_t slot)
{
  405864:	b480      	push	{r7}
  405866:	b083      	sub	sp, #12
  405868:	af00      	add	r7, sp, #0
  40586a:	4603      	mov	r3, r0
  40586c:	71fb      	strb	r3, [r7, #7]
	UNUSED(slot);
	// Nothing to do
}
  40586e:	bf00      	nop
  405870:	370c      	adds	r7, #12
  405872:	46bd      	mov	sp, r7
  405874:	f85d 7b04 	ldr.w	r7, [sp], #4
  405878:	4770      	bx	lr
	...

0040587c <hsmci_send_clock>:

void hsmci_send_clock(void)
{
  40587c:	b480      	push	{r7}
  40587e:	af00      	add	r7, sp, #0
	// Configure command
	HSMCI->HSMCI_MR &= ~(HSMCI_MR_WRPROOF | HSMCI_MR_RDPROOF | HSMCI_MR_FBYTE);
  405880:	4a0c      	ldr	r2, [pc, #48]	; (4058b4 <hsmci_send_clock+0x38>)
  405882:	4b0c      	ldr	r3, [pc, #48]	; (4058b4 <hsmci_send_clock+0x38>)
  405884:	685b      	ldr	r3, [r3, #4]
  405886:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
  40588a:	6053      	str	r3, [r2, #4]
	// Write argument
	HSMCI->HSMCI_ARGR = 0;
  40588c:	4b09      	ldr	r3, [pc, #36]	; (4058b4 <hsmci_send_clock+0x38>)
  40588e:	2200      	movs	r2, #0
  405890:	611a      	str	r2, [r3, #16]
	// Write and start initialization command
	HSMCI->HSMCI_CMDR = HSMCI_CMDR_RSPTYP_NORESP
  405892:	4b08      	ldr	r3, [pc, #32]	; (4058b4 <hsmci_send_clock+0x38>)
  405894:	f44f 6210 	mov.w	r2, #2304	; 0x900
  405898:	615a      	str	r2, [r3, #20]
			| HSMCI_CMDR_SPCMD_INIT
			| HSMCI_CMDR_OPDCMD_OPENDRAIN;
	// Wait end of initialization command
	while (!(HSMCI->HSMCI_SR & HSMCI_SR_CMDRDY));
  40589a:	bf00      	nop
  40589c:	4b05      	ldr	r3, [pc, #20]	; (4058b4 <hsmci_send_clock+0x38>)
  40589e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  4058a0:	f003 0301 	and.w	r3, r3, #1
  4058a4:	2b00      	cmp	r3, #0
  4058a6:	d0f9      	beq.n	40589c <hsmci_send_clock+0x20>
}
  4058a8:	bf00      	nop
  4058aa:	46bd      	mov	sp, r7
  4058ac:	f85d 7b04 	ldr.w	r7, [sp], #4
  4058b0:	4770      	bx	lr
  4058b2:	bf00      	nop
  4058b4:	40080000 	.word	0x40080000

004058b8 <hsmci_send_cmd>:

bool hsmci_send_cmd(sdmmc_cmd_def_t cmd, uint32_t arg)
{
  4058b8:	b580      	push	{r7, lr}
  4058ba:	b082      	sub	sp, #8
  4058bc:	af00      	add	r7, sp, #0
  4058be:	6078      	str	r0, [r7, #4]
  4058c0:	6039      	str	r1, [r7, #0]
	// Configure command
	HSMCI->HSMCI_MR &= ~(HSMCI_MR_WRPROOF | HSMCI_MR_RDPROOF | HSMCI_MR_FBYTE);
  4058c2:	4a0c      	ldr	r2, [pc, #48]	; (4058f4 <hsmci_send_cmd+0x3c>)
  4058c4:	4b0b      	ldr	r3, [pc, #44]	; (4058f4 <hsmci_send_cmd+0x3c>)
  4058c6:	685b      	ldr	r3, [r3, #4]
  4058c8:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
  4058cc:	6053      	str	r3, [r2, #4]
	// Disable DMA for HSMCI
	HSMCI->HSMCI_DMA = 0;
#endif
#ifdef HSMCI_MR_PDCMODE
	// Disable PDC for HSMCI
	HSMCI->HSMCI_MR &= ~HSMCI_MR_PDCMODE;
  4058ce:	4a09      	ldr	r2, [pc, #36]	; (4058f4 <hsmci_send_cmd+0x3c>)
  4058d0:	4b08      	ldr	r3, [pc, #32]	; (4058f4 <hsmci_send_cmd+0x3c>)
  4058d2:	685b      	ldr	r3, [r3, #4]
  4058d4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
  4058d8:	6053      	str	r3, [r2, #4]
#ifdef HSMCI_DMA_DMAEN
	// Disable DMA for HSMCI
	HSMCI->HSMCI_DMA = 0;
#endif
#endif
	HSMCI->HSMCI_BLKR = 0;
  4058da:	4b06      	ldr	r3, [pc, #24]	; (4058f4 <hsmci_send_cmd+0x3c>)
  4058dc:	2200      	movs	r2, #0
  4058de:	619a      	str	r2, [r3, #24]
	return hsmci_send_cmd_execute(0, cmd, arg);
  4058e0:	683a      	ldr	r2, [r7, #0]
  4058e2:	6879      	ldr	r1, [r7, #4]
  4058e4:	2000      	movs	r0, #0
  4058e6:	4b04      	ldr	r3, [pc, #16]	; (4058f8 <hsmci_send_cmd+0x40>)
  4058e8:	4798      	blx	r3
  4058ea:	4603      	mov	r3, r0
}
  4058ec:	4618      	mov	r0, r3
  4058ee:	3708      	adds	r7, #8
  4058f0:	46bd      	mov	sp, r7
  4058f2:	bd80      	pop	{r7, pc}
  4058f4:	40080000 	.word	0x40080000
  4058f8:	00405675 	.word	0x00405675

004058fc <hsmci_get_response>:

uint32_t hsmci_get_response(void)
{
  4058fc:	b480      	push	{r7}
  4058fe:	af00      	add	r7, sp, #0
	return HSMCI->HSMCI_RSPR[0];
  405900:	4b03      	ldr	r3, [pc, #12]	; (405910 <hsmci_get_response+0x14>)
  405902:	6a1b      	ldr	r3, [r3, #32]
}
  405904:	4618      	mov	r0, r3
  405906:	46bd      	mov	sp, r7
  405908:	f85d 7b04 	ldr.w	r7, [sp], #4
  40590c:	4770      	bx	lr
  40590e:	bf00      	nop
  405910:	40080000 	.word	0x40080000

00405914 <hsmci_get_response_128>:

void hsmci_get_response_128(uint8_t* response)
{
  405914:	b480      	push	{r7}
  405916:	b085      	sub	sp, #20
  405918:	af00      	add	r7, sp, #0
  40591a:	6078      	str	r0, [r7, #4]
	uint32_t response_32;

	for (uint8_t i = 0; i < 4; i++) {
  40591c:	2300      	movs	r3, #0
  40591e:	73fb      	strb	r3, [r7, #15]
  405920:	e024      	b.n	40596c <hsmci_get_response_128+0x58>
		response_32 = HSMCI->HSMCI_RSPR[0];
  405922:	4b17      	ldr	r3, [pc, #92]	; (405980 <hsmci_get_response_128+0x6c>)
  405924:	6a1b      	ldr	r3, [r3, #32]
  405926:	60bb      	str	r3, [r7, #8]
		*response = (response_32 >> 24) & 0xFF;
  405928:	68bb      	ldr	r3, [r7, #8]
  40592a:	0e1b      	lsrs	r3, r3, #24
  40592c:	b2da      	uxtb	r2, r3
  40592e:	687b      	ldr	r3, [r7, #4]
  405930:	701a      	strb	r2, [r3, #0]
		response++;
  405932:	687b      	ldr	r3, [r7, #4]
  405934:	3301      	adds	r3, #1
  405936:	607b      	str	r3, [r7, #4]
		*response = (response_32 >> 16) & 0xFF;
  405938:	68bb      	ldr	r3, [r7, #8]
  40593a:	0c1b      	lsrs	r3, r3, #16
  40593c:	b2da      	uxtb	r2, r3
  40593e:	687b      	ldr	r3, [r7, #4]
  405940:	701a      	strb	r2, [r3, #0]
		response++;
  405942:	687b      	ldr	r3, [r7, #4]
  405944:	3301      	adds	r3, #1
  405946:	607b      	str	r3, [r7, #4]
		*response = (response_32 >>  8) & 0xFF;
  405948:	68bb      	ldr	r3, [r7, #8]
  40594a:	0a1b      	lsrs	r3, r3, #8
  40594c:	b2da      	uxtb	r2, r3
  40594e:	687b      	ldr	r3, [r7, #4]
  405950:	701a      	strb	r2, [r3, #0]
		response++;
  405952:	687b      	ldr	r3, [r7, #4]
  405954:	3301      	adds	r3, #1
  405956:	607b      	str	r3, [r7, #4]
		*response = (response_32 >>  0) & 0xFF;
  405958:	68bb      	ldr	r3, [r7, #8]
  40595a:	b2da      	uxtb	r2, r3
  40595c:	687b      	ldr	r3, [r7, #4]
  40595e:	701a      	strb	r2, [r3, #0]
		response++;
  405960:	687b      	ldr	r3, [r7, #4]
  405962:	3301      	adds	r3, #1
  405964:	607b      	str	r3, [r7, #4]
	for (uint8_t i = 0; i < 4; i++) {
  405966:	7bfb      	ldrb	r3, [r7, #15]
  405968:	3301      	adds	r3, #1
  40596a:	73fb      	strb	r3, [r7, #15]
  40596c:	7bfb      	ldrb	r3, [r7, #15]
  40596e:	2b03      	cmp	r3, #3
  405970:	d9d7      	bls.n	405922 <hsmci_get_response_128+0xe>
	}
}
  405972:	bf00      	nop
  405974:	3714      	adds	r7, #20
  405976:	46bd      	mov	sp, r7
  405978:	f85d 7b04 	ldr.w	r7, [sp], #4
  40597c:	4770      	bx	lr
  40597e:	bf00      	nop
  405980:	40080000 	.word	0x40080000

00405984 <hsmci_adtc_start>:

bool hsmci_adtc_start(sdmmc_cmd_def_t cmd, uint32_t arg, uint16_t block_size, uint16_t nb_block, bool access_block)
{
  405984:	b580      	push	{r7, lr}
  405986:	b086      	sub	sp, #24
  405988:	af00      	add	r7, sp, #0
  40598a:	60f8      	str	r0, [r7, #12]
  40598c:	60b9      	str	r1, [r7, #8]
  40598e:	4611      	mov	r1, r2
  405990:	461a      	mov	r2, r3
  405992:	460b      	mov	r3, r1
  405994:	80fb      	strh	r3, [r7, #6]
  405996:	4613      	mov	r3, r2
  405998:	80bb      	strh	r3, [r7, #4]
		HSMCI->HSMCI_DMA = 0;
	}
#endif

#ifdef HSMCI_MR_PDCMODE
	if (access_block) {
  40599a:	f897 3020 	ldrb.w	r3, [r7, #32]
  40599e:	2b00      	cmp	r3, #0
  4059a0:	d006      	beq.n	4059b0 <hsmci_adtc_start+0x2c>
		// Enable PDC for HSMCI
		HSMCI->HSMCI_MR |= HSMCI_MR_PDCMODE;
  4059a2:	4a3d      	ldr	r2, [pc, #244]	; (405a98 <hsmci_adtc_start+0x114>)
  4059a4:	4b3c      	ldr	r3, [pc, #240]	; (405a98 <hsmci_adtc_start+0x114>)
  4059a6:	685b      	ldr	r3, [r3, #4]
  4059a8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
  4059ac:	6053      	str	r3, [r2, #4]
  4059ae:	e005      	b.n	4059bc <hsmci_adtc_start+0x38>
	} else {
		// Disable PDC for HSMCI
		HSMCI->HSMCI_MR &= ~HSMCI_MR_PDCMODE;
  4059b0:	4a39      	ldr	r2, [pc, #228]	; (405a98 <hsmci_adtc_start+0x114>)
  4059b2:	4b39      	ldr	r3, [pc, #228]	; (405a98 <hsmci_adtc_start+0x114>)
  4059b4:	685b      	ldr	r3, [r3, #4]
  4059b6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
  4059ba:	6053      	str	r3, [r2, #4]
#endif
#endif
	// Enabling Read/Write Proof allows to stop the HSMCI Clock during
	// read/write  access if the internal FIFO is full.
	// This will guarantee data integrity, not bandwidth.
	HSMCI->HSMCI_MR |= HSMCI_MR_WRPROOF | HSMCI_MR_RDPROOF;
  4059bc:	4a36      	ldr	r2, [pc, #216]	; (405a98 <hsmci_adtc_start+0x114>)
  4059be:	4b36      	ldr	r3, [pc, #216]	; (405a98 <hsmci_adtc_start+0x114>)
  4059c0:	685b      	ldr	r3, [r3, #4]
  4059c2:	f443 53c0 	orr.w	r3, r3, #6144	; 0x1800
  4059c6:	6053      	str	r3, [r2, #4]
	// Force byte transfer if needed
	if (block_size & 0x3) {
  4059c8:	88fb      	ldrh	r3, [r7, #6]
  4059ca:	f003 0303 	and.w	r3, r3, #3
  4059ce:	2b00      	cmp	r3, #0
  4059d0:	d006      	beq.n	4059e0 <hsmci_adtc_start+0x5c>
		HSMCI->HSMCI_MR |= HSMCI_MR_FBYTE;
  4059d2:	4a31      	ldr	r2, [pc, #196]	; (405a98 <hsmci_adtc_start+0x114>)
  4059d4:	4b30      	ldr	r3, [pc, #192]	; (405a98 <hsmci_adtc_start+0x114>)
  4059d6:	685b      	ldr	r3, [r3, #4]
  4059d8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4059dc:	6053      	str	r3, [r2, #4]
  4059de:	e005      	b.n	4059ec <hsmci_adtc_start+0x68>
	} else {
		HSMCI->HSMCI_MR &= ~HSMCI_MR_FBYTE;
  4059e0:	4a2d      	ldr	r2, [pc, #180]	; (405a98 <hsmci_adtc_start+0x114>)
  4059e2:	4b2d      	ldr	r3, [pc, #180]	; (405a98 <hsmci_adtc_start+0x114>)
  4059e4:	685b      	ldr	r3, [r3, #4]
  4059e6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  4059ea:	6053      	str	r3, [r2, #4]
	}

	if (cmd & SDMMC_CMD_WRITE) {
  4059ec:	68fb      	ldr	r3, [r7, #12]
  4059ee:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  4059f2:	2b00      	cmp	r3, #0
  4059f4:	d003      	beq.n	4059fe <hsmci_adtc_start+0x7a>
		cmdr = HSMCI_CMDR_TRCMD_START_DATA | HSMCI_CMDR_TRDIR_WRITE;
  4059f6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  4059fa:	617b      	str	r3, [r7, #20]
  4059fc:	e002      	b.n	405a04 <hsmci_adtc_start+0x80>
	} else {
		cmdr = HSMCI_CMDR_TRCMD_START_DATA | HSMCI_CMDR_TRDIR_READ;
  4059fe:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
  405a02:	617b      	str	r3, [r7, #20]
	}

	if (cmd & SDMMC_CMD_SDIO_BYTE) {
  405a04:	68fb      	ldr	r3, [r7, #12]
  405a06:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  405a0a:	2b00      	cmp	r3, #0
  405a0c:	d009      	beq.n	405a22 <hsmci_adtc_start+0x9e>
			cmdr |= HSMCI_CMDR_TRTYP_BYTE;
  405a0e:	697b      	ldr	r3, [r7, #20]
  405a10:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
  405a14:	617b      	str	r3, [r7, #20]
			// Value 0 corresponds to a 512-byte transfer
			HSMCI->HSMCI_BLKR = ((block_size % 512) << HSMCI_BLKR_BCNT_Pos);
  405a16:	4a20      	ldr	r2, [pc, #128]	; (405a98 <hsmci_adtc_start+0x114>)
  405a18:	88fb      	ldrh	r3, [r7, #6]
  405a1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
  405a1e:	6193      	str	r3, [r2, #24]
  405a20:	e027      	b.n	405a72 <hsmci_adtc_start+0xee>
	} else {
		HSMCI->HSMCI_BLKR = (block_size << HSMCI_BLKR_BLKLEN_Pos) |
  405a22:	491d      	ldr	r1, [pc, #116]	; (405a98 <hsmci_adtc_start+0x114>)
  405a24:	88fb      	ldrh	r3, [r7, #6]
  405a26:	041a      	lsls	r2, r3, #16
				(nb_block << HSMCI_BLKR_BCNT_Pos);
  405a28:	88bb      	ldrh	r3, [r7, #4]
		HSMCI->HSMCI_BLKR = (block_size << HSMCI_BLKR_BLKLEN_Pos) |
  405a2a:	4313      	orrs	r3, r2
  405a2c:	618b      	str	r3, [r1, #24]
		if (cmd & SDMMC_CMD_SDIO_BLOCK) {
  405a2e:	68fb      	ldr	r3, [r7, #12]
  405a30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  405a34:	2b00      	cmp	r3, #0
  405a36:	d004      	beq.n	405a42 <hsmci_adtc_start+0xbe>
			cmdr |= HSMCI_CMDR_TRTYP_BLOCK;
  405a38:	697b      	ldr	r3, [r7, #20]
  405a3a:	f443 1320 	orr.w	r3, r3, #2621440	; 0x280000
  405a3e:	617b      	str	r3, [r7, #20]
  405a40:	e017      	b.n	405a72 <hsmci_adtc_start+0xee>
		} else if (cmd & SDMMC_CMD_STREAM) {
  405a42:	68fb      	ldr	r3, [r7, #12]
  405a44:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
  405a48:	2b00      	cmp	r3, #0
  405a4a:	d004      	beq.n	405a56 <hsmci_adtc_start+0xd2>
			cmdr |= HSMCI_CMDR_TRTYP_STREAM;
  405a4c:	697b      	ldr	r3, [r7, #20]
  405a4e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  405a52:	617b      	str	r3, [r7, #20]
  405a54:	e00d      	b.n	405a72 <hsmci_adtc_start+0xee>
		} else if (cmd & SDMMC_CMD_SINGLE_BLOCK) {
  405a56:	68fb      	ldr	r3, [r7, #12]
  405a58:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
  405a5c:	2b00      	cmp	r3, #0
  405a5e:	d108      	bne.n	405a72 <hsmci_adtc_start+0xee>
			cmdr |= HSMCI_CMDR_TRTYP_SINGLE;
		} else if (cmd & SDMMC_CMD_MULTI_BLOCK) {
  405a60:	68fb      	ldr	r3, [r7, #12]
  405a62:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
  405a66:	2b00      	cmp	r3, #0
  405a68:	d003      	beq.n	405a72 <hsmci_adtc_start+0xee>
			cmdr |= HSMCI_CMDR_TRTYP_MULTIPLE;
  405a6a:	697b      	ldr	r3, [r7, #20]
  405a6c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
  405a70:	617b      	str	r3, [r7, #20]
		} else {
			Assert(false); // Incorrect flags
		}
	}
	hsmci_transfert_pos = 0;
  405a72:	4b0a      	ldr	r3, [pc, #40]	; (405a9c <hsmci_adtc_start+0x118>)
  405a74:	2200      	movs	r2, #0
  405a76:	601a      	str	r2, [r3, #0]
	hsmci_block_size = block_size;
  405a78:	4a09      	ldr	r2, [pc, #36]	; (405aa0 <hsmci_adtc_start+0x11c>)
  405a7a:	88fb      	ldrh	r3, [r7, #6]
  405a7c:	8013      	strh	r3, [r2, #0]
	hsmci_nb_block = nb_block;
  405a7e:	4a09      	ldr	r2, [pc, #36]	; (405aa4 <hsmci_adtc_start+0x120>)
  405a80:	88bb      	ldrh	r3, [r7, #4]
  405a82:	8013      	strh	r3, [r2, #0]

	return hsmci_send_cmd_execute(cmdr, cmd, arg);
  405a84:	68ba      	ldr	r2, [r7, #8]
  405a86:	68f9      	ldr	r1, [r7, #12]
  405a88:	6978      	ldr	r0, [r7, #20]
  405a8a:	4b07      	ldr	r3, [pc, #28]	; (405aa8 <hsmci_adtc_start+0x124>)
  405a8c:	4798      	blx	r3
  405a8e:	4603      	mov	r3, r0
}
  405a90:	4618      	mov	r0, r3
  405a92:	3718      	adds	r7, #24
  405a94:	46bd      	mov	sp, r7
  405a96:	bd80      	pop	{r7, pc}
  405a98:	40080000 	.word	0x40080000
  405a9c:	2000ae2c 	.word	0x2000ae2c
  405aa0:	2000ae30 	.word	0x2000ae30
  405aa4:	2000ae32 	.word	0x2000ae32
  405aa8:	00405675 	.word	0x00405675

00405aac <hsmci_read_word>:
{
	return hsmci_send_cmd_execute(HSMCI_CMDR_TRCMD_STOP_DATA, cmd, arg);
}

bool hsmci_read_word(uint32_t* value)
{
  405aac:	b580      	push	{r7, lr}
  405aae:	b084      	sub	sp, #16
  405ab0:	af00      	add	r7, sp, #0
  405ab2:	6078      	str	r0, [r7, #4]

	Assert(((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos);

	// Wait data available
	do {
		sr = HSMCI->HSMCI_SR;
  405ab4:	4b1e      	ldr	r3, [pc, #120]	; (405b30 <hsmci_read_word+0x84>)
  405ab6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  405ab8:	60fb      	str	r3, [r7, #12]
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  405aba:	68fa      	ldr	r2, [r7, #12]
  405abc:	4b1d      	ldr	r3, [pc, #116]	; (405b34 <hsmci_read_word+0x88>)
  405abe:	4013      	ands	r3, r2
  405ac0:	2b00      	cmp	r3, #0
  405ac2:	d003      	beq.n	405acc <hsmci_read_word+0x20>
				HSMCI_SR_DTOE | HSMCI_SR_DCRCE)) {
			hsmci_debug("%s: DMA sr 0x%08x error\n\r",
					__func__, sr);
			hsmci_reset();
  405ac4:	4b1c      	ldr	r3, [pc, #112]	; (405b38 <hsmci_read_word+0x8c>)
  405ac6:	4798      	blx	r3
			return false;
  405ac8:	2300      	movs	r3, #0
  405aca:	e02c      	b.n	405b26 <hsmci_read_word+0x7a>
		}
	} while (!(sr & HSMCI_SR_RXRDY));
  405acc:	68fb      	ldr	r3, [r7, #12]
  405ace:	f003 0302 	and.w	r3, r3, #2
  405ad2:	2b00      	cmp	r3, #0
  405ad4:	d0ee      	beq.n	405ab4 <hsmci_read_word+0x8>

	// Read data
	*value = HSMCI->HSMCI_RDR;
  405ad6:	4b16      	ldr	r3, [pc, #88]	; (405b30 <hsmci_read_word+0x84>)
  405ad8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  405ada:	687b      	ldr	r3, [r7, #4]
  405adc:	601a      	str	r2, [r3, #0]
	hsmci_transfert_pos += 4;
  405ade:	4b17      	ldr	r3, [pc, #92]	; (405b3c <hsmci_read_word+0x90>)
  405ae0:	681b      	ldr	r3, [r3, #0]
  405ae2:	3304      	adds	r3, #4
  405ae4:	4a15      	ldr	r2, [pc, #84]	; (405b3c <hsmci_read_word+0x90>)
  405ae6:	6013      	str	r3, [r2, #0]
	if (((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos) {
  405ae8:	4b15      	ldr	r3, [pc, #84]	; (405b40 <hsmci_read_word+0x94>)
  405aea:	881b      	ldrh	r3, [r3, #0]
  405aec:	461a      	mov	r2, r3
  405aee:	4b15      	ldr	r3, [pc, #84]	; (405b44 <hsmci_read_word+0x98>)
  405af0:	881b      	ldrh	r3, [r3, #0]
  405af2:	fb03 f202 	mul.w	r2, r3, r2
  405af6:	4b11      	ldr	r3, [pc, #68]	; (405b3c <hsmci_read_word+0x90>)
  405af8:	681b      	ldr	r3, [r3, #0]
  405afa:	429a      	cmp	r2, r3
  405afc:	d901      	bls.n	405b02 <hsmci_read_word+0x56>
		return true;
  405afe:	2301      	movs	r3, #1
  405b00:	e011      	b.n	405b26 <hsmci_read_word+0x7a>
	}

	// Wait end of transfer
	// Note: no need of timeout, because it is include in HSMCI
	do {
		sr = HSMCI->HSMCI_SR;
  405b02:	4b0b      	ldr	r3, [pc, #44]	; (405b30 <hsmci_read_word+0x84>)
  405b04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  405b06:	60fb      	str	r3, [r7, #12]
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  405b08:	68fa      	ldr	r2, [r7, #12]
  405b0a:	4b0a      	ldr	r3, [pc, #40]	; (405b34 <hsmci_read_word+0x88>)
  405b0c:	4013      	ands	r3, r2
  405b0e:	2b00      	cmp	r3, #0
  405b10:	d003      	beq.n	405b1a <hsmci_read_word+0x6e>
				HSMCI_SR_DTOE | HSMCI_SR_DCRCE)) {
			hsmci_debug("%s: DMA sr 0x%08x error\n\r",
					__func__, sr);
			hsmci_reset();
  405b12:	4b09      	ldr	r3, [pc, #36]	; (405b38 <hsmci_read_word+0x8c>)
  405b14:	4798      	blx	r3
			return false;
  405b16:	2300      	movs	r3, #0
  405b18:	e005      	b.n	405b26 <hsmci_read_word+0x7a>
		}
	} while (!(sr & HSMCI_SR_XFRDONE));
  405b1a:	68fb      	ldr	r3, [r7, #12]
  405b1c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
  405b20:	2b00      	cmp	r3, #0
  405b22:	d0ee      	beq.n	405b02 <hsmci_read_word+0x56>
	return true;
  405b24:	2301      	movs	r3, #1
}
  405b26:	4618      	mov	r0, r3
  405b28:	3710      	adds	r7, #16
  405b2a:	46bd      	mov	sp, r7
  405b2c:	bd80      	pop	{r7, pc}
  405b2e:	bf00      	nop
  405b30:	40080000 	.word	0x40080000
  405b34:	c0600000 	.word	0xc0600000
  405b38:	00405521 	.word	0x00405521
  405b3c:	2000ae2c 	.word	0x2000ae2c
  405b40:	2000ae30 	.word	0x2000ae30
  405b44:	2000ae32 	.word	0x2000ae32

00405b48 <hsmci_start_read_blocks>:
}
#endif // HSMCI_SR_DMADONE

#ifdef HSMCI_MR_PDCMODE
bool hsmci_start_read_blocks(void *dest, uint16_t nb_block)
{
  405b48:	b480      	push	{r7}
  405b4a:	b085      	sub	sp, #20
  405b4c:	af00      	add	r7, sp, #0
  405b4e:	6078      	str	r0, [r7, #4]
  405b50:	460b      	mov	r3, r1
  405b52:	807b      	strh	r3, [r7, #2]
	uint32_t nb_data;

	nb_data = nb_block * hsmci_block_size;
  405b54:	887b      	ldrh	r3, [r7, #2]
  405b56:	4a21      	ldr	r2, [pc, #132]	; (405bdc <hsmci_start_read_blocks+0x94>)
  405b58:	8812      	ldrh	r2, [r2, #0]
  405b5a:	fb02 f303 	mul.w	r3, r2, r3
  405b5e:	60fb      	str	r3, [r7, #12]
	Assert(nb_data <= (((uint32_t)hsmci_block_size * hsmci_nb_block) - hsmci_transfert_pos));
	Assert(nb_data <= (PERIPH_RCR_RXCTR_Msk >> PERIPH_RCR_RXCTR_Pos));

	// Handle unaligned memory address
	if (((uint32_t)dest & 0x3) || (hsmci_block_size & 0x3)) {
  405b60:	687b      	ldr	r3, [r7, #4]
  405b62:	f003 0303 	and.w	r3, r3, #3
  405b66:	2b00      	cmp	r3, #0
  405b68:	d105      	bne.n	405b76 <hsmci_start_read_blocks+0x2e>
  405b6a:	4b1c      	ldr	r3, [pc, #112]	; (405bdc <hsmci_start_read_blocks+0x94>)
  405b6c:	881b      	ldrh	r3, [r3, #0]
  405b6e:	f003 0303 	and.w	r3, r3, #3
  405b72:	2b00      	cmp	r3, #0
  405b74:	d006      	beq.n	405b84 <hsmci_start_read_blocks+0x3c>
		HSMCI->HSMCI_MR |= HSMCI_MR_FBYTE;
  405b76:	4a1a      	ldr	r2, [pc, #104]	; (405be0 <hsmci_start_read_blocks+0x98>)
  405b78:	4b19      	ldr	r3, [pc, #100]	; (405be0 <hsmci_start_read_blocks+0x98>)
  405b7a:	685b      	ldr	r3, [r3, #4]
  405b7c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  405b80:	6053      	str	r3, [r2, #4]
  405b82:	e005      	b.n	405b90 <hsmci_start_read_blocks+0x48>
	} else {
		HSMCI->HSMCI_MR &= ~HSMCI_MR_FBYTE;
  405b84:	4a16      	ldr	r2, [pc, #88]	; (405be0 <hsmci_start_read_blocks+0x98>)
  405b86:	4b16      	ldr	r3, [pc, #88]	; (405be0 <hsmci_start_read_blocks+0x98>)
  405b88:	685b      	ldr	r3, [r3, #4]
  405b8a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  405b8e:	6053      	str	r3, [r2, #4]
	}

	// Configure PDC transfer
	HSMCI->HSMCI_RPR = (uint32_t)dest;
  405b90:	4a13      	ldr	r2, [pc, #76]	; (405be0 <hsmci_start_read_blocks+0x98>)
  405b92:	687b      	ldr	r3, [r7, #4]
  405b94:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
	HSMCI->HSMCI_RCR = (HSMCI->HSMCI_MR & HSMCI_MR_FBYTE) ?
  405b98:	4a11      	ldr	r2, [pc, #68]	; (405be0 <hsmci_start_read_blocks+0x98>)
  405b9a:	4b11      	ldr	r3, [pc, #68]	; (405be0 <hsmci_start_read_blocks+0x98>)
  405b9c:	685b      	ldr	r3, [r3, #4]
  405b9e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
			nb_data : nb_data / 4;
  405ba2:	2b00      	cmp	r3, #0
  405ba4:	d102      	bne.n	405bac <hsmci_start_read_blocks+0x64>
  405ba6:	68fb      	ldr	r3, [r7, #12]
  405ba8:	089b      	lsrs	r3, r3, #2
  405baa:	e000      	b.n	405bae <hsmci_start_read_blocks+0x66>
  405bac:	68fb      	ldr	r3, [r7, #12]
	HSMCI->HSMCI_RCR = (HSMCI->HSMCI_MR & HSMCI_MR_FBYTE) ?
  405bae:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
	HSMCI->HSMCI_RNCR = 0;
  405bb2:	4b0b      	ldr	r3, [pc, #44]	; (405be0 <hsmci_start_read_blocks+0x98>)
  405bb4:	2200      	movs	r2, #0
  405bb6:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
	// Start transfer
	HSMCI->HSMCI_PTCR = HSMCI_PTCR_RXTEN;
  405bba:	4b09      	ldr	r3, [pc, #36]	; (405be0 <hsmci_start_read_blocks+0x98>)
  405bbc:	2201      	movs	r2, #1
  405bbe:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
	hsmci_transfert_pos += nb_data;
  405bc2:	4b08      	ldr	r3, [pc, #32]	; (405be4 <hsmci_start_read_blocks+0x9c>)
  405bc4:	681a      	ldr	r2, [r3, #0]
  405bc6:	68fb      	ldr	r3, [r7, #12]
  405bc8:	4413      	add	r3, r2
  405bca:	4a06      	ldr	r2, [pc, #24]	; (405be4 <hsmci_start_read_blocks+0x9c>)
  405bcc:	6013      	str	r3, [r2, #0]
	return true;
  405bce:	2301      	movs	r3, #1
}
  405bd0:	4618      	mov	r0, r3
  405bd2:	3714      	adds	r7, #20
  405bd4:	46bd      	mov	sp, r7
  405bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
  405bda:	4770      	bx	lr
  405bdc:	2000ae30 	.word	0x2000ae30
  405be0:	40080000 	.word	0x40080000
  405be4:	2000ae2c 	.word	0x2000ae2c

00405be8 <hsmci_wait_end_of_read_blocks>:

bool hsmci_wait_end_of_read_blocks(void)
{
  405be8:	b580      	push	{r7, lr}
  405bea:	b082      	sub	sp, #8
  405bec:	af00      	add	r7, sp, #0
	uint32_t sr;
	// Wait end of transfer
	// Note: no need of timeout, because it is include in HSMCI, see DTOE bit.
	do {
		sr = HSMCI->HSMCI_SR;
  405bee:	4b1c      	ldr	r3, [pc, #112]	; (405c60 <hsmci_wait_end_of_read_blocks+0x78>)
  405bf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  405bf2:	607b      	str	r3, [r7, #4]
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  405bf4:	687a      	ldr	r2, [r7, #4]
  405bf6:	4b1b      	ldr	r3, [pc, #108]	; (405c64 <hsmci_wait_end_of_read_blocks+0x7c>)
  405bf8:	4013      	ands	r3, r2
  405bfa:	2b00      	cmp	r3, #0
  405bfc:	d008      	beq.n	405c10 <hsmci_wait_end_of_read_blocks+0x28>
				HSMCI_SR_DTOE | HSMCI_SR_DCRCE)) {
			hsmci_debug("%s: PDC sr 0x%08x error\n\r",
					__func__, sr);
			HSMCI->HSMCI_PTCR = HSMCI_PTCR_RXTDIS | HSMCI_PTCR_TXTDIS;
  405bfe:	4b18      	ldr	r3, [pc, #96]	; (405c60 <hsmci_wait_end_of_read_blocks+0x78>)
  405c00:	f240 2202 	movw	r2, #514	; 0x202
  405c04:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
			hsmci_reset();
  405c08:	4b17      	ldr	r3, [pc, #92]	; (405c68 <hsmci_wait_end_of_read_blocks+0x80>)
  405c0a:	4798      	blx	r3
			return false;
  405c0c:	2300      	movs	r3, #0
  405c0e:	e023      	b.n	405c58 <hsmci_wait_end_of_read_blocks+0x70>
		}

	} while (!(sr & HSMCI_SR_RXBUFF));
  405c10:	687b      	ldr	r3, [r7, #4]
  405c12:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
  405c16:	2b00      	cmp	r3, #0
  405c18:	d0e9      	beq.n	405bee <hsmci_wait_end_of_read_blocks+0x6>

	if (hsmci_transfert_pos < ((uint32_t)hsmci_block_size * hsmci_nb_block)) {
  405c1a:	4b14      	ldr	r3, [pc, #80]	; (405c6c <hsmci_wait_end_of_read_blocks+0x84>)
  405c1c:	881b      	ldrh	r3, [r3, #0]
  405c1e:	461a      	mov	r2, r3
  405c20:	4b13      	ldr	r3, [pc, #76]	; (405c70 <hsmci_wait_end_of_read_blocks+0x88>)
  405c22:	881b      	ldrh	r3, [r3, #0]
  405c24:	fb03 f202 	mul.w	r2, r3, r2
  405c28:	4b12      	ldr	r3, [pc, #72]	; (405c74 <hsmci_wait_end_of_read_blocks+0x8c>)
  405c2a:	681b      	ldr	r3, [r3, #0]
  405c2c:	429a      	cmp	r2, r3
  405c2e:	d901      	bls.n	405c34 <hsmci_wait_end_of_read_blocks+0x4c>
		return true;
  405c30:	2301      	movs	r3, #1
  405c32:	e011      	b.n	405c58 <hsmci_wait_end_of_read_blocks+0x70>
	}
	// It is the last transfer, then wait command completed
	// Note: no need of timeout, because it is include in HSMCI, see DTOE bit.
	do {
		sr = HSMCI->HSMCI_SR;
  405c34:	4b0a      	ldr	r3, [pc, #40]	; (405c60 <hsmci_wait_end_of_read_blocks+0x78>)
  405c36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  405c38:	607b      	str	r3, [r7, #4]
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  405c3a:	687a      	ldr	r2, [r7, #4]
  405c3c:	4b09      	ldr	r3, [pc, #36]	; (405c64 <hsmci_wait_end_of_read_blocks+0x7c>)
  405c3e:	4013      	ands	r3, r2
  405c40:	2b00      	cmp	r3, #0
  405c42:	d003      	beq.n	405c4c <hsmci_wait_end_of_read_blocks+0x64>
				HSMCI_SR_DTOE | HSMCI_SR_DCRCE)) {
			hsmci_debug("%s: PDC sr 0x%08x last transfer error\n\r",
					__func__, sr);
			hsmci_reset();
  405c44:	4b08      	ldr	r3, [pc, #32]	; (405c68 <hsmci_wait_end_of_read_blocks+0x80>)
  405c46:	4798      	blx	r3
			return false;
  405c48:	2300      	movs	r3, #0
  405c4a:	e005      	b.n	405c58 <hsmci_wait_end_of_read_blocks+0x70>
		}
	} while (!(sr & HSMCI_SR_XFRDONE));
  405c4c:	687b      	ldr	r3, [r7, #4]
  405c4e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
  405c52:	2b00      	cmp	r3, #0
  405c54:	d0ee      	beq.n	405c34 <hsmci_wait_end_of_read_blocks+0x4c>
	return true;
  405c56:	2301      	movs	r3, #1
}
  405c58:	4618      	mov	r0, r3
  405c5a:	3708      	adds	r7, #8
  405c5c:	46bd      	mov	sp, r7
  405c5e:	bd80      	pop	{r7, pc}
  405c60:	40080000 	.word	0x40080000
  405c64:	c0600000 	.word	0xc0600000
  405c68:	00405521 	.word	0x00405521
  405c6c:	2000ae30 	.word	0x2000ae30
  405c70:	2000ae32 	.word	0x2000ae32
  405c74:	2000ae2c 	.word	0x2000ae2c

00405c78 <hsmci_start_write_blocks>:

bool hsmci_start_write_blocks(const void *src, uint16_t nb_block)
{
  405c78:	b480      	push	{r7}
  405c7a:	b085      	sub	sp, #20
  405c7c:	af00      	add	r7, sp, #0
  405c7e:	6078      	str	r0, [r7, #4]
  405c80:	460b      	mov	r3, r1
  405c82:	807b      	strh	r3, [r7, #2]
	uint32_t nb_data;

	nb_data = nb_block * hsmci_block_size;
  405c84:	887b      	ldrh	r3, [r7, #2]
  405c86:	4a22      	ldr	r2, [pc, #136]	; (405d10 <hsmci_start_write_blocks+0x98>)
  405c88:	8812      	ldrh	r2, [r2, #0]
  405c8a:	fb02 f303 	mul.w	r3, r2, r3
  405c8e:	60fb      	str	r3, [r7, #12]
	Assert(nb_data <= (((uint32_t)hsmci_block_size * hsmci_nb_block) - hsmci_transfert_pos));
	Assert(nb_data <= (PERIPH_TCR_TXCTR_Msk >> PERIPH_TCR_TXCTR_Pos));

	// Handle unaligned memory address
	if (((uint32_t)src & 0x3) || (hsmci_block_size & 0x3)) {
  405c90:	687b      	ldr	r3, [r7, #4]
  405c92:	f003 0303 	and.w	r3, r3, #3
  405c96:	2b00      	cmp	r3, #0
  405c98:	d105      	bne.n	405ca6 <hsmci_start_write_blocks+0x2e>
  405c9a:	4b1d      	ldr	r3, [pc, #116]	; (405d10 <hsmci_start_write_blocks+0x98>)
  405c9c:	881b      	ldrh	r3, [r3, #0]
  405c9e:	f003 0303 	and.w	r3, r3, #3
  405ca2:	2b00      	cmp	r3, #0
  405ca4:	d006      	beq.n	405cb4 <hsmci_start_write_blocks+0x3c>
		HSMCI->HSMCI_MR |= HSMCI_MR_FBYTE;
  405ca6:	4a1b      	ldr	r2, [pc, #108]	; (405d14 <hsmci_start_write_blocks+0x9c>)
  405ca8:	4b1a      	ldr	r3, [pc, #104]	; (405d14 <hsmci_start_write_blocks+0x9c>)
  405caa:	685b      	ldr	r3, [r3, #4]
  405cac:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  405cb0:	6053      	str	r3, [r2, #4]
  405cb2:	e005      	b.n	405cc0 <hsmci_start_write_blocks+0x48>
	} else {
		HSMCI->HSMCI_MR &= ~HSMCI_MR_FBYTE;
  405cb4:	4a17      	ldr	r2, [pc, #92]	; (405d14 <hsmci_start_write_blocks+0x9c>)
  405cb6:	4b17      	ldr	r3, [pc, #92]	; (405d14 <hsmci_start_write_blocks+0x9c>)
  405cb8:	685b      	ldr	r3, [r3, #4]
  405cba:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  405cbe:	6053      	str	r3, [r2, #4]
	}

	// Configure PDC transfer
	HSMCI->HSMCI_TPR = (uint32_t)src;
  405cc0:	4a14      	ldr	r2, [pc, #80]	; (405d14 <hsmci_start_write_blocks+0x9c>)
  405cc2:	687b      	ldr	r3, [r7, #4]
  405cc4:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
	HSMCI->HSMCI_TCR = (HSMCI->HSMCI_MR & HSMCI_MR_FBYTE) ?
  405cc8:	4a12      	ldr	r2, [pc, #72]	; (405d14 <hsmci_start_write_blocks+0x9c>)
  405cca:	4b12      	ldr	r3, [pc, #72]	; (405d14 <hsmci_start_write_blocks+0x9c>)
  405ccc:	685b      	ldr	r3, [r3, #4]
  405cce:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
			nb_data : nb_data / 4;
  405cd2:	2b00      	cmp	r3, #0
  405cd4:	d102      	bne.n	405cdc <hsmci_start_write_blocks+0x64>
  405cd6:	68fb      	ldr	r3, [r7, #12]
  405cd8:	089b      	lsrs	r3, r3, #2
  405cda:	e000      	b.n	405cde <hsmci_start_write_blocks+0x66>
  405cdc:	68fb      	ldr	r3, [r7, #12]
	HSMCI->HSMCI_TCR = (HSMCI->HSMCI_MR & HSMCI_MR_FBYTE) ?
  405cde:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c
	HSMCI->HSMCI_TNCR = 0;
  405ce2:	4b0c      	ldr	r3, [pc, #48]	; (405d14 <hsmci_start_write_blocks+0x9c>)
  405ce4:	2200      	movs	r2, #0
  405ce6:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
	// Start transfer
	HSMCI->HSMCI_PTCR = HSMCI_PTCR_TXTEN;
  405cea:	4b0a      	ldr	r3, [pc, #40]	; (405d14 <hsmci_start_write_blocks+0x9c>)
  405cec:	f44f 7280 	mov.w	r2, #256	; 0x100
  405cf0:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
	hsmci_transfert_pos += nb_data;
  405cf4:	4b08      	ldr	r3, [pc, #32]	; (405d18 <hsmci_start_write_blocks+0xa0>)
  405cf6:	681a      	ldr	r2, [r3, #0]
  405cf8:	68fb      	ldr	r3, [r7, #12]
  405cfa:	4413      	add	r3, r2
  405cfc:	4a06      	ldr	r2, [pc, #24]	; (405d18 <hsmci_start_write_blocks+0xa0>)
  405cfe:	6013      	str	r3, [r2, #0]
	return true;
  405d00:	2301      	movs	r3, #1
}
  405d02:	4618      	mov	r0, r3
  405d04:	3714      	adds	r7, #20
  405d06:	46bd      	mov	sp, r7
  405d08:	f85d 7b04 	ldr.w	r7, [sp], #4
  405d0c:	4770      	bx	lr
  405d0e:	bf00      	nop
  405d10:	2000ae30 	.word	0x2000ae30
  405d14:	40080000 	.word	0x40080000
  405d18:	2000ae2c 	.word	0x2000ae2c

00405d1c <hsmci_wait_end_of_write_blocks>:

bool hsmci_wait_end_of_write_blocks(void)
{
  405d1c:	b580      	push	{r7, lr}
  405d1e:	b082      	sub	sp, #8
  405d20:	af00      	add	r7, sp, #0
	uint32_t sr;

	// Wait end of transfer
	// Note: no need of timeout, because it is include in HSMCI, see DTOE bit.
	do {
		sr = HSMCI->HSMCI_SR;
  405d22:	4b1c      	ldr	r3, [pc, #112]	; (405d94 <hsmci_wait_end_of_write_blocks+0x78>)
  405d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  405d26:	607b      	str	r3, [r7, #4]
		if (sr &
  405d28:	687a      	ldr	r2, [r7, #4]
  405d2a:	4b1b      	ldr	r3, [pc, #108]	; (405d98 <hsmci_wait_end_of_write_blocks+0x7c>)
  405d2c:	4013      	ands	r3, r2
  405d2e:	2b00      	cmp	r3, #0
  405d30:	d008      	beq.n	405d44 <hsmci_wait_end_of_write_blocks+0x28>
				(HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
				HSMCI_SR_DTOE | HSMCI_SR_DCRCE)) {
			hsmci_debug("%s: PDC sr 0x%08x error\n\r",
					__func__, sr);
			hsmci_reset();
  405d32:	4b1a      	ldr	r3, [pc, #104]	; (405d9c <hsmci_wait_end_of_write_blocks+0x80>)
  405d34:	4798      	blx	r3
			HSMCI->HSMCI_PTCR = HSMCI_PTCR_RXTDIS | HSMCI_PTCR_TXTDIS;
  405d36:	4b17      	ldr	r3, [pc, #92]	; (405d94 <hsmci_wait_end_of_write_blocks+0x78>)
  405d38:	f240 2202 	movw	r2, #514	; 0x202
  405d3c:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
			return false;
  405d40:	2300      	movs	r3, #0
  405d42:	e023      	b.n	405d8c <hsmci_wait_end_of_write_blocks+0x70>
		}
	} while (!(sr & HSMCI_SR_TXBUFE));
  405d44:	687b      	ldr	r3, [r7, #4]
  405d46:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  405d4a:	2b00      	cmp	r3, #0
  405d4c:	d0e9      	beq.n	405d22 <hsmci_wait_end_of_write_blocks+0x6>


	if (hsmci_transfert_pos < ((uint32_t)hsmci_block_size * hsmci_nb_block)) {
  405d4e:	4b14      	ldr	r3, [pc, #80]	; (405da0 <hsmci_wait_end_of_write_blocks+0x84>)
  405d50:	881b      	ldrh	r3, [r3, #0]
  405d52:	461a      	mov	r2, r3
  405d54:	4b13      	ldr	r3, [pc, #76]	; (405da4 <hsmci_wait_end_of_write_blocks+0x88>)
  405d56:	881b      	ldrh	r3, [r3, #0]
  405d58:	fb03 f202 	mul.w	r2, r3, r2
  405d5c:	4b12      	ldr	r3, [pc, #72]	; (405da8 <hsmci_wait_end_of_write_blocks+0x8c>)
  405d5e:	681b      	ldr	r3, [r3, #0]
  405d60:	429a      	cmp	r2, r3
  405d62:	d901      	bls.n	405d68 <hsmci_wait_end_of_write_blocks+0x4c>
		return true;
  405d64:	2301      	movs	r3, #1
  405d66:	e011      	b.n	405d8c <hsmci_wait_end_of_write_blocks+0x70>
	}
	// It is the last transfer, then wait command completed
	// Note: no need of timeout, because it is include in HSMCI, see DTOE bit.
	do {
		sr = HSMCI->HSMCI_SR;
  405d68:	4b0a      	ldr	r3, [pc, #40]	; (405d94 <hsmci_wait_end_of_write_blocks+0x78>)
  405d6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  405d6c:	607b      	str	r3, [r7, #4]
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  405d6e:	687a      	ldr	r2, [r7, #4]
  405d70:	4b09      	ldr	r3, [pc, #36]	; (405d98 <hsmci_wait_end_of_write_blocks+0x7c>)
  405d72:	4013      	ands	r3, r2
  405d74:	2b00      	cmp	r3, #0
  405d76:	d003      	beq.n	405d80 <hsmci_wait_end_of_write_blocks+0x64>
				HSMCI_SR_DTOE | HSMCI_SR_DCRCE)) {
			hsmci_debug("%s: PDC sr 0x%08x last transfer error\n\r",
					__func__, sr);
			hsmci_reset();
  405d78:	4b08      	ldr	r3, [pc, #32]	; (405d9c <hsmci_wait_end_of_write_blocks+0x80>)
  405d7a:	4798      	blx	r3
			return false;
  405d7c:	2300      	movs	r3, #0
  405d7e:	e005      	b.n	405d8c <hsmci_wait_end_of_write_blocks+0x70>
		}
	} while (!(sr & HSMCI_SR_NOTBUSY));
  405d80:	687b      	ldr	r3, [r7, #4]
  405d82:	f003 0320 	and.w	r3, r3, #32
  405d86:	2b00      	cmp	r3, #0
  405d88:	d0ee      	beq.n	405d68 <hsmci_wait_end_of_write_blocks+0x4c>
	Assert(HSMCI->HSMCI_SR & HSMCI_SR_FIFOEMPTY);
	return true;
  405d8a:	2301      	movs	r3, #1
}
  405d8c:	4618      	mov	r0, r3
  405d8e:	3708      	adds	r7, #8
  405d90:	46bd      	mov	sp, r7
  405d92:	bd80      	pop	{r7, pc}
  405d94:	40080000 	.word	0x40080000
  405d98:	c0600000 	.word	0xc0600000
  405d9c:	00405521 	.word	0x00405521
  405da0:	2000ae30 	.word	0x2000ae30
  405da4:	2000ae32 	.word	0x2000ae32
  405da8:	2000ae2c 	.word	0x2000ae2c

00405dac <rtc_set_hour_mode>:
 *
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_mode 1 for 12-hour mode, 0 for 24-hour mode.
 */
void rtc_set_hour_mode(Rtc *p_rtc, uint32_t ul_mode)
{
  405dac:	b480      	push	{r7}
  405dae:	b083      	sub	sp, #12
  405db0:	af00      	add	r7, sp, #0
  405db2:	6078      	str	r0, [r7, #4]
  405db4:	6039      	str	r1, [r7, #0]
	if (ul_mode) {
  405db6:	683b      	ldr	r3, [r7, #0]
  405db8:	2b00      	cmp	r3, #0
  405dba:	d006      	beq.n	405dca <rtc_set_hour_mode+0x1e>
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
  405dbc:	687b      	ldr	r3, [r7, #4]
  405dbe:	685b      	ldr	r3, [r3, #4]
  405dc0:	f043 0201 	orr.w	r2, r3, #1
  405dc4:	687b      	ldr	r3, [r7, #4]
  405dc6:	605a      	str	r2, [r3, #4]
	} else {
		p_rtc->RTC_MR &= (~RTC_MR_HRMOD);
	}
}
  405dc8:	e005      	b.n	405dd6 <rtc_set_hour_mode+0x2a>
		p_rtc->RTC_MR &= (~RTC_MR_HRMOD);
  405dca:	687b      	ldr	r3, [r7, #4]
  405dcc:	685b      	ldr	r3, [r3, #4]
  405dce:	f023 0201 	bic.w	r2, r3, #1
  405dd2:	687b      	ldr	r3, [r7, #4]
  405dd4:	605a      	str	r2, [r3, #4]
}
  405dd6:	bf00      	nop
  405dd8:	370c      	adds	r7, #12
  405dda:	46bd      	mov	sp, r7
  405ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
  405de0:	4770      	bx	lr

00405de2 <rtc_get_time>:
 * \param pul_minute Current minute.
 * \param pul_second Current second.
 */
void rtc_get_time(Rtc *p_rtc, uint32_t *pul_hour, uint32_t *pul_minute,
		uint32_t *pul_second)
{
  405de2:	b480      	push	{r7}
  405de4:	b087      	sub	sp, #28
  405de6:	af00      	add	r7, sp, #0
  405de8:	60f8      	str	r0, [r7, #12]
  405dea:	60b9      	str	r1, [r7, #8]
  405dec:	607a      	str	r2, [r7, #4]
  405dee:	603b      	str	r3, [r7, #0]
	uint32_t ul_time;
	uint32_t ul_temp;

	/* Get the current RTC time (multiple reads are necessary to insure a stable value). */
	ul_time = p_rtc->RTC_TIMR;
  405df0:	68fb      	ldr	r3, [r7, #12]
  405df2:	689b      	ldr	r3, [r3, #8]
  405df4:	617b      	str	r3, [r7, #20]
	while (ul_time != p_rtc->RTC_TIMR) {
  405df6:	e002      	b.n	405dfe <rtc_get_time+0x1c>
		ul_time = p_rtc->RTC_TIMR;
  405df8:	68fb      	ldr	r3, [r7, #12]
  405dfa:	689b      	ldr	r3, [r3, #8]
  405dfc:	617b      	str	r3, [r7, #20]
	while (ul_time != p_rtc->RTC_TIMR) {
  405dfe:	68fb      	ldr	r3, [r7, #12]
  405e00:	689a      	ldr	r2, [r3, #8]
  405e02:	697b      	ldr	r3, [r7, #20]
  405e04:	429a      	cmp	r2, r3
  405e06:	d1f7      	bne.n	405df8 <rtc_get_time+0x16>
	}

	/* Hour */
	if (pul_hour) {
  405e08:	68bb      	ldr	r3, [r7, #8]
  405e0a:	2b00      	cmp	r3, #0
  405e0c:	d01c      	beq.n	405e48 <rtc_get_time+0x66>
		ul_temp = (ul_time & RTC_TIMR_HOUR_Msk) >> RTC_TIMR_HOUR_Pos;
  405e0e:	697b      	ldr	r3, [r7, #20]
  405e10:	0c1b      	lsrs	r3, r3, #16
  405e12:	f003 033f 	and.w	r3, r3, #63	; 0x3f
  405e16:	613b      	str	r3, [r7, #16]
		*pul_hour = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  405e18:	693b      	ldr	r3, [r7, #16]
  405e1a:	091a      	lsrs	r2, r3, #4
  405e1c:	4613      	mov	r3, r2
  405e1e:	009b      	lsls	r3, r3, #2
  405e20:	4413      	add	r3, r2
  405e22:	005b      	lsls	r3, r3, #1
  405e24:	461a      	mov	r2, r3
  405e26:	693b      	ldr	r3, [r7, #16]
  405e28:	f003 030f 	and.w	r3, r3, #15
  405e2c:	441a      	add	r2, r3
  405e2e:	68bb      	ldr	r3, [r7, #8]
  405e30:	601a      	str	r2, [r3, #0]

		if ((ul_time & RTC_TIMR_AMPM) == RTC_TIMR_AMPM) {
  405e32:	697b      	ldr	r3, [r7, #20]
  405e34:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
  405e38:	2b00      	cmp	r3, #0
  405e3a:	d005      	beq.n	405e48 <rtc_get_time+0x66>
			*pul_hour += 12;
  405e3c:	68bb      	ldr	r3, [r7, #8]
  405e3e:	681b      	ldr	r3, [r3, #0]
  405e40:	f103 020c 	add.w	r2, r3, #12
  405e44:	68bb      	ldr	r3, [r7, #8]
  405e46:	601a      	str	r2, [r3, #0]
		}
	}

	/* Minute */
	if (pul_minute) {
  405e48:	687b      	ldr	r3, [r7, #4]
  405e4a:	2b00      	cmp	r3, #0
  405e4c:	d011      	beq.n	405e72 <rtc_get_time+0x90>
		ul_temp = (ul_time & RTC_TIMR_MIN_Msk) >> RTC_TIMR_MIN_Pos;
  405e4e:	697b      	ldr	r3, [r7, #20]
  405e50:	0a1b      	lsrs	r3, r3, #8
  405e52:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  405e56:	613b      	str	r3, [r7, #16]
		*pul_minute = (ul_temp >> BCD_SHIFT) * BCD_FACTOR +  (ul_temp & BCD_MASK);
  405e58:	693b      	ldr	r3, [r7, #16]
  405e5a:	091a      	lsrs	r2, r3, #4
  405e5c:	4613      	mov	r3, r2
  405e5e:	009b      	lsls	r3, r3, #2
  405e60:	4413      	add	r3, r2
  405e62:	005b      	lsls	r3, r3, #1
  405e64:	461a      	mov	r2, r3
  405e66:	693b      	ldr	r3, [r7, #16]
  405e68:	f003 030f 	and.w	r3, r3, #15
  405e6c:	441a      	add	r2, r3
  405e6e:	687b      	ldr	r3, [r7, #4]
  405e70:	601a      	str	r2, [r3, #0]
	}

	/* Second */
	if (pul_second) {
  405e72:	683b      	ldr	r3, [r7, #0]
  405e74:	2b00      	cmp	r3, #0
  405e76:	d010      	beq.n	405e9a <rtc_get_time+0xb8>
		ul_temp = (ul_time & RTC_TIMR_SEC_Msk) >> RTC_TIMR_SEC_Pos;
  405e78:	697b      	ldr	r3, [r7, #20]
  405e7a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  405e7e:	613b      	str	r3, [r7, #16]
		*pul_second = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  405e80:	693b      	ldr	r3, [r7, #16]
  405e82:	091a      	lsrs	r2, r3, #4
  405e84:	4613      	mov	r3, r2
  405e86:	009b      	lsls	r3, r3, #2
  405e88:	4413      	add	r3, r2
  405e8a:	005b      	lsls	r3, r3, #1
  405e8c:	461a      	mov	r2, r3
  405e8e:	693b      	ldr	r3, [r7, #16]
  405e90:	f003 030f 	and.w	r3, r3, #15
  405e94:	441a      	add	r2, r3
  405e96:	683b      	ldr	r3, [r7, #0]
  405e98:	601a      	str	r2, [r3, #0]
	}
}
  405e9a:	bf00      	nop
  405e9c:	371c      	adds	r7, #28
  405e9e:	46bd      	mov	sp, r7
  405ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
  405ea4:	4770      	bx	lr

00405ea6 <rtc_get_date>:
 * \param pul_day Current day.
 * \param pul_week Current day in current week.
 */
void rtc_get_date(Rtc *p_rtc, uint32_t *pul_year, uint32_t *pul_month,
		uint32_t *pul_day, uint32_t *pul_week)
{
  405ea6:	b480      	push	{r7}
  405ea8:	b089      	sub	sp, #36	; 0x24
  405eaa:	af00      	add	r7, sp, #0
  405eac:	60f8      	str	r0, [r7, #12]
  405eae:	60b9      	str	r1, [r7, #8]
  405eb0:	607a      	str	r2, [r7, #4]
  405eb2:	603b      	str	r3, [r7, #0]
	uint32_t ul_date;
	uint32_t ul_cent;
	uint32_t ul_temp;

	/* Get the current date (multiple reads are necessary to insure a stable value). */
	ul_date = p_rtc->RTC_CALR;
  405eb4:	68fb      	ldr	r3, [r7, #12]
  405eb6:	68db      	ldr	r3, [r3, #12]
  405eb8:	61fb      	str	r3, [r7, #28]
	while (ul_date != p_rtc->RTC_CALR) {
  405eba:	e002      	b.n	405ec2 <rtc_get_date+0x1c>
		ul_date = p_rtc->RTC_CALR;
  405ebc:	68fb      	ldr	r3, [r7, #12]
  405ebe:	68db      	ldr	r3, [r3, #12]
  405ec0:	61fb      	str	r3, [r7, #28]
	while (ul_date != p_rtc->RTC_CALR) {
  405ec2:	68fb      	ldr	r3, [r7, #12]
  405ec4:	68da      	ldr	r2, [r3, #12]
  405ec6:	69fb      	ldr	r3, [r7, #28]
  405ec8:	429a      	cmp	r2, r3
  405eca:	d1f7      	bne.n	405ebc <rtc_get_date+0x16>
	}

	/* Retrieve year */
	if (pul_year) {
  405ecc:	68bb      	ldr	r3, [r7, #8]
  405ece:	2b00      	cmp	r3, #0
  405ed0:	d024      	beq.n	405f1c <rtc_get_date+0x76>
		ul_temp = (ul_date & RTC_CALR_CENT_Msk) >> RTC_CALR_CENT_Pos;
  405ed2:	69fb      	ldr	r3, [r7, #28]
  405ed4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  405ed8:	61bb      	str	r3, [r7, #24]
		ul_cent = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  405eda:	69bb      	ldr	r3, [r7, #24]
  405edc:	091a      	lsrs	r2, r3, #4
  405ede:	4613      	mov	r3, r2
  405ee0:	009b      	lsls	r3, r3, #2
  405ee2:	4413      	add	r3, r2
  405ee4:	005b      	lsls	r3, r3, #1
  405ee6:	461a      	mov	r2, r3
  405ee8:	69bb      	ldr	r3, [r7, #24]
  405eea:	f003 030f 	and.w	r3, r3, #15
  405eee:	4413      	add	r3, r2
  405ef0:	617b      	str	r3, [r7, #20]
		ul_temp = (ul_date & RTC_CALR_YEAR_Msk) >> RTC_CALR_YEAR_Pos;
  405ef2:	69fb      	ldr	r3, [r7, #28]
  405ef4:	0a1b      	lsrs	r3, r3, #8
  405ef6:	b2db      	uxtb	r3, r3
  405ef8:	61bb      	str	r3, [r7, #24]
		*pul_year = (ul_cent * BCD_FACTOR * BCD_FACTOR) +
  405efa:	697b      	ldr	r3, [r7, #20]
  405efc:	2264      	movs	r2, #100	; 0x64
  405efe:	fb02 f103 	mul.w	r1, r2, r3
				(ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  405f02:	69bb      	ldr	r3, [r7, #24]
  405f04:	091a      	lsrs	r2, r3, #4
  405f06:	4613      	mov	r3, r2
  405f08:	009b      	lsls	r3, r3, #2
  405f0a:	4413      	add	r3, r2
  405f0c:	005b      	lsls	r3, r3, #1
		*pul_year = (ul_cent * BCD_FACTOR * BCD_FACTOR) +
  405f0e:	18ca      	adds	r2, r1, r3
				(ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  405f10:	69bb      	ldr	r3, [r7, #24]
  405f12:	f003 030f 	and.w	r3, r3, #15
  405f16:	441a      	add	r2, r3
		*pul_year = (ul_cent * BCD_FACTOR * BCD_FACTOR) +
  405f18:	68bb      	ldr	r3, [r7, #8]
  405f1a:	601a      	str	r2, [r3, #0]
	}

	/* Retrieve month */
	if (pul_month) {
  405f1c:	687b      	ldr	r3, [r7, #4]
  405f1e:	2b00      	cmp	r3, #0
  405f20:	d011      	beq.n	405f46 <rtc_get_date+0xa0>
		ul_temp = (ul_date & RTC_CALR_MONTH_Msk) >> RTC_CALR_MONTH_Pos;
  405f22:	69fb      	ldr	r3, [r7, #28]
  405f24:	0c1b      	lsrs	r3, r3, #16
  405f26:	f003 031f 	and.w	r3, r3, #31
  405f2a:	61bb      	str	r3, [r7, #24]
		*pul_month = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  405f2c:	69bb      	ldr	r3, [r7, #24]
  405f2e:	091a      	lsrs	r2, r3, #4
  405f30:	4613      	mov	r3, r2
  405f32:	009b      	lsls	r3, r3, #2
  405f34:	4413      	add	r3, r2
  405f36:	005b      	lsls	r3, r3, #1
  405f38:	461a      	mov	r2, r3
  405f3a:	69bb      	ldr	r3, [r7, #24]
  405f3c:	f003 030f 	and.w	r3, r3, #15
  405f40:	441a      	add	r2, r3
  405f42:	687b      	ldr	r3, [r7, #4]
  405f44:	601a      	str	r2, [r3, #0]
	}

	/* Retrieve day */
	if (pul_day) {
  405f46:	683b      	ldr	r3, [r7, #0]
  405f48:	2b00      	cmp	r3, #0
  405f4a:	d011      	beq.n	405f70 <rtc_get_date+0xca>
		ul_temp = (ul_date & RTC_CALR_DATE_Msk) >> RTC_CALR_DATE_Pos;
  405f4c:	69fb      	ldr	r3, [r7, #28]
  405f4e:	0e1b      	lsrs	r3, r3, #24
  405f50:	f003 033f 	and.w	r3, r3, #63	; 0x3f
  405f54:	61bb      	str	r3, [r7, #24]
		*pul_day = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  405f56:	69bb      	ldr	r3, [r7, #24]
  405f58:	091a      	lsrs	r2, r3, #4
  405f5a:	4613      	mov	r3, r2
  405f5c:	009b      	lsls	r3, r3, #2
  405f5e:	4413      	add	r3, r2
  405f60:	005b      	lsls	r3, r3, #1
  405f62:	461a      	mov	r2, r3
  405f64:	69bb      	ldr	r3, [r7, #24]
  405f66:	f003 030f 	and.w	r3, r3, #15
  405f6a:	441a      	add	r2, r3
  405f6c:	683b      	ldr	r3, [r7, #0]
  405f6e:	601a      	str	r2, [r3, #0]
	}

	/* Retrieve week */
	if (pul_week) {
  405f70:	6abb      	ldr	r3, [r7, #40]	; 0x28
  405f72:	2b00      	cmp	r3, #0
  405f74:	d005      	beq.n	405f82 <rtc_get_date+0xdc>
		*pul_week = ((ul_date & RTC_CALR_DAY_Msk) >> RTC_CALR_DAY_Pos);
  405f76:	69fb      	ldr	r3, [r7, #28]
  405f78:	0d5b      	lsrs	r3, r3, #21
  405f7a:	f003 0207 	and.w	r2, r3, #7
  405f7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
  405f80:	601a      	str	r2, [r3, #0]
	}
}
  405f82:	bf00      	nop
  405f84:	3724      	adds	r7, #36	; 0x24
  405f86:	46bd      	mov	sp, r7
  405f88:	f85d 7b04 	ldr.w	r7, [sp], #4
  405f8c:	4770      	bx	lr

00405f8e <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  405f8e:	b480      	push	{r7}
  405f90:	af00      	add	r7, sp, #0
	while (1) {
  405f92:	e7fe      	b.n	405f92 <Dummy_Handler+0x4>

00405f94 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  405f94:	b480      	push	{r7}
  405f96:	b083      	sub	sp, #12
  405f98:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  405f9a:	f3ef 8310 	mrs	r3, PRIMASK
  405f9e:	607b      	str	r3, [r7, #4]
  return(result);
  405fa0:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  405fa2:	2b00      	cmp	r3, #0
  405fa4:	bf0c      	ite	eq
  405fa6:	2301      	moveq	r3, #1
  405fa8:	2300      	movne	r3, #0
  405faa:	b2db      	uxtb	r3, r3
  405fac:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  405fae:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
  405fb0:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  405fb4:	4b04      	ldr	r3, [pc, #16]	; (405fc8 <cpu_irq_save+0x34>)
  405fb6:	2200      	movs	r2, #0
  405fb8:	701a      	strb	r2, [r3, #0]
	return flags;
  405fba:	683b      	ldr	r3, [r7, #0]
}
  405fbc:	4618      	mov	r0, r3
  405fbe:	370c      	adds	r7, #12
  405fc0:	46bd      	mov	sp, r7
  405fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
  405fc6:	4770      	bx	lr
  405fc8:	20000018 	.word	0x20000018

00405fcc <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  405fcc:	b480      	push	{r7}
  405fce:	b083      	sub	sp, #12
  405fd0:	af00      	add	r7, sp, #0
  405fd2:	6078      	str	r0, [r7, #4]
	return (flags);
  405fd4:	687b      	ldr	r3, [r7, #4]
  405fd6:	2b00      	cmp	r3, #0
  405fd8:	bf14      	ite	ne
  405fda:	2301      	movne	r3, #1
  405fdc:	2300      	moveq	r3, #0
  405fde:	b2db      	uxtb	r3, r3
}
  405fe0:	4618      	mov	r0, r3
  405fe2:	370c      	adds	r7, #12
  405fe4:	46bd      	mov	sp, r7
  405fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
  405fea:	4770      	bx	lr

00405fec <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  405fec:	b580      	push	{r7, lr}
  405fee:	b082      	sub	sp, #8
  405ff0:	af00      	add	r7, sp, #0
  405ff2:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  405ff4:	6878      	ldr	r0, [r7, #4]
  405ff6:	4b07      	ldr	r3, [pc, #28]	; (406014 <cpu_irq_restore+0x28>)
  405ff8:	4798      	blx	r3
  405ffa:	4603      	mov	r3, r0
  405ffc:	2b00      	cmp	r3, #0
  405ffe:	d005      	beq.n	40600c <cpu_irq_restore+0x20>
		cpu_irq_enable();
  406000:	4b05      	ldr	r3, [pc, #20]	; (406018 <cpu_irq_restore+0x2c>)
  406002:	2201      	movs	r2, #1
  406004:	701a      	strb	r2, [r3, #0]
  406006:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40600a:	b662      	cpsie	i
}
  40600c:	bf00      	nop
  40600e:	3708      	adds	r7, #8
  406010:	46bd      	mov	sp, r7
  406012:	bd80      	pop	{r7, pc}
  406014:	00405fcd 	.word	0x00405fcd
  406018:	20000018 	.word	0x20000018

0040601c <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  40601c:	b580      	push	{r7, lr}
  40601e:	b084      	sub	sp, #16
  406020:	af00      	add	r7, sp, #0
	uint32_t *pSrc, *pDest;

	/* Initialize the relocate segment */
	pSrc = &_etext;
  406022:	4b1e      	ldr	r3, [pc, #120]	; (40609c <Reset_Handler+0x80>)
  406024:	60fb      	str	r3, [r7, #12]
	pDest = &_srelocate;
  406026:	4b1e      	ldr	r3, [pc, #120]	; (4060a0 <Reset_Handler+0x84>)
  406028:	60bb      	str	r3, [r7, #8]

	if (pSrc != pDest) {
  40602a:	68fa      	ldr	r2, [r7, #12]
  40602c:	68bb      	ldr	r3, [r7, #8]
  40602e:	429a      	cmp	r2, r3
  406030:	d00c      	beq.n	40604c <Reset_Handler+0x30>
		for (; pDest < &_erelocate;) {
  406032:	e007      	b.n	406044 <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
  406034:	68bb      	ldr	r3, [r7, #8]
  406036:	1d1a      	adds	r2, r3, #4
  406038:	60ba      	str	r2, [r7, #8]
  40603a:	68fa      	ldr	r2, [r7, #12]
  40603c:	1d11      	adds	r1, r2, #4
  40603e:	60f9      	str	r1, [r7, #12]
  406040:	6812      	ldr	r2, [r2, #0]
  406042:	601a      	str	r2, [r3, #0]
		for (; pDest < &_erelocate;) {
  406044:	68bb      	ldr	r3, [r7, #8]
  406046:	4a17      	ldr	r2, [pc, #92]	; (4060a4 <Reset_Handler+0x88>)
  406048:	4293      	cmp	r3, r2
  40604a:	d3f3      	bcc.n	406034 <Reset_Handler+0x18>
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  40604c:	4b16      	ldr	r3, [pc, #88]	; (4060a8 <Reset_Handler+0x8c>)
  40604e:	60bb      	str	r3, [r7, #8]
  406050:	e004      	b.n	40605c <Reset_Handler+0x40>
		*pDest++ = 0;
  406052:	68bb      	ldr	r3, [r7, #8]
  406054:	1d1a      	adds	r2, r3, #4
  406056:	60ba      	str	r2, [r7, #8]
  406058:	2200      	movs	r2, #0
  40605a:	601a      	str	r2, [r3, #0]
	for (pDest = &_szero; pDest < &_ezero;) {
  40605c:	68bb      	ldr	r3, [r7, #8]
  40605e:	4a13      	ldr	r2, [pc, #76]	; (4060ac <Reset_Handler+0x90>)
  406060:	4293      	cmp	r3, r2
  406062:	d3f6      	bcc.n	406052 <Reset_Handler+0x36>
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
  406064:	4b12      	ldr	r3, [pc, #72]	; (4060b0 <Reset_Handler+0x94>)
  406066:	60fb      	str	r3, [r7, #12]
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  406068:	4a12      	ldr	r2, [pc, #72]	; (4060b4 <Reset_Handler+0x98>)
  40606a:	68fb      	ldr	r3, [r7, #12]
  40606c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  406070:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  406072:	4b11      	ldr	r3, [pc, #68]	; (4060b8 <Reset_Handler+0x9c>)
  406074:	4798      	blx	r3
  406076:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  406078:	4a10      	ldr	r2, [pc, #64]	; (4060bc <Reset_Handler+0xa0>)
  40607a:	4b10      	ldr	r3, [pc, #64]	; (4060bc <Reset_Handler+0xa0>)
  40607c:	681b      	ldr	r3, [r3, #0]
  40607e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  406082:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
  406084:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  406088:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  40608c:	6878      	ldr	r0, [r7, #4]
  40608e:	4b0c      	ldr	r3, [pc, #48]	; (4060c0 <Reset_Handler+0xa4>)
  406090:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

	/* Initialize the C library */
	__libc_init_array();
  406092:	4b0c      	ldr	r3, [pc, #48]	; (4060c4 <Reset_Handler+0xa8>)
  406094:	4798      	blx	r3

	/* Branch to main function */
	main();
  406096:	4b0c      	ldr	r3, [pc, #48]	; (4060c8 <Reset_Handler+0xac>)
  406098:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  40609a:	e7fe      	b.n	40609a <Reset_Handler+0x7e>
  40609c:	0040feb4 	.word	0x0040feb4
  4060a0:	20000000 	.word	0x20000000
  4060a4:	200009d0 	.word	0x200009d0
  4060a8:	200009d0 	.word	0x200009d0
  4060ac:	2000af24 	.word	0x2000af24
  4060b0:	00400000 	.word	0x00400000
  4060b4:	e000ed00 	.word	0xe000ed00
  4060b8:	00405f95 	.word	0x00405f95
  4060bc:	e000ed88 	.word	0xe000ed88
  4060c0:	00405fed 	.word	0x00405fed
  4060c4:	0040a5a1 	.word	0x0040a5a1
  4060c8:	00409085 	.word	0x00409085

004060cc <SystemCoreClockUpdate>:

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  4060cc:	b480      	push	{r7}
  4060ce:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) {
  4060d0:	4b52      	ldr	r3, [pc, #328]	; (40621c <SystemCoreClockUpdate+0x150>)
  4060d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4060d4:	f003 0303 	and.w	r3, r3, #3
  4060d8:	2b01      	cmp	r3, #1
  4060da:	d014      	beq.n	406106 <SystemCoreClockUpdate+0x3a>
  4060dc:	2b01      	cmp	r3, #1
  4060de:	d302      	bcc.n	4060e6 <SystemCoreClockUpdate+0x1a>
  4060e0:	2b02      	cmp	r3, #2
  4060e2:	d038      	beq.n	406156 <SystemCoreClockUpdate+0x8a>
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
		}
		break;

	default:
		break;
  4060e4:	e07a      	b.n	4061dc <SystemCoreClockUpdate+0x110>
		if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  4060e6:	4b4e      	ldr	r3, [pc, #312]	; (406220 <SystemCoreClockUpdate+0x154>)
  4060e8:	695b      	ldr	r3, [r3, #20]
  4060ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4060ee:	2b00      	cmp	r3, #0
  4060f0:	d004      	beq.n	4060fc <SystemCoreClockUpdate+0x30>
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4060f2:	4b4c      	ldr	r3, [pc, #304]	; (406224 <SystemCoreClockUpdate+0x158>)
  4060f4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4060f8:	601a      	str	r2, [r3, #0]
		break;
  4060fa:	e06f      	b.n	4061dc <SystemCoreClockUpdate+0x110>
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4060fc:	4b49      	ldr	r3, [pc, #292]	; (406224 <SystemCoreClockUpdate+0x158>)
  4060fe:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  406102:	601a      	str	r2, [r3, #0]
		break;
  406104:	e06a      	b.n	4061dc <SystemCoreClockUpdate+0x110>
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  406106:	4b45      	ldr	r3, [pc, #276]	; (40621c <SystemCoreClockUpdate+0x150>)
  406108:	6a1b      	ldr	r3, [r3, #32]
  40610a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40610e:	2b00      	cmp	r3, #0
  406110:	d003      	beq.n	40611a <SystemCoreClockUpdate+0x4e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  406112:	4b44      	ldr	r3, [pc, #272]	; (406224 <SystemCoreClockUpdate+0x158>)
  406114:	4a44      	ldr	r2, [pc, #272]	; (406228 <SystemCoreClockUpdate+0x15c>)
  406116:	601a      	str	r2, [r3, #0]
		break;
  406118:	e060      	b.n	4061dc <SystemCoreClockUpdate+0x110>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40611a:	4b42      	ldr	r3, [pc, #264]	; (406224 <SystemCoreClockUpdate+0x158>)
  40611c:	4a43      	ldr	r2, [pc, #268]	; (40622c <SystemCoreClockUpdate+0x160>)
  40611e:	601a      	str	r2, [r3, #0]
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  406120:	4b3e      	ldr	r3, [pc, #248]	; (40621c <SystemCoreClockUpdate+0x150>)
  406122:	6a1b      	ldr	r3, [r3, #32]
  406124:	f003 0370 	and.w	r3, r3, #112	; 0x70
  406128:	2b10      	cmp	r3, #16
  40612a:	d004      	beq.n	406136 <SystemCoreClockUpdate+0x6a>
  40612c:	2b20      	cmp	r3, #32
  40612e:	d008      	beq.n	406142 <SystemCoreClockUpdate+0x76>
  406130:	2b00      	cmp	r3, #0
  406132:	d00e      	beq.n	406152 <SystemCoreClockUpdate+0x86>
				break;
  406134:	e00e      	b.n	406154 <SystemCoreClockUpdate+0x88>
				SystemCoreClock *= 2U;
  406136:	4b3b      	ldr	r3, [pc, #236]	; (406224 <SystemCoreClockUpdate+0x158>)
  406138:	681b      	ldr	r3, [r3, #0]
  40613a:	005b      	lsls	r3, r3, #1
  40613c:	4a39      	ldr	r2, [pc, #228]	; (406224 <SystemCoreClockUpdate+0x158>)
  40613e:	6013      	str	r3, [r2, #0]
				break;
  406140:	e008      	b.n	406154 <SystemCoreClockUpdate+0x88>
				SystemCoreClock *= 3U;
  406142:	4b38      	ldr	r3, [pc, #224]	; (406224 <SystemCoreClockUpdate+0x158>)
  406144:	681a      	ldr	r2, [r3, #0]
  406146:	4613      	mov	r3, r2
  406148:	005b      	lsls	r3, r3, #1
  40614a:	4413      	add	r3, r2
  40614c:	4a35      	ldr	r2, [pc, #212]	; (406224 <SystemCoreClockUpdate+0x158>)
  40614e:	6013      	str	r3, [r2, #0]
				break;
  406150:	e000      	b.n	406154 <SystemCoreClockUpdate+0x88>
				break;
  406152:	bf00      	nop
		break;
  406154:	e042      	b.n	4061dc <SystemCoreClockUpdate+0x110>
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  406156:	4b31      	ldr	r3, [pc, #196]	; (40621c <SystemCoreClockUpdate+0x150>)
  406158:	6a1b      	ldr	r3, [r3, #32]
  40615a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40615e:	2b00      	cmp	r3, #0
  406160:	d003      	beq.n	40616a <SystemCoreClockUpdate+0x9e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  406162:	4b30      	ldr	r3, [pc, #192]	; (406224 <SystemCoreClockUpdate+0x158>)
  406164:	4a30      	ldr	r2, [pc, #192]	; (406228 <SystemCoreClockUpdate+0x15c>)
  406166:	601a      	str	r2, [r3, #0]
  406168:	e01c      	b.n	4061a4 <SystemCoreClockUpdate+0xd8>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40616a:	4b2e      	ldr	r3, [pc, #184]	; (406224 <SystemCoreClockUpdate+0x158>)
  40616c:	4a2f      	ldr	r2, [pc, #188]	; (40622c <SystemCoreClockUpdate+0x160>)
  40616e:	601a      	str	r2, [r3, #0]
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  406170:	4b2a      	ldr	r3, [pc, #168]	; (40621c <SystemCoreClockUpdate+0x150>)
  406172:	6a1b      	ldr	r3, [r3, #32]
  406174:	f003 0370 	and.w	r3, r3, #112	; 0x70
  406178:	2b10      	cmp	r3, #16
  40617a:	d004      	beq.n	406186 <SystemCoreClockUpdate+0xba>
  40617c:	2b20      	cmp	r3, #32
  40617e:	d008      	beq.n	406192 <SystemCoreClockUpdate+0xc6>
  406180:	2b00      	cmp	r3, #0
  406182:	d00e      	beq.n	4061a2 <SystemCoreClockUpdate+0xd6>
				break;
  406184:	e00e      	b.n	4061a4 <SystemCoreClockUpdate+0xd8>
				SystemCoreClock *= 2U;
  406186:	4b27      	ldr	r3, [pc, #156]	; (406224 <SystemCoreClockUpdate+0x158>)
  406188:	681b      	ldr	r3, [r3, #0]
  40618a:	005b      	lsls	r3, r3, #1
  40618c:	4a25      	ldr	r2, [pc, #148]	; (406224 <SystemCoreClockUpdate+0x158>)
  40618e:	6013      	str	r3, [r2, #0]
				break;
  406190:	e008      	b.n	4061a4 <SystemCoreClockUpdate+0xd8>
				SystemCoreClock *= 3U;
  406192:	4b24      	ldr	r3, [pc, #144]	; (406224 <SystemCoreClockUpdate+0x158>)
  406194:	681a      	ldr	r2, [r3, #0]
  406196:	4613      	mov	r3, r2
  406198:	005b      	lsls	r3, r3, #1
  40619a:	4413      	add	r3, r2
  40619c:	4a21      	ldr	r2, [pc, #132]	; (406224 <SystemCoreClockUpdate+0x158>)
  40619e:	6013      	str	r3, [r2, #0]
				break;
  4061a0:	e000      	b.n	4061a4 <SystemCoreClockUpdate+0xd8>
				break;
  4061a2:	bf00      	nop
		if ((uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK)
  4061a4:	4b1d      	ldr	r3, [pc, #116]	; (40621c <SystemCoreClockUpdate+0x150>)
  4061a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4061a8:	f003 0303 	and.w	r3, r3, #3
  4061ac:	2b02      	cmp	r3, #2
  4061ae:	d114      	bne.n	4061da <SystemCoreClockUpdate+0x10e>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4061b0:	4b1a      	ldr	r3, [pc, #104]	; (40621c <SystemCoreClockUpdate+0x150>)
  4061b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4061b4:	0c1b      	lsrs	r3, r3, #16
  4061b6:	f3c3 030a 	ubfx	r3, r3, #0, #11
  4061ba:	3301      	adds	r3, #1
  4061bc:	4a19      	ldr	r2, [pc, #100]	; (406224 <SystemCoreClockUpdate+0x158>)
  4061be:	6812      	ldr	r2, [r2, #0]
  4061c0:	fb02 f303 	mul.w	r3, r2, r3
  4061c4:	4a17      	ldr	r2, [pc, #92]	; (406224 <SystemCoreClockUpdate+0x158>)
  4061c6:	6013      	str	r3, [r2, #0]
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4061c8:	4b14      	ldr	r3, [pc, #80]	; (40621c <SystemCoreClockUpdate+0x150>)
  4061ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4061cc:	b2db      	uxtb	r3, r3
  4061ce:	4a15      	ldr	r2, [pc, #84]	; (406224 <SystemCoreClockUpdate+0x158>)
  4061d0:	6812      	ldr	r2, [r2, #0]
  4061d2:	fbb2 f3f3 	udiv	r3, r2, r3
  4061d6:	4a13      	ldr	r2, [pc, #76]	; (406224 <SystemCoreClockUpdate+0x158>)
  4061d8:	6013      	str	r3, [r2, #0]
		break;
  4061da:	bf00      	nop
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
  4061dc:	4b0f      	ldr	r3, [pc, #60]	; (40621c <SystemCoreClockUpdate+0x150>)
  4061de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4061e0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4061e4:	2b70      	cmp	r3, #112	; 0x70
  4061e6:	d108      	bne.n	4061fa <SystemCoreClockUpdate+0x12e>
		SystemCoreClock /= 3U;
  4061e8:	4b0e      	ldr	r3, [pc, #56]	; (406224 <SystemCoreClockUpdate+0x158>)
  4061ea:	681b      	ldr	r3, [r3, #0]
  4061ec:	4a10      	ldr	r2, [pc, #64]	; (406230 <SystemCoreClockUpdate+0x164>)
  4061ee:	fba2 2303 	umull	r2, r3, r2, r3
  4061f2:	085b      	lsrs	r3, r3, #1
  4061f4:	4a0b      	ldr	r2, [pc, #44]	; (406224 <SystemCoreClockUpdate+0x158>)
  4061f6:	6013      	str	r3, [r2, #0]
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >>
				PMC_MCKR_PRES_Pos);
	}
}
  4061f8:	e00a      	b.n	406210 <SystemCoreClockUpdate+0x144>
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >>
  4061fa:	4b08      	ldr	r3, [pc, #32]	; (40621c <SystemCoreClockUpdate+0x150>)
  4061fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4061fe:	091b      	lsrs	r3, r3, #4
  406200:	f003 0307 	and.w	r3, r3, #7
  406204:	4a07      	ldr	r2, [pc, #28]	; (406224 <SystemCoreClockUpdate+0x158>)
  406206:	6812      	ldr	r2, [r2, #0]
  406208:	fa22 f303 	lsr.w	r3, r2, r3
  40620c:	4a05      	ldr	r2, [pc, #20]	; (406224 <SystemCoreClockUpdate+0x158>)
  40620e:	6013      	str	r3, [r2, #0]
}
  406210:	bf00      	nop
  406212:	46bd      	mov	sp, r7
  406214:	f85d 7b04 	ldr.w	r7, [sp], #4
  406218:	4770      	bx	lr
  40621a:	bf00      	nop
  40621c:	400e0400 	.word	0x400e0400
  406220:	400e1810 	.word	0x400e1810
  406224:	2000001c 	.word	0x2000001c
  406228:	00b71b00 	.word	0x00b71b00
  40622c:	003d0900 	.word	0x003d0900
  406230:	aaaaaaab 	.word	0xaaaaaaab

00406234 <system_init_flash>:

/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  406234:	b480      	push	{r7}
  406236:	b083      	sub	sp, #12
  406238:	af00      	add	r7, sp, #0
  40623a:	6078      	str	r0, [r7, #4]
	/* Set FWS for embedded Flash access according to operating frequency */
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  40623c:	687b      	ldr	r3, [r7, #4]
  40623e:	4a19      	ldr	r2, [pc, #100]	; (4062a4 <system_init_flash+0x70>)
  406240:	4293      	cmp	r3, r2
  406242:	d804      	bhi.n	40624e <system_init_flash+0x1a>
		EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  406244:	4b18      	ldr	r3, [pc, #96]	; (4062a8 <system_init_flash+0x74>)
  406246:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40624a:	601a      	str	r2, [r3, #0]
					}
				}
			}
		}
	}
}
  40624c:	e023      	b.n	406296 <system_init_flash+0x62>
		if (ul_clk < CHIP_FREQ_FWS_1) {
  40624e:	687b      	ldr	r3, [r7, #4]
  406250:	4a16      	ldr	r2, [pc, #88]	; (4062ac <system_init_flash+0x78>)
  406252:	4293      	cmp	r3, r2
  406254:	d803      	bhi.n	40625e <system_init_flash+0x2a>
			EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  406256:	4b14      	ldr	r3, [pc, #80]	; (4062a8 <system_init_flash+0x74>)
  406258:	4a15      	ldr	r2, [pc, #84]	; (4062b0 <system_init_flash+0x7c>)
  40625a:	601a      	str	r2, [r3, #0]
}
  40625c:	e01b      	b.n	406296 <system_init_flash+0x62>
			if (ul_clk < CHIP_FREQ_FWS_2) {
  40625e:	687b      	ldr	r3, [r7, #4]
  406260:	4a14      	ldr	r2, [pc, #80]	; (4062b4 <system_init_flash+0x80>)
  406262:	4293      	cmp	r3, r2
  406264:	d803      	bhi.n	40626e <system_init_flash+0x3a>
				EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  406266:	4b10      	ldr	r3, [pc, #64]	; (4062a8 <system_init_flash+0x74>)
  406268:	4a13      	ldr	r2, [pc, #76]	; (4062b8 <system_init_flash+0x84>)
  40626a:	601a      	str	r2, [r3, #0]
}
  40626c:	e013      	b.n	406296 <system_init_flash+0x62>
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  40626e:	687b      	ldr	r3, [r7, #4]
  406270:	4a12      	ldr	r2, [pc, #72]	; (4062bc <system_init_flash+0x88>)
  406272:	4293      	cmp	r3, r2
  406274:	d803      	bhi.n	40627e <system_init_flash+0x4a>
					EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  406276:	4b0c      	ldr	r3, [pc, #48]	; (4062a8 <system_init_flash+0x74>)
  406278:	4a11      	ldr	r2, [pc, #68]	; (4062c0 <system_init_flash+0x8c>)
  40627a:	601a      	str	r2, [r3, #0]
}
  40627c:	e00b      	b.n	406296 <system_init_flash+0x62>
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  40627e:	687b      	ldr	r3, [r7, #4]
  406280:	4a10      	ldr	r2, [pc, #64]	; (4062c4 <system_init_flash+0x90>)
  406282:	4293      	cmp	r3, r2
  406284:	d804      	bhi.n	406290 <system_init_flash+0x5c>
						EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  406286:	4b08      	ldr	r3, [pc, #32]	; (4062a8 <system_init_flash+0x74>)
  406288:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  40628c:	601a      	str	r2, [r3, #0]
}
  40628e:	e002      	b.n	406296 <system_init_flash+0x62>
						EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  406290:	4b05      	ldr	r3, [pc, #20]	; (4062a8 <system_init_flash+0x74>)
  406292:	4a0d      	ldr	r2, [pc, #52]	; (4062c8 <system_init_flash+0x94>)
  406294:	601a      	str	r2, [r3, #0]
}
  406296:	bf00      	nop
  406298:	370c      	adds	r7, #12
  40629a:	46bd      	mov	sp, r7
  40629c:	f85d 7b04 	ldr.w	r7, [sp], #4
  4062a0:	4770      	bx	lr
  4062a2:	bf00      	nop
  4062a4:	01312cff 	.word	0x01312cff
  4062a8:	400e0a00 	.word	0x400e0a00
  4062ac:	026259ff 	.word	0x026259ff
  4062b0:	04000100 	.word	0x04000100
  4062b4:	039386ff 	.word	0x039386ff
  4062b8:	04000200 	.word	0x04000200
  4062bc:	04c4b3ff 	.word	0x04c4b3ff
  4062c0:	04000300 	.word	0x04000300
  4062c4:	05f5e0ff 	.word	0x05f5e0ff
  4062c8:	04000500 	.word	0x04000500

004062cc <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  4062cc:	b480      	push	{r7}
  4062ce:	b085      	sub	sp, #20
  4062d0:	af00      	add	r7, sp, #0
  4062d2:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  4062d4:	4b10      	ldr	r3, [pc, #64]	; (406318 <_sbrk+0x4c>)
  4062d6:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  4062d8:	4b10      	ldr	r3, [pc, #64]	; (40631c <_sbrk+0x50>)
  4062da:	681b      	ldr	r3, [r3, #0]
  4062dc:	2b00      	cmp	r3, #0
  4062de:	d102      	bne.n	4062e6 <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  4062e0:	4b0e      	ldr	r3, [pc, #56]	; (40631c <_sbrk+0x50>)
  4062e2:	4a0f      	ldr	r2, [pc, #60]	; (406320 <_sbrk+0x54>)
  4062e4:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  4062e6:	4b0d      	ldr	r3, [pc, #52]	; (40631c <_sbrk+0x50>)
  4062e8:	681b      	ldr	r3, [r3, #0]
  4062ea:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  4062ec:	68ba      	ldr	r2, [r7, #8]
  4062ee:	687b      	ldr	r3, [r7, #4]
  4062f0:	441a      	add	r2, r3
  4062f2:	68fb      	ldr	r3, [r7, #12]
  4062f4:	429a      	cmp	r2, r3
  4062f6:	dd02      	ble.n	4062fe <_sbrk+0x32>
		return (caddr_t) -1;	
  4062f8:	f04f 33ff 	mov.w	r3, #4294967295
  4062fc:	e006      	b.n	40630c <_sbrk+0x40>
	}

	heap += incr;
  4062fe:	4b07      	ldr	r3, [pc, #28]	; (40631c <_sbrk+0x50>)
  406300:	681a      	ldr	r2, [r3, #0]
  406302:	687b      	ldr	r3, [r7, #4]
  406304:	4413      	add	r3, r2
  406306:	4a05      	ldr	r2, [pc, #20]	; (40631c <_sbrk+0x50>)
  406308:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  40630a:	68bb      	ldr	r3, [r7, #8]
}
  40630c:	4618      	mov	r0, r3
  40630e:	3714      	adds	r7, #20
  406310:	46bd      	mov	sp, r7
  406312:	f85d 7b04 	ldr.w	r7, [sp], #4
  406316:	4770      	bx	lr
  406318:	2001fffc 	.word	0x2001fffc
  40631c:	2000ae34 	.word	0x2000ae34
  406320:	2000df28 	.word	0x2000df28

00406324 <disk_initialize>:
 *
 * \return 0 or disk status in combination of DSTATUS bits
 *         (STA_NOINIT, STA_PROTECT).
 */
DSTATUS disk_initialize(BYTE drv)
{
  406324:	b580      	push	{r7, lr}
  406326:	b084      	sub	sp, #16
  406328:	af00      	add	r7, sp, #0
  40632a:	4603      	mov	r3, r0
  40632c:	71fb      	strb	r3, [r7, #7]
	/* USB disk with multiple LUNs */
	if (drv > LUN_ID_USB + Lun_usb_get_lun()) {
		return STA_NOINIT;
	}
#else
	if (drv > MAX_LUN) {
  40632e:	79fb      	ldrb	r3, [r7, #7]
  406330:	2b02      	cmp	r3, #2
  406332:	d901      	bls.n	406338 <disk_initialize+0x14>
		/* At least one of the LUN should be defined */
		return STA_NOINIT;
  406334:	2301      	movs	r3, #1
  406336:	e022      	b.n	40637e <disk_initialize+0x5a>
	}
#endif
	/* Check LUN ready (USB disk report CTRL_BUSY then CTRL_GOOD) */
	for (i = 0; i < 2; i ++) {
  406338:	2300      	movs	r3, #0
  40633a:	60fb      	str	r3, [r7, #12]
  40633c:	e00b      	b.n	406356 <disk_initialize+0x32>
		mem_status = mem_test_unit_ready(drv);
  40633e:	79fb      	ldrb	r3, [r7, #7]
  406340:	4618      	mov	r0, r3
  406342:	4b11      	ldr	r3, [pc, #68]	; (406388 <disk_initialize+0x64>)
  406344:	4798      	blx	r3
  406346:	4603      	mov	r3, r0
  406348:	72fb      	strb	r3, [r7, #11]
		if (CTRL_BUSY != mem_status) {
  40634a:	7afb      	ldrb	r3, [r7, #11]
  40634c:	2b03      	cmp	r3, #3
  40634e:	d106      	bne.n	40635e <disk_initialize+0x3a>
	for (i = 0; i < 2; i ++) {
  406350:	68fb      	ldr	r3, [r7, #12]
  406352:	3301      	adds	r3, #1
  406354:	60fb      	str	r3, [r7, #12]
  406356:	68fb      	ldr	r3, [r7, #12]
  406358:	2b01      	cmp	r3, #1
  40635a:	ddf0      	ble.n	40633e <disk_initialize+0x1a>
  40635c:	e000      	b.n	406360 <disk_initialize+0x3c>
			break;
  40635e:	bf00      	nop
		}
	}
	if (mem_status != CTRL_GOOD) {
  406360:	7afb      	ldrb	r3, [r7, #11]
  406362:	2b00      	cmp	r3, #0
  406364:	d001      	beq.n	40636a <disk_initialize+0x46>
		return STA_NOINIT;
  406366:	2301      	movs	r3, #1
  406368:	e009      	b.n	40637e <disk_initialize+0x5a>
	}

	/* Check Write Protection Status */
	if (mem_wr_protect(drv)) {
  40636a:	79fb      	ldrb	r3, [r7, #7]
  40636c:	4618      	mov	r0, r3
  40636e:	4b07      	ldr	r3, [pc, #28]	; (40638c <disk_initialize+0x68>)
  406370:	4798      	blx	r3
  406372:	4603      	mov	r3, r0
  406374:	2b00      	cmp	r3, #0
  406376:	d001      	beq.n	40637c <disk_initialize+0x58>
		return STA_PROTECT;
  406378:	2304      	movs	r3, #4
  40637a:	e000      	b.n	40637e <disk_initialize+0x5a>
	}

	/* The memory should already be initialized */
	return 0;
  40637c:	2300      	movs	r3, #0
}
  40637e:	4618      	mov	r0, r3
  406380:	3710      	adds	r7, #16
  406382:	46bd      	mov	sp, r7
  406384:	bd80      	pop	{r7, pc}
  406386:	bf00      	nop
  406388:	00404ed1 	.word	0x00404ed1
  40638c:	00404f65 	.word	0x00404f65

00406390 <disk_status>:
 *
 * \return 0 or disk status in combination of DSTATUS bits
 *         (STA_NOINIT, STA_NODISK, STA_PROTECT).
 */
DSTATUS disk_status(BYTE drv)
{
  406390:	b580      	push	{r7, lr}
  406392:	b082      	sub	sp, #8
  406394:	af00      	add	r7, sp, #0
  406396:	4603      	mov	r3, r0
  406398:	71fb      	strb	r3, [r7, #7]
	switch (mem_test_unit_ready(drv)) {
  40639a:	79fb      	ldrb	r3, [r7, #7]
  40639c:	4618      	mov	r0, r3
  40639e:	4b08      	ldr	r3, [pc, #32]	; (4063c0 <disk_status+0x30>)
  4063a0:	4798      	blx	r3
  4063a2:	4603      	mov	r3, r0
  4063a4:	2b00      	cmp	r3, #0
  4063a6:	d002      	beq.n	4063ae <disk_status+0x1e>
  4063a8:	2b02      	cmp	r3, #2
  4063aa:	d002      	beq.n	4063b2 <disk_status+0x22>
  4063ac:	e003      	b.n	4063b6 <disk_status+0x26>
	case CTRL_GOOD:
		return 0;
  4063ae:	2300      	movs	r3, #0
  4063b0:	e002      	b.n	4063b8 <disk_status+0x28>
	case CTRL_NO_PRESENT:
		return STA_NOINIT | STA_NODISK;
  4063b2:	2303      	movs	r3, #3
  4063b4:	e000      	b.n	4063b8 <disk_status+0x28>
	default:
		return STA_NOINIT;
  4063b6:	2301      	movs	r3, #1
	}
}
  4063b8:	4618      	mov	r0, r3
  4063ba:	3708      	adds	r7, #8
  4063bc:	46bd      	mov	sp, r7
  4063be:	bd80      	pop	{r7, pc}
  4063c0:	00404ed1 	.word	0x00404ed1

004063c4 <disk_read>:
 * \param count Number of sectors to read (1..255).
 *
 * \return RES_OK for success, otherwise DRESULT error code.
 */
DRESULT disk_read(BYTE drv, BYTE *buff, DWORD sector, BYTE count)
{
  4063c4:	b580      	push	{r7, lr}
  4063c6:	b088      	sub	sp, #32
  4063c8:	af00      	add	r7, sp, #0
  4063ca:	60b9      	str	r1, [r7, #8]
  4063cc:	607a      	str	r2, [r7, #4]
  4063ce:	461a      	mov	r2, r3
  4063d0:	4603      	mov	r3, r0
  4063d2:	73fb      	strb	r3, [r7, #15]
  4063d4:	4613      	mov	r3, r2
  4063d6:	73bb      	strb	r3, [r7, #14]
#if ACCESS_MEM_TO_RAM
	uint8_t uc_sector_size = mem_sector_size(drv);
  4063d8:	7bfb      	ldrb	r3, [r7, #15]
  4063da:	4618      	mov	r0, r3
  4063dc:	4b22      	ldr	r3, [pc, #136]	; (406468 <disk_read+0xa4>)
  4063de:	4798      	blx	r3
  4063e0:	4603      	mov	r3, r0
  4063e2:	76fb      	strb	r3, [r7, #27]
	uint32_t i;
	uint32_t ul_last_sector_num;

	if (uc_sector_size == 0) {
  4063e4:	7efb      	ldrb	r3, [r7, #27]
  4063e6:	2b00      	cmp	r3, #0
  4063e8:	d101      	bne.n	4063ee <disk_read+0x2a>
		return RES_ERROR;
  4063ea:	2301      	movs	r3, #1
  4063ec:	e037      	b.n	40645e <disk_read+0x9a>
	}

	/* Check valid address */
	mem_read_capacity(drv, &ul_last_sector_num);
  4063ee:	f107 0214 	add.w	r2, r7, #20
  4063f2:	7bfb      	ldrb	r3, [r7, #15]
  4063f4:	4611      	mov	r1, r2
  4063f6:	4618      	mov	r0, r3
  4063f8:	4b1c      	ldr	r3, [pc, #112]	; (40646c <disk_read+0xa8>)
  4063fa:	4798      	blx	r3
	if ((sector + count * uc_sector_size) >
  4063fc:	7bbb      	ldrb	r3, [r7, #14]
  4063fe:	7efa      	ldrb	r2, [r7, #27]
  406400:	fb02 f303 	mul.w	r3, r2, r3
  406404:	461a      	mov	r2, r3
  406406:	687b      	ldr	r3, [r7, #4]
  406408:	441a      	add	r2, r3
			(ul_last_sector_num + 1) * uc_sector_size) {
  40640a:	697b      	ldr	r3, [r7, #20]
  40640c:	3301      	adds	r3, #1
  40640e:	7ef9      	ldrb	r1, [r7, #27]
  406410:	fb01 f303 	mul.w	r3, r1, r3
	if ((sector + count * uc_sector_size) >
  406414:	429a      	cmp	r2, r3
  406416:	d901      	bls.n	40641c <disk_read+0x58>
		return RES_PARERR;
  406418:	2304      	movs	r3, #4
  40641a:	e020      	b.n	40645e <disk_read+0x9a>
	}

	/* Read the data */
	for (i = 0; i < count; i++) {
  40641c:	2300      	movs	r3, #0
  40641e:	61fb      	str	r3, [r7, #28]
  406420:	e018      	b.n	406454 <disk_read+0x90>
		if (memory_2_ram(drv, sector + uc_sector_size * i,
  406422:	7efb      	ldrb	r3, [r7, #27]
  406424:	69fa      	ldr	r2, [r7, #28]
  406426:	fb02 f203 	mul.w	r2, r2, r3
  40642a:	687b      	ldr	r3, [r7, #4]
  40642c:	18d1      	adds	r1, r2, r3
				buff + uc_sector_size * SECTOR_SIZE_DEFAULT * i) !=
  40642e:	7efb      	ldrb	r3, [r7, #27]
  406430:	69fa      	ldr	r2, [r7, #28]
  406432:	fb02 f303 	mul.w	r3, r2, r3
  406436:	025b      	lsls	r3, r3, #9
  406438:	68ba      	ldr	r2, [r7, #8]
  40643a:	441a      	add	r2, r3
		if (memory_2_ram(drv, sector + uc_sector_size * i,
  40643c:	7bfb      	ldrb	r3, [r7, #15]
  40643e:	4618      	mov	r0, r3
  406440:	4b0b      	ldr	r3, [pc, #44]	; (406470 <disk_read+0xac>)
  406442:	4798      	blx	r3
  406444:	4603      	mov	r3, r0
  406446:	2b00      	cmp	r3, #0
  406448:	d001      	beq.n	40644e <disk_read+0x8a>
				CTRL_GOOD) {
			return RES_ERROR;
  40644a:	2301      	movs	r3, #1
  40644c:	e007      	b.n	40645e <disk_read+0x9a>
	for (i = 0; i < count; i++) {
  40644e:	69fb      	ldr	r3, [r7, #28]
  406450:	3301      	adds	r3, #1
  406452:	61fb      	str	r3, [r7, #28]
  406454:	7bba      	ldrb	r2, [r7, #14]
  406456:	69fb      	ldr	r3, [r7, #28]
  406458:	429a      	cmp	r2, r3
  40645a:	d8e2      	bhi.n	406422 <disk_read+0x5e>
		}
	}

	return RES_OK;
  40645c:	2300      	movs	r3, #0

#else
	return RES_ERROR;
#endif
}
  40645e:	4618      	mov	r0, r3
  406460:	3720      	adds	r7, #32
  406462:	46bd      	mov	sp, r7
  406464:	bd80      	pop	{r7, pc}
  406466:	bf00      	nop
  406468:	00404f3d 	.word	0x00404f3d
  40646c:	00404f05 	.word	0x00404f05
  406470:	00404fa1 	.word	0x00404fa1

00406474 <disk_write>:
 *
 * \return RES_OK for success, otherwise DRESULT error code.
 */
#if _READONLY == 0
DRESULT disk_write(BYTE drv, BYTE const *buff, DWORD sector, BYTE count)
{
  406474:	b580      	push	{r7, lr}
  406476:	b088      	sub	sp, #32
  406478:	af00      	add	r7, sp, #0
  40647a:	60b9      	str	r1, [r7, #8]
  40647c:	607a      	str	r2, [r7, #4]
  40647e:	461a      	mov	r2, r3
  406480:	4603      	mov	r3, r0
  406482:	73fb      	strb	r3, [r7, #15]
  406484:	4613      	mov	r3, r2
  406486:	73bb      	strb	r3, [r7, #14]
#if ACCESS_MEM_TO_RAM
	uint8_t uc_sector_size = mem_sector_size(drv);
  406488:	7bfb      	ldrb	r3, [r7, #15]
  40648a:	4618      	mov	r0, r3
  40648c:	4b22      	ldr	r3, [pc, #136]	; (406518 <disk_write+0xa4>)
  40648e:	4798      	blx	r3
  406490:	4603      	mov	r3, r0
  406492:	76fb      	strb	r3, [r7, #27]
	uint32_t i;
	uint32_t ul_last_sector_num;

	if (uc_sector_size == 0) {
  406494:	7efb      	ldrb	r3, [r7, #27]
  406496:	2b00      	cmp	r3, #0
  406498:	d101      	bne.n	40649e <disk_write+0x2a>
		return RES_ERROR;
  40649a:	2301      	movs	r3, #1
  40649c:	e037      	b.n	40650e <disk_write+0x9a>
	}

	/* Check valid address */
	mem_read_capacity(drv, &ul_last_sector_num);
  40649e:	f107 0214 	add.w	r2, r7, #20
  4064a2:	7bfb      	ldrb	r3, [r7, #15]
  4064a4:	4611      	mov	r1, r2
  4064a6:	4618      	mov	r0, r3
  4064a8:	4b1c      	ldr	r3, [pc, #112]	; (40651c <disk_write+0xa8>)
  4064aa:	4798      	blx	r3
	if ((sector + count * uc_sector_size) >
  4064ac:	7bbb      	ldrb	r3, [r7, #14]
  4064ae:	7efa      	ldrb	r2, [r7, #27]
  4064b0:	fb02 f303 	mul.w	r3, r2, r3
  4064b4:	461a      	mov	r2, r3
  4064b6:	687b      	ldr	r3, [r7, #4]
  4064b8:	441a      	add	r2, r3
			(ul_last_sector_num + 1) * uc_sector_size) {
  4064ba:	697b      	ldr	r3, [r7, #20]
  4064bc:	3301      	adds	r3, #1
  4064be:	7ef9      	ldrb	r1, [r7, #27]
  4064c0:	fb01 f303 	mul.w	r3, r1, r3
	if ((sector + count * uc_sector_size) >
  4064c4:	429a      	cmp	r2, r3
  4064c6:	d901      	bls.n	4064cc <disk_write+0x58>
		return RES_PARERR;
  4064c8:	2304      	movs	r3, #4
  4064ca:	e020      	b.n	40650e <disk_write+0x9a>
	}

	/* Write the data */
	for (i = 0; i < count; i++) {
  4064cc:	2300      	movs	r3, #0
  4064ce:	61fb      	str	r3, [r7, #28]
  4064d0:	e018      	b.n	406504 <disk_write+0x90>
		if (ram_2_memory(drv, sector + uc_sector_size * i,
  4064d2:	7efb      	ldrb	r3, [r7, #27]
  4064d4:	69fa      	ldr	r2, [r7, #28]
  4064d6:	fb02 f203 	mul.w	r2, r2, r3
  4064da:	687b      	ldr	r3, [r7, #4]
  4064dc:	18d1      	adds	r1, r2, r3
				buff + uc_sector_size * SECTOR_SIZE_DEFAULT * i) !=
  4064de:	7efb      	ldrb	r3, [r7, #27]
  4064e0:	69fa      	ldr	r2, [r7, #28]
  4064e2:	fb02 f303 	mul.w	r3, r2, r3
  4064e6:	025b      	lsls	r3, r3, #9
  4064e8:	68ba      	ldr	r2, [r7, #8]
  4064ea:	441a      	add	r2, r3
		if (ram_2_memory(drv, sector + uc_sector_size * i,
  4064ec:	7bfb      	ldrb	r3, [r7, #15]
  4064ee:	4618      	mov	r0, r3
  4064f0:	4b0b      	ldr	r3, [pc, #44]	; (406520 <disk_write+0xac>)
  4064f2:	4798      	blx	r3
  4064f4:	4603      	mov	r3, r0
  4064f6:	2b00      	cmp	r3, #0
  4064f8:	d001      	beq.n	4064fe <disk_write+0x8a>
				CTRL_GOOD) {
			return RES_ERROR;
  4064fa:	2301      	movs	r3, #1
  4064fc:	e007      	b.n	40650e <disk_write+0x9a>
	for (i = 0; i < count; i++) {
  4064fe:	69fb      	ldr	r3, [r7, #28]
  406500:	3301      	adds	r3, #1
  406502:	61fb      	str	r3, [r7, #28]
  406504:	7bba      	ldrb	r2, [r7, #14]
  406506:	69fb      	ldr	r3, [r7, #28]
  406508:	429a      	cmp	r2, r3
  40650a:	d8e2      	bhi.n	4064d2 <disk_write+0x5e>
		}
	}

	return RES_OK;
  40650c:	2300      	movs	r3, #0

#else
	return RES_ERROR;
#endif
}
  40650e:	4618      	mov	r0, r3
  406510:	3720      	adds	r7, #32
  406512:	46bd      	mov	sp, r7
  406514:	bd80      	pop	{r7, pc}
  406516:	bf00      	nop
  406518:	00404f3d 	.word	0x00404f3d
  40651c:	00404f05 	.word	0x00404f05
  406520:	00404fdd 	.word	0x00404fdd

00406524 <disk_ioctl>:
 * \param buff Buffer to send/receive control data.
 *
 * \return RES_OK for success, otherwise DRESULT error code.
 */
DRESULT disk_ioctl(BYTE drv, BYTE ctrl, void *buff)
{
  406524:	b580      	push	{r7, lr}
  406526:	b084      	sub	sp, #16
  406528:	af00      	add	r7, sp, #0
  40652a:	4603      	mov	r3, r0
  40652c:	603a      	str	r2, [r7, #0]
  40652e:	71fb      	strb	r3, [r7, #7]
  406530:	460b      	mov	r3, r1
  406532:	71bb      	strb	r3, [r7, #6]
	DRESULT res = RES_PARERR;
  406534:	2304      	movs	r3, #4
  406536:	73fb      	strb	r3, [r7, #15]

	switch (ctrl) {
  406538:	79bb      	ldrb	r3, [r7, #6]
  40653a:	2b03      	cmp	r3, #3
  40653c:	d845      	bhi.n	4065ca <disk_ioctl+0xa6>
  40653e:	a201      	add	r2, pc, #4	; (adr r2, 406544 <disk_ioctl+0x20>)
  406540:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  406544:	004065b1 	.word	0x004065b1
  406548:	00406561 	.word	0x00406561
  40654c:	0040657d 	.word	0x0040657d
  406550:	00406555 	.word	0x00406555
	case GET_BLOCK_SIZE:
		*(DWORD *)buff = 1;
  406554:	683b      	ldr	r3, [r7, #0]
  406556:	2201      	movs	r2, #1
  406558:	601a      	str	r2, [r3, #0]
		res = RES_OK;
  40655a:	2300      	movs	r3, #0
  40655c:	73fb      	strb	r3, [r7, #15]
		break;
  40655e:	e036      	b.n	4065ce <disk_ioctl+0xaa>
	case GET_SECTOR_COUNT:
	{
		uint32_t ul_last_sector_num;

		/* Check valid address */
		mem_read_capacity(drv, &ul_last_sector_num);
  406560:	f107 0208 	add.w	r2, r7, #8
  406564:	79fb      	ldrb	r3, [r7, #7]
  406566:	4611      	mov	r1, r2
  406568:	4618      	mov	r0, r3
  40656a:	4b1b      	ldr	r3, [pc, #108]	; (4065d8 <disk_ioctl+0xb4>)
  40656c:	4798      	blx	r3

		*(DWORD *)buff = ul_last_sector_num + 1;
  40656e:	68bb      	ldr	r3, [r7, #8]
  406570:	1c5a      	adds	r2, r3, #1
  406572:	683b      	ldr	r3, [r7, #0]
  406574:	601a      	str	r2, [r3, #0]

		res = RES_OK;
  406576:	2300      	movs	r3, #0
  406578:	73fb      	strb	r3, [r7, #15]
	}
	break;
  40657a:	e028      	b.n	4065ce <disk_ioctl+0xaa>

	/* Get sectors on the disk (WORD) */
	case GET_SECTOR_SIZE:
	{
		uint8_t uc_sector_size = mem_sector_size(drv);
  40657c:	79fb      	ldrb	r3, [r7, #7]
  40657e:	4618      	mov	r0, r3
  406580:	4b16      	ldr	r3, [pc, #88]	; (4065dc <disk_ioctl+0xb8>)
  406582:	4798      	blx	r3
  406584:	4603      	mov	r3, r0
  406586:	73bb      	strb	r3, [r7, #14]

		if ((uc_sector_size != SECTOR_SIZE_512) &&
  406588:	7bbb      	ldrb	r3, [r7, #14]
  40658a:	2b01      	cmp	r3, #1
  40658c:	d00a      	beq.n	4065a4 <disk_ioctl+0x80>
  40658e:	7bbb      	ldrb	r3, [r7, #14]
  406590:	2b02      	cmp	r3, #2
  406592:	d007      	beq.n	4065a4 <disk_ioctl+0x80>
				(uc_sector_size != SECTOR_SIZE_1024) &&
  406594:	7bbb      	ldrb	r3, [r7, #14]
  406596:	2b04      	cmp	r3, #4
  406598:	d004      	beq.n	4065a4 <disk_ioctl+0x80>
				(uc_sector_size != SECTOR_SIZE_2048) &&
  40659a:	7bbb      	ldrb	r3, [r7, #14]
  40659c:	2b08      	cmp	r3, #8
  40659e:	d001      	beq.n	4065a4 <disk_ioctl+0x80>
				(uc_sector_size != SECTOR_SIZE_4096)) {
			/* The sector size is not supported by the FatFS */
			return RES_ERROR;
  4065a0:	2301      	movs	r3, #1
  4065a2:	e015      	b.n	4065d0 <disk_ioctl+0xac>
		}

		*(U8 *)buff = uc_sector_size * SECTOR_SIZE_DEFAULT;
  4065a4:	683b      	ldr	r3, [r7, #0]
  4065a6:	2200      	movs	r2, #0
  4065a8:	701a      	strb	r2, [r3, #0]

		res = RES_OK;
  4065aa:	2300      	movs	r3, #0
  4065ac:	73fb      	strb	r3, [r7, #15]
	}
	break;
  4065ae:	e00e      	b.n	4065ce <disk_ioctl+0xaa>

	/* Make sure that data has been written */
	case CTRL_SYNC:
		if (mem_test_unit_ready(drv) == CTRL_GOOD) {
  4065b0:	79fb      	ldrb	r3, [r7, #7]
  4065b2:	4618      	mov	r0, r3
  4065b4:	4b0a      	ldr	r3, [pc, #40]	; (4065e0 <disk_ioctl+0xbc>)
  4065b6:	4798      	blx	r3
  4065b8:	4603      	mov	r3, r0
  4065ba:	2b00      	cmp	r3, #0
  4065bc:	d102      	bne.n	4065c4 <disk_ioctl+0xa0>
			res = RES_OK;
  4065be:	2300      	movs	r3, #0
  4065c0:	73fb      	strb	r3, [r7, #15]
		} else {
			res = RES_NOTRDY;
		}
		break;
  4065c2:	e004      	b.n	4065ce <disk_ioctl+0xaa>
			res = RES_NOTRDY;
  4065c4:	2303      	movs	r3, #3
  4065c6:	73fb      	strb	r3, [r7, #15]
		break;
  4065c8:	e001      	b.n	4065ce <disk_ioctl+0xaa>

	default:
		res = RES_PARERR;
  4065ca:	2304      	movs	r3, #4
  4065cc:	73fb      	strb	r3, [r7, #15]
	}

	return res;
  4065ce:	7bfb      	ldrb	r3, [r7, #15]
}
  4065d0:	4618      	mov	r0, r3
  4065d2:	3710      	adds	r7, #16
  4065d4:	46bd      	mov	sp, r7
  4065d6:	bd80      	pop	{r7, pc}
  4065d8:	00404f05 	.word	0x00404f05
  4065dc:	00404f3d 	.word	0x00404f3d
  4065e0:	00404ed1 	.word	0x00404ed1

004065e4 <get_fattime>:
 * bit4:0    Second (0..29)
 *
 * \return Current time.
 */
uint32_t get_fattime(void)
{
  4065e4:	b590      	push	{r4, r7, lr}
  4065e6:	b08b      	sub	sp, #44	; 0x2c
  4065e8:	af02      	add	r7, sp, #8
	uint32_t ul_time;
	uint32_t ul_hour, ul_minute, ul_second;
	uint32_t ul_year, ul_month, ul_day, ul_week;

	/* Retrieve date and time */
	rtc_get_time(RTC, &ul_hour, &ul_minute, &ul_second);
  4065ea:	f107 0310 	add.w	r3, r7, #16
  4065ee:	f107 0214 	add.w	r2, r7, #20
  4065f2:	f107 0118 	add.w	r1, r7, #24
  4065f6:	4813      	ldr	r0, [pc, #76]	; (406644 <get_fattime+0x60>)
  4065f8:	4c13      	ldr	r4, [pc, #76]	; (406648 <get_fattime+0x64>)
  4065fa:	47a0      	blx	r4
	rtc_get_date(RTC, &ul_year, &ul_month, &ul_day, &ul_week);
  4065fc:	1d38      	adds	r0, r7, #4
  4065fe:	f107 0208 	add.w	r2, r7, #8
  406602:	f107 010c 	add.w	r1, r7, #12
  406606:	463b      	mov	r3, r7
  406608:	9300      	str	r3, [sp, #0]
  40660a:	4603      	mov	r3, r0
  40660c:	480d      	ldr	r0, [pc, #52]	; (406644 <get_fattime+0x60>)
  40660e:	4c0f      	ldr	r4, [pc, #60]	; (40664c <get_fattime+0x68>)
  406610:	47a0      	blx	r4

	ul_time = ((ul_year - 1980) << 25)
  406612:	68fb      	ldr	r3, [r7, #12]
  406614:	f2a3 73bc 	subw	r3, r3, #1980	; 0x7bc
  406618:	065a      	lsls	r2, r3, #25
			| (ul_month << 21)
  40661a:	68bb      	ldr	r3, [r7, #8]
  40661c:	055b      	lsls	r3, r3, #21
  40661e:	431a      	orrs	r2, r3
			| (ul_day << 16)
  406620:	687b      	ldr	r3, [r7, #4]
  406622:	041b      	lsls	r3, r3, #16
  406624:	431a      	orrs	r2, r3
			| (ul_hour << 11)
  406626:	69bb      	ldr	r3, [r7, #24]
  406628:	02db      	lsls	r3, r3, #11
  40662a:	431a      	orrs	r2, r3
			| (ul_minute << 5)
  40662c:	697b      	ldr	r3, [r7, #20]
  40662e:	015b      	lsls	r3, r3, #5
  406630:	431a      	orrs	r2, r3
			| ((ul_second >> 1) << 0);
  406632:	693b      	ldr	r3, [r7, #16]
  406634:	085b      	lsrs	r3, r3, #1
	ul_time = ((ul_year - 1980) << 25)
  406636:	4313      	orrs	r3, r2
  406638:	61fb      	str	r3, [r7, #28]

	return ul_time;
  40663a:	69fb      	ldr	r3, [r7, #28]
}
  40663c:	4618      	mov	r0, r3
  40663e:	3724      	adds	r7, #36	; 0x24
  406640:	46bd      	mov	sp, r7
  406642:	bd90      	pop	{r4, r7, pc}
  406644:	400e1860 	.word	0x400e1860
  406648:	00405de3 	.word	0x00405de3
  40664c:	00405ea7 	.word	0x00405ea7

00406650 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
  406650:	b480      	push	{r7}
  406652:	b087      	sub	sp, #28
  406654:	af00      	add	r7, sp, #0
  406656:	60f8      	str	r0, [r7, #12]
  406658:	60b9      	str	r1, [r7, #8]
  40665a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
  40665c:	68fb      	ldr	r3, [r7, #12]
  40665e:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
  406660:	68bb      	ldr	r3, [r7, #8]
  406662:	613b      	str	r3, [r7, #16]
		*(int*)d = *(int*)s;
		d += sizeof(int); s += sizeof(int);
		cnt -= sizeof(int);
	}
#endif
	while (cnt--)
  406664:	e007      	b.n	406676 <mem_cpy+0x26>
		*d++ = *s++;
  406666:	697b      	ldr	r3, [r7, #20]
  406668:	1c5a      	adds	r2, r3, #1
  40666a:	617a      	str	r2, [r7, #20]
  40666c:	693a      	ldr	r2, [r7, #16]
  40666e:	1c51      	adds	r1, r2, #1
  406670:	6139      	str	r1, [r7, #16]
  406672:	7812      	ldrb	r2, [r2, #0]
  406674:	701a      	strb	r2, [r3, #0]
	while (cnt--)
  406676:	687b      	ldr	r3, [r7, #4]
  406678:	1e5a      	subs	r2, r3, #1
  40667a:	607a      	str	r2, [r7, #4]
  40667c:	2b00      	cmp	r3, #0
  40667e:	d1f2      	bne.n	406666 <mem_cpy+0x16>
}
  406680:	bf00      	nop
  406682:	371c      	adds	r7, #28
  406684:	46bd      	mov	sp, r7
  406686:	f85d 7b04 	ldr.w	r7, [sp], #4
  40668a:	4770      	bx	lr

0040668c <mem_set>:

/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
  40668c:	b480      	push	{r7}
  40668e:	b087      	sub	sp, #28
  406690:	af00      	add	r7, sp, #0
  406692:	60f8      	str	r0, [r7, #12]
  406694:	60b9      	str	r1, [r7, #8]
  406696:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
  406698:	68fb      	ldr	r3, [r7, #12]
  40669a:	617b      	str	r3, [r7, #20]

	while (cnt--)
  40669c:	e005      	b.n	4066aa <mem_set+0x1e>
		*d++ = (BYTE)val;
  40669e:	697b      	ldr	r3, [r7, #20]
  4066a0:	1c5a      	adds	r2, r3, #1
  4066a2:	617a      	str	r2, [r7, #20]
  4066a4:	68ba      	ldr	r2, [r7, #8]
  4066a6:	b2d2      	uxtb	r2, r2
  4066a8:	701a      	strb	r2, [r3, #0]
	while (cnt--)
  4066aa:	687b      	ldr	r3, [r7, #4]
  4066ac:	1e5a      	subs	r2, r3, #1
  4066ae:	607a      	str	r2, [r7, #4]
  4066b0:	2b00      	cmp	r3, #0
  4066b2:	d1f4      	bne.n	40669e <mem_set+0x12>
}
  4066b4:	bf00      	nop
  4066b6:	371c      	adds	r7, #28
  4066b8:	46bd      	mov	sp, r7
  4066ba:	f85d 7b04 	ldr.w	r7, [sp], #4
  4066be:	4770      	bx	lr

004066c0 <mem_cmp>:

/* Compare memory to memory */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {
  4066c0:	b480      	push	{r7}
  4066c2:	b089      	sub	sp, #36	; 0x24
  4066c4:	af00      	add	r7, sp, #0
  4066c6:	60f8      	str	r0, [r7, #12]
  4066c8:	60b9      	str	r1, [r7, #8]
  4066ca:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
  4066cc:	68fb      	ldr	r3, [r7, #12]
  4066ce:	61fb      	str	r3, [r7, #28]
  4066d0:	68bb      	ldr	r3, [r7, #8]
  4066d2:	61bb      	str	r3, [r7, #24]
	int r = 0;
  4066d4:	2300      	movs	r3, #0
  4066d6:	617b      	str	r3, [r7, #20]

	while (cnt-- && (r = *d++ - *s++) == 0) ;
  4066d8:	bf00      	nop
  4066da:	687b      	ldr	r3, [r7, #4]
  4066dc:	1e5a      	subs	r2, r3, #1
  4066de:	607a      	str	r2, [r7, #4]
  4066e0:	2b00      	cmp	r3, #0
  4066e2:	d00d      	beq.n	406700 <mem_cmp+0x40>
  4066e4:	69fb      	ldr	r3, [r7, #28]
  4066e6:	1c5a      	adds	r2, r3, #1
  4066e8:	61fa      	str	r2, [r7, #28]
  4066ea:	781b      	ldrb	r3, [r3, #0]
  4066ec:	4619      	mov	r1, r3
  4066ee:	69bb      	ldr	r3, [r7, #24]
  4066f0:	1c5a      	adds	r2, r3, #1
  4066f2:	61ba      	str	r2, [r7, #24]
  4066f4:	781b      	ldrb	r3, [r3, #0]
  4066f6:	1acb      	subs	r3, r1, r3
  4066f8:	617b      	str	r3, [r7, #20]
  4066fa:	697b      	ldr	r3, [r7, #20]
  4066fc:	2b00      	cmp	r3, #0
  4066fe:	d0ec      	beq.n	4066da <mem_cmp+0x1a>
	return r;
  406700:	697b      	ldr	r3, [r7, #20]
}
  406702:	4618      	mov	r0, r3
  406704:	3724      	adds	r7, #36	; 0x24
  406706:	46bd      	mov	sp, r7
  406708:	f85d 7b04 	ldr.w	r7, [sp], #4
  40670c:	4770      	bx	lr

0040670e <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {
  40670e:	b480      	push	{r7}
  406710:	b083      	sub	sp, #12
  406712:	af00      	add	r7, sp, #0
  406714:	6078      	str	r0, [r7, #4]
  406716:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
  406718:	e002      	b.n	406720 <chk_chr+0x12>
  40671a:	687b      	ldr	r3, [r7, #4]
  40671c:	3301      	adds	r3, #1
  40671e:	607b      	str	r3, [r7, #4]
  406720:	687b      	ldr	r3, [r7, #4]
  406722:	781b      	ldrb	r3, [r3, #0]
  406724:	2b00      	cmp	r3, #0
  406726:	d005      	beq.n	406734 <chk_chr+0x26>
  406728:	687b      	ldr	r3, [r7, #4]
  40672a:	781b      	ldrb	r3, [r3, #0]
  40672c:	461a      	mov	r2, r3
  40672e:	683b      	ldr	r3, [r7, #0]
  406730:	429a      	cmp	r2, r3
  406732:	d1f2      	bne.n	40671a <chk_chr+0xc>
	return *str;
  406734:	687b      	ldr	r3, [r7, #4]
  406736:	781b      	ldrb	r3, [r3, #0]
}
  406738:	4618      	mov	r0, r3
  40673a:	370c      	adds	r7, #12
  40673c:	46bd      	mov	sp, r7
  40673e:	f85d 7b04 	ldr.w	r7, [sp], #4
  406742:	4770      	bx	lr

00406744 <move_window>:
static
FRESULT move_window (
	FATFS *fs,		/* File system object */
	DWORD sector	/* Sector number to make appearance in the fs->win[] */
)					/* Move to zero only writes back dirty window */
{
  406744:	b590      	push	{r4, r7, lr}
  406746:	b085      	sub	sp, #20
  406748:	af00      	add	r7, sp, #0
  40674a:	6078      	str	r0, [r7, #4]
  40674c:	6039      	str	r1, [r7, #0]
	DWORD wsect;


	wsect = fs->winsect;
  40674e:	687b      	ldr	r3, [r7, #4]
  406750:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  406752:	60fb      	str	r3, [r7, #12]
	if (wsect != sector) {	/* Changed current window */
  406754:	68fa      	ldr	r2, [r7, #12]
  406756:	683b      	ldr	r3, [r7, #0]
  406758:	429a      	cmp	r2, r3
  40675a:	d048      	beq.n	4067ee <move_window+0xaa>
#if !_FS_READONLY
		if (fs->wflag) {	/* Write back dirty window if needed */
  40675c:	687b      	ldr	r3, [r7, #4]
  40675e:	791b      	ldrb	r3, [r3, #4]
  406760:	2b00      	cmp	r3, #0
  406762:	d030      	beq.n	4067c6 <move_window+0x82>
			if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK)
  406764:	687b      	ldr	r3, [r7, #4]
  406766:	7858      	ldrb	r0, [r3, #1]
  406768:	687b      	ldr	r3, [r7, #4]
  40676a:	f103 0130 	add.w	r1, r3, #48	; 0x30
  40676e:	2301      	movs	r3, #1
  406770:	68fa      	ldr	r2, [r7, #12]
  406772:	4c21      	ldr	r4, [pc, #132]	; (4067f8 <move_window+0xb4>)
  406774:	47a0      	blx	r4
  406776:	4603      	mov	r3, r0
  406778:	2b00      	cmp	r3, #0
  40677a:	d001      	beq.n	406780 <move_window+0x3c>
				return FR_DISK_ERR;
  40677c:	2301      	movs	r3, #1
  40677e:	e037      	b.n	4067f0 <move_window+0xac>
			fs->wflag = 0;
  406780:	687b      	ldr	r3, [r7, #4]
  406782:	2200      	movs	r2, #0
  406784:	711a      	strb	r2, [r3, #4]
			if (wsect < (fs->fatbase + fs->fsize)) {	/* In FAT area */
  406786:	687b      	ldr	r3, [r7, #4]
  406788:	6a1a      	ldr	r2, [r3, #32]
  40678a:	687b      	ldr	r3, [r7, #4]
  40678c:	69db      	ldr	r3, [r3, #28]
  40678e:	441a      	add	r2, r3
  406790:	68fb      	ldr	r3, [r7, #12]
  406792:	429a      	cmp	r2, r3
  406794:	d917      	bls.n	4067c6 <move_window+0x82>
				BYTE nf;
				for (nf = fs->n_fats; nf > 1; nf--) {	/* Reflect the change to all FAT copies */
  406796:	687b      	ldr	r3, [r7, #4]
  406798:	78db      	ldrb	r3, [r3, #3]
  40679a:	72fb      	strb	r3, [r7, #11]
  40679c:	e010      	b.n	4067c0 <move_window+0x7c>
					wsect += fs->fsize;
  40679e:	687b      	ldr	r3, [r7, #4]
  4067a0:	69db      	ldr	r3, [r3, #28]
  4067a2:	68fa      	ldr	r2, [r7, #12]
  4067a4:	4413      	add	r3, r2
  4067a6:	60fb      	str	r3, [r7, #12]
					disk_write(fs->drv, fs->win, wsect, 1);
  4067a8:	687b      	ldr	r3, [r7, #4]
  4067aa:	7858      	ldrb	r0, [r3, #1]
  4067ac:	687b      	ldr	r3, [r7, #4]
  4067ae:	f103 0130 	add.w	r1, r3, #48	; 0x30
  4067b2:	2301      	movs	r3, #1
  4067b4:	68fa      	ldr	r2, [r7, #12]
  4067b6:	4c10      	ldr	r4, [pc, #64]	; (4067f8 <move_window+0xb4>)
  4067b8:	47a0      	blx	r4
				for (nf = fs->n_fats; nf > 1; nf--) {	/* Reflect the change to all FAT copies */
  4067ba:	7afb      	ldrb	r3, [r7, #11]
  4067bc:	3b01      	subs	r3, #1
  4067be:	72fb      	strb	r3, [r7, #11]
  4067c0:	7afb      	ldrb	r3, [r7, #11]
  4067c2:	2b01      	cmp	r3, #1
  4067c4:	d8eb      	bhi.n	40679e <move_window+0x5a>
				}
			}
		}
#endif
		if (sector) {
  4067c6:	683b      	ldr	r3, [r7, #0]
  4067c8:	2b00      	cmp	r3, #0
  4067ca:	d010      	beq.n	4067ee <move_window+0xaa>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK)
  4067cc:	687b      	ldr	r3, [r7, #4]
  4067ce:	7858      	ldrb	r0, [r3, #1]
  4067d0:	687b      	ldr	r3, [r7, #4]
  4067d2:	f103 0130 	add.w	r1, r3, #48	; 0x30
  4067d6:	2301      	movs	r3, #1
  4067d8:	683a      	ldr	r2, [r7, #0]
  4067da:	4c08      	ldr	r4, [pc, #32]	; (4067fc <move_window+0xb8>)
  4067dc:	47a0      	blx	r4
  4067de:	4603      	mov	r3, r0
  4067e0:	2b00      	cmp	r3, #0
  4067e2:	d001      	beq.n	4067e8 <move_window+0xa4>
				return FR_DISK_ERR;
  4067e4:	2301      	movs	r3, #1
  4067e6:	e003      	b.n	4067f0 <move_window+0xac>
			fs->winsect = sector;
  4067e8:	687b      	ldr	r3, [r7, #4]
  4067ea:	683a      	ldr	r2, [r7, #0]
  4067ec:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}

	return FR_OK;
  4067ee:	2300      	movs	r3, #0
}
  4067f0:	4618      	mov	r0, r3
  4067f2:	3714      	adds	r7, #20
  4067f4:	46bd      	mov	sp, r7
  4067f6:	bd90      	pop	{r4, r7, pc}
  4067f8:	00406475 	.word	0x00406475
  4067fc:	004063c5 	.word	0x004063c5

00406800 <sync>:
#if !_FS_READONLY
static
FRESULT sync (	/* FR_OK: successful, FR_DISK_ERR: failed */
	FATFS *fs	/* File system object */
)
{
  406800:	b590      	push	{r4, r7, lr}
  406802:	b085      	sub	sp, #20
  406804:	af00      	add	r7, sp, #0
  406806:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = move_window(fs, 0);
  406808:	2100      	movs	r1, #0
  40680a:	6878      	ldr	r0, [r7, #4]
  40680c:	4b4d      	ldr	r3, [pc, #308]	; (406944 <sync+0x144>)
  40680e:	4798      	blx	r3
  406810:	4603      	mov	r3, r0
  406812:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
  406814:	7bfb      	ldrb	r3, [r7, #15]
  406816:	2b00      	cmp	r3, #0
  406818:	f040 808e 	bne.w	406938 <sync+0x138>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag) {
  40681c:	687b      	ldr	r3, [r7, #4]
  40681e:	781b      	ldrb	r3, [r3, #0]
  406820:	2b03      	cmp	r3, #3
  406822:	d17d      	bne.n	406920 <sync+0x120>
  406824:	687b      	ldr	r3, [r7, #4]
  406826:	795b      	ldrb	r3, [r3, #5]
  406828:	2b00      	cmp	r3, #0
  40682a:	d079      	beq.n	406920 <sync+0x120>
			fs->winsect = 0;
  40682c:	687b      	ldr	r3, [r7, #4]
  40682e:	2200      	movs	r2, #0
  406830:	62da      	str	r2, [r3, #44]	; 0x2c
			/* Create FSInfo structure */
			mem_set(fs->win, 0, 512);
  406832:	687b      	ldr	r3, [r7, #4]
  406834:	3330      	adds	r3, #48	; 0x30
  406836:	f44f 7200 	mov.w	r2, #512	; 0x200
  40683a:	2100      	movs	r1, #0
  40683c:	4618      	mov	r0, r3
  40683e:	4b42      	ldr	r3, [pc, #264]	; (406948 <sync+0x148>)
  406840:	4798      	blx	r3
			ST_WORD(fs->win+BS_55AA, 0xAA55);
  406842:	687b      	ldr	r3, [r7, #4]
  406844:	2255      	movs	r2, #85	; 0x55
  406846:	f883 222e 	strb.w	r2, [r3, #558]	; 0x22e
  40684a:	687b      	ldr	r3, [r7, #4]
  40684c:	22aa      	movs	r2, #170	; 0xaa
  40684e:	f883 222f 	strb.w	r2, [r3, #559]	; 0x22f
			ST_DWORD(fs->win+FSI_LeadSig, 0x41615252);
  406852:	687b      	ldr	r3, [r7, #4]
  406854:	2252      	movs	r2, #82	; 0x52
  406856:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  40685a:	687b      	ldr	r3, [r7, #4]
  40685c:	2252      	movs	r2, #82	; 0x52
  40685e:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  406862:	687b      	ldr	r3, [r7, #4]
  406864:	2261      	movs	r2, #97	; 0x61
  406866:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
  40686a:	687b      	ldr	r3, [r7, #4]
  40686c:	2241      	movs	r2, #65	; 0x41
  40686e:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
			ST_DWORD(fs->win+FSI_StrucSig, 0x61417272);
  406872:	687b      	ldr	r3, [r7, #4]
  406874:	2272      	movs	r2, #114	; 0x72
  406876:	f883 2214 	strb.w	r2, [r3, #532]	; 0x214
  40687a:	687b      	ldr	r3, [r7, #4]
  40687c:	2272      	movs	r2, #114	; 0x72
  40687e:	f883 2215 	strb.w	r2, [r3, #533]	; 0x215
  406882:	687b      	ldr	r3, [r7, #4]
  406884:	2241      	movs	r2, #65	; 0x41
  406886:	f883 2216 	strb.w	r2, [r3, #534]	; 0x216
  40688a:	687b      	ldr	r3, [r7, #4]
  40688c:	2261      	movs	r2, #97	; 0x61
  40688e:	f883 2217 	strb.w	r2, [r3, #535]	; 0x217
			ST_DWORD(fs->win+FSI_Free_Count, fs->free_clust);
  406892:	687b      	ldr	r3, [r7, #4]
  406894:	691b      	ldr	r3, [r3, #16]
  406896:	b2da      	uxtb	r2, r3
  406898:	687b      	ldr	r3, [r7, #4]
  40689a:	f883 2218 	strb.w	r2, [r3, #536]	; 0x218
  40689e:	687b      	ldr	r3, [r7, #4]
  4068a0:	691b      	ldr	r3, [r3, #16]
  4068a2:	b29b      	uxth	r3, r3
  4068a4:	0a1b      	lsrs	r3, r3, #8
  4068a6:	b29b      	uxth	r3, r3
  4068a8:	b2da      	uxtb	r2, r3
  4068aa:	687b      	ldr	r3, [r7, #4]
  4068ac:	f883 2219 	strb.w	r2, [r3, #537]	; 0x219
  4068b0:	687b      	ldr	r3, [r7, #4]
  4068b2:	691b      	ldr	r3, [r3, #16]
  4068b4:	0c1b      	lsrs	r3, r3, #16
  4068b6:	b2da      	uxtb	r2, r3
  4068b8:	687b      	ldr	r3, [r7, #4]
  4068ba:	f883 221a 	strb.w	r2, [r3, #538]	; 0x21a
  4068be:	687b      	ldr	r3, [r7, #4]
  4068c0:	691b      	ldr	r3, [r3, #16]
  4068c2:	0e1b      	lsrs	r3, r3, #24
  4068c4:	b2da      	uxtb	r2, r3
  4068c6:	687b      	ldr	r3, [r7, #4]
  4068c8:	f883 221b 	strb.w	r2, [r3, #539]	; 0x21b
			ST_DWORD(fs->win+FSI_Nxt_Free, fs->last_clust);
  4068cc:	687b      	ldr	r3, [r7, #4]
  4068ce:	68db      	ldr	r3, [r3, #12]
  4068d0:	b2da      	uxtb	r2, r3
  4068d2:	687b      	ldr	r3, [r7, #4]
  4068d4:	f883 221c 	strb.w	r2, [r3, #540]	; 0x21c
  4068d8:	687b      	ldr	r3, [r7, #4]
  4068da:	68db      	ldr	r3, [r3, #12]
  4068dc:	b29b      	uxth	r3, r3
  4068de:	0a1b      	lsrs	r3, r3, #8
  4068e0:	b29b      	uxth	r3, r3
  4068e2:	b2da      	uxtb	r2, r3
  4068e4:	687b      	ldr	r3, [r7, #4]
  4068e6:	f883 221d 	strb.w	r2, [r3, #541]	; 0x21d
  4068ea:	687b      	ldr	r3, [r7, #4]
  4068ec:	68db      	ldr	r3, [r3, #12]
  4068ee:	0c1b      	lsrs	r3, r3, #16
  4068f0:	b2da      	uxtb	r2, r3
  4068f2:	687b      	ldr	r3, [r7, #4]
  4068f4:	f883 221e 	strb.w	r2, [r3, #542]	; 0x21e
  4068f8:	687b      	ldr	r3, [r7, #4]
  4068fa:	68db      	ldr	r3, [r3, #12]
  4068fc:	0e1b      	lsrs	r3, r3, #24
  4068fe:	b2da      	uxtb	r2, r3
  406900:	687b      	ldr	r3, [r7, #4]
  406902:	f883 221f 	strb.w	r2, [r3, #543]	; 0x21f
			/* Write it into the FSInfo sector */
			disk_write(fs->drv, fs->win, fs->fsi_sector, 1);
  406906:	687b      	ldr	r3, [r7, #4]
  406908:	7858      	ldrb	r0, [r3, #1]
  40690a:	687b      	ldr	r3, [r7, #4]
  40690c:	f103 0130 	add.w	r1, r3, #48	; 0x30
  406910:	687b      	ldr	r3, [r7, #4]
  406912:	695a      	ldr	r2, [r3, #20]
  406914:	2301      	movs	r3, #1
  406916:	4c0d      	ldr	r4, [pc, #52]	; (40694c <sync+0x14c>)
  406918:	47a0      	blx	r4
			fs->fsi_flag = 0;
  40691a:	687b      	ldr	r3, [r7, #4]
  40691c:	2200      	movs	r2, #0
  40691e:	715a      	strb	r2, [r3, #5]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
  406920:	687b      	ldr	r3, [r7, #4]
  406922:	785b      	ldrb	r3, [r3, #1]
  406924:	2200      	movs	r2, #0
  406926:	2100      	movs	r1, #0
  406928:	4618      	mov	r0, r3
  40692a:	4b09      	ldr	r3, [pc, #36]	; (406950 <sync+0x150>)
  40692c:	4798      	blx	r3
  40692e:	4603      	mov	r3, r0
  406930:	2b00      	cmp	r3, #0
  406932:	d001      	beq.n	406938 <sync+0x138>
			res = FR_DISK_ERR;
  406934:	2301      	movs	r3, #1
  406936:	73fb      	strb	r3, [r7, #15]
	}

	return res;
  406938:	7bfb      	ldrb	r3, [r7, #15]
}
  40693a:	4618      	mov	r0, r3
  40693c:	3714      	adds	r7, #20
  40693e:	46bd      	mov	sp, r7
  406940:	bd90      	pop	{r4, r7, pc}
  406942:	bf00      	nop
  406944:	00406745 	.word	0x00406745
  406948:	0040668d 	.word	0x0040668d
  40694c:	00406475 	.word	0x00406475
  406950:	00406525 	.word	0x00406525

00406954 <clust2sect>:

static DWORD clust2sect (	/* !=0: Sector number, 0: Failed - invalid cluster# */
	FATFS *fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
  406954:	b480      	push	{r7}
  406956:	b083      	sub	sp, #12
  406958:	af00      	add	r7, sp, #0
  40695a:	6078      	str	r0, [r7, #4]
  40695c:	6039      	str	r1, [r7, #0]
	clst -= 2;
  40695e:	683b      	ldr	r3, [r7, #0]
  406960:	3b02      	subs	r3, #2
  406962:	603b      	str	r3, [r7, #0]
	if (clst >= (fs->n_fatent - 2)) return 0;		/* Invalid cluster# */
  406964:	687b      	ldr	r3, [r7, #4]
  406966:	699b      	ldr	r3, [r3, #24]
  406968:	1e9a      	subs	r2, r3, #2
  40696a:	683b      	ldr	r3, [r7, #0]
  40696c:	429a      	cmp	r2, r3
  40696e:	d801      	bhi.n	406974 <clust2sect+0x20>
  406970:	2300      	movs	r3, #0
  406972:	e008      	b.n	406986 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
  406974:	687b      	ldr	r3, [r7, #4]
  406976:	789b      	ldrb	r3, [r3, #2]
  406978:	461a      	mov	r2, r3
  40697a:	683b      	ldr	r3, [r7, #0]
  40697c:	fb03 f202 	mul.w	r2, r3, r2
  406980:	687b      	ldr	r3, [r7, #4]
  406982:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  406984:	4413      	add	r3, r2
}
  406986:	4618      	mov	r0, r3
  406988:	370c      	adds	r7, #12
  40698a:	46bd      	mov	sp, r7
  40698c:	f85d 7b04 	ldr.w	r7, [sp], #4
  406990:	4770      	bx	lr
	...

00406994 <get_fat>:

static DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, Else:Cluster status */
	FATFS *fs,	/* File system object */
	DWORD clst	/* Cluster# to get the link information */
)
{
  406994:	b580      	push	{r7, lr}
  406996:	b086      	sub	sp, #24
  406998:	af00      	add	r7, sp, #0
  40699a:	6078      	str	r0, [r7, #4]
  40699c:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	BYTE *p;


	if (clst < 2 || clst >= fs->n_fatent)	/* Chack range */
  40699e:	683b      	ldr	r3, [r7, #0]
  4069a0:	2b01      	cmp	r3, #1
  4069a2:	d904      	bls.n	4069ae <get_fat+0x1a>
  4069a4:	687b      	ldr	r3, [r7, #4]
  4069a6:	699a      	ldr	r2, [r3, #24]
  4069a8:	683b      	ldr	r3, [r7, #0]
  4069aa:	429a      	cmp	r2, r3
  4069ac:	d801      	bhi.n	4069b2 <get_fat+0x1e>
		return 1;
  4069ae:	2301      	movs	r3, #1
  4069b0:	e09b      	b.n	406aea <get_fat+0x156>

	switch (fs->fs_type) {
  4069b2:	687b      	ldr	r3, [r7, #4]
  4069b4:	781b      	ldrb	r3, [r3, #0]
  4069b6:	2b02      	cmp	r3, #2
  4069b8:	d046      	beq.n	406a48 <get_fat+0xb4>
  4069ba:	2b03      	cmp	r3, #3
  4069bc:	d064      	beq.n	406a88 <get_fat+0xf4>
  4069be:	2b01      	cmp	r3, #1
  4069c0:	f040 8091 	bne.w	406ae6 <get_fat+0x152>
	case FS_FAT12 :
		bc = (UINT)clst; bc += bc / 2;
  4069c4:	683b      	ldr	r3, [r7, #0]
  4069c6:	617b      	str	r3, [r7, #20]
  4069c8:	697b      	ldr	r3, [r7, #20]
  4069ca:	085b      	lsrs	r3, r3, #1
  4069cc:	697a      	ldr	r2, [r7, #20]
  4069ce:	4413      	add	r3, r2
  4069d0:	617b      	str	r3, [r7, #20]
		if (move_window(fs, fs->fatbase + (bc / SS(fs)))) break;
  4069d2:	687b      	ldr	r3, [r7, #4]
  4069d4:	6a1a      	ldr	r2, [r3, #32]
  4069d6:	697b      	ldr	r3, [r7, #20]
  4069d8:	0a5b      	lsrs	r3, r3, #9
  4069da:	4413      	add	r3, r2
  4069dc:	4619      	mov	r1, r3
  4069de:	6878      	ldr	r0, [r7, #4]
  4069e0:	4b44      	ldr	r3, [pc, #272]	; (406af4 <get_fat+0x160>)
  4069e2:	4798      	blx	r3
  4069e4:	4603      	mov	r3, r0
  4069e6:	2b00      	cmp	r3, #0
  4069e8:	d176      	bne.n	406ad8 <get_fat+0x144>
		wc = fs->win[bc % SS(fs)]; bc++;
  4069ea:	697b      	ldr	r3, [r7, #20]
  4069ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
  4069f0:	687a      	ldr	r2, [r7, #4]
  4069f2:	4413      	add	r3, r2
  4069f4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
  4069f8:	613b      	str	r3, [r7, #16]
  4069fa:	697b      	ldr	r3, [r7, #20]
  4069fc:	3301      	adds	r3, #1
  4069fe:	617b      	str	r3, [r7, #20]
		if (move_window(fs, fs->fatbase + (bc / SS(fs)))) break;
  406a00:	687b      	ldr	r3, [r7, #4]
  406a02:	6a1a      	ldr	r2, [r3, #32]
  406a04:	697b      	ldr	r3, [r7, #20]
  406a06:	0a5b      	lsrs	r3, r3, #9
  406a08:	4413      	add	r3, r2
  406a0a:	4619      	mov	r1, r3
  406a0c:	6878      	ldr	r0, [r7, #4]
  406a0e:	4b39      	ldr	r3, [pc, #228]	; (406af4 <get_fat+0x160>)
  406a10:	4798      	blx	r3
  406a12:	4603      	mov	r3, r0
  406a14:	2b00      	cmp	r3, #0
  406a16:	d161      	bne.n	406adc <get_fat+0x148>
		wc |= fs->win[bc % SS(fs)] << 8;
  406a18:	697b      	ldr	r3, [r7, #20]
  406a1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
  406a1e:	687a      	ldr	r2, [r7, #4]
  406a20:	4413      	add	r3, r2
  406a22:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
  406a26:	021b      	lsls	r3, r3, #8
  406a28:	461a      	mov	r2, r3
  406a2a:	693b      	ldr	r3, [r7, #16]
  406a2c:	4313      	orrs	r3, r2
  406a2e:	613b      	str	r3, [r7, #16]
		return (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
  406a30:	683b      	ldr	r3, [r7, #0]
  406a32:	f003 0301 	and.w	r3, r3, #1
  406a36:	2b00      	cmp	r3, #0
  406a38:	d002      	beq.n	406a40 <get_fat+0xac>
  406a3a:	693b      	ldr	r3, [r7, #16]
  406a3c:	091b      	lsrs	r3, r3, #4
  406a3e:	e054      	b.n	406aea <get_fat+0x156>
  406a40:	693b      	ldr	r3, [r7, #16]
  406a42:	f3c3 030b 	ubfx	r3, r3, #0, #12
  406a46:	e050      	b.n	406aea <get_fat+0x156>

	case FS_FAT16 :
		if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)))) break;
  406a48:	687b      	ldr	r3, [r7, #4]
  406a4a:	6a1a      	ldr	r2, [r3, #32]
  406a4c:	683b      	ldr	r3, [r7, #0]
  406a4e:	0a1b      	lsrs	r3, r3, #8
  406a50:	4413      	add	r3, r2
  406a52:	4619      	mov	r1, r3
  406a54:	6878      	ldr	r0, [r7, #4]
  406a56:	4b27      	ldr	r3, [pc, #156]	; (406af4 <get_fat+0x160>)
  406a58:	4798      	blx	r3
  406a5a:	4603      	mov	r3, r0
  406a5c:	2b00      	cmp	r3, #0
  406a5e:	d13f      	bne.n	406ae0 <get_fat+0x14c>
		p = &fs->win[clst * 2 % SS(fs)];
  406a60:	683b      	ldr	r3, [r7, #0]
  406a62:	005b      	lsls	r3, r3, #1
  406a64:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
  406a68:	3330      	adds	r3, #48	; 0x30
  406a6a:	687a      	ldr	r2, [r7, #4]
  406a6c:	4413      	add	r3, r2
  406a6e:	60fb      	str	r3, [r7, #12]
		return LD_WORD(p);
  406a70:	68fb      	ldr	r3, [r7, #12]
  406a72:	3301      	adds	r3, #1
  406a74:	781b      	ldrb	r3, [r3, #0]
  406a76:	021b      	lsls	r3, r3, #8
  406a78:	b21a      	sxth	r2, r3
  406a7a:	68fb      	ldr	r3, [r7, #12]
  406a7c:	781b      	ldrb	r3, [r3, #0]
  406a7e:	b21b      	sxth	r3, r3
  406a80:	4313      	orrs	r3, r2
  406a82:	b21b      	sxth	r3, r3
  406a84:	b29b      	uxth	r3, r3
  406a86:	e030      	b.n	406aea <get_fat+0x156>

	case FS_FAT32 :
		if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)))) break;
  406a88:	687b      	ldr	r3, [r7, #4]
  406a8a:	6a1a      	ldr	r2, [r3, #32]
  406a8c:	683b      	ldr	r3, [r7, #0]
  406a8e:	09db      	lsrs	r3, r3, #7
  406a90:	4413      	add	r3, r2
  406a92:	4619      	mov	r1, r3
  406a94:	6878      	ldr	r0, [r7, #4]
  406a96:	4b17      	ldr	r3, [pc, #92]	; (406af4 <get_fat+0x160>)
  406a98:	4798      	blx	r3
  406a9a:	4603      	mov	r3, r0
  406a9c:	2b00      	cmp	r3, #0
  406a9e:	d121      	bne.n	406ae4 <get_fat+0x150>
		p = &fs->win[clst * 4 % SS(fs)];
  406aa0:	683b      	ldr	r3, [r7, #0]
  406aa2:	009b      	lsls	r3, r3, #2
  406aa4:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
  406aa8:	3330      	adds	r3, #48	; 0x30
  406aaa:	687a      	ldr	r2, [r7, #4]
  406aac:	4413      	add	r3, r2
  406aae:	60fb      	str	r3, [r7, #12]
		return LD_DWORD(p) & 0x0FFFFFFF;
  406ab0:	68fb      	ldr	r3, [r7, #12]
  406ab2:	3303      	adds	r3, #3
  406ab4:	781b      	ldrb	r3, [r3, #0]
  406ab6:	061a      	lsls	r2, r3, #24
  406ab8:	68fb      	ldr	r3, [r7, #12]
  406aba:	3302      	adds	r3, #2
  406abc:	781b      	ldrb	r3, [r3, #0]
  406abe:	041b      	lsls	r3, r3, #16
  406ac0:	4313      	orrs	r3, r2
  406ac2:	68fa      	ldr	r2, [r7, #12]
  406ac4:	3201      	adds	r2, #1
  406ac6:	7812      	ldrb	r2, [r2, #0]
  406ac8:	0212      	lsls	r2, r2, #8
  406aca:	4313      	orrs	r3, r2
  406acc:	68fa      	ldr	r2, [r7, #12]
  406ace:	7812      	ldrb	r2, [r2, #0]
  406ad0:	4313      	orrs	r3, r2
  406ad2:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
  406ad6:	e008      	b.n	406aea <get_fat+0x156>
		if (move_window(fs, fs->fatbase + (bc / SS(fs)))) break;
  406ad8:	bf00      	nop
  406ada:	e004      	b.n	406ae6 <get_fat+0x152>
		if (move_window(fs, fs->fatbase + (bc / SS(fs)))) break;
  406adc:	bf00      	nop
  406ade:	e002      	b.n	406ae6 <get_fat+0x152>
		if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)))) break;
  406ae0:	bf00      	nop
  406ae2:	e000      	b.n	406ae6 <get_fat+0x152>
		if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)))) break;
  406ae4:	bf00      	nop
	}

	return 0xFFFFFFFF;	/* An error occurred at the disk I/O layer */
  406ae6:	f04f 33ff 	mov.w	r3, #4294967295
}
  406aea:	4618      	mov	r0, r3
  406aec:	3718      	adds	r7, #24
  406aee:	46bd      	mov	sp, r7
  406af0:	bd80      	pop	{r7, pc}
  406af2:	bf00      	nop
  406af4:	00406745 	.word	0x00406745

00406af8 <put_fat>:
static FRESULT put_fat (
	FATFS *fs,	/* File system object */
	DWORD clst,	/* Cluster# to be changed in range of 2 to fs->n_fatent - 1 */
	DWORD val	/* New value to mark the cluster */
)
{
  406af8:	b580      	push	{r7, lr}
  406afa:	b088      	sub	sp, #32
  406afc:	af00      	add	r7, sp, #0
  406afe:	60f8      	str	r0, [r7, #12]
  406b00:	60b9      	str	r1, [r7, #8]
  406b02:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
  406b04:	68bb      	ldr	r3, [r7, #8]
  406b06:	2b01      	cmp	r3, #1
  406b08:	d904      	bls.n	406b14 <put_fat+0x1c>
  406b0a:	68fb      	ldr	r3, [r7, #12]
  406b0c:	699a      	ldr	r2, [r3, #24]
  406b0e:	68bb      	ldr	r3, [r7, #8]
  406b10:	429a      	cmp	r2, r3
  406b12:	d802      	bhi.n	406b1a <put_fat+0x22>
		res = FR_INT_ERR;
  406b14:	2302      	movs	r3, #2
  406b16:	77fb      	strb	r3, [r7, #31]
  406b18:	e0e9      	b.n	406cee <put_fat+0x1f6>

	} else {
		switch (fs->fs_type) {
  406b1a:	68fb      	ldr	r3, [r7, #12]
  406b1c:	781b      	ldrb	r3, [r3, #0]
  406b1e:	2b02      	cmp	r3, #2
  406b20:	d070      	beq.n	406c04 <put_fat+0x10c>
  406b22:	2b03      	cmp	r3, #3
  406b24:	f000 8091 	beq.w	406c4a <put_fat+0x152>
  406b28:	2b01      	cmp	r3, #1
  406b2a:	f040 80d3 	bne.w	406cd4 <put_fat+0x1dc>
		case FS_FAT12 :
			bc = clst; bc += bc / 2;
  406b2e:	68bb      	ldr	r3, [r7, #8]
  406b30:	61bb      	str	r3, [r7, #24]
  406b32:	69bb      	ldr	r3, [r7, #24]
  406b34:	085b      	lsrs	r3, r3, #1
  406b36:	69ba      	ldr	r2, [r7, #24]
  406b38:	4413      	add	r3, r2
  406b3a:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
  406b3c:	68fb      	ldr	r3, [r7, #12]
  406b3e:	6a1a      	ldr	r2, [r3, #32]
  406b40:	69bb      	ldr	r3, [r7, #24]
  406b42:	0a5b      	lsrs	r3, r3, #9
  406b44:	4413      	add	r3, r2
  406b46:	4619      	mov	r1, r3
  406b48:	68f8      	ldr	r0, [r7, #12]
  406b4a:	4b6b      	ldr	r3, [pc, #428]	; (406cf8 <put_fat+0x200>)
  406b4c:	4798      	blx	r3
  406b4e:	4603      	mov	r3, r0
  406b50:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
  406b52:	7ffb      	ldrb	r3, [r7, #31]
  406b54:	2b00      	cmp	r3, #0
  406b56:	f040 80c0 	bne.w	406cda <put_fat+0x1e2>
			p = &fs->win[bc % SS(fs)];
  406b5a:	69bb      	ldr	r3, [r7, #24]
  406b5c:	f3c3 0308 	ubfx	r3, r3, #0, #9
  406b60:	3330      	adds	r3, #48	; 0x30
  406b62:	68fa      	ldr	r2, [r7, #12]
  406b64:	4413      	add	r3, r2
  406b66:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
  406b68:	68bb      	ldr	r3, [r7, #8]
  406b6a:	f003 0301 	and.w	r3, r3, #1
  406b6e:	2b00      	cmp	r3, #0
  406b70:	d00d      	beq.n	406b8e <put_fat+0x96>
  406b72:	697b      	ldr	r3, [r7, #20]
  406b74:	781b      	ldrb	r3, [r3, #0]
  406b76:	b25b      	sxtb	r3, r3
  406b78:	f003 030f 	and.w	r3, r3, #15
  406b7c:	b25a      	sxtb	r2, r3
  406b7e:	687b      	ldr	r3, [r7, #4]
  406b80:	b2db      	uxtb	r3, r3
  406b82:	011b      	lsls	r3, r3, #4
  406b84:	b25b      	sxtb	r3, r3
  406b86:	4313      	orrs	r3, r2
  406b88:	b25b      	sxtb	r3, r3
  406b8a:	b2db      	uxtb	r3, r3
  406b8c:	e001      	b.n	406b92 <put_fat+0x9a>
  406b8e:	687b      	ldr	r3, [r7, #4]
  406b90:	b2db      	uxtb	r3, r3
  406b92:	697a      	ldr	r2, [r7, #20]
  406b94:	7013      	strb	r3, [r2, #0]
			bc++;
  406b96:	69bb      	ldr	r3, [r7, #24]
  406b98:	3301      	adds	r3, #1
  406b9a:	61bb      	str	r3, [r7, #24]
			fs->wflag = 1;
  406b9c:	68fb      	ldr	r3, [r7, #12]
  406b9e:	2201      	movs	r2, #1
  406ba0:	711a      	strb	r2, [r3, #4]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
  406ba2:	68fb      	ldr	r3, [r7, #12]
  406ba4:	6a1a      	ldr	r2, [r3, #32]
  406ba6:	69bb      	ldr	r3, [r7, #24]
  406ba8:	0a5b      	lsrs	r3, r3, #9
  406baa:	4413      	add	r3, r2
  406bac:	4619      	mov	r1, r3
  406bae:	68f8      	ldr	r0, [r7, #12]
  406bb0:	4b51      	ldr	r3, [pc, #324]	; (406cf8 <put_fat+0x200>)
  406bb2:	4798      	blx	r3
  406bb4:	4603      	mov	r3, r0
  406bb6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
  406bb8:	7ffb      	ldrb	r3, [r7, #31]
  406bba:	2b00      	cmp	r3, #0
  406bbc:	f040 808f 	bne.w	406cde <put_fat+0x1e6>
			p = &fs->win[bc % SS(fs)];
  406bc0:	69bb      	ldr	r3, [r7, #24]
  406bc2:	f3c3 0308 	ubfx	r3, r3, #0, #9
  406bc6:	3330      	adds	r3, #48	; 0x30
  406bc8:	68fa      	ldr	r2, [r7, #12]
  406bca:	4413      	add	r3, r2
  406bcc:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
  406bce:	68bb      	ldr	r3, [r7, #8]
  406bd0:	f003 0301 	and.w	r3, r3, #1
  406bd4:	2b00      	cmp	r3, #0
  406bd6:	d003      	beq.n	406be0 <put_fat+0xe8>
  406bd8:	687b      	ldr	r3, [r7, #4]
  406bda:	091b      	lsrs	r3, r3, #4
  406bdc:	b2db      	uxtb	r3, r3
  406bde:	e00e      	b.n	406bfe <put_fat+0x106>
  406be0:	697b      	ldr	r3, [r7, #20]
  406be2:	781b      	ldrb	r3, [r3, #0]
  406be4:	b25b      	sxtb	r3, r3
  406be6:	f023 030f 	bic.w	r3, r3, #15
  406bea:	b25a      	sxtb	r2, r3
  406bec:	687b      	ldr	r3, [r7, #4]
  406bee:	0a1b      	lsrs	r3, r3, #8
  406bf0:	b25b      	sxtb	r3, r3
  406bf2:	f003 030f 	and.w	r3, r3, #15
  406bf6:	b25b      	sxtb	r3, r3
  406bf8:	4313      	orrs	r3, r2
  406bfa:	b25b      	sxtb	r3, r3
  406bfc:	b2db      	uxtb	r3, r3
  406bfe:	697a      	ldr	r2, [r7, #20]
  406c00:	7013      	strb	r3, [r2, #0]
			break;
  406c02:	e071      	b.n	406ce8 <put_fat+0x1f0>

		case FS_FAT16 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
  406c04:	68fb      	ldr	r3, [r7, #12]
  406c06:	6a1a      	ldr	r2, [r3, #32]
  406c08:	68bb      	ldr	r3, [r7, #8]
  406c0a:	0a1b      	lsrs	r3, r3, #8
  406c0c:	4413      	add	r3, r2
  406c0e:	4619      	mov	r1, r3
  406c10:	68f8      	ldr	r0, [r7, #12]
  406c12:	4b39      	ldr	r3, [pc, #228]	; (406cf8 <put_fat+0x200>)
  406c14:	4798      	blx	r3
  406c16:	4603      	mov	r3, r0
  406c18:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
  406c1a:	7ffb      	ldrb	r3, [r7, #31]
  406c1c:	2b00      	cmp	r3, #0
  406c1e:	d160      	bne.n	406ce2 <put_fat+0x1ea>
			p = &fs->win[clst * 2 % SS(fs)];
  406c20:	68bb      	ldr	r3, [r7, #8]
  406c22:	005b      	lsls	r3, r3, #1
  406c24:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
  406c28:	3330      	adds	r3, #48	; 0x30
  406c2a:	68fa      	ldr	r2, [r7, #12]
  406c2c:	4413      	add	r3, r2
  406c2e:	617b      	str	r3, [r7, #20]
			ST_WORD(p, (WORD)val);
  406c30:	687b      	ldr	r3, [r7, #4]
  406c32:	b2da      	uxtb	r2, r3
  406c34:	697b      	ldr	r3, [r7, #20]
  406c36:	701a      	strb	r2, [r3, #0]
  406c38:	697b      	ldr	r3, [r7, #20]
  406c3a:	3301      	adds	r3, #1
  406c3c:	687a      	ldr	r2, [r7, #4]
  406c3e:	b292      	uxth	r2, r2
  406c40:	0a12      	lsrs	r2, r2, #8
  406c42:	b292      	uxth	r2, r2
  406c44:	b2d2      	uxtb	r2, r2
  406c46:	701a      	strb	r2, [r3, #0]
			break;
  406c48:	e04e      	b.n	406ce8 <put_fat+0x1f0>

		case FS_FAT32 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
  406c4a:	68fb      	ldr	r3, [r7, #12]
  406c4c:	6a1a      	ldr	r2, [r3, #32]
  406c4e:	68bb      	ldr	r3, [r7, #8]
  406c50:	09db      	lsrs	r3, r3, #7
  406c52:	4413      	add	r3, r2
  406c54:	4619      	mov	r1, r3
  406c56:	68f8      	ldr	r0, [r7, #12]
  406c58:	4b27      	ldr	r3, [pc, #156]	; (406cf8 <put_fat+0x200>)
  406c5a:	4798      	blx	r3
  406c5c:	4603      	mov	r3, r0
  406c5e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
  406c60:	7ffb      	ldrb	r3, [r7, #31]
  406c62:	2b00      	cmp	r3, #0
  406c64:	d13f      	bne.n	406ce6 <put_fat+0x1ee>
			p = &fs->win[clst * 4 % SS(fs)];
  406c66:	68bb      	ldr	r3, [r7, #8]
  406c68:	009b      	lsls	r3, r3, #2
  406c6a:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
  406c6e:	3330      	adds	r3, #48	; 0x30
  406c70:	68fa      	ldr	r2, [r7, #12]
  406c72:	4413      	add	r3, r2
  406c74:	617b      	str	r3, [r7, #20]
			val |= LD_DWORD(p) & 0xF0000000;
  406c76:	697b      	ldr	r3, [r7, #20]
  406c78:	3303      	adds	r3, #3
  406c7a:	781b      	ldrb	r3, [r3, #0]
  406c7c:	061a      	lsls	r2, r3, #24
  406c7e:	697b      	ldr	r3, [r7, #20]
  406c80:	3302      	adds	r3, #2
  406c82:	781b      	ldrb	r3, [r3, #0]
  406c84:	041b      	lsls	r3, r3, #16
  406c86:	4313      	orrs	r3, r2
  406c88:	697a      	ldr	r2, [r7, #20]
  406c8a:	3201      	adds	r2, #1
  406c8c:	7812      	ldrb	r2, [r2, #0]
  406c8e:	0212      	lsls	r2, r2, #8
  406c90:	4313      	orrs	r3, r2
  406c92:	697a      	ldr	r2, [r7, #20]
  406c94:	7812      	ldrb	r2, [r2, #0]
  406c96:	4313      	orrs	r3, r2
  406c98:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
  406c9c:	687a      	ldr	r2, [r7, #4]
  406c9e:	4313      	orrs	r3, r2
  406ca0:	607b      	str	r3, [r7, #4]
			ST_DWORD(p, val);
  406ca2:	687b      	ldr	r3, [r7, #4]
  406ca4:	b2da      	uxtb	r2, r3
  406ca6:	697b      	ldr	r3, [r7, #20]
  406ca8:	701a      	strb	r2, [r3, #0]
  406caa:	697b      	ldr	r3, [r7, #20]
  406cac:	3301      	adds	r3, #1
  406cae:	687a      	ldr	r2, [r7, #4]
  406cb0:	b292      	uxth	r2, r2
  406cb2:	0a12      	lsrs	r2, r2, #8
  406cb4:	b292      	uxth	r2, r2
  406cb6:	b2d2      	uxtb	r2, r2
  406cb8:	701a      	strb	r2, [r3, #0]
  406cba:	697b      	ldr	r3, [r7, #20]
  406cbc:	3302      	adds	r3, #2
  406cbe:	687a      	ldr	r2, [r7, #4]
  406cc0:	0c12      	lsrs	r2, r2, #16
  406cc2:	b2d2      	uxtb	r2, r2
  406cc4:	701a      	strb	r2, [r3, #0]
  406cc6:	697b      	ldr	r3, [r7, #20]
  406cc8:	3303      	adds	r3, #3
  406cca:	687a      	ldr	r2, [r7, #4]
  406ccc:	0e12      	lsrs	r2, r2, #24
  406cce:	b2d2      	uxtb	r2, r2
  406cd0:	701a      	strb	r2, [r3, #0]
			break;
  406cd2:	e009      	b.n	406ce8 <put_fat+0x1f0>

		default :
			res = FR_INT_ERR;
  406cd4:	2302      	movs	r3, #2
  406cd6:	77fb      	strb	r3, [r7, #31]
  406cd8:	e006      	b.n	406ce8 <put_fat+0x1f0>
			if (res != FR_OK) break;
  406cda:	bf00      	nop
  406cdc:	e004      	b.n	406ce8 <put_fat+0x1f0>
			if (res != FR_OK) break;
  406cde:	bf00      	nop
  406ce0:	e002      	b.n	406ce8 <put_fat+0x1f0>
			if (res != FR_OK) break;
  406ce2:	bf00      	nop
  406ce4:	e000      	b.n	406ce8 <put_fat+0x1f0>
			if (res != FR_OK) break;
  406ce6:	bf00      	nop
		}
		fs->wflag = 1;
  406ce8:	68fb      	ldr	r3, [r7, #12]
  406cea:	2201      	movs	r2, #1
  406cec:	711a      	strb	r2, [r3, #4]
	}

	return res;
  406cee:	7ffb      	ldrb	r3, [r7, #31]
}
  406cf0:	4618      	mov	r0, r3
  406cf2:	3720      	adds	r7, #32
  406cf4:	46bd      	mov	sp, r7
  406cf6:	bd80      	pop	{r7, pc}
  406cf8:	00406745 	.word	0x00406745

00406cfc <remove_chain>:
static
FRESULT remove_chain (
	FATFS *fs,			/* File system object */
	DWORD clst			/* Cluster# to remove a chain from */
)
{
  406cfc:	b580      	push	{r7, lr}
  406cfe:	b084      	sub	sp, #16
  406d00:	af00      	add	r7, sp, #0
  406d02:	6078      	str	r0, [r7, #4]
  406d04:	6039      	str	r1, [r7, #0]
	DWORD nxt;
#if _USE_ERASE
	DWORD scl = clst, ecl = clst, resion[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
  406d06:	683b      	ldr	r3, [r7, #0]
  406d08:	2b01      	cmp	r3, #1
  406d0a:	d904      	bls.n	406d16 <remove_chain+0x1a>
  406d0c:	687b      	ldr	r3, [r7, #4]
  406d0e:	699a      	ldr	r2, [r3, #24]
  406d10:	683b      	ldr	r3, [r7, #0]
  406d12:	429a      	cmp	r2, r3
  406d14:	d802      	bhi.n	406d1c <remove_chain+0x20>
		res = FR_INT_ERR;
  406d16:	2302      	movs	r3, #2
  406d18:	73fb      	strb	r3, [r7, #15]
  406d1a:	e039      	b.n	406d90 <remove_chain+0x94>

	} else {
		res = FR_OK;
  406d1c:	2300      	movs	r3, #0
  406d1e:	73fb      	strb	r3, [r7, #15]
		while (clst < fs->n_fatent) {			/* Not a last link? */
  406d20:	e02d      	b.n	406d7e <remove_chain+0x82>
			nxt = get_fat(fs, clst);			/* Get cluster status */
  406d22:	6839      	ldr	r1, [r7, #0]
  406d24:	6878      	ldr	r0, [r7, #4]
  406d26:	4b1d      	ldr	r3, [pc, #116]	; (406d9c <remove_chain+0xa0>)
  406d28:	4798      	blx	r3
  406d2a:	60b8      	str	r0, [r7, #8]
			if (nxt == 0) break;				/* Empty cluster? */
  406d2c:	68bb      	ldr	r3, [r7, #8]
  406d2e:	2b00      	cmp	r3, #0
  406d30:	d02b      	beq.n	406d8a <remove_chain+0x8e>
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
  406d32:	68bb      	ldr	r3, [r7, #8]
  406d34:	2b01      	cmp	r3, #1
  406d36:	d102      	bne.n	406d3e <remove_chain+0x42>
  406d38:	2302      	movs	r3, #2
  406d3a:	73fb      	strb	r3, [r7, #15]
  406d3c:	e028      	b.n	406d90 <remove_chain+0x94>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
  406d3e:	68bb      	ldr	r3, [r7, #8]
  406d40:	f1b3 3fff 	cmp.w	r3, #4294967295
  406d44:	d102      	bne.n	406d4c <remove_chain+0x50>
  406d46:	2301      	movs	r3, #1
  406d48:	73fb      	strb	r3, [r7, #15]
  406d4a:	e021      	b.n	406d90 <remove_chain+0x94>
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
  406d4c:	2200      	movs	r2, #0
  406d4e:	6839      	ldr	r1, [r7, #0]
  406d50:	6878      	ldr	r0, [r7, #4]
  406d52:	4b13      	ldr	r3, [pc, #76]	; (406da0 <remove_chain+0xa4>)
  406d54:	4798      	blx	r3
  406d56:	4603      	mov	r3, r0
  406d58:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
  406d5a:	7bfb      	ldrb	r3, [r7, #15]
  406d5c:	2b00      	cmp	r3, #0
  406d5e:	d116      	bne.n	406d8e <remove_chain+0x92>
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSInfo */
  406d60:	687b      	ldr	r3, [r7, #4]
  406d62:	691b      	ldr	r3, [r3, #16]
  406d64:	f1b3 3fff 	cmp.w	r3, #4294967295
  406d68:	d007      	beq.n	406d7a <remove_chain+0x7e>
				fs->free_clust++;
  406d6a:	687b      	ldr	r3, [r7, #4]
  406d6c:	691b      	ldr	r3, [r3, #16]
  406d6e:	1c5a      	adds	r2, r3, #1
  406d70:	687b      	ldr	r3, [r7, #4]
  406d72:	611a      	str	r2, [r3, #16]
				fs->fsi_flag = 1;
  406d74:	687b      	ldr	r3, [r7, #4]
  406d76:	2201      	movs	r2, #1
  406d78:	715a      	strb	r2, [r3, #5]
				resion[1] = clust2sect(fs, ecl) + fs->csize - 1;	/* End sector */
				disk_ioctl(fs->drv, CTRL_ERASE_SECTOR, resion);		/* Erase the block */
				scl = ecl = nxt;
			}
#endif
			clst = nxt;	/* Next cluster */
  406d7a:	68bb      	ldr	r3, [r7, #8]
  406d7c:	603b      	str	r3, [r7, #0]
		while (clst < fs->n_fatent) {			/* Not a last link? */
  406d7e:	687b      	ldr	r3, [r7, #4]
  406d80:	699a      	ldr	r2, [r3, #24]
  406d82:	683b      	ldr	r3, [r7, #0]
  406d84:	429a      	cmp	r2, r3
  406d86:	d8cc      	bhi.n	406d22 <remove_chain+0x26>
  406d88:	e002      	b.n	406d90 <remove_chain+0x94>
			if (nxt == 0) break;				/* Empty cluster? */
  406d8a:	bf00      	nop
  406d8c:	e000      	b.n	406d90 <remove_chain+0x94>
			if (res != FR_OK) break;
  406d8e:	bf00      	nop
		}
	}

	return res;
  406d90:	7bfb      	ldrb	r3, [r7, #15]
}
  406d92:	4618      	mov	r0, r3
  406d94:	3710      	adds	r7, #16
  406d96:	46bd      	mov	sp, r7
  406d98:	bd80      	pop	{r7, pc}
  406d9a:	bf00      	nop
  406d9c:	00406995 	.word	0x00406995
  406da0:	00406af9 	.word	0x00406af9

00406da4 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	FATFS *fs,			/* File system object */
	DWORD clst			/* Cluster# to stretch. 0 means create a new chain. */
)
{
  406da4:	b580      	push	{r7, lr}
  406da6:	b086      	sub	sp, #24
  406da8:	af00      	add	r7, sp, #0
  406daa:	6078      	str	r0, [r7, #4]
  406dac:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;


	if (clst == 0) {		/* Create a new chain */
  406dae:	683b      	ldr	r3, [r7, #0]
  406db0:	2b00      	cmp	r3, #0
  406db2:	d10d      	bne.n	406dd0 <create_chain+0x2c>
		scl = fs->last_clust;			/* Get suggested start point */
  406db4:	687b      	ldr	r3, [r7, #4]
  406db6:	68db      	ldr	r3, [r3, #12]
  406db8:	613b      	str	r3, [r7, #16]
		if (!scl || scl >= fs->n_fatent) scl = 1;
  406dba:	693b      	ldr	r3, [r7, #16]
  406dbc:	2b00      	cmp	r3, #0
  406dbe:	d004      	beq.n	406dca <create_chain+0x26>
  406dc0:	687b      	ldr	r3, [r7, #4]
  406dc2:	699a      	ldr	r2, [r3, #24]
  406dc4:	693b      	ldr	r3, [r7, #16]
  406dc6:	429a      	cmp	r2, r3
  406dc8:	d815      	bhi.n	406df6 <create_chain+0x52>
  406dca:	2301      	movs	r3, #1
  406dcc:	613b      	str	r3, [r7, #16]
  406dce:	e012      	b.n	406df6 <create_chain+0x52>
	}
	else {					/* Stretch the current chain */
		cs = get_fat(fs, clst);			/* Check the cluster status */
  406dd0:	6839      	ldr	r1, [r7, #0]
  406dd2:	6878      	ldr	r0, [r7, #4]
  406dd4:	4b38      	ldr	r3, [pc, #224]	; (406eb8 <create_chain+0x114>)
  406dd6:	4798      	blx	r3
  406dd8:	60b8      	str	r0, [r7, #8]
		if (cs < 2) return 1;			/* It is an invalid cluster */
  406dda:	68bb      	ldr	r3, [r7, #8]
  406ddc:	2b01      	cmp	r3, #1
  406dde:	d801      	bhi.n	406de4 <create_chain+0x40>
  406de0:	2301      	movs	r3, #1
  406de2:	e064      	b.n	406eae <create_chain+0x10a>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
  406de4:	687b      	ldr	r3, [r7, #4]
  406de6:	699a      	ldr	r2, [r3, #24]
  406de8:	68bb      	ldr	r3, [r7, #8]
  406dea:	429a      	cmp	r2, r3
  406dec:	d901      	bls.n	406df2 <create_chain+0x4e>
  406dee:	68bb      	ldr	r3, [r7, #8]
  406df0:	e05d      	b.n	406eae <create_chain+0x10a>
		scl = clst;
  406df2:	683b      	ldr	r3, [r7, #0]
  406df4:	613b      	str	r3, [r7, #16]
	}

	ncl = scl;				/* Start cluster */
  406df6:	693b      	ldr	r3, [r7, #16]
  406df8:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl++;							/* Next cluster */
  406dfa:	697b      	ldr	r3, [r7, #20]
  406dfc:	3301      	adds	r3, #1
  406dfe:	617b      	str	r3, [r7, #20]
		if (ncl >= fs->n_fatent) {		/* Wrap around */
  406e00:	687b      	ldr	r3, [r7, #4]
  406e02:	699a      	ldr	r2, [r3, #24]
  406e04:	697b      	ldr	r3, [r7, #20]
  406e06:	429a      	cmp	r2, r3
  406e08:	d807      	bhi.n	406e1a <create_chain+0x76>
			ncl = 2;
  406e0a:	2302      	movs	r3, #2
  406e0c:	617b      	str	r3, [r7, #20]
			if (ncl > scl) return 0;	/* No free cluster */
  406e0e:	697a      	ldr	r2, [r7, #20]
  406e10:	693b      	ldr	r3, [r7, #16]
  406e12:	429a      	cmp	r2, r3
  406e14:	d901      	bls.n	406e1a <create_chain+0x76>
  406e16:	2300      	movs	r3, #0
  406e18:	e049      	b.n	406eae <create_chain+0x10a>
		}
		cs = get_fat(fs, ncl);			/* Get the cluster status */
  406e1a:	6979      	ldr	r1, [r7, #20]
  406e1c:	6878      	ldr	r0, [r7, #4]
  406e1e:	4b26      	ldr	r3, [pc, #152]	; (406eb8 <create_chain+0x114>)
  406e20:	4798      	blx	r3
  406e22:	60b8      	str	r0, [r7, #8]
		if (cs == 0) break;				/* Found a free cluster */
  406e24:	68bb      	ldr	r3, [r7, #8]
  406e26:	2b00      	cmp	r3, #0
  406e28:	d00e      	beq.n	406e48 <create_chain+0xa4>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
  406e2a:	68bb      	ldr	r3, [r7, #8]
  406e2c:	f1b3 3fff 	cmp.w	r3, #4294967295
  406e30:	d002      	beq.n	406e38 <create_chain+0x94>
  406e32:	68bb      	ldr	r3, [r7, #8]
  406e34:	2b01      	cmp	r3, #1
  406e36:	d101      	bne.n	406e3c <create_chain+0x98>
			return cs;
  406e38:	68bb      	ldr	r3, [r7, #8]
  406e3a:	e038      	b.n	406eae <create_chain+0x10a>
		if (ncl == scl) return 0;		/* No free cluster */
  406e3c:	697a      	ldr	r2, [r7, #20]
  406e3e:	693b      	ldr	r3, [r7, #16]
  406e40:	429a      	cmp	r2, r3
  406e42:	d1da      	bne.n	406dfa <create_chain+0x56>
  406e44:	2300      	movs	r3, #0
  406e46:	e032      	b.n	406eae <create_chain+0x10a>
		if (cs == 0) break;				/* Found a free cluster */
  406e48:	bf00      	nop
	}

	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
  406e4a:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
  406e4e:	6979      	ldr	r1, [r7, #20]
  406e50:	6878      	ldr	r0, [r7, #4]
  406e52:	4b1a      	ldr	r3, [pc, #104]	; (406ebc <create_chain+0x118>)
  406e54:	4798      	blx	r3
  406e56:	4603      	mov	r3, r0
  406e58:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK && clst != 0) {
  406e5a:	7bfb      	ldrb	r3, [r7, #15]
  406e5c:	2b00      	cmp	r3, #0
  406e5e:	d109      	bne.n	406e74 <create_chain+0xd0>
  406e60:	683b      	ldr	r3, [r7, #0]
  406e62:	2b00      	cmp	r3, #0
  406e64:	d006      	beq.n	406e74 <create_chain+0xd0>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
  406e66:	697a      	ldr	r2, [r7, #20]
  406e68:	6839      	ldr	r1, [r7, #0]
  406e6a:	6878      	ldr	r0, [r7, #4]
  406e6c:	4b13      	ldr	r3, [pc, #76]	; (406ebc <create_chain+0x118>)
  406e6e:	4798      	blx	r3
  406e70:	4603      	mov	r3, r0
  406e72:	73fb      	strb	r3, [r7, #15]
	}
	if (res == FR_OK) {
  406e74:	7bfb      	ldrb	r3, [r7, #15]
  406e76:	2b00      	cmp	r3, #0
  406e78:	d110      	bne.n	406e9c <create_chain+0xf8>
		fs->last_clust = ncl;			/* Update FSINFO */
  406e7a:	687b      	ldr	r3, [r7, #4]
  406e7c:	697a      	ldr	r2, [r7, #20]
  406e7e:	60da      	str	r2, [r3, #12]
		if (fs->free_clust != 0xFFFFFFFF) {
  406e80:	687b      	ldr	r3, [r7, #4]
  406e82:	691b      	ldr	r3, [r3, #16]
  406e84:	f1b3 3fff 	cmp.w	r3, #4294967295
  406e88:	d010      	beq.n	406eac <create_chain+0x108>
			fs->free_clust--;
  406e8a:	687b      	ldr	r3, [r7, #4]
  406e8c:	691b      	ldr	r3, [r3, #16]
  406e8e:	1e5a      	subs	r2, r3, #1
  406e90:	687b      	ldr	r3, [r7, #4]
  406e92:	611a      	str	r2, [r3, #16]
			fs->fsi_flag = 1;
  406e94:	687b      	ldr	r3, [r7, #4]
  406e96:	2201      	movs	r2, #1
  406e98:	715a      	strb	r2, [r3, #5]
  406e9a:	e007      	b.n	406eac <create_chain+0x108>
		}
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
  406e9c:	7bfb      	ldrb	r3, [r7, #15]
  406e9e:	2b01      	cmp	r3, #1
  406ea0:	d102      	bne.n	406ea8 <create_chain+0x104>
  406ea2:	f04f 33ff 	mov.w	r3, #4294967295
  406ea6:	e000      	b.n	406eaa <create_chain+0x106>
  406ea8:	2301      	movs	r3, #1
  406eaa:	617b      	str	r3, [r7, #20]
	}

	return ncl;		/* Return new cluster number or error code */
  406eac:	697b      	ldr	r3, [r7, #20]
}
  406eae:	4618      	mov	r0, r3
  406eb0:	3718      	adds	r7, #24
  406eb2:	46bd      	mov	sp, r7
  406eb4:	bd80      	pop	{r7, pc}
  406eb6:	bf00      	nop
  406eb8:	00406995 	.word	0x00406995
  406ebc:	00406af9 	.word	0x00406af9

00406ec0 <dir_sdi>:
static
FRESULT dir_sdi (
	DIR *dj,		/* Pointer to directory object */
	WORD idx		/* Directory index number */
)
{
  406ec0:	b580      	push	{r7, lr}
  406ec2:	b084      	sub	sp, #16
  406ec4:	af00      	add	r7, sp, #0
  406ec6:	6078      	str	r0, [r7, #4]
  406ec8:	460b      	mov	r3, r1
  406eca:	807b      	strh	r3, [r7, #2]
	DWORD clst;
	WORD ic;


	dj->index = idx;
  406ecc:	687b      	ldr	r3, [r7, #4]
  406ece:	887a      	ldrh	r2, [r7, #2]
  406ed0:	80da      	strh	r2, [r3, #6]
	clst = dj->sclust;
  406ed2:	687b      	ldr	r3, [r7, #4]
  406ed4:	689b      	ldr	r3, [r3, #8]
  406ed6:	60fb      	str	r3, [r7, #12]
	if (clst == 1 || clst >= dj->fs->n_fatent)	/* Check start cluster range */
  406ed8:	68fb      	ldr	r3, [r7, #12]
  406eda:	2b01      	cmp	r3, #1
  406edc:	d005      	beq.n	406eea <dir_sdi+0x2a>
  406ede:	687b      	ldr	r3, [r7, #4]
  406ee0:	681b      	ldr	r3, [r3, #0]
  406ee2:	699a      	ldr	r2, [r3, #24]
  406ee4:	68fb      	ldr	r3, [r7, #12]
  406ee6:	429a      	cmp	r2, r3
  406ee8:	d801      	bhi.n	406eee <dir_sdi+0x2e>
		return FR_INT_ERR;
  406eea:	2302      	movs	r3, #2
  406eec:	e066      	b.n	406fbc <dir_sdi+0xfc>
	if (!clst && dj->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
  406eee:	68fb      	ldr	r3, [r7, #12]
  406ef0:	2b00      	cmp	r3, #0
  406ef2:	d108      	bne.n	406f06 <dir_sdi+0x46>
  406ef4:	687b      	ldr	r3, [r7, #4]
  406ef6:	681b      	ldr	r3, [r3, #0]
  406ef8:	781b      	ldrb	r3, [r3, #0]
  406efa:	2b03      	cmp	r3, #3
  406efc:	d103      	bne.n	406f06 <dir_sdi+0x46>
		clst = dj->fs->dirbase;
  406efe:	687b      	ldr	r3, [r7, #4]
  406f00:	681b      	ldr	r3, [r3, #0]
  406f02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  406f04:	60fb      	str	r3, [r7, #12]

	if (clst == 0) {	/* Static table (root-dir in FAT12/16) */
  406f06:	68fb      	ldr	r3, [r7, #12]
  406f08:	2b00      	cmp	r3, #0
  406f0a:	d114      	bne.n	406f36 <dir_sdi+0x76>
		dj->clust = clst;
  406f0c:	687b      	ldr	r3, [r7, #4]
  406f0e:	68fa      	ldr	r2, [r7, #12]
  406f10:	60da      	str	r2, [r3, #12]
		if (idx >= dj->fs->n_rootdir)		/* Index is out of range */
  406f12:	687b      	ldr	r3, [r7, #4]
  406f14:	681b      	ldr	r3, [r3, #0]
  406f16:	891b      	ldrh	r3, [r3, #8]
  406f18:	887a      	ldrh	r2, [r7, #2]
  406f1a:	429a      	cmp	r2, r3
  406f1c:	d301      	bcc.n	406f22 <dir_sdi+0x62>
			return FR_INT_ERR;
  406f1e:	2302      	movs	r3, #2
  406f20:	e04c      	b.n	406fbc <dir_sdi+0xfc>
		dj->sect = dj->fs->dirbase + idx / (SS(dj->fs) / SZ_DIR);	/* Sector# */
  406f22:	687b      	ldr	r3, [r7, #4]
  406f24:	681b      	ldr	r3, [r3, #0]
  406f26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  406f28:	887a      	ldrh	r2, [r7, #2]
  406f2a:	0912      	lsrs	r2, r2, #4
  406f2c:	b292      	uxth	r2, r2
  406f2e:	441a      	add	r2, r3
  406f30:	687b      	ldr	r3, [r7, #4]
  406f32:	611a      	str	r2, [r3, #16]
  406f34:	e036      	b.n	406fa4 <dir_sdi+0xe4>
	}
	else {				/* Dynamic table (sub-dirs or root-dir in FAT32) */
		ic = SS(dj->fs) / SZ_DIR * dj->fs->csize;	/* Entries per cluster */
  406f36:	687b      	ldr	r3, [r7, #4]
  406f38:	681b      	ldr	r3, [r3, #0]
  406f3a:	789b      	ldrb	r3, [r3, #2]
  406f3c:	b29b      	uxth	r3, r3
  406f3e:	011b      	lsls	r3, r3, #4
  406f40:	817b      	strh	r3, [r7, #10]
		while (idx >= ic) {	/* Follow cluster chain */
  406f42:	e01b      	b.n	406f7c <dir_sdi+0xbc>
			clst = get_fat(dj->fs, clst);				/* Get next cluster */
  406f44:	687b      	ldr	r3, [r7, #4]
  406f46:	681b      	ldr	r3, [r3, #0]
  406f48:	68f9      	ldr	r1, [r7, #12]
  406f4a:	4618      	mov	r0, r3
  406f4c:	4b1d      	ldr	r3, [pc, #116]	; (406fc4 <dir_sdi+0x104>)
  406f4e:	4798      	blx	r3
  406f50:	60f8      	str	r0, [r7, #12]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
  406f52:	68fb      	ldr	r3, [r7, #12]
  406f54:	f1b3 3fff 	cmp.w	r3, #4294967295
  406f58:	d101      	bne.n	406f5e <dir_sdi+0x9e>
  406f5a:	2301      	movs	r3, #1
  406f5c:	e02e      	b.n	406fbc <dir_sdi+0xfc>
			if (clst < 2 || clst >= dj->fs->n_fatent)	/* Reached to end of table or int error */
  406f5e:	68fb      	ldr	r3, [r7, #12]
  406f60:	2b01      	cmp	r3, #1
  406f62:	d905      	bls.n	406f70 <dir_sdi+0xb0>
  406f64:	687b      	ldr	r3, [r7, #4]
  406f66:	681b      	ldr	r3, [r3, #0]
  406f68:	699a      	ldr	r2, [r3, #24]
  406f6a:	68fb      	ldr	r3, [r7, #12]
  406f6c:	429a      	cmp	r2, r3
  406f6e:	d801      	bhi.n	406f74 <dir_sdi+0xb4>
				return FR_INT_ERR;
  406f70:	2302      	movs	r3, #2
  406f72:	e023      	b.n	406fbc <dir_sdi+0xfc>
			idx -= ic;
  406f74:	887a      	ldrh	r2, [r7, #2]
  406f76:	897b      	ldrh	r3, [r7, #10]
  406f78:	1ad3      	subs	r3, r2, r3
  406f7a:	807b      	strh	r3, [r7, #2]
		while (idx >= ic) {	/* Follow cluster chain */
  406f7c:	887a      	ldrh	r2, [r7, #2]
  406f7e:	897b      	ldrh	r3, [r7, #10]
  406f80:	429a      	cmp	r2, r3
  406f82:	d2df      	bcs.n	406f44 <dir_sdi+0x84>
		}
		dj->clust = clst;
  406f84:	687b      	ldr	r3, [r7, #4]
  406f86:	68fa      	ldr	r2, [r7, #12]
  406f88:	60da      	str	r2, [r3, #12]
		dj->sect = clust2sect(dj->fs, clst) + idx / (SS(dj->fs) / SZ_DIR);	/* Sector# */
  406f8a:	687b      	ldr	r3, [r7, #4]
  406f8c:	681b      	ldr	r3, [r3, #0]
  406f8e:	68f9      	ldr	r1, [r7, #12]
  406f90:	4618      	mov	r0, r3
  406f92:	4b0d      	ldr	r3, [pc, #52]	; (406fc8 <dir_sdi+0x108>)
  406f94:	4798      	blx	r3
  406f96:	4602      	mov	r2, r0
  406f98:	887b      	ldrh	r3, [r7, #2]
  406f9a:	091b      	lsrs	r3, r3, #4
  406f9c:	b29b      	uxth	r3, r3
  406f9e:	441a      	add	r2, r3
  406fa0:	687b      	ldr	r3, [r7, #4]
  406fa2:	611a      	str	r2, [r3, #16]
	}

	dj->dir = dj->fs->win + (idx % (SS(dj->fs) / SZ_DIR)) * SZ_DIR;	/* Ptr to the entry in the sector */
  406fa4:	687b      	ldr	r3, [r7, #4]
  406fa6:	681b      	ldr	r3, [r3, #0]
  406fa8:	f103 0230 	add.w	r2, r3, #48	; 0x30
  406fac:	887b      	ldrh	r3, [r7, #2]
  406fae:	f003 030f 	and.w	r3, r3, #15
  406fb2:	015b      	lsls	r3, r3, #5
  406fb4:	441a      	add	r2, r3
  406fb6:	687b      	ldr	r3, [r7, #4]
  406fb8:	615a      	str	r2, [r3, #20]

	return FR_OK;	/* Seek succeeded */
  406fba:	2300      	movs	r3, #0
}
  406fbc:	4618      	mov	r0, r3
  406fbe:	3710      	adds	r7, #16
  406fc0:	46bd      	mov	sp, r7
  406fc2:	bd80      	pop	{r7, pc}
  406fc4:	00406995 	.word	0x00406995
  406fc8:	00406955 	.word	0x00406955

00406fcc <dir_next>:
static
FRESULT dir_next (	/* FR_OK:Succeeded, FR_NO_FILE:End of table, FR_DENIED:EOT and could not stretch */
	DIR *dj,		/* Pointer to directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
  406fcc:	b590      	push	{r4, r7, lr}
  406fce:	b085      	sub	sp, #20
  406fd0:	af00      	add	r7, sp, #0
  406fd2:	6078      	str	r0, [r7, #4]
  406fd4:	6039      	str	r1, [r7, #0]
	DWORD clst;
	WORD i;


	stretch = stretch;		/* To suppress warning on read-only cfg. */
	i = dj->index + 1;
  406fd6:	687b      	ldr	r3, [r7, #4]
  406fd8:	88db      	ldrh	r3, [r3, #6]
  406fda:	3301      	adds	r3, #1
  406fdc:	813b      	strh	r3, [r7, #8]
	if (!i || !dj->sect)	/* Report EOT when index has reached 65535 */
  406fde:	893b      	ldrh	r3, [r7, #8]
  406fe0:	2b00      	cmp	r3, #0
  406fe2:	d003      	beq.n	406fec <dir_next+0x20>
  406fe4:	687b      	ldr	r3, [r7, #4]
  406fe6:	691b      	ldr	r3, [r3, #16]
  406fe8:	2b00      	cmp	r3, #0
  406fea:	d101      	bne.n	406ff0 <dir_next+0x24>
		return FR_NO_FILE;
  406fec:	2304      	movs	r3, #4
  406fee:	e0bd      	b.n	40716c <dir_next+0x1a0>

	if (!(i % (SS(dj->fs) / SZ_DIR))) {	/* Sector changed? */
  406ff0:	893b      	ldrh	r3, [r7, #8]
  406ff2:	f003 030f 	and.w	r3, r3, #15
  406ff6:	b29b      	uxth	r3, r3
  406ff8:	2b00      	cmp	r3, #0
  406ffa:	f040 80a8 	bne.w	40714e <dir_next+0x182>
		dj->sect++;					/* Next sector */
  406ffe:	687b      	ldr	r3, [r7, #4]
  407000:	691b      	ldr	r3, [r3, #16]
  407002:	1c5a      	adds	r2, r3, #1
  407004:	687b      	ldr	r3, [r7, #4]
  407006:	611a      	str	r2, [r3, #16]

		if (dj->clust == 0) {	/* Static table */
  407008:	687b      	ldr	r3, [r7, #4]
  40700a:	68db      	ldr	r3, [r3, #12]
  40700c:	2b00      	cmp	r3, #0
  40700e:	d108      	bne.n	407022 <dir_next+0x56>
			if (i >= dj->fs->n_rootdir)	/* Report EOT when end of table */
  407010:	687b      	ldr	r3, [r7, #4]
  407012:	681b      	ldr	r3, [r3, #0]
  407014:	891b      	ldrh	r3, [r3, #8]
  407016:	893a      	ldrh	r2, [r7, #8]
  407018:	429a      	cmp	r2, r3
  40701a:	f0c0 8098 	bcc.w	40714e <dir_next+0x182>
				return FR_NO_FILE;
  40701e:	2304      	movs	r3, #4
  407020:	e0a4      	b.n	40716c <dir_next+0x1a0>
		}
		else {					/* Dynamic table */
			if (((i / (SS(dj->fs) / SZ_DIR)) & (dj->fs->csize - 1)) == 0) {	/* Cluster changed? */
  407022:	893b      	ldrh	r3, [r7, #8]
  407024:	091b      	lsrs	r3, r3, #4
  407026:	b29b      	uxth	r3, r3
  407028:	461a      	mov	r2, r3
  40702a:	687b      	ldr	r3, [r7, #4]
  40702c:	681b      	ldr	r3, [r3, #0]
  40702e:	789b      	ldrb	r3, [r3, #2]
  407030:	3b01      	subs	r3, #1
  407032:	4013      	ands	r3, r2
  407034:	2b00      	cmp	r3, #0
  407036:	f040 808a 	bne.w	40714e <dir_next+0x182>
				clst = get_fat(dj->fs, dj->clust);				/* Get next cluster */
  40703a:	687b      	ldr	r3, [r7, #4]
  40703c:	681a      	ldr	r2, [r3, #0]
  40703e:	687b      	ldr	r3, [r7, #4]
  407040:	68db      	ldr	r3, [r3, #12]
  407042:	4619      	mov	r1, r3
  407044:	4610      	mov	r0, r2
  407046:	4b4b      	ldr	r3, [pc, #300]	; (407174 <dir_next+0x1a8>)
  407048:	4798      	blx	r3
  40704a:	60f8      	str	r0, [r7, #12]
				if (clst <= 1) return FR_INT_ERR;
  40704c:	68fb      	ldr	r3, [r7, #12]
  40704e:	2b01      	cmp	r3, #1
  407050:	d801      	bhi.n	407056 <dir_next+0x8a>
  407052:	2302      	movs	r3, #2
  407054:	e08a      	b.n	40716c <dir_next+0x1a0>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
  407056:	68fb      	ldr	r3, [r7, #12]
  407058:	f1b3 3fff 	cmp.w	r3, #4294967295
  40705c:	d101      	bne.n	407062 <dir_next+0x96>
  40705e:	2301      	movs	r3, #1
  407060:	e084      	b.n	40716c <dir_next+0x1a0>
				if (clst >= dj->fs->n_fatent) {					/* When it reached end of dynamic table */
  407062:	687b      	ldr	r3, [r7, #4]
  407064:	681b      	ldr	r3, [r3, #0]
  407066:	699a      	ldr	r2, [r3, #24]
  407068:	68fb      	ldr	r3, [r7, #12]
  40706a:	429a      	cmp	r2, r3
  40706c:	d863      	bhi.n	407136 <dir_next+0x16a>
#if !_FS_READONLY
					BYTE c;
					if (!stretch) return FR_NO_FILE;			/* When do not stretch, report EOT */
  40706e:	683b      	ldr	r3, [r7, #0]
  407070:	2b00      	cmp	r3, #0
  407072:	d101      	bne.n	407078 <dir_next+0xac>
  407074:	2304      	movs	r3, #4
  407076:	e079      	b.n	40716c <dir_next+0x1a0>
					clst = create_chain(dj->fs, dj->clust);		/* Stretch cluster chain */
  407078:	687b      	ldr	r3, [r7, #4]
  40707a:	681a      	ldr	r2, [r3, #0]
  40707c:	687b      	ldr	r3, [r7, #4]
  40707e:	68db      	ldr	r3, [r3, #12]
  407080:	4619      	mov	r1, r3
  407082:	4610      	mov	r0, r2
  407084:	4b3c      	ldr	r3, [pc, #240]	; (407178 <dir_next+0x1ac>)
  407086:	4798      	blx	r3
  407088:	60f8      	str	r0, [r7, #12]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
  40708a:	68fb      	ldr	r3, [r7, #12]
  40708c:	2b00      	cmp	r3, #0
  40708e:	d101      	bne.n	407094 <dir_next+0xc8>
  407090:	2307      	movs	r3, #7
  407092:	e06b      	b.n	40716c <dir_next+0x1a0>
					if (clst == 1) return FR_INT_ERR;
  407094:	68fb      	ldr	r3, [r7, #12]
  407096:	2b01      	cmp	r3, #1
  407098:	d101      	bne.n	40709e <dir_next+0xd2>
  40709a:	2302      	movs	r3, #2
  40709c:	e066      	b.n	40716c <dir_next+0x1a0>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
  40709e:	68fb      	ldr	r3, [r7, #12]
  4070a0:	f1b3 3fff 	cmp.w	r3, #4294967295
  4070a4:	d101      	bne.n	4070aa <dir_next+0xde>
  4070a6:	2301      	movs	r3, #1
  4070a8:	e060      	b.n	40716c <dir_next+0x1a0>
					/* Clean-up stretched table */
					if (move_window(dj->fs, 0)) return FR_DISK_ERR;	/* Flush active window */
  4070aa:	687b      	ldr	r3, [r7, #4]
  4070ac:	681b      	ldr	r3, [r3, #0]
  4070ae:	2100      	movs	r1, #0
  4070b0:	4618      	mov	r0, r3
  4070b2:	4b32      	ldr	r3, [pc, #200]	; (40717c <dir_next+0x1b0>)
  4070b4:	4798      	blx	r3
  4070b6:	4603      	mov	r3, r0
  4070b8:	2b00      	cmp	r3, #0
  4070ba:	d001      	beq.n	4070c0 <dir_next+0xf4>
  4070bc:	2301      	movs	r3, #1
  4070be:	e055      	b.n	40716c <dir_next+0x1a0>
					mem_set(dj->fs->win, 0, SS(dj->fs));			/* Clear window buffer */
  4070c0:	687b      	ldr	r3, [r7, #4]
  4070c2:	681b      	ldr	r3, [r3, #0]
  4070c4:	3330      	adds	r3, #48	; 0x30
  4070c6:	f44f 7200 	mov.w	r2, #512	; 0x200
  4070ca:	2100      	movs	r1, #0
  4070cc:	4618      	mov	r0, r3
  4070ce:	4b2c      	ldr	r3, [pc, #176]	; (407180 <dir_next+0x1b4>)
  4070d0:	4798      	blx	r3
					dj->fs->winsect = clust2sect(dj->fs, clst);	/* Cluster start sector */
  4070d2:	687b      	ldr	r3, [r7, #4]
  4070d4:	681c      	ldr	r4, [r3, #0]
  4070d6:	687b      	ldr	r3, [r7, #4]
  4070d8:	681b      	ldr	r3, [r3, #0]
  4070da:	68f9      	ldr	r1, [r7, #12]
  4070dc:	4618      	mov	r0, r3
  4070de:	4b29      	ldr	r3, [pc, #164]	; (407184 <dir_next+0x1b8>)
  4070e0:	4798      	blx	r3
  4070e2:	4603      	mov	r3, r0
  4070e4:	62e3      	str	r3, [r4, #44]	; 0x2c
					for (c = 0; c < dj->fs->csize; c++) {		/* Fill the new cluster with 0 */
  4070e6:	2300      	movs	r3, #0
  4070e8:	72fb      	strb	r3, [r7, #11]
  4070ea:	e016      	b.n	40711a <dir_next+0x14e>
						dj->fs->wflag = 1;
  4070ec:	687b      	ldr	r3, [r7, #4]
  4070ee:	681b      	ldr	r3, [r3, #0]
  4070f0:	2201      	movs	r2, #1
  4070f2:	711a      	strb	r2, [r3, #4]
						if (move_window(dj->fs, 0)) return FR_DISK_ERR;
  4070f4:	687b      	ldr	r3, [r7, #4]
  4070f6:	681b      	ldr	r3, [r3, #0]
  4070f8:	2100      	movs	r1, #0
  4070fa:	4618      	mov	r0, r3
  4070fc:	4b1f      	ldr	r3, [pc, #124]	; (40717c <dir_next+0x1b0>)
  4070fe:	4798      	blx	r3
  407100:	4603      	mov	r3, r0
  407102:	2b00      	cmp	r3, #0
  407104:	d001      	beq.n	40710a <dir_next+0x13e>
  407106:	2301      	movs	r3, #1
  407108:	e030      	b.n	40716c <dir_next+0x1a0>
						dj->fs->winsect++;
  40710a:	687b      	ldr	r3, [r7, #4]
  40710c:	681b      	ldr	r3, [r3, #0]
  40710e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  407110:	3201      	adds	r2, #1
  407112:	62da      	str	r2, [r3, #44]	; 0x2c
					for (c = 0; c < dj->fs->csize; c++) {		/* Fill the new cluster with 0 */
  407114:	7afb      	ldrb	r3, [r7, #11]
  407116:	3301      	adds	r3, #1
  407118:	72fb      	strb	r3, [r7, #11]
  40711a:	687b      	ldr	r3, [r7, #4]
  40711c:	681b      	ldr	r3, [r3, #0]
  40711e:	789b      	ldrb	r3, [r3, #2]
  407120:	7afa      	ldrb	r2, [r7, #11]
  407122:	429a      	cmp	r2, r3
  407124:	d3e2      	bcc.n	4070ec <dir_next+0x120>
					}
					dj->fs->winsect -= c;						/* Rewind window address */
  407126:	687b      	ldr	r3, [r7, #4]
  407128:	681b      	ldr	r3, [r3, #0]
  40712a:	687a      	ldr	r2, [r7, #4]
  40712c:	6812      	ldr	r2, [r2, #0]
  40712e:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
  407130:	7afa      	ldrb	r2, [r7, #11]
  407132:	1a8a      	subs	r2, r1, r2
  407134:	62da      	str	r2, [r3, #44]	; 0x2c
#else
					return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dj->clust = clst;				/* Initialize data for new cluster */
  407136:	687b      	ldr	r3, [r7, #4]
  407138:	68fa      	ldr	r2, [r7, #12]
  40713a:	60da      	str	r2, [r3, #12]
				dj->sect = clust2sect(dj->fs, clst);
  40713c:	687b      	ldr	r3, [r7, #4]
  40713e:	681b      	ldr	r3, [r3, #0]
  407140:	68f9      	ldr	r1, [r7, #12]
  407142:	4618      	mov	r0, r3
  407144:	4b0f      	ldr	r3, [pc, #60]	; (407184 <dir_next+0x1b8>)
  407146:	4798      	blx	r3
  407148:	4602      	mov	r2, r0
  40714a:	687b      	ldr	r3, [r7, #4]
  40714c:	611a      	str	r2, [r3, #16]
			}
		}
	}

	dj->index = i;
  40714e:	687b      	ldr	r3, [r7, #4]
  407150:	893a      	ldrh	r2, [r7, #8]
  407152:	80da      	strh	r2, [r3, #6]
	dj->dir = dj->fs->win + (i % (SS(dj->fs) / SZ_DIR)) * SZ_DIR;
  407154:	687b      	ldr	r3, [r7, #4]
  407156:	681b      	ldr	r3, [r3, #0]
  407158:	f103 0230 	add.w	r2, r3, #48	; 0x30
  40715c:	893b      	ldrh	r3, [r7, #8]
  40715e:	f003 030f 	and.w	r3, r3, #15
  407162:	015b      	lsls	r3, r3, #5
  407164:	441a      	add	r2, r3
  407166:	687b      	ldr	r3, [r7, #4]
  407168:	615a      	str	r2, [r3, #20]

	return FR_OK;
  40716a:	2300      	movs	r3, #0
}
  40716c:	4618      	mov	r0, r3
  40716e:	3714      	adds	r7, #20
  407170:	46bd      	mov	sp, r7
  407172:	bd90      	pop	{r4, r7, pc}
  407174:	00406995 	.word	0x00406995
  407178:	00406da5 	.word	0x00406da5
  40717c:	00406745 	.word	0x00406745
  407180:	0040668d 	.word	0x0040668d
  407184:	00406955 	.word	0x00406955

00407188 <cmp_lfn>:
static
int cmp_lfn (			/* 1:Matched, 0:Not matched */
	WCHAR *lfnbuf,		/* Pointer to the LFN to be compared */
	BYTE *dir			/* Pointer to the directory entry containing a part of LFN */
)
{
  407188:	b580      	push	{r7, lr}
  40718a:	b086      	sub	sp, #24
  40718c:	af00      	add	r7, sp, #0
  40718e:	6078      	str	r0, [r7, #4]
  407190:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	i = ((dir[LDIR_Ord] & ~LLE) - 1) * 13;	/* Get offset in the LFN buffer */
  407192:	683b      	ldr	r3, [r7, #0]
  407194:	781b      	ldrb	r3, [r3, #0]
  407196:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  40719a:	1e5a      	subs	r2, r3, #1
  40719c:	4613      	mov	r3, r2
  40719e:	005b      	lsls	r3, r3, #1
  4071a0:	4413      	add	r3, r2
  4071a2:	009b      	lsls	r3, r3, #2
  4071a4:	4413      	add	r3, r2
  4071a6:	617b      	str	r3, [r7, #20]
	s = 0; wc = 1;
  4071a8:	2300      	movs	r3, #0
  4071aa:	613b      	str	r3, [r7, #16]
  4071ac:	2301      	movs	r3, #1
  4071ae:	81fb      	strh	r3, [r7, #14]
	do {
		uc = LD_WORD(dir+LfnOfs[s]);	/* Pick an LFN character from the entry */
  4071b0:	4a2b      	ldr	r2, [pc, #172]	; (407260 <cmp_lfn+0xd8>)
  4071b2:	693b      	ldr	r3, [r7, #16]
  4071b4:	4413      	add	r3, r2
  4071b6:	781b      	ldrb	r3, [r3, #0]
  4071b8:	3301      	adds	r3, #1
  4071ba:	683a      	ldr	r2, [r7, #0]
  4071bc:	4413      	add	r3, r2
  4071be:	781b      	ldrb	r3, [r3, #0]
  4071c0:	021b      	lsls	r3, r3, #8
  4071c2:	b21a      	sxth	r2, r3
  4071c4:	4926      	ldr	r1, [pc, #152]	; (407260 <cmp_lfn+0xd8>)
  4071c6:	693b      	ldr	r3, [r7, #16]
  4071c8:	440b      	add	r3, r1
  4071ca:	781b      	ldrb	r3, [r3, #0]
  4071cc:	4619      	mov	r1, r3
  4071ce:	683b      	ldr	r3, [r7, #0]
  4071d0:	440b      	add	r3, r1
  4071d2:	781b      	ldrb	r3, [r3, #0]
  4071d4:	b21b      	sxth	r3, r3
  4071d6:	4313      	orrs	r3, r2
  4071d8:	b21b      	sxth	r3, r3
  4071da:	81bb      	strh	r3, [r7, #12]
		if (wc) {	/* Last char has not been processed */
  4071dc:	89fb      	ldrh	r3, [r7, #14]
  4071de:	2b00      	cmp	r3, #0
  4071e0:	d019      	beq.n	407216 <cmp_lfn+0x8e>
			wc = ff_wtoupper(uc);		/* Convert it to upper case */
  4071e2:	89bb      	ldrh	r3, [r7, #12]
  4071e4:	4618      	mov	r0, r3
  4071e6:	4b1f      	ldr	r3, [pc, #124]	; (407264 <cmp_lfn+0xdc>)
  4071e8:	4798      	blx	r3
  4071ea:	4603      	mov	r3, r0
  4071ec:	81fb      	strh	r3, [r7, #14]
			if (i >= _MAX_LFN || wc != ff_wtoupper(lfnbuf[i++]))	/* Compare it */
  4071ee:	697b      	ldr	r3, [r7, #20]
  4071f0:	2bfe      	cmp	r3, #254	; 0xfe
  4071f2:	d80e      	bhi.n	407212 <cmp_lfn+0x8a>
  4071f4:	697b      	ldr	r3, [r7, #20]
  4071f6:	1c5a      	adds	r2, r3, #1
  4071f8:	617a      	str	r2, [r7, #20]
  4071fa:	005b      	lsls	r3, r3, #1
  4071fc:	687a      	ldr	r2, [r7, #4]
  4071fe:	4413      	add	r3, r2
  407200:	881b      	ldrh	r3, [r3, #0]
  407202:	4618      	mov	r0, r3
  407204:	4b17      	ldr	r3, [pc, #92]	; (407264 <cmp_lfn+0xdc>)
  407206:	4798      	blx	r3
  407208:	4603      	mov	r3, r0
  40720a:	461a      	mov	r2, r3
  40720c:	89fb      	ldrh	r3, [r7, #14]
  40720e:	4293      	cmp	r3, r2
  407210:	d008      	beq.n	407224 <cmp_lfn+0x9c>
				return 0;				/* Not matched */
  407212:	2300      	movs	r3, #0
  407214:	e01f      	b.n	407256 <cmp_lfn+0xce>
		} else {
			if (uc != 0xFFFF) return 0;	/* Check filler */
  407216:	89bb      	ldrh	r3, [r7, #12]
  407218:	f64f 72ff 	movw	r2, #65535	; 0xffff
  40721c:	4293      	cmp	r3, r2
  40721e:	d001      	beq.n	407224 <cmp_lfn+0x9c>
  407220:	2300      	movs	r3, #0
  407222:	e018      	b.n	407256 <cmp_lfn+0xce>
		}
	} while (++s < 13);				/* Repeat until all chars in the entry are checked */
  407224:	693b      	ldr	r3, [r7, #16]
  407226:	3301      	adds	r3, #1
  407228:	613b      	str	r3, [r7, #16]
  40722a:	693b      	ldr	r3, [r7, #16]
  40722c:	2b0c      	cmp	r3, #12
  40722e:	d9bf      	bls.n	4071b0 <cmp_lfn+0x28>

	if ((dir[LDIR_Ord] & LLE) && wc && lfnbuf[i])	/* Last segment matched but different length */
  407230:	683b      	ldr	r3, [r7, #0]
  407232:	781b      	ldrb	r3, [r3, #0]
  407234:	f003 0340 	and.w	r3, r3, #64	; 0x40
  407238:	2b00      	cmp	r3, #0
  40723a:	d00b      	beq.n	407254 <cmp_lfn+0xcc>
  40723c:	89fb      	ldrh	r3, [r7, #14]
  40723e:	2b00      	cmp	r3, #0
  407240:	d008      	beq.n	407254 <cmp_lfn+0xcc>
  407242:	697b      	ldr	r3, [r7, #20]
  407244:	005b      	lsls	r3, r3, #1
  407246:	687a      	ldr	r2, [r7, #4]
  407248:	4413      	add	r3, r2
  40724a:	881b      	ldrh	r3, [r3, #0]
  40724c:	2b00      	cmp	r3, #0
  40724e:	d001      	beq.n	407254 <cmp_lfn+0xcc>
		return 0;
  407250:	2300      	movs	r3, #0
  407252:	e000      	b.n	407256 <cmp_lfn+0xce>

	return 1;						/* The part of LFN matched */
  407254:	2301      	movs	r3, #1
}
  407256:	4618      	mov	r0, r3
  407258:	3718      	adds	r7, #24
  40725a:	46bd      	mov	sp, r7
  40725c:	bd80      	pop	{r7, pc}
  40725e:	bf00      	nop
  407260:	0040f630 	.word	0x0040f630
  407264:	00409029 	.word	0x00409029

00407268 <fit_lfn>:
	const WCHAR *lfnbuf,	/* Pointer to the LFN buffer */
	BYTE *dir,				/* Pointer to the directory entry */
	BYTE ord,				/* LFN order (1-20) */
	BYTE sum				/* SFN sum */
)
{
  407268:	b480      	push	{r7}
  40726a:	b089      	sub	sp, #36	; 0x24
  40726c:	af00      	add	r7, sp, #0
  40726e:	60f8      	str	r0, [r7, #12]
  407270:	60b9      	str	r1, [r7, #8]
  407272:	4611      	mov	r1, r2
  407274:	461a      	mov	r2, r3
  407276:	460b      	mov	r3, r1
  407278:	71fb      	strb	r3, [r7, #7]
  40727a:	4613      	mov	r3, r2
  40727c:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set check sum */
  40727e:	68bb      	ldr	r3, [r7, #8]
  407280:	330d      	adds	r3, #13
  407282:	79ba      	ldrb	r2, [r7, #6]
  407284:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
  407286:	68bb      	ldr	r3, [r7, #8]
  407288:	330b      	adds	r3, #11
  40728a:	220f      	movs	r2, #15
  40728c:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
  40728e:	68bb      	ldr	r3, [r7, #8]
  407290:	330c      	adds	r3, #12
  407292:	2200      	movs	r2, #0
  407294:	701a      	strb	r2, [r3, #0]
	ST_WORD(dir+LDIR_FstClusLO, 0);
  407296:	68bb      	ldr	r3, [r7, #8]
  407298:	331a      	adds	r3, #26
  40729a:	2200      	movs	r2, #0
  40729c:	701a      	strb	r2, [r3, #0]
  40729e:	68bb      	ldr	r3, [r7, #8]
  4072a0:	331b      	adds	r3, #27
  4072a2:	2200      	movs	r2, #0
  4072a4:	701a      	strb	r2, [r3, #0]

	i = (ord - 1) * 13;				/* Get offset in the LFN buffer */
  4072a6:	79fb      	ldrb	r3, [r7, #7]
  4072a8:	1e5a      	subs	r2, r3, #1
  4072aa:	4613      	mov	r3, r2
  4072ac:	005b      	lsls	r3, r3, #1
  4072ae:	4413      	add	r3, r2
  4072b0:	009b      	lsls	r3, r3, #2
  4072b2:	4413      	add	r3, r2
  4072b4:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
  4072b6:	2300      	movs	r3, #0
  4072b8:	82fb      	strh	r3, [r7, #22]
  4072ba:	2300      	movs	r3, #0
  4072bc:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfnbuf[i++];	/* Get an effective char */
  4072be:	8afb      	ldrh	r3, [r7, #22]
  4072c0:	f64f 72ff 	movw	r2, #65535	; 0xffff
  4072c4:	4293      	cmp	r3, r2
  4072c6:	d007      	beq.n	4072d8 <fit_lfn+0x70>
  4072c8:	69fb      	ldr	r3, [r7, #28]
  4072ca:	1c5a      	adds	r2, r3, #1
  4072cc:	61fa      	str	r2, [r7, #28]
  4072ce:	005b      	lsls	r3, r3, #1
  4072d0:	68fa      	ldr	r2, [r7, #12]
  4072d2:	4413      	add	r3, r2
  4072d4:	881b      	ldrh	r3, [r3, #0]
  4072d6:	82fb      	strh	r3, [r7, #22]
		ST_WORD(dir+LfnOfs[s], wc);	/* Put it */
  4072d8:	4a1d      	ldr	r2, [pc, #116]	; (407350 <fit_lfn+0xe8>)
  4072da:	69bb      	ldr	r3, [r7, #24]
  4072dc:	4413      	add	r3, r2
  4072de:	781b      	ldrb	r3, [r3, #0]
  4072e0:	461a      	mov	r2, r3
  4072e2:	68bb      	ldr	r3, [r7, #8]
  4072e4:	4413      	add	r3, r2
  4072e6:	8afa      	ldrh	r2, [r7, #22]
  4072e8:	b2d2      	uxtb	r2, r2
  4072ea:	701a      	strb	r2, [r3, #0]
  4072ec:	4a18      	ldr	r2, [pc, #96]	; (407350 <fit_lfn+0xe8>)
  4072ee:	69bb      	ldr	r3, [r7, #24]
  4072f0:	4413      	add	r3, r2
  4072f2:	781b      	ldrb	r3, [r3, #0]
  4072f4:	3301      	adds	r3, #1
  4072f6:	68ba      	ldr	r2, [r7, #8]
  4072f8:	4413      	add	r3, r2
  4072fa:	8afa      	ldrh	r2, [r7, #22]
  4072fc:	0a12      	lsrs	r2, r2, #8
  4072fe:	b292      	uxth	r2, r2
  407300:	b2d2      	uxtb	r2, r2
  407302:	701a      	strb	r2, [r3, #0]
		if (!wc) wc = 0xFFFF;		/* Padding chars following last char */
  407304:	8afb      	ldrh	r3, [r7, #22]
  407306:	2b00      	cmp	r3, #0
  407308:	d102      	bne.n	407310 <fit_lfn+0xa8>
  40730a:	f64f 73ff 	movw	r3, #65535	; 0xffff
  40730e:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
  407310:	69bb      	ldr	r3, [r7, #24]
  407312:	3301      	adds	r3, #1
  407314:	61bb      	str	r3, [r7, #24]
  407316:	69bb      	ldr	r3, [r7, #24]
  407318:	2b0c      	cmp	r3, #12
  40731a:	d9d0      	bls.n	4072be <fit_lfn+0x56>
	if (wc == 0xFFFF || !lfnbuf[i]) ord |= LLE;	/* Bottom LFN part is the start of LFN sequence */
  40731c:	8afb      	ldrh	r3, [r7, #22]
  40731e:	f64f 72ff 	movw	r2, #65535	; 0xffff
  407322:	4293      	cmp	r3, r2
  407324:	d006      	beq.n	407334 <fit_lfn+0xcc>
  407326:	69fb      	ldr	r3, [r7, #28]
  407328:	005b      	lsls	r3, r3, #1
  40732a:	68fa      	ldr	r2, [r7, #12]
  40732c:	4413      	add	r3, r2
  40732e:	881b      	ldrh	r3, [r3, #0]
  407330:	2b00      	cmp	r3, #0
  407332:	d103      	bne.n	40733c <fit_lfn+0xd4>
  407334:	79fb      	ldrb	r3, [r7, #7]
  407336:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40733a:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
  40733c:	68bb      	ldr	r3, [r7, #8]
  40733e:	79fa      	ldrb	r2, [r7, #7]
  407340:	701a      	strb	r2, [r3, #0]
}
  407342:	bf00      	nop
  407344:	3724      	adds	r7, #36	; 0x24
  407346:	46bd      	mov	sp, r7
  407348:	f85d 7b04 	ldr.w	r7, [sp], #4
  40734c:	4770      	bx	lr
  40734e:	bf00      	nop
  407350:	0040f630 	.word	0x0040f630

00407354 <gen_numname>:
	BYTE *dst,			/* Pointer to generated SFN */
	const BYTE *src,	/* Pointer to source SFN to be modified */
	const WCHAR *lfn,	/* Pointer to LFN */
	WORD seq			/* Sequence number */
)
{
  407354:	b580      	push	{r7, lr}
  407356:	b08a      	sub	sp, #40	; 0x28
  407358:	af00      	add	r7, sp, #0
  40735a:	60f8      	str	r0, [r7, #12]
  40735c:	60b9      	str	r1, [r7, #8]
  40735e:	607a      	str	r2, [r7, #4]
  407360:	807b      	strh	r3, [r7, #2]
	BYTE ns[8], c;
	UINT i, j;


	mem_cpy(dst, src, 11);
  407362:	220b      	movs	r2, #11
  407364:	68b9      	ldr	r1, [r7, #8]
  407366:	68f8      	ldr	r0, [r7, #12]
  407368:	4b33      	ldr	r3, [pc, #204]	; (407438 <gen_numname+0xe4>)
  40736a:	4798      	blx	r3

	if (seq > 5) {	/* On many collisions, generate a hash number instead of sequential number */
  40736c:	887b      	ldrh	r3, [r7, #2]
  40736e:	2b05      	cmp	r3, #5
  407370:	d90f      	bls.n	407392 <gen_numname+0x3e>
		do seq = (seq >> 1) + (seq << 15) + (WORD)*lfn++; while (*lfn);
  407372:	887b      	ldrh	r3, [r7, #2]
  407374:	b29a      	uxth	r2, r3
  407376:	0852      	lsrs	r2, r2, #1
  407378:	03db      	lsls	r3, r3, #15
  40737a:	4313      	orrs	r3, r2
  40737c:	b29a      	uxth	r2, r3
  40737e:	687b      	ldr	r3, [r7, #4]
  407380:	1c99      	adds	r1, r3, #2
  407382:	6079      	str	r1, [r7, #4]
  407384:	881b      	ldrh	r3, [r3, #0]
  407386:	4413      	add	r3, r2
  407388:	807b      	strh	r3, [r7, #2]
  40738a:	687b      	ldr	r3, [r7, #4]
  40738c:	881b      	ldrh	r3, [r3, #0]
  40738e:	2b00      	cmp	r3, #0
  407390:	d1ef      	bne.n	407372 <gen_numname+0x1e>
	}

	/* itoa (hexdecimal) */
	i = 7;
  407392:	2307      	movs	r3, #7
  407394:	623b      	str	r3, [r7, #32]
	do {
		c = (seq % 16) + '0';
  407396:	887b      	ldrh	r3, [r7, #2]
  407398:	b2db      	uxtb	r3, r3
  40739a:	f003 030f 	and.w	r3, r3, #15
  40739e:	b2db      	uxtb	r3, r3
  4073a0:	3330      	adds	r3, #48	; 0x30
  4073a2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (c > '9') c += 7;
  4073a6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
  4073aa:	2b39      	cmp	r3, #57	; 0x39
  4073ac:	d904      	bls.n	4073b8 <gen_numname+0x64>
  4073ae:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
  4073b2:	3307      	adds	r3, #7
  4073b4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		ns[i--] = c;
  4073b8:	6a3b      	ldr	r3, [r7, #32]
  4073ba:	1e5a      	subs	r2, r3, #1
  4073bc:	623a      	str	r2, [r7, #32]
  4073be:	f107 0228 	add.w	r2, r7, #40	; 0x28
  4073c2:	4413      	add	r3, r2
  4073c4:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
  4073c8:	f803 2c14 	strb.w	r2, [r3, #-20]
		seq /= 16;
  4073cc:	887b      	ldrh	r3, [r7, #2]
  4073ce:	091b      	lsrs	r3, r3, #4
  4073d0:	807b      	strh	r3, [r7, #2]
	} while (seq);
  4073d2:	887b      	ldrh	r3, [r7, #2]
  4073d4:	2b00      	cmp	r3, #0
  4073d6:	d1de      	bne.n	407396 <gen_numname+0x42>
	ns[i] = '~';
  4073d8:	f107 0214 	add.w	r2, r7, #20
  4073dc:	6a3b      	ldr	r3, [r7, #32]
  4073de:	4413      	add	r3, r2
  4073e0:	227e      	movs	r2, #126	; 0x7e
  4073e2:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
  4073e4:	2300      	movs	r3, #0
  4073e6:	61fb      	str	r3, [r7, #28]
  4073e8:	e002      	b.n	4073f0 <gen_numname+0x9c>
  4073ea:	69fb      	ldr	r3, [r7, #28]
  4073ec:	3301      	adds	r3, #1
  4073ee:	61fb      	str	r3, [r7, #28]
  4073f0:	69fa      	ldr	r2, [r7, #28]
  4073f2:	6a3b      	ldr	r3, [r7, #32]
  4073f4:	429a      	cmp	r2, r3
  4073f6:	d205      	bcs.n	407404 <gen_numname+0xb0>
  4073f8:	68fa      	ldr	r2, [r7, #12]
  4073fa:	69fb      	ldr	r3, [r7, #28]
  4073fc:	4413      	add	r3, r2
  4073fe:	781b      	ldrb	r3, [r3, #0]
  407400:	2b20      	cmp	r3, #32
  407402:	d1f2      	bne.n	4073ea <gen_numname+0x96>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
  407404:	69fb      	ldr	r3, [r7, #28]
  407406:	1c5a      	adds	r2, r3, #1
  407408:	61fa      	str	r2, [r7, #28]
  40740a:	68fa      	ldr	r2, [r7, #12]
  40740c:	441a      	add	r2, r3
  40740e:	6a3b      	ldr	r3, [r7, #32]
  407410:	2b07      	cmp	r3, #7
  407412:	d808      	bhi.n	407426 <gen_numname+0xd2>
  407414:	6a3b      	ldr	r3, [r7, #32]
  407416:	1c59      	adds	r1, r3, #1
  407418:	6239      	str	r1, [r7, #32]
  40741a:	f107 0128 	add.w	r1, r7, #40	; 0x28
  40741e:	440b      	add	r3, r1
  407420:	f813 3c14 	ldrb.w	r3, [r3, #-20]
  407424:	e000      	b.n	407428 <gen_numname+0xd4>
  407426:	2320      	movs	r3, #32
  407428:	7013      	strb	r3, [r2, #0]
	} while (j < 8);
  40742a:	69fb      	ldr	r3, [r7, #28]
  40742c:	2b07      	cmp	r3, #7
  40742e:	d9e9      	bls.n	407404 <gen_numname+0xb0>
}
  407430:	bf00      	nop
  407432:	3728      	adds	r7, #40	; 0x28
  407434:	46bd      	mov	sp, r7
  407436:	bd80      	pop	{r7, pc}
  407438:	00406651 	.word	0x00406651

0040743c <sum_sfn>:
#if _USE_LFN
static
BYTE sum_sfn (
	const BYTE *dir		/* Ptr to directory entry */
)
{
  40743c:	b480      	push	{r7}
  40743e:	b085      	sub	sp, #20
  407440:	af00      	add	r7, sp, #0
  407442:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
  407444:	2300      	movs	r3, #0
  407446:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
  407448:	230b      	movs	r3, #11
  40744a:	60bb      	str	r3, [r7, #8]

	do sum = (sum >> 1) + (sum << 7) + *dir++; while (--n);
  40744c:	7bfb      	ldrb	r3, [r7, #15]
  40744e:	b2da      	uxtb	r2, r3
  407450:	0852      	lsrs	r2, r2, #1
  407452:	01db      	lsls	r3, r3, #7
  407454:	4313      	orrs	r3, r2
  407456:	b2da      	uxtb	r2, r3
  407458:	687b      	ldr	r3, [r7, #4]
  40745a:	1c59      	adds	r1, r3, #1
  40745c:	6079      	str	r1, [r7, #4]
  40745e:	781b      	ldrb	r3, [r3, #0]
  407460:	4413      	add	r3, r2
  407462:	73fb      	strb	r3, [r7, #15]
  407464:	68bb      	ldr	r3, [r7, #8]
  407466:	3b01      	subs	r3, #1
  407468:	60bb      	str	r3, [r7, #8]
  40746a:	68bb      	ldr	r3, [r7, #8]
  40746c:	2b00      	cmp	r3, #0
  40746e:	d1ed      	bne.n	40744c <sum_sfn+0x10>
	return sum;
  407470:	7bfb      	ldrb	r3, [r7, #15]
}
  407472:	4618      	mov	r0, r3
  407474:	3714      	adds	r7, #20
  407476:	46bd      	mov	sp, r7
  407478:	f85d 7b04 	ldr.w	r7, [sp], #4
  40747c:	4770      	bx	lr
	...

00407480 <dir_find>:

static
FRESULT dir_find (
	DIR *dj			/* Pointer to the directory object linked to the file name */
)
{
  407480:	b580      	push	{r7, lr}
  407482:	b086      	sub	sp, #24
  407484:	af00      	add	r7, sp, #0
  407486:	6078      	str	r0, [r7, #4]
	BYTE c, *dir;
#if _USE_LFN
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dj, 0);			/* Rewind directory object */
  407488:	2100      	movs	r1, #0
  40748a:	6878      	ldr	r0, [r7, #4]
  40748c:	4b52      	ldr	r3, [pc, #328]	; (4075d8 <dir_find+0x158>)
  40748e:	4798      	blx	r3
  407490:	4603      	mov	r3, r0
  407492:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
  407494:	7dfb      	ldrb	r3, [r7, #23]
  407496:	2b00      	cmp	r3, #0
  407498:	d001      	beq.n	40749e <dir_find+0x1e>
  40749a:	7dfb      	ldrb	r3, [r7, #23]
  40749c:	e098      	b.n	4075d0 <dir_find+0x150>

#if _USE_LFN
	ord = sum = 0xFF;
  40749e:	23ff      	movs	r3, #255	; 0xff
  4074a0:	753b      	strb	r3, [r7, #20]
  4074a2:	7d3b      	ldrb	r3, [r7, #20]
  4074a4:	757b      	strb	r3, [r7, #21]
#endif
	do {
		res = move_window(dj->fs, dj->sect);
  4074a6:	687b      	ldr	r3, [r7, #4]
  4074a8:	681a      	ldr	r2, [r3, #0]
  4074aa:	687b      	ldr	r3, [r7, #4]
  4074ac:	691b      	ldr	r3, [r3, #16]
  4074ae:	4619      	mov	r1, r3
  4074b0:	4610      	mov	r0, r2
  4074b2:	4b4a      	ldr	r3, [pc, #296]	; (4075dc <dir_find+0x15c>)
  4074b4:	4798      	blx	r3
  4074b6:	4603      	mov	r3, r0
  4074b8:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
  4074ba:	7dfb      	ldrb	r3, [r7, #23]
  4074bc:	2b00      	cmp	r3, #0
  4074be:	f040 8081 	bne.w	4075c4 <dir_find+0x144>
		dir = dj->dir;					/* Ptr to the directory entry of current index */
  4074c2:	687b      	ldr	r3, [r7, #4]
  4074c4:	695b      	ldr	r3, [r3, #20]
  4074c6:	613b      	str	r3, [r7, #16]
		c = dir[DIR_Name];
  4074c8:	693b      	ldr	r3, [r7, #16]
  4074ca:	781b      	ldrb	r3, [r3, #0]
  4074cc:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
  4074ce:	7dbb      	ldrb	r3, [r7, #22]
  4074d0:	2b00      	cmp	r3, #0
  4074d2:	d102      	bne.n	4074da <dir_find+0x5a>
  4074d4:	2304      	movs	r3, #4
  4074d6:	75fb      	strb	r3, [r7, #23]
  4074d8:	e079      	b.n	4075ce <dir_find+0x14e>
#if _USE_LFN	/* LFN configuration */
		a = dir[DIR_Attr] & AM_MASK;
  4074da:	693b      	ldr	r3, [r7, #16]
  4074dc:	330b      	adds	r3, #11
  4074de:	781b      	ldrb	r3, [r3, #0]
  4074e0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
  4074e4:	73fb      	strb	r3, [r7, #15]
		if (c == DDE || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
  4074e6:	7dbb      	ldrb	r3, [r7, #22]
  4074e8:	2be5      	cmp	r3, #229	; 0xe5
  4074ea:	d007      	beq.n	4074fc <dir_find+0x7c>
  4074ec:	7bfb      	ldrb	r3, [r7, #15]
  4074ee:	f003 0308 	and.w	r3, r3, #8
  4074f2:	2b00      	cmp	r3, #0
  4074f4:	d005      	beq.n	407502 <dir_find+0x82>
  4074f6:	7bfb      	ldrb	r3, [r7, #15]
  4074f8:	2b0f      	cmp	r3, #15
  4074fa:	d002      	beq.n	407502 <dir_find+0x82>
			ord = 0xFF;
  4074fc:	23ff      	movs	r3, #255	; 0xff
  4074fe:	757b      	strb	r3, [r7, #21]
  407500:	e055      	b.n	4075ae <dir_find+0x12e>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
  407502:	7bfb      	ldrb	r3, [r7, #15]
  407504:	2b0f      	cmp	r3, #15
  407506:	d12f      	bne.n	407568 <dir_find+0xe8>
				if (dj->lfn) {
  407508:	687b      	ldr	r3, [r7, #4]
  40750a:	69db      	ldr	r3, [r3, #28]
  40750c:	2b00      	cmp	r3, #0
  40750e:	d04e      	beq.n	4075ae <dir_find+0x12e>
					if (c & LLE) {		/* Is it start of LFN sequence? */
  407510:	7dbb      	ldrb	r3, [r7, #22]
  407512:	f003 0340 	and.w	r3, r3, #64	; 0x40
  407516:	2b00      	cmp	r3, #0
  407518:	d00c      	beq.n	407534 <dir_find+0xb4>
						sum = dir[LDIR_Chksum];
  40751a:	693b      	ldr	r3, [r7, #16]
  40751c:	7b5b      	ldrb	r3, [r3, #13]
  40751e:	753b      	strb	r3, [r7, #20]
						c &= ~LLE; ord = c;	/* LFN start order */
  407520:	7dbb      	ldrb	r3, [r7, #22]
  407522:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  407526:	75bb      	strb	r3, [r7, #22]
  407528:	7dbb      	ldrb	r3, [r7, #22]
  40752a:	757b      	strb	r3, [r7, #21]
						dj->lfn_idx = dj->index;
  40752c:	687b      	ldr	r3, [r7, #4]
  40752e:	88da      	ldrh	r2, [r3, #6]
  407530:	687b      	ldr	r3, [r7, #4]
  407532:	841a      	strh	r2, [r3, #32]
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dj->lfn, dir)) ? ord - 1 : 0xFF;
  407534:	7dba      	ldrb	r2, [r7, #22]
  407536:	7d7b      	ldrb	r3, [r7, #21]
  407538:	429a      	cmp	r2, r3
  40753a:	d112      	bne.n	407562 <dir_find+0xe2>
  40753c:	693b      	ldr	r3, [r7, #16]
  40753e:	330d      	adds	r3, #13
  407540:	781b      	ldrb	r3, [r3, #0]
  407542:	7d3a      	ldrb	r2, [r7, #20]
  407544:	429a      	cmp	r2, r3
  407546:	d10c      	bne.n	407562 <dir_find+0xe2>
  407548:	687b      	ldr	r3, [r7, #4]
  40754a:	69db      	ldr	r3, [r3, #28]
  40754c:	6939      	ldr	r1, [r7, #16]
  40754e:	4618      	mov	r0, r3
  407550:	4b23      	ldr	r3, [pc, #140]	; (4075e0 <dir_find+0x160>)
  407552:	4798      	blx	r3
  407554:	4603      	mov	r3, r0
  407556:	2b00      	cmp	r3, #0
  407558:	d003      	beq.n	407562 <dir_find+0xe2>
  40755a:	7d7b      	ldrb	r3, [r7, #21]
  40755c:	3b01      	subs	r3, #1
  40755e:	b2db      	uxtb	r3, r3
  407560:	e000      	b.n	407564 <dir_find+0xe4>
  407562:	23ff      	movs	r3, #255	; 0xff
  407564:	757b      	strb	r3, [r7, #21]
  407566:	e022      	b.n	4075ae <dir_find+0x12e>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dir)) break;	/* LFN matched? */
  407568:	7d7b      	ldrb	r3, [r7, #21]
  40756a:	2b00      	cmp	r3, #0
  40756c:	d107      	bne.n	40757e <dir_find+0xfe>
  40756e:	6938      	ldr	r0, [r7, #16]
  407570:	4b1c      	ldr	r3, [pc, #112]	; (4075e4 <dir_find+0x164>)
  407572:	4798      	blx	r3
  407574:	4603      	mov	r3, r0
  407576:	461a      	mov	r2, r3
  407578:	7d3b      	ldrb	r3, [r7, #20]
  40757a:	4293      	cmp	r3, r2
  40757c:	d024      	beq.n	4075c8 <dir_find+0x148>
				ord = 0xFF; dj->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
  40757e:	23ff      	movs	r3, #255	; 0xff
  407580:	757b      	strb	r3, [r7, #21]
  407582:	687b      	ldr	r3, [r7, #4]
  407584:	f64f 72ff 	movw	r2, #65535	; 0xffff
  407588:	841a      	strh	r2, [r3, #32]
				if (!(dj->fn[NS] & NS_LOSS) && !mem_cmp(dir, dj->fn, 11)) break;	/* SFN matched? */
  40758a:	687b      	ldr	r3, [r7, #4]
  40758c:	699b      	ldr	r3, [r3, #24]
  40758e:	330b      	adds	r3, #11
  407590:	781b      	ldrb	r3, [r3, #0]
  407592:	f003 0301 	and.w	r3, r3, #1
  407596:	2b00      	cmp	r3, #0
  407598:	d109      	bne.n	4075ae <dir_find+0x12e>
  40759a:	687b      	ldr	r3, [r7, #4]
  40759c:	699b      	ldr	r3, [r3, #24]
  40759e:	220b      	movs	r2, #11
  4075a0:	4619      	mov	r1, r3
  4075a2:	6938      	ldr	r0, [r7, #16]
  4075a4:	4b10      	ldr	r3, [pc, #64]	; (4075e8 <dir_find+0x168>)
  4075a6:	4798      	blx	r3
  4075a8:	4603      	mov	r3, r0
  4075aa:	2b00      	cmp	r3, #0
  4075ac:	d00e      	beq.n	4075cc <dir_find+0x14c>
		}
#else		/* Non LFN configuration */
		if (!(dir[DIR_Attr] & AM_VOL) && !mem_cmp(dir, dj->fn, 11)) /* Is it a valid entry? */
			break;
#endif
		res = dir_next(dj, 0);		/* Next entry */
  4075ae:	2100      	movs	r1, #0
  4075b0:	6878      	ldr	r0, [r7, #4]
  4075b2:	4b0e      	ldr	r3, [pc, #56]	; (4075ec <dir_find+0x16c>)
  4075b4:	4798      	blx	r3
  4075b6:	4603      	mov	r3, r0
  4075b8:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
  4075ba:	7dfb      	ldrb	r3, [r7, #23]
  4075bc:	2b00      	cmp	r3, #0
  4075be:	f43f af72 	beq.w	4074a6 <dir_find+0x26>
  4075c2:	e004      	b.n	4075ce <dir_find+0x14e>
		if (res != FR_OK) break;
  4075c4:	bf00      	nop
  4075c6:	e002      	b.n	4075ce <dir_find+0x14e>
				if (!ord && sum == sum_sfn(dir)) break;	/* LFN matched? */
  4075c8:	bf00      	nop
  4075ca:	e000      	b.n	4075ce <dir_find+0x14e>
				if (!(dj->fn[NS] & NS_LOSS) && !mem_cmp(dir, dj->fn, 11)) break;	/* SFN matched? */
  4075cc:	bf00      	nop

	return res;
  4075ce:	7dfb      	ldrb	r3, [r7, #23]
}
  4075d0:	4618      	mov	r0, r3
  4075d2:	3718      	adds	r7, #24
  4075d4:	46bd      	mov	sp, r7
  4075d6:	bd80      	pop	{r7, pc}
  4075d8:	00406ec1 	.word	0x00406ec1
  4075dc:	00406745 	.word	0x00406745
  4075e0:	00407189 	.word	0x00407189
  4075e4:	0040743d 	.word	0x0040743d
  4075e8:	004066c1 	.word	0x004066c1
  4075ec:	00406fcd 	.word	0x00406fcd

004075f0 <dir_register>:
#if !_FS_READONLY
static
FRESULT dir_register (	/* FR_OK:Successful, FR_DENIED:No free entry or too many SFN collision, FR_DISK_ERR:Disk error */
	DIR *dj				/* Target directory with object name to be created */
)
{
  4075f0:	b590      	push	{r4, r7, lr}
  4075f2:	b08d      	sub	sp, #52	; 0x34
  4075f4:	af00      	add	r7, sp, #0
  4075f6:	6078      	str	r0, [r7, #4]
	WORD n, ne, is;
	BYTE sn[12], *fn, sum;
	WCHAR *lfn;


	fn = dj->fn; lfn = dj->lfn;
  4075f8:	687b      	ldr	r3, [r7, #4]
  4075fa:	699b      	ldr	r3, [r3, #24]
  4075fc:	627b      	str	r3, [r7, #36]	; 0x24
  4075fe:	687b      	ldr	r3, [r7, #4]
  407600:	69db      	ldr	r3, [r3, #28]
  407602:	623b      	str	r3, [r7, #32]
	mem_cpy(sn, fn, 12);
  407604:	f107 030c 	add.w	r3, r7, #12
  407608:	220c      	movs	r2, #12
  40760a:	6a79      	ldr	r1, [r7, #36]	; 0x24
  40760c:	4618      	mov	r0, r3
  40760e:	4b92      	ldr	r3, [pc, #584]	; (407858 <dir_register+0x268>)
  407610:	4798      	blx	r3

	if (_FS_RPATH && (sn[NS] & NS_DOT))		/* Cannot create dot entry */
		return FR_INVALID_NAME;

	if (sn[NS] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
  407612:	7dfb      	ldrb	r3, [r7, #23]
  407614:	f003 0301 	and.w	r3, r3, #1
  407618:	2b00      	cmp	r3, #0
  40761a:	d035      	beq.n	407688 <dir_register+0x98>
		fn[NS] = 0; dj->lfn = 0;			/* Find only SFN */
  40761c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40761e:	330b      	adds	r3, #11
  407620:	2200      	movs	r2, #0
  407622:	701a      	strb	r2, [r3, #0]
  407624:	687b      	ldr	r3, [r7, #4]
  407626:	2200      	movs	r2, #0
  407628:	61da      	str	r2, [r3, #28]
		for (n = 1; n < 100; n++) {
  40762a:	2301      	movs	r3, #1
  40762c:	85bb      	strh	r3, [r7, #44]	; 0x2c
  40762e:	e013      	b.n	407658 <dir_register+0x68>
			gen_numname(fn, sn, lfn, n);	/* Generate a numbered name */
  407630:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
  407632:	f107 010c 	add.w	r1, r7, #12
  407636:	6a3a      	ldr	r2, [r7, #32]
  407638:	6a78      	ldr	r0, [r7, #36]	; 0x24
  40763a:	4c88      	ldr	r4, [pc, #544]	; (40785c <dir_register+0x26c>)
  40763c:	47a0      	blx	r4
			res = dir_find(dj);				/* Check if the name collides with existing SFN */
  40763e:	6878      	ldr	r0, [r7, #4]
  407640:	4b87      	ldr	r3, [pc, #540]	; (407860 <dir_register+0x270>)
  407642:	4798      	blx	r3
  407644:	4603      	mov	r3, r0
  407646:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
  40764a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
  40764e:	2b00      	cmp	r3, #0
  407650:	d106      	bne.n	407660 <dir_register+0x70>
		for (n = 1; n < 100; n++) {
  407652:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
  407654:	3301      	adds	r3, #1
  407656:	85bb      	strh	r3, [r7, #44]	; 0x2c
  407658:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
  40765a:	2b63      	cmp	r3, #99	; 0x63
  40765c:	d9e8      	bls.n	407630 <dir_register+0x40>
  40765e:	e000      	b.n	407662 <dir_register+0x72>
			if (res != FR_OK) break;
  407660:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
  407662:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
  407664:	2b64      	cmp	r3, #100	; 0x64
  407666:	d101      	bne.n	40766c <dir_register+0x7c>
  407668:	2307      	movs	r3, #7
  40766a:	e0f1      	b.n	407850 <dir_register+0x260>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
  40766c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
  407670:	2b04      	cmp	r3, #4
  407672:	d002      	beq.n	40767a <dir_register+0x8a>
  407674:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
  407678:	e0ea      	b.n	407850 <dir_register+0x260>
		fn[NS] = sn[NS]; dj->lfn = lfn;
  40767a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40767c:	330b      	adds	r3, #11
  40767e:	7dfa      	ldrb	r2, [r7, #23]
  407680:	701a      	strb	r2, [r3, #0]
  407682:	687b      	ldr	r3, [r7, #4]
  407684:	6a3a      	ldr	r2, [r7, #32]
  407686:	61da      	str	r2, [r3, #28]
	}

	if (sn[NS] & NS_LFN) {			/* When LFN is to be created, reserve an SFN + LFN entries. */
  407688:	7dfb      	ldrb	r3, [r7, #23]
  40768a:	f003 0302 	and.w	r3, r3, #2
  40768e:	2b00      	cmp	r3, #0
  407690:	d016      	beq.n	4076c0 <dir_register+0xd0>
		for (ne = 0; lfn[ne]; ne++) ;
  407692:	2300      	movs	r3, #0
  407694:	857b      	strh	r3, [r7, #42]	; 0x2a
  407696:	e002      	b.n	40769e <dir_register+0xae>
  407698:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
  40769a:	3301      	adds	r3, #1
  40769c:	857b      	strh	r3, [r7, #42]	; 0x2a
  40769e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
  4076a0:	005b      	lsls	r3, r3, #1
  4076a2:	6a3a      	ldr	r2, [r7, #32]
  4076a4:	4413      	add	r3, r2
  4076a6:	881b      	ldrh	r3, [r3, #0]
  4076a8:	2b00      	cmp	r3, #0
  4076aa:	d1f5      	bne.n	407698 <dir_register+0xa8>
		ne = (ne + 25) / 13;
  4076ac:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
  4076ae:	3319      	adds	r3, #25
  4076b0:	4a6c      	ldr	r2, [pc, #432]	; (407864 <dir_register+0x274>)
  4076b2:	fb82 1203 	smull	r1, r2, r2, r3
  4076b6:	1092      	asrs	r2, r2, #2
  4076b8:	17db      	asrs	r3, r3, #31
  4076ba:	1ad3      	subs	r3, r2, r3
  4076bc:	857b      	strh	r3, [r7, #42]	; 0x2a
  4076be:	e001      	b.n	4076c4 <dir_register+0xd4>
	} else {						/* Otherwise reserve only an SFN entry. */
		ne = 1;
  4076c0:	2301      	movs	r3, #1
  4076c2:	857b      	strh	r3, [r7, #42]	; 0x2a
	}

	/* Reserve contiguous entries */
	res = dir_sdi(dj, 0);
  4076c4:	2100      	movs	r1, #0
  4076c6:	6878      	ldr	r0, [r7, #4]
  4076c8:	4b67      	ldr	r3, [pc, #412]	; (407868 <dir_register+0x278>)
  4076ca:	4798      	blx	r3
  4076cc:	4603      	mov	r3, r0
  4076ce:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK) return res;
  4076d2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
  4076d6:	2b00      	cmp	r3, #0
  4076d8:	d002      	beq.n	4076e0 <dir_register+0xf0>
  4076da:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
  4076de:	e0b7      	b.n	407850 <dir_register+0x260>
	n = is = 0;
  4076e0:	2300      	movs	r3, #0
  4076e2:	853b      	strh	r3, [r7, #40]	; 0x28
  4076e4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
  4076e6:	85bb      	strh	r3, [r7, #44]	; 0x2c
	do {
		res = move_window(dj->fs, dj->sect);
  4076e8:	687b      	ldr	r3, [r7, #4]
  4076ea:	681a      	ldr	r2, [r3, #0]
  4076ec:	687b      	ldr	r3, [r7, #4]
  4076ee:	691b      	ldr	r3, [r3, #16]
  4076f0:	4619      	mov	r1, r3
  4076f2:	4610      	mov	r0, r2
  4076f4:	4b5d      	ldr	r3, [pc, #372]	; (40786c <dir_register+0x27c>)
  4076f6:	4798      	blx	r3
  4076f8:	4603      	mov	r3, r0
  4076fa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res != FR_OK) break;
  4076fe:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
  407702:	2b00      	cmp	r3, #0
  407704:	d125      	bne.n	407752 <dir_register+0x162>
		c = *dj->dir;				/* Check the entry status */
  407706:	687b      	ldr	r3, [r7, #4]
  407708:	695b      	ldr	r3, [r3, #20]
  40770a:	781b      	ldrb	r3, [r3, #0]
  40770c:	77fb      	strb	r3, [r7, #31]
		if (c == DDE || c == 0) {	/* Is it a blank entry? */
  40770e:	7ffb      	ldrb	r3, [r7, #31]
  407710:	2be5      	cmp	r3, #229	; 0xe5
  407712:	d002      	beq.n	40771a <dir_register+0x12a>
  407714:	7ffb      	ldrb	r3, [r7, #31]
  407716:	2b00      	cmp	r3, #0
  407718:	d10d      	bne.n	407736 <dir_register+0x146>
			if (n == 0) is = dj->index;	/* First index of the contiguous entry */
  40771a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
  40771c:	2b00      	cmp	r3, #0
  40771e:	d102      	bne.n	407726 <dir_register+0x136>
  407720:	687b      	ldr	r3, [r7, #4]
  407722:	88db      	ldrh	r3, [r3, #6]
  407724:	853b      	strh	r3, [r7, #40]	; 0x28
			if (++n == ne) break;	/* A contiguous entry that required count is found */
  407726:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
  407728:	3301      	adds	r3, #1
  40772a:	85bb      	strh	r3, [r7, #44]	; 0x2c
  40772c:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
  40772e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
  407730:	429a      	cmp	r2, r3
  407732:	d102      	bne.n	40773a <dir_register+0x14a>
  407734:	e00e      	b.n	407754 <dir_register+0x164>
		} else {
			n = 0;					/* Not a blank entry. Restart to search */
  407736:	2300      	movs	r3, #0
  407738:	85bb      	strh	r3, [r7, #44]	; 0x2c
		}
		res = dir_next(dj, 1);		/* Next entry with table stretch */
  40773a:	2101      	movs	r1, #1
  40773c:	6878      	ldr	r0, [r7, #4]
  40773e:	4b4c      	ldr	r3, [pc, #304]	; (407870 <dir_register+0x280>)
  407740:	4798      	blx	r3
  407742:	4603      	mov	r3, r0
  407744:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	} while (res == FR_OK);
  407748:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
  40774c:	2b00      	cmp	r3, #0
  40774e:	d0cb      	beq.n	4076e8 <dir_register+0xf8>
  407750:	e000      	b.n	407754 <dir_register+0x164>
		if (res != FR_OK) break;
  407752:	bf00      	nop

	if (res == FR_OK && ne > 1) {	/* Initialize LFN entry if needed */
  407754:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
  407758:	2b00      	cmp	r3, #0
  40775a:	d147      	bne.n	4077ec <dir_register+0x1fc>
  40775c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
  40775e:	2b01      	cmp	r3, #1
  407760:	d944      	bls.n	4077ec <dir_register+0x1fc>
		res = dir_sdi(dj, is);
  407762:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
  407764:	4619      	mov	r1, r3
  407766:	6878      	ldr	r0, [r7, #4]
  407768:	4b3f      	ldr	r3, [pc, #252]	; (407868 <dir_register+0x278>)
  40776a:	4798      	blx	r3
  40776c:	4603      	mov	r3, r0
  40776e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
  407772:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
  407776:	2b00      	cmp	r3, #0
  407778:	d138      	bne.n	4077ec <dir_register+0x1fc>
			sum = sum_sfn(dj->fn);	/* Sum of the SFN tied to the LFN */
  40777a:	687b      	ldr	r3, [r7, #4]
  40777c:	699b      	ldr	r3, [r3, #24]
  40777e:	4618      	mov	r0, r3
  407780:	4b3c      	ldr	r3, [pc, #240]	; (407874 <dir_register+0x284>)
  407782:	4798      	blx	r3
  407784:	4603      	mov	r3, r0
  407786:	77bb      	strb	r3, [r7, #30]
			ne--;
  407788:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
  40778a:	3b01      	subs	r3, #1
  40778c:	857b      	strh	r3, [r7, #42]	; 0x2a
			do {					/* Store LFN entries in bottom first */
				res = move_window(dj->fs, dj->sect);
  40778e:	687b      	ldr	r3, [r7, #4]
  407790:	681a      	ldr	r2, [r3, #0]
  407792:	687b      	ldr	r3, [r7, #4]
  407794:	691b      	ldr	r3, [r3, #16]
  407796:	4619      	mov	r1, r3
  407798:	4610      	mov	r0, r2
  40779a:	4b34      	ldr	r3, [pc, #208]	; (40786c <dir_register+0x27c>)
  40779c:	4798      	blx	r3
  40779e:	4603      	mov	r3, r0
  4077a0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
  4077a4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
  4077a8:	2b00      	cmp	r3, #0
  4077aa:	d11e      	bne.n	4077ea <dir_register+0x1fa>
				fit_lfn(dj->lfn, dj->dir, (BYTE)ne, sum);
  4077ac:	687b      	ldr	r3, [r7, #4]
  4077ae:	69d8      	ldr	r0, [r3, #28]
  4077b0:	687b      	ldr	r3, [r7, #4]
  4077b2:	6959      	ldr	r1, [r3, #20]
  4077b4:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
  4077b6:	b2da      	uxtb	r2, r3
  4077b8:	7fbb      	ldrb	r3, [r7, #30]
  4077ba:	4c2f      	ldr	r4, [pc, #188]	; (407878 <dir_register+0x288>)
  4077bc:	47a0      	blx	r4
				dj->fs->wflag = 1;
  4077be:	687b      	ldr	r3, [r7, #4]
  4077c0:	681b      	ldr	r3, [r3, #0]
  4077c2:	2201      	movs	r2, #1
  4077c4:	711a      	strb	r2, [r3, #4]
				res = dir_next(dj, 0);	/* Next entry */
  4077c6:	2100      	movs	r1, #0
  4077c8:	6878      	ldr	r0, [r7, #4]
  4077ca:	4b29      	ldr	r3, [pc, #164]	; (407870 <dir_register+0x280>)
  4077cc:	4798      	blx	r3
  4077ce:	4603      	mov	r3, r0
  4077d0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --ne);
  4077d4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
  4077d8:	2b00      	cmp	r3, #0
  4077da:	d107      	bne.n	4077ec <dir_register+0x1fc>
  4077dc:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
  4077de:	3b01      	subs	r3, #1
  4077e0:	857b      	strh	r3, [r7, #42]	; 0x2a
  4077e2:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
  4077e4:	2b00      	cmp	r3, #0
  4077e6:	d1d2      	bne.n	40778e <dir_register+0x19e>
  4077e8:	e000      	b.n	4077ec <dir_register+0x1fc>
				if (res != FR_OK) break;
  4077ea:	bf00      	nop
			res = dir_next(dj, 1);			/* Next entry with table stretch */
		} while (res == FR_OK);
	}
#endif

	if (res == FR_OK) {		/* Initialize the SFN entry */
  4077ec:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
  4077f0:	2b00      	cmp	r3, #0
  4077f2:	d12b      	bne.n	40784c <dir_register+0x25c>
		res = move_window(dj->fs, dj->sect);
  4077f4:	687b      	ldr	r3, [r7, #4]
  4077f6:	681a      	ldr	r2, [r3, #0]
  4077f8:	687b      	ldr	r3, [r7, #4]
  4077fa:	691b      	ldr	r3, [r3, #16]
  4077fc:	4619      	mov	r1, r3
  4077fe:	4610      	mov	r0, r2
  407800:	4b1a      	ldr	r3, [pc, #104]	; (40786c <dir_register+0x27c>)
  407802:	4798      	blx	r3
  407804:	4603      	mov	r3, r0
  407806:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
  40780a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
  40780e:	2b00      	cmp	r3, #0
  407810:	d11c      	bne.n	40784c <dir_register+0x25c>
			dir = dj->dir;
  407812:	687b      	ldr	r3, [r7, #4]
  407814:	695b      	ldr	r3, [r3, #20]
  407816:	61bb      	str	r3, [r7, #24]
			mem_set(dir, 0, SZ_DIR);	/* Clean the entry */
  407818:	2220      	movs	r2, #32
  40781a:	2100      	movs	r1, #0
  40781c:	69b8      	ldr	r0, [r7, #24]
  40781e:	4b17      	ldr	r3, [pc, #92]	; (40787c <dir_register+0x28c>)
  407820:	4798      	blx	r3
			mem_cpy(dir, dj->fn, 11);	/* Put SFN */
  407822:	687b      	ldr	r3, [r7, #4]
  407824:	699b      	ldr	r3, [r3, #24]
  407826:	220b      	movs	r2, #11
  407828:	4619      	mov	r1, r3
  40782a:	69b8      	ldr	r0, [r7, #24]
  40782c:	4b0a      	ldr	r3, [pc, #40]	; (407858 <dir_register+0x268>)
  40782e:	4798      	blx	r3
#if _USE_LFN
			dir[DIR_NTres] = *(dj->fn+NS) & (NS_BODY | NS_EXT);	/* Put NT flag */
  407830:	69bb      	ldr	r3, [r7, #24]
  407832:	330c      	adds	r3, #12
  407834:	687a      	ldr	r2, [r7, #4]
  407836:	6992      	ldr	r2, [r2, #24]
  407838:	320b      	adds	r2, #11
  40783a:	7812      	ldrb	r2, [r2, #0]
  40783c:	f002 0218 	and.w	r2, r2, #24
  407840:	b2d2      	uxtb	r2, r2
  407842:	701a      	strb	r2, [r3, #0]
#endif
			dj->fs->wflag = 1;
  407844:	687b      	ldr	r3, [r7, #4]
  407846:	681b      	ldr	r3, [r3, #0]
  407848:	2201      	movs	r2, #1
  40784a:	711a      	strb	r2, [r3, #4]
		}
	}

	return res;
  40784c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
  407850:	4618      	mov	r0, r3
  407852:	3734      	adds	r7, #52	; 0x34
  407854:	46bd      	mov	sp, r7
  407856:	bd90      	pop	{r4, r7, pc}
  407858:	00406651 	.word	0x00406651
  40785c:	00407355 	.word	0x00407355
  407860:	00407481 	.word	0x00407481
  407864:	4ec4ec4f 	.word	0x4ec4ec4f
  407868:	00406ec1 	.word	0x00406ec1
  40786c:	00406745 	.word	0x00406745
  407870:	00406fcd 	.word	0x00406fcd
  407874:	0040743d 	.word	0x0040743d
  407878:	00407269 	.word	0x00407269
  40787c:	0040668d 	.word	0x0040668d

00407880 <create_name>:
static
FRESULT create_name (
	DIR *dj,			/* Pointer to the directory object */
	const TCHAR **path	/* Pointer to pointer to the segment in the path string */
)
{
  407880:	b580      	push	{r7, lr}
  407882:	b08a      	sub	sp, #40	; 0x28
  407884:	af00      	add	r7, sp, #0
  407886:	6078      	str	r0, [r7, #4]
  407888:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
  40788a:	683b      	ldr	r3, [r7, #0]
  40788c:	681b      	ldr	r3, [r3, #0]
  40788e:	613b      	str	r3, [r7, #16]
  407890:	e002      	b.n	407898 <create_name+0x18>
  407892:	693b      	ldr	r3, [r7, #16]
  407894:	3301      	adds	r3, #1
  407896:	613b      	str	r3, [r7, #16]
  407898:	693b      	ldr	r3, [r7, #16]
  40789a:	781b      	ldrb	r3, [r3, #0]
  40789c:	2b2f      	cmp	r3, #47	; 0x2f
  40789e:	d0f8      	beq.n	407892 <create_name+0x12>
  4078a0:	693b      	ldr	r3, [r7, #16]
  4078a2:	781b      	ldrb	r3, [r3, #0]
  4078a4:	2b5c      	cmp	r3, #92	; 0x5c
  4078a6:	d0f4      	beq.n	407892 <create_name+0x12>
	lfn = dj->lfn;
  4078a8:	687b      	ldr	r3, [r7, #4]
  4078aa:	69db      	ldr	r3, [r3, #28]
  4078ac:	60fb      	str	r3, [r7, #12]
	si = di = 0;
  4078ae:	2300      	movs	r3, #0
  4078b0:	617b      	str	r3, [r7, #20]
  4078b2:	697b      	ldr	r3, [r7, #20]
  4078b4:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
  4078b6:	69bb      	ldr	r3, [r7, #24]
  4078b8:	1c5a      	adds	r2, r3, #1
  4078ba:	61ba      	str	r2, [r7, #24]
  4078bc:	693a      	ldr	r2, [r7, #16]
  4078be:	4413      	add	r3, r2
  4078c0:	781b      	ldrb	r3, [r3, #0]
  4078c2:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ' || w == '/' || w == '\\') break;	/* Break on end of segment */
  4078c4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
  4078c6:	2b1f      	cmp	r3, #31
  4078c8:	d92f      	bls.n	40792a <create_name+0xaa>
  4078ca:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
  4078cc:	2b2f      	cmp	r3, #47	; 0x2f
  4078ce:	d02c      	beq.n	40792a <create_name+0xaa>
  4078d0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
  4078d2:	2b5c      	cmp	r3, #92	; 0x5c
  4078d4:	d029      	beq.n	40792a <create_name+0xaa>
		if (di >= _MAX_LFN)				/* Reject too long name */
  4078d6:	697b      	ldr	r3, [r7, #20]
  4078d8:	2bfe      	cmp	r3, #254	; 0xfe
  4078da:	d901      	bls.n	4078e0 <create_name+0x60>
			return FR_INVALID_NAME;
  4078dc:	2306      	movs	r3, #6
  4078de:	e182      	b.n	407be6 <create_name+0x366>
#if !_LFN_UNICODE
		w &= 0xFF;
  4078e0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
  4078e2:	b2db      	uxtb	r3, r3
  4078e4:	84bb      	strh	r3, [r7, #36]	; 0x24
			b = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(b))
				return FR_INVALID_NAME;	/* Reject invalid sequence */
			w = (w << 8) + b;			/* Create a DBC */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
  4078e6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
  4078e8:	2101      	movs	r1, #1
  4078ea:	4618      	mov	r0, r3
  4078ec:	4b93      	ldr	r3, [pc, #588]	; (407b3c <create_name+0x2bc>)
  4078ee:	4798      	blx	r3
  4078f0:	4603      	mov	r3, r0
  4078f2:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
  4078f4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
  4078f6:	2b00      	cmp	r3, #0
  4078f8:	d101      	bne.n	4078fe <create_name+0x7e>
  4078fa:	2306      	movs	r3, #6
  4078fc:	e173      	b.n	407be6 <create_name+0x366>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) /* Reject illegal chars for LFN */
  4078fe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
  407900:	2b7f      	cmp	r3, #127	; 0x7f
  407902:	d809      	bhi.n	407918 <create_name+0x98>
  407904:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
  407906:	4619      	mov	r1, r3
  407908:	488d      	ldr	r0, [pc, #564]	; (407b40 <create_name+0x2c0>)
  40790a:	4b8e      	ldr	r3, [pc, #568]	; (407b44 <create_name+0x2c4>)
  40790c:	4798      	blx	r3
  40790e:	4603      	mov	r3, r0
  407910:	2b00      	cmp	r3, #0
  407912:	d001      	beq.n	407918 <create_name+0x98>
			return FR_INVALID_NAME;
  407914:	2306      	movs	r3, #6
  407916:	e166      	b.n	407be6 <create_name+0x366>
		lfn[di++] = w;					/* Store the Unicode char */
  407918:	697b      	ldr	r3, [r7, #20]
  40791a:	1c5a      	adds	r2, r3, #1
  40791c:	617a      	str	r2, [r7, #20]
  40791e:	005b      	lsls	r3, r3, #1
  407920:	68fa      	ldr	r2, [r7, #12]
  407922:	4413      	add	r3, r2
  407924:	8cba      	ldrh	r2, [r7, #36]	; 0x24
  407926:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
  407928:	e7c5      	b.n	4078b6 <create_name+0x36>
	}
	*path = &p[si];						/* Return pointer to the next segment */
  40792a:	693a      	ldr	r2, [r7, #16]
  40792c:	69bb      	ldr	r3, [r7, #24]
  40792e:	441a      	add	r2, r3
  407930:	683b      	ldr	r3, [r7, #0]
  407932:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
  407934:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
  407936:	2b1f      	cmp	r3, #31
  407938:	d801      	bhi.n	40793e <create_name+0xbe>
  40793a:	2304      	movs	r3, #4
  40793c:	e000      	b.n	407940 <create_name+0xc0>
  40793e:	2300      	movs	r3, #0
  407940:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			dj->fn[i] = (i < di) ? '.' : ' ';
		dj->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Strip trailing spaces and dots */
  407944:	e011      	b.n	40796a <create_name+0xea>
		w = lfn[di-1];
  407946:	697b      	ldr	r3, [r7, #20]
  407948:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  40794c:	3b01      	subs	r3, #1
  40794e:	005b      	lsls	r3, r3, #1
  407950:	68fa      	ldr	r2, [r7, #12]
  407952:	4413      	add	r3, r2
  407954:	881b      	ldrh	r3, [r3, #0]
  407956:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
  407958:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
  40795a:	2b20      	cmp	r3, #32
  40795c:	d002      	beq.n	407964 <create_name+0xe4>
  40795e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
  407960:	2b2e      	cmp	r3, #46	; 0x2e
  407962:	d106      	bne.n	407972 <create_name+0xf2>
		di--;
  407964:	697b      	ldr	r3, [r7, #20]
  407966:	3b01      	subs	r3, #1
  407968:	617b      	str	r3, [r7, #20]
	while (di) {						/* Strip trailing spaces and dots */
  40796a:	697b      	ldr	r3, [r7, #20]
  40796c:	2b00      	cmp	r3, #0
  40796e:	d1ea      	bne.n	407946 <create_name+0xc6>
  407970:	e000      	b.n	407974 <create_name+0xf4>
		if (w != ' ' && w != '.') break;
  407972:	bf00      	nop
	}
	if (!di) return FR_INVALID_NAME;	/* Reject nul string */
  407974:	697b      	ldr	r3, [r7, #20]
  407976:	2b00      	cmp	r3, #0
  407978:	d101      	bne.n	40797e <create_name+0xfe>
  40797a:	2306      	movs	r3, #6
  40797c:	e133      	b.n	407be6 <create_name+0x366>

	lfn[di] = 0;						/* LFN is created */
  40797e:	697b      	ldr	r3, [r7, #20]
  407980:	005b      	lsls	r3, r3, #1
  407982:	68fa      	ldr	r2, [r7, #12]
  407984:	4413      	add	r3, r2
  407986:	2200      	movs	r2, #0
  407988:	801a      	strh	r2, [r3, #0]

	/* Create SFN in directory form */
	mem_set(dj->fn, ' ', 11);
  40798a:	687b      	ldr	r3, [r7, #4]
  40798c:	699b      	ldr	r3, [r3, #24]
  40798e:	220b      	movs	r2, #11
  407990:	2120      	movs	r1, #32
  407992:	4618      	mov	r0, r3
  407994:	4b6c      	ldr	r3, [pc, #432]	; (407b48 <create_name+0x2c8>)
  407996:	4798      	blx	r3
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
  407998:	2300      	movs	r3, #0
  40799a:	61bb      	str	r3, [r7, #24]
  40799c:	e002      	b.n	4079a4 <create_name+0x124>
  40799e:	69bb      	ldr	r3, [r7, #24]
  4079a0:	3301      	adds	r3, #1
  4079a2:	61bb      	str	r3, [r7, #24]
  4079a4:	69bb      	ldr	r3, [r7, #24]
  4079a6:	005b      	lsls	r3, r3, #1
  4079a8:	68fa      	ldr	r2, [r7, #12]
  4079aa:	4413      	add	r3, r2
  4079ac:	881b      	ldrh	r3, [r3, #0]
  4079ae:	2b20      	cmp	r3, #32
  4079b0:	d0f5      	beq.n	40799e <create_name+0x11e>
  4079b2:	69bb      	ldr	r3, [r7, #24]
  4079b4:	005b      	lsls	r3, r3, #1
  4079b6:	68fa      	ldr	r2, [r7, #12]
  4079b8:	4413      	add	r3, r2
  4079ba:	881b      	ldrh	r3, [r3, #0]
  4079bc:	2b2e      	cmp	r3, #46	; 0x2e
  4079be:	d0ee      	beq.n	40799e <create_name+0x11e>
	if (si) cf |= NS_LOSS | NS_LFN;
  4079c0:	69bb      	ldr	r3, [r7, #24]
  4079c2:	2b00      	cmp	r3, #0
  4079c4:	d009      	beq.n	4079da <create_name+0x15a>
  4079c6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
  4079ca:	f043 0303 	orr.w	r3, r3, #3
  4079ce:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
  4079d2:	e002      	b.n	4079da <create_name+0x15a>
  4079d4:	697b      	ldr	r3, [r7, #20]
  4079d6:	3b01      	subs	r3, #1
  4079d8:	617b      	str	r3, [r7, #20]
  4079da:	697b      	ldr	r3, [r7, #20]
  4079dc:	2b00      	cmp	r3, #0
  4079de:	d009      	beq.n	4079f4 <create_name+0x174>
  4079e0:	697b      	ldr	r3, [r7, #20]
  4079e2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  4079e6:	3b01      	subs	r3, #1
  4079e8:	005b      	lsls	r3, r3, #1
  4079ea:	68fa      	ldr	r2, [r7, #12]
  4079ec:	4413      	add	r3, r2
  4079ee:	881b      	ldrh	r3, [r3, #0]
  4079f0:	2b2e      	cmp	r3, #46	; 0x2e
  4079f2:	d1ef      	bne.n	4079d4 <create_name+0x154>

	b = i = 0; ni = 8;
  4079f4:	2300      	movs	r3, #0
  4079f6:	623b      	str	r3, [r7, #32]
  4079f8:	2300      	movs	r3, #0
  4079fa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  4079fe:	2308      	movs	r3, #8
  407a00:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN char */
  407a02:	69bb      	ldr	r3, [r7, #24]
  407a04:	1c5a      	adds	r2, r3, #1
  407a06:	61ba      	str	r2, [r7, #24]
  407a08:	005b      	lsls	r3, r3, #1
  407a0a:	68fa      	ldr	r2, [r7, #12]
  407a0c:	4413      	add	r3, r2
  407a0e:	881b      	ldrh	r3, [r3, #0]
  407a10:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
  407a12:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
  407a14:	2b00      	cmp	r3, #0
  407a16:	f000 808f 	beq.w	407b38 <create_name+0x2b8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
  407a1a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
  407a1c:	2b20      	cmp	r3, #32
  407a1e:	d006      	beq.n	407a2e <create_name+0x1ae>
  407a20:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
  407a22:	2b2e      	cmp	r3, #46	; 0x2e
  407a24:	d10a      	bne.n	407a3c <create_name+0x1bc>
  407a26:	69ba      	ldr	r2, [r7, #24]
  407a28:	697b      	ldr	r3, [r7, #20]
  407a2a:	429a      	cmp	r2, r3
  407a2c:	d006      	beq.n	407a3c <create_name+0x1bc>
			cf |= NS_LOSS | NS_LFN; continue;
  407a2e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
  407a32:	f043 0303 	orr.w	r3, r3, #3
  407a36:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  407a3a:	e07c      	b.n	407b36 <create_name+0x2b6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
  407a3c:	6a3a      	ldr	r2, [r7, #32]
  407a3e:	69fb      	ldr	r3, [r7, #28]
  407a40:	429a      	cmp	r2, r3
  407a42:	d203      	bcs.n	407a4c <create_name+0x1cc>
  407a44:	69ba      	ldr	r2, [r7, #24]
  407a46:	697b      	ldr	r3, [r7, #20]
  407a48:	429a      	cmp	r2, r3
  407a4a:	d123      	bne.n	407a94 <create_name+0x214>
			if (ni == 11) {				/* Long extension */
  407a4c:	69fb      	ldr	r3, [r7, #28]
  407a4e:	2b0b      	cmp	r3, #11
  407a50:	d106      	bne.n	407a60 <create_name+0x1e0>
				cf |= NS_LOSS | NS_LFN; break;
  407a52:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
  407a56:	f043 0303 	orr.w	r3, r3, #3
  407a5a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  407a5e:	e07a      	b.n	407b56 <create_name+0x2d6>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
  407a60:	69ba      	ldr	r2, [r7, #24]
  407a62:	697b      	ldr	r3, [r7, #20]
  407a64:	429a      	cmp	r2, r3
  407a66:	d005      	beq.n	407a74 <create_name+0x1f4>
  407a68:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
  407a6c:	f043 0303 	orr.w	r3, r3, #3
  407a70:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			if (si > di) break;			/* No extension */
  407a74:	69ba      	ldr	r2, [r7, #24]
  407a76:	697b      	ldr	r3, [r7, #20]
  407a78:	429a      	cmp	r2, r3
  407a7a:	d86b      	bhi.n	407b54 <create_name+0x2d4>
			si = di; i = 8; ni = 11;	/* Enter extension section */
  407a7c:	697b      	ldr	r3, [r7, #20]
  407a7e:	61bb      	str	r3, [r7, #24]
  407a80:	2308      	movs	r3, #8
  407a82:	623b      	str	r3, [r7, #32]
  407a84:	230b      	movs	r3, #11
  407a86:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
  407a88:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
  407a8c:	009b      	lsls	r3, r3, #2
  407a8e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  407a92:	e050      	b.n	407b36 <create_name+0x2b6>
		}

		if (w >= 0x80) {				/* Non ASCII char */
  407a94:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
  407a96:	2b7f      	cmp	r3, #127	; 0x7f
  407a98:	d914      	bls.n	407ac4 <create_name+0x244>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
  407a9a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
  407a9c:	2100      	movs	r1, #0
  407a9e:	4618      	mov	r0, r3
  407aa0:	4b26      	ldr	r3, [pc, #152]	; (407b3c <create_name+0x2bc>)
  407aa2:	4798      	blx	r3
  407aa4:	4603      	mov	r3, r0
  407aa6:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = excvt[w - 0x80];	/* Convert extended char to upper (SBCS) */
  407aa8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
  407aaa:	2b00      	cmp	r3, #0
  407aac:	d004      	beq.n	407ab8 <create_name+0x238>
  407aae:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
  407ab0:	3b80      	subs	r3, #128	; 0x80
  407ab2:	4a26      	ldr	r2, [pc, #152]	; (407b4c <create_name+0x2cc>)
  407ab4:	5cd3      	ldrb	r3, [r2, r3]
  407ab6:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
  407ab8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
  407abc:	f043 0302 	orr.w	r3, r3, #2
  407ac0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dj->fn[i++] = (BYTE)(w >> 8);
		} else {						/* Single byte char */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal chars for SFN */
  407ac4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
  407ac6:	2b00      	cmp	r3, #0
  407ac8:	d007      	beq.n	407ada <create_name+0x25a>
  407aca:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
  407acc:	4619      	mov	r1, r3
  407ace:	4820      	ldr	r0, [pc, #128]	; (407b50 <create_name+0x2d0>)
  407ad0:	4b1c      	ldr	r3, [pc, #112]	; (407b44 <create_name+0x2c4>)
  407ad2:	4798      	blx	r3
  407ad4:	4603      	mov	r3, r0
  407ad6:	2b00      	cmp	r3, #0
  407ad8:	d008      	beq.n	407aec <create_name+0x26c>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
  407ada:	235f      	movs	r3, #95	; 0x5f
  407adc:	84bb      	strh	r3, [r7, #36]	; 0x24
  407ade:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
  407ae2:	f043 0303 	orr.w	r3, r3, #3
  407ae6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  407aea:	e01b      	b.n	407b24 <create_name+0x2a4>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
  407aec:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
  407aee:	2b40      	cmp	r3, #64	; 0x40
  407af0:	d909      	bls.n	407b06 <create_name+0x286>
  407af2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
  407af4:	2b5a      	cmp	r3, #90	; 0x5a
  407af6:	d806      	bhi.n	407b06 <create_name+0x286>
					b |= 2;
  407af8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
  407afc:	f043 0302 	orr.w	r3, r3, #2
  407b00:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  407b04:	e00e      	b.n	407b24 <create_name+0x2a4>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
  407b06:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
  407b08:	2b60      	cmp	r3, #96	; 0x60
  407b0a:	d90b      	bls.n	407b24 <create_name+0x2a4>
  407b0c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
  407b0e:	2b7a      	cmp	r3, #122	; 0x7a
  407b10:	d808      	bhi.n	407b24 <create_name+0x2a4>
						b |= 1; w -= 0x20;
  407b12:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
  407b16:	f043 0301 	orr.w	r3, r3, #1
  407b1a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  407b1e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
  407b20:	3b20      	subs	r3, #32
  407b22:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dj->fn[i++] = (BYTE)w;
  407b24:	687b      	ldr	r3, [r7, #4]
  407b26:	699a      	ldr	r2, [r3, #24]
  407b28:	6a3b      	ldr	r3, [r7, #32]
  407b2a:	1c59      	adds	r1, r3, #1
  407b2c:	6239      	str	r1, [r7, #32]
  407b2e:	4413      	add	r3, r2
  407b30:	8cba      	ldrh	r2, [r7, #36]	; 0x24
  407b32:	b2d2      	uxtb	r2, r2
  407b34:	701a      	strb	r2, [r3, #0]
		w = lfn[si++];					/* Get an LFN char */
  407b36:	e764      	b.n	407a02 <create_name+0x182>
		if (!w) break;					/* Break on end of the LFN */
  407b38:	bf00      	nop
  407b3a:	e00c      	b.n	407b56 <create_name+0x2d6>
  407b3c:	00408fb1 	.word	0x00408fb1
  407b40:	0040f640 	.word	0x0040f640
  407b44:	0040670f 	.word	0x0040670f
  407b48:	0040668d 	.word	0x0040668d
  407b4c:	0040f654 	.word	0x0040f654
  407b50:	0040f64c 	.word	0x0040f64c
			if (si > di) break;			/* No extension */
  407b54:	bf00      	nop
	}

	if (dj->fn[0] == DDE) dj->fn[0] = NDDE;	/* If the first char collides with deleted mark, replace it with 0x05 */
  407b56:	687b      	ldr	r3, [r7, #4]
  407b58:	699b      	ldr	r3, [r3, #24]
  407b5a:	781b      	ldrb	r3, [r3, #0]
  407b5c:	2be5      	cmp	r3, #229	; 0xe5
  407b5e:	d103      	bne.n	407b68 <create_name+0x2e8>
  407b60:	687b      	ldr	r3, [r7, #4]
  407b62:	699b      	ldr	r3, [r3, #24]
  407b64:	2205      	movs	r2, #5
  407b66:	701a      	strb	r2, [r3, #0]

	if (ni == 8) b <<= 2;
  407b68:	69fb      	ldr	r3, [r7, #28]
  407b6a:	2b08      	cmp	r3, #8
  407b6c:	d104      	bne.n	407b78 <create_name+0x2f8>
  407b6e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
  407b72:	009b      	lsls	r3, r3, #2
  407b74:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03)	/* Create LFN entry when there are composite capitals */
  407b78:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
  407b7c:	f003 030c 	and.w	r3, r3, #12
  407b80:	2b0c      	cmp	r3, #12
  407b82:	d005      	beq.n	407b90 <create_name+0x310>
  407b84:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
  407b88:	f003 0303 	and.w	r3, r3, #3
  407b8c:	2b03      	cmp	r3, #3
  407b8e:	d105      	bne.n	407b9c <create_name+0x31c>
		cf |= NS_LFN;
  407b90:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
  407b94:	f043 0302 	orr.w	r3, r3, #2
  407b98:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended char, NT flags are created */
  407b9c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
  407ba0:	f003 0302 	and.w	r3, r3, #2
  407ba4:	2b00      	cmp	r3, #0
  407ba6:	d117      	bne.n	407bd8 <create_name+0x358>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
  407ba8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
  407bac:	f003 0303 	and.w	r3, r3, #3
  407bb0:	2b01      	cmp	r3, #1
  407bb2:	d105      	bne.n	407bc0 <create_name+0x340>
  407bb4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
  407bb8:	f043 0310 	orr.w	r3, r3, #16
  407bbc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
  407bc0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
  407bc4:	f003 030c 	and.w	r3, r3, #12
  407bc8:	2b04      	cmp	r3, #4
  407bca:	d105      	bne.n	407bd8 <create_name+0x358>
  407bcc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
  407bd0:	f043 0308 	orr.w	r3, r3, #8
  407bd4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	}

	dj->fn[NS] = cf;	/* SFN is created */
  407bd8:	687b      	ldr	r3, [r7, #4]
  407bda:	699b      	ldr	r3, [r3, #24]
  407bdc:	330b      	adds	r3, #11
  407bde:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
  407be2:	701a      	strb	r2, [r3, #0]

	return FR_OK;
  407be4:	2300      	movs	r3, #0

	sfn[NS] = c;		/* Store NT flag, File name is created */

	return FR_OK;
#endif
}
  407be6:	4618      	mov	r0, r3
  407be8:	3728      	adds	r7, #40	; 0x28
  407bea:	46bd      	mov	sp, r7
  407bec:	bd80      	pop	{r7, pc}
  407bee:	bf00      	nop

00407bf0 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR *dj,			/* Directory object to return last directory and found object */
	const TCHAR *path	/* Full-path string to find a file or directory */
)
{
  407bf0:	b580      	push	{r7, lr}
  407bf2:	b084      	sub	sp, #16
  407bf4:	af00      	add	r7, sp, #0
  407bf6:	6078      	str	r0, [r7, #4]
  407bf8:	6039      	str	r1, [r7, #0]
		path++;	dj->sclust = 0;		/* Strip it and start from the root dir */
	} else {							/* No heading separator */
		dj->sclust = dj->fs->cdir;	/* Start from the current dir */
	}
#else
	if (*path == '/' || *path == '\\')	/* Strip heading separator if exist */
  407bfa:	683b      	ldr	r3, [r7, #0]
  407bfc:	781b      	ldrb	r3, [r3, #0]
  407bfe:	2b2f      	cmp	r3, #47	; 0x2f
  407c00:	d003      	beq.n	407c0a <follow_path+0x1a>
  407c02:	683b      	ldr	r3, [r7, #0]
  407c04:	781b      	ldrb	r3, [r3, #0]
  407c06:	2b5c      	cmp	r3, #92	; 0x5c
  407c08:	d102      	bne.n	407c10 <follow_path+0x20>
		path++;
  407c0a:	683b      	ldr	r3, [r7, #0]
  407c0c:	3301      	adds	r3, #1
  407c0e:	603b      	str	r3, [r7, #0]
	dj->sclust = 0;						/* Start from the root dir */
  407c10:	687b      	ldr	r3, [r7, #4]
  407c12:	2200      	movs	r2, #0
  407c14:	609a      	str	r2, [r3, #8]
#endif

	if ((UINT)*path < ' ') {			/* Nul path means the start directory itself */
  407c16:	683b      	ldr	r3, [r7, #0]
  407c18:	781b      	ldrb	r3, [r3, #0]
  407c1a:	2b1f      	cmp	r3, #31
  407c1c:	d809      	bhi.n	407c32 <follow_path+0x42>
		res = dir_sdi(dj, 0);
  407c1e:	2100      	movs	r1, #0
  407c20:	6878      	ldr	r0, [r7, #4]
  407c22:	4b32      	ldr	r3, [pc, #200]	; (407cec <follow_path+0xfc>)
  407c24:	4798      	blx	r3
  407c26:	4603      	mov	r3, r0
  407c28:	73fb      	strb	r3, [r7, #15]
		dj->dir = 0;
  407c2a:	687b      	ldr	r3, [r7, #4]
  407c2c:	2200      	movs	r2, #0
  407c2e:	615a      	str	r2, [r3, #20]
  407c30:	e056      	b.n	407ce0 <follow_path+0xf0>

	} else {							/* Follow path */
		for (;;) {
			res = create_name(dj, &path);	/* Get a segment */
  407c32:	463b      	mov	r3, r7
  407c34:	4619      	mov	r1, r3
  407c36:	6878      	ldr	r0, [r7, #4]
  407c38:	4b2d      	ldr	r3, [pc, #180]	; (407cf0 <follow_path+0x100>)
  407c3a:	4798      	blx	r3
  407c3c:	4603      	mov	r3, r0
  407c3e:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
  407c40:	7bfb      	ldrb	r3, [r7, #15]
  407c42:	2b00      	cmp	r3, #0
  407c44:	d145      	bne.n	407cd2 <follow_path+0xe2>
			res = dir_find(dj);				/* Find it */
  407c46:	6878      	ldr	r0, [r7, #4]
  407c48:	4b2a      	ldr	r3, [pc, #168]	; (407cf4 <follow_path+0x104>)
  407c4a:	4798      	blx	r3
  407c4c:	4603      	mov	r3, r0
  407c4e:	73fb      	strb	r3, [r7, #15]
			ns = *(dj->fn+NS);
  407c50:	687b      	ldr	r3, [r7, #4]
  407c52:	699b      	ldr	r3, [r3, #24]
  407c54:	7adb      	ldrb	r3, [r3, #11]
  407c56:	73bb      	strb	r3, [r7, #14]
			if (res != FR_OK) {				/* Failed to find the object */
  407c58:	7bfb      	ldrb	r3, [r7, #15]
  407c5a:	2b00      	cmp	r3, #0
  407c5c:	d00a      	beq.n	407c74 <follow_path+0x84>
				if (res != FR_NO_FILE) break;	/* Abort if any hard error occured */
  407c5e:	7bfb      	ldrb	r3, [r7, #15]
  407c60:	2b04      	cmp	r3, #4
  407c62:	d138      	bne.n	407cd6 <follow_path+0xe6>
				if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exit */
					dj->sclust = 0; dj->dir = 0;	/* It is the root dir */
					res = FR_OK;
					if (!(ns & NS_LAST)) continue;
				} else {							/* Could not find the object */
					if (!(ns & NS_LAST)) res = FR_NO_PATH;
  407c64:	7bbb      	ldrb	r3, [r7, #14]
  407c66:	f003 0304 	and.w	r3, r3, #4
  407c6a:	2b00      	cmp	r3, #0
  407c6c:	d135      	bne.n	407cda <follow_path+0xea>
  407c6e:	2305      	movs	r3, #5
  407c70:	73fb      	strb	r3, [r7, #15]
				}
				break;
  407c72:	e032      	b.n	407cda <follow_path+0xea>
			}
			if (ns & NS_LAST) break;			/* Last segment match. Function completed. */
  407c74:	7bbb      	ldrb	r3, [r7, #14]
  407c76:	f003 0304 	and.w	r3, r3, #4
  407c7a:	2b00      	cmp	r3, #0
  407c7c:	d12f      	bne.n	407cde <follow_path+0xee>
			dir = dj->dir;						/* There is next segment. Follow the sub directory */
  407c7e:	687b      	ldr	r3, [r7, #4]
  407c80:	695b      	ldr	r3, [r3, #20]
  407c82:	60bb      	str	r3, [r7, #8]
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* Cannot follow because it is a file */
  407c84:	68bb      	ldr	r3, [r7, #8]
  407c86:	330b      	adds	r3, #11
  407c88:	781b      	ldrb	r3, [r3, #0]
  407c8a:	f003 0310 	and.w	r3, r3, #16
  407c8e:	2b00      	cmp	r3, #0
  407c90:	d102      	bne.n	407c98 <follow_path+0xa8>
				res = FR_NO_PATH; break;
  407c92:	2305      	movs	r3, #5
  407c94:	73fb      	strb	r3, [r7, #15]
  407c96:	e023      	b.n	407ce0 <follow_path+0xf0>
			}
			dj->sclust = LD_CLUST(dir);
  407c98:	68bb      	ldr	r3, [r7, #8]
  407c9a:	3315      	adds	r3, #21
  407c9c:	781b      	ldrb	r3, [r3, #0]
  407c9e:	021b      	lsls	r3, r3, #8
  407ca0:	b21a      	sxth	r2, r3
  407ca2:	68bb      	ldr	r3, [r7, #8]
  407ca4:	3314      	adds	r3, #20
  407ca6:	781b      	ldrb	r3, [r3, #0]
  407ca8:	b21b      	sxth	r3, r3
  407caa:	4313      	orrs	r3, r2
  407cac:	b21b      	sxth	r3, r3
  407cae:	b29b      	uxth	r3, r3
  407cb0:	041b      	lsls	r3, r3, #16
  407cb2:	68ba      	ldr	r2, [r7, #8]
  407cb4:	321b      	adds	r2, #27
  407cb6:	7812      	ldrb	r2, [r2, #0]
  407cb8:	0212      	lsls	r2, r2, #8
  407cba:	b211      	sxth	r1, r2
  407cbc:	68ba      	ldr	r2, [r7, #8]
  407cbe:	321a      	adds	r2, #26
  407cc0:	7812      	ldrb	r2, [r2, #0]
  407cc2:	b212      	sxth	r2, r2
  407cc4:	430a      	orrs	r2, r1
  407cc6:	b212      	sxth	r2, r2
  407cc8:	b292      	uxth	r2, r2
  407cca:	431a      	orrs	r2, r3
  407ccc:	687b      	ldr	r3, [r7, #4]
  407cce:	609a      	str	r2, [r3, #8]
			res = create_name(dj, &path);	/* Get a segment */
  407cd0:	e7af      	b.n	407c32 <follow_path+0x42>
			if (res != FR_OK) break;
  407cd2:	bf00      	nop
  407cd4:	e004      	b.n	407ce0 <follow_path+0xf0>
				if (res != FR_NO_FILE) break;	/* Abort if any hard error occured */
  407cd6:	bf00      	nop
  407cd8:	e002      	b.n	407ce0 <follow_path+0xf0>
				break;
  407cda:	bf00      	nop
  407cdc:	e000      	b.n	407ce0 <follow_path+0xf0>
			if (ns & NS_LAST) break;			/* Last segment match. Function completed. */
  407cde:	bf00      	nop
		}
	}

	return res;
  407ce0:	7bfb      	ldrb	r3, [r7, #15]
}
  407ce2:	4618      	mov	r0, r3
  407ce4:	3710      	adds	r7, #16
  407ce6:	46bd      	mov	sp, r7
  407ce8:	bd80      	pop	{r7, pc}
  407cea:	bf00      	nop
  407cec:	00406ec1 	.word	0x00406ec1
  407cf0:	00407881 	.word	0x00407881
  407cf4:	00407481 	.word	0x00407481

00407cf8 <check_fs>:
static
BYTE check_fs (	/* 0:FAT-VBR, 1:Valid BR but not FAT, 2:Not a BR, 3:Disk error */
	FATFS *fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to check if it is an FAT boot record or not */
)
{
  407cf8:	b590      	push	{r4, r7, lr}
  407cfa:	b083      	sub	sp, #12
  407cfc:	af00      	add	r7, sp, #0
  407cfe:	6078      	str	r0, [r7, #4]
  407d00:	6039      	str	r1, [r7, #0]
	if (disk_read(fs->drv, fs->win, sect, 1) != RES_OK)	/* Load boot record */
  407d02:	687b      	ldr	r3, [r7, #4]
  407d04:	7858      	ldrb	r0, [r3, #1]
  407d06:	687b      	ldr	r3, [r7, #4]
  407d08:	f103 0130 	add.w	r1, r3, #48	; 0x30
  407d0c:	2301      	movs	r3, #1
  407d0e:	683a      	ldr	r2, [r7, #0]
  407d10:	4c2a      	ldr	r4, [pc, #168]	; (407dbc <check_fs+0xc4>)
  407d12:	47a0      	blx	r4
  407d14:	4603      	mov	r3, r0
  407d16:	2b00      	cmp	r3, #0
  407d18:	d001      	beq.n	407d1e <check_fs+0x26>
		return 3;
  407d1a:	2303      	movs	r3, #3
  407d1c:	e04a      	b.n	407db4 <check_fs+0xbc>
	if (LD_WORD(&fs->win[BS_55AA]) != 0xAA55)		/* Check record signature (always placed at offset 510 even if the sector size is >512) */
  407d1e:	687b      	ldr	r3, [r7, #4]
  407d20:	f203 232e 	addw	r3, r3, #558	; 0x22e
  407d24:	3301      	adds	r3, #1
  407d26:	781b      	ldrb	r3, [r3, #0]
  407d28:	021b      	lsls	r3, r3, #8
  407d2a:	b21a      	sxth	r2, r3
  407d2c:	687b      	ldr	r3, [r7, #4]
  407d2e:	f893 322e 	ldrb.w	r3, [r3, #558]	; 0x22e
  407d32:	b21b      	sxth	r3, r3
  407d34:	4313      	orrs	r3, r2
  407d36:	b21b      	sxth	r3, r3
  407d38:	4a21      	ldr	r2, [pc, #132]	; (407dc0 <check_fs+0xc8>)
  407d3a:	4293      	cmp	r3, r2
  407d3c:	d001      	beq.n	407d42 <check_fs+0x4a>
		return 2;
  407d3e:	2302      	movs	r3, #2
  407d40:	e038      	b.n	407db4 <check_fs+0xbc>

	if ((LD_DWORD(&fs->win[BS_FilSysType]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
  407d42:	687b      	ldr	r3, [r7, #4]
  407d44:	3366      	adds	r3, #102	; 0x66
  407d46:	3303      	adds	r3, #3
  407d48:	781b      	ldrb	r3, [r3, #0]
  407d4a:	061a      	lsls	r2, r3, #24
  407d4c:	687b      	ldr	r3, [r7, #4]
  407d4e:	3366      	adds	r3, #102	; 0x66
  407d50:	3302      	adds	r3, #2
  407d52:	781b      	ldrb	r3, [r3, #0]
  407d54:	041b      	lsls	r3, r3, #16
  407d56:	4313      	orrs	r3, r2
  407d58:	687a      	ldr	r2, [r7, #4]
  407d5a:	3266      	adds	r2, #102	; 0x66
  407d5c:	3201      	adds	r2, #1
  407d5e:	7812      	ldrb	r2, [r2, #0]
  407d60:	0212      	lsls	r2, r2, #8
  407d62:	4313      	orrs	r3, r2
  407d64:	687a      	ldr	r2, [r7, #4]
  407d66:	f892 2066 	ldrb.w	r2, [r2, #102]	; 0x66
  407d6a:	4313      	orrs	r3, r2
  407d6c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  407d70:	4a14      	ldr	r2, [pc, #80]	; (407dc4 <check_fs+0xcc>)
  407d72:	4293      	cmp	r3, r2
  407d74:	d101      	bne.n	407d7a <check_fs+0x82>
		return 0;
  407d76:	2300      	movs	r3, #0
  407d78:	e01c      	b.n	407db4 <check_fs+0xbc>
	if ((LD_DWORD(&fs->win[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)
  407d7a:	687b      	ldr	r3, [r7, #4]
  407d7c:	3382      	adds	r3, #130	; 0x82
  407d7e:	3303      	adds	r3, #3
  407d80:	781b      	ldrb	r3, [r3, #0]
  407d82:	061a      	lsls	r2, r3, #24
  407d84:	687b      	ldr	r3, [r7, #4]
  407d86:	3382      	adds	r3, #130	; 0x82
  407d88:	3302      	adds	r3, #2
  407d8a:	781b      	ldrb	r3, [r3, #0]
  407d8c:	041b      	lsls	r3, r3, #16
  407d8e:	4313      	orrs	r3, r2
  407d90:	687a      	ldr	r2, [r7, #4]
  407d92:	3282      	adds	r2, #130	; 0x82
  407d94:	3201      	adds	r2, #1
  407d96:	7812      	ldrb	r2, [r2, #0]
  407d98:	0212      	lsls	r2, r2, #8
  407d9a:	4313      	orrs	r3, r2
  407d9c:	687a      	ldr	r2, [r7, #4]
  407d9e:	f892 2082 	ldrb.w	r2, [r2, #130]	; 0x82
  407da2:	4313      	orrs	r3, r2
  407da4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  407da8:	4a06      	ldr	r2, [pc, #24]	; (407dc4 <check_fs+0xcc>)
  407daa:	4293      	cmp	r3, r2
  407dac:	d101      	bne.n	407db2 <check_fs+0xba>
		return 0;
  407dae:	2300      	movs	r3, #0
  407db0:	e000      	b.n	407db4 <check_fs+0xbc>

	return 1;
  407db2:	2301      	movs	r3, #1
}
  407db4:	4618      	mov	r0, r3
  407db6:	370c      	adds	r7, #12
  407db8:	46bd      	mov	sp, r7
  407dba:	bd90      	pop	{r4, r7, pc}
  407dbc:	004063c5 	.word	0x004063c5
  407dc0:	ffffaa55 	.word	0xffffaa55
  407dc4:	00544146 	.word	0x00544146

00407dc8 <chk_mounted>:
FRESULT chk_mounted (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR **path,	/* Pointer to pointer to the path name (drive number) */
	FATFS **rfs,		/* Pointer to pointer to the found file system object */
	BYTE chk_wp			/* !=0: Check media write protection for write access */
)
{
  407dc8:	b590      	push	{r4, r7, lr}
  407dca:	b093      	sub	sp, #76	; 0x4c
  407dcc:	af00      	add	r7, sp, #0
  407dce:	60f8      	str	r0, [r7, #12]
  407dd0:	60b9      	str	r1, [r7, #8]
  407dd2:	4613      	mov	r3, r2
  407dd4:	71fb      	strb	r3, [r7, #7]
	BYTE fmt, b, pi, *tbl;
	UINT vol;
	DSTATUS stat;
	DWORD bsect, fasize, tsect, sysect, nclst, szbfat;
	WORD nrsv;
	const TCHAR *p = *path;
  407dd6:	68fb      	ldr	r3, [r7, #12]
  407dd8:	681b      	ldr	r3, [r3, #0]
  407dda:	62fb      	str	r3, [r7, #44]	; 0x2c
	FATFS *fs;

	/* Get logical drive number from the path name */
	vol = p[0] - '0';					/* Is there a drive number? */
  407ddc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  407dde:	781b      	ldrb	r3, [r3, #0]
  407de0:	3b30      	subs	r3, #48	; 0x30
  407de2:	643b      	str	r3, [r7, #64]	; 0x40
	if (vol <= 9 && p[1] == ':') {		/* Found a drive number, get and strip it */
  407de4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
  407de6:	2b09      	cmp	r3, #9
  407de8:	d80b      	bhi.n	407e02 <chk_mounted+0x3a>
  407dea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  407dec:	3301      	adds	r3, #1
  407dee:	781b      	ldrb	r3, [r3, #0]
  407df0:	2b3a      	cmp	r3, #58	; 0x3a
  407df2:	d106      	bne.n	407e02 <chk_mounted+0x3a>
		p += 2; *path = p;				/* Return pointer to the path name */
  407df4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  407df6:	3302      	adds	r3, #2
  407df8:	62fb      	str	r3, [r7, #44]	; 0x2c
  407dfa:	68fb      	ldr	r3, [r7, #12]
  407dfc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
  407dfe:	601a      	str	r2, [r3, #0]
  407e00:	e001      	b.n	407e06 <chk_mounted+0x3e>
	} else {							/* No drive number is given */
#if _FS_RPATH
		vol = CurrVol;					/* Use current drive */
#else
		vol = 0;						/* Use drive 0 */
  407e02:	2300      	movs	r3, #0
  407e04:	643b      	str	r3, [r7, #64]	; 0x40
#endif
	}

	/* Check if the file system object is valid or not */
	if (vol >= _VOLUMES) 				/* Is the drive number valid? */
  407e06:	6c3b      	ldr	r3, [r7, #64]	; 0x40
  407e08:	2b00      	cmp	r3, #0
  407e0a:	d001      	beq.n	407e10 <chk_mounted+0x48>
		return FR_INVALID_DRIVE;
  407e0c:	230b      	movs	r3, #11
  407e0e:	e276      	b.n	4082fe <chk_mounted+0x536>
	*rfs = fs = FatFs[vol];				/* Return pointer to the corresponding file system object */
  407e10:	4aa8      	ldr	r2, [pc, #672]	; (4080b4 <chk_mounted+0x2ec>)
  407e12:	6c3b      	ldr	r3, [r7, #64]	; 0x40
  407e14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  407e18:	62bb      	str	r3, [r7, #40]	; 0x28
  407e1a:	68bb      	ldr	r3, [r7, #8]
  407e1c:	6aba      	ldr	r2, [r7, #40]	; 0x28
  407e1e:	601a      	str	r2, [r3, #0]
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
  407e20:	6abb      	ldr	r3, [r7, #40]	; 0x28
  407e22:	2b00      	cmp	r3, #0
  407e24:	d101      	bne.n	407e2a <chk_mounted+0x62>
  407e26:	230c      	movs	r3, #12
  407e28:	e269      	b.n	4082fe <chk_mounted+0x536>

	ENTER_FF(fs);						/* Lock file system */

	if (fs->fs_type) {					/* If the logical drive has been mounted */
  407e2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
  407e2c:	781b      	ldrb	r3, [r3, #0]
  407e2e:	2b00      	cmp	r3, #0
  407e30:	d01a      	beq.n	407e68 <chk_mounted+0xa0>
		stat = disk_status(fs->drv);
  407e32:	6abb      	ldr	r3, [r7, #40]	; 0x28
  407e34:	785b      	ldrb	r3, [r3, #1]
  407e36:	4618      	mov	r0, r3
  407e38:	4b9f      	ldr	r3, [pc, #636]	; (4080b8 <chk_mounted+0x2f0>)
  407e3a:	4798      	blx	r3
  407e3c:	4603      	mov	r3, r0
  407e3e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized (has not been changed), */
  407e42:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
  407e46:	f003 0301 	and.w	r3, r3, #1
  407e4a:	2b00      	cmp	r3, #0
  407e4c:	d10c      	bne.n	407e68 <chk_mounted+0xa0>
			if (!_FS_READONLY && chk_wp && (stat & STA_PROTECT))	/* Check write protection if needed */
  407e4e:	79fb      	ldrb	r3, [r7, #7]
  407e50:	2b00      	cmp	r3, #0
  407e52:	d007      	beq.n	407e64 <chk_mounted+0x9c>
  407e54:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
  407e58:	f003 0304 	and.w	r3, r3, #4
  407e5c:	2b00      	cmp	r3, #0
  407e5e:	d001      	beq.n	407e64 <chk_mounted+0x9c>
				return FR_WRITE_PROTECTED;
  407e60:	230a      	movs	r3, #10
  407e62:	e24c      	b.n	4082fe <chk_mounted+0x536>
			return FR_OK;				/* The file system object is valid */
  407e64:	2300      	movs	r3, #0
  407e66:	e24a      	b.n	4082fe <chk_mounted+0x536>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
  407e68:	6abb      	ldr	r3, [r7, #40]	; 0x28
  407e6a:	2200      	movs	r2, #0
  407e6c:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
  407e6e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
  407e70:	b2da      	uxtb	r2, r3
  407e72:	6abb      	ldr	r3, [r7, #40]	; 0x28
  407e74:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize low level disk I/O layer */
  407e76:	6abb      	ldr	r3, [r7, #40]	; 0x28
  407e78:	785b      	ldrb	r3, [r3, #1]
  407e7a:	4618      	mov	r0, r3
  407e7c:	4b8f      	ldr	r3, [pc, #572]	; (4080bc <chk_mounted+0x2f4>)
  407e7e:	4798      	blx	r3
  407e80:	4603      	mov	r3, r0
  407e82:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
  407e86:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
  407e8a:	f003 0301 	and.w	r3, r3, #1
  407e8e:	2b00      	cmp	r3, #0
  407e90:	d001      	beq.n	407e96 <chk_mounted+0xce>
		return FR_NOT_READY;			/* Failed to initialize due to no media or hard error */
  407e92:	2303      	movs	r3, #3
  407e94:	e233      	b.n	4082fe <chk_mounted+0x536>
	if (!_FS_READONLY && chk_wp && (stat & STA_PROTECT))	/* Check disk write protection if needed */
  407e96:	79fb      	ldrb	r3, [r7, #7]
  407e98:	2b00      	cmp	r3, #0
  407e9a:	d007      	beq.n	407eac <chk_mounted+0xe4>
  407e9c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
  407ea0:	f003 0304 	and.w	r3, r3, #4
  407ea4:	2b00      	cmp	r3, #0
  407ea6:	d001      	beq.n	407eac <chk_mounted+0xe4>
		return FR_WRITE_PROTECTED;
  407ea8:	230a      	movs	r3, #10
  407eaa:	e228      	b.n	4082fe <chk_mounted+0x536>
#if _MAX_SS != 512						/* Get disk sector size (variable sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &fs->ssize) != RES_OK)
		return FR_DISK_ERR;
#endif
	/* Search FAT partition on the drive. Supports only generic partitionings, FDISK and SFD. */
	fmt = check_fs(fs, bsect = 0);		/* Load sector 0 and check if it is an FAT-VBR (in SFD) */
  407eac:	2300      	movs	r3, #0
  407eae:	63fb      	str	r3, [r7, #60]	; 0x3c
  407eb0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
  407eb2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
  407eb4:	4b82      	ldr	r3, [pc, #520]	; (4080c0 <chk_mounted+0x2f8>)
  407eb6:	4798      	blx	r3
  407eb8:	4603      	mov	r3, r0
  407eba:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (LD2PT(vol) && !fmt) fmt = 1;	/* Force non-SFD if the volume is forced partition */
	if (fmt == 1) {						/* Not an FAT-VBR, the physical drive can be partitioned */
  407ebe:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
  407ec2:	2b01      	cmp	r3, #1
  407ec4:	d133      	bne.n	407f2e <chk_mounted+0x166>
		/* Check the partition listed in the partition table */
		pi = LD2PT(vol);
  407ec6:	2300      	movs	r3, #0
  407ec8:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
		if (pi) pi--;
  407ecc:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
  407ed0:	2b00      	cmp	r3, #0
  407ed2:	d004      	beq.n	407ede <chk_mounted+0x116>
  407ed4:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
  407ed8:	3b01      	subs	r3, #1
  407eda:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
		tbl = &fs->win[MBR_Table + pi * SZ_PTE];/* Partition table */
  407ede:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
  407ee2:	011b      	lsls	r3, r3, #4
  407ee4:	f503 73df 	add.w	r3, r3, #446	; 0x1be
  407ee8:	3330      	adds	r3, #48	; 0x30
  407eea:	6aba      	ldr	r2, [r7, #40]	; 0x28
  407eec:	4413      	add	r3, r2
  407eee:	623b      	str	r3, [r7, #32]
		if (tbl[4]) {						/* Is the partition existing? */
  407ef0:	6a3b      	ldr	r3, [r7, #32]
  407ef2:	3304      	adds	r3, #4
  407ef4:	781b      	ldrb	r3, [r3, #0]
  407ef6:	2b00      	cmp	r3, #0
  407ef8:	d019      	beq.n	407f2e <chk_mounted+0x166>
			bsect = LD_DWORD(&tbl[8]);		/* Partition offset in LBA */
  407efa:	6a3b      	ldr	r3, [r7, #32]
  407efc:	330b      	adds	r3, #11
  407efe:	781b      	ldrb	r3, [r3, #0]
  407f00:	061a      	lsls	r2, r3, #24
  407f02:	6a3b      	ldr	r3, [r7, #32]
  407f04:	330a      	adds	r3, #10
  407f06:	781b      	ldrb	r3, [r3, #0]
  407f08:	041b      	lsls	r3, r3, #16
  407f0a:	4313      	orrs	r3, r2
  407f0c:	6a3a      	ldr	r2, [r7, #32]
  407f0e:	3209      	adds	r2, #9
  407f10:	7812      	ldrb	r2, [r2, #0]
  407f12:	0212      	lsls	r2, r2, #8
  407f14:	4313      	orrs	r3, r2
  407f16:	6a3a      	ldr	r2, [r7, #32]
  407f18:	3208      	adds	r2, #8
  407f1a:	7812      	ldrb	r2, [r2, #0]
  407f1c:	4313      	orrs	r3, r2
  407f1e:	63fb      	str	r3, [r7, #60]	; 0x3c
			fmt = check_fs(fs, bsect);		/* Check the partition */
  407f20:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
  407f22:	6ab8      	ldr	r0, [r7, #40]	; 0x28
  407f24:	4b66      	ldr	r3, [pc, #408]	; (4080c0 <chk_mounted+0x2f8>)
  407f26:	4798      	blx	r3
  407f28:	4603      	mov	r3, r0
  407f2a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		}
	}
	if (fmt == 3) return FR_DISK_ERR;
  407f2e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
  407f32:	2b03      	cmp	r3, #3
  407f34:	d101      	bne.n	407f3a <chk_mounted+0x172>
  407f36:	2301      	movs	r3, #1
  407f38:	e1e1      	b.n	4082fe <chk_mounted+0x536>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
  407f3a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
  407f3e:	2b00      	cmp	r3, #0
  407f40:	d001      	beq.n	407f46 <chk_mounted+0x17e>
  407f42:	230d      	movs	r3, #13
  407f44:	e1db      	b.n	4082fe <chk_mounted+0x536>

	/* An FAT volume is found. Following code initializes the file system object */

	if (LD_WORD(fs->win+BPB_BytsPerSec) != SS(fs))		/* (BPB_BytsPerSec must be equal to the physical sector size) */
  407f46:	6abb      	ldr	r3, [r7, #40]	; 0x28
  407f48:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
  407f4c:	021b      	lsls	r3, r3, #8
  407f4e:	b21a      	sxth	r2, r3
  407f50:	6abb      	ldr	r3, [r7, #40]	; 0x28
  407f52:	f893 303b 	ldrb.w	r3, [r3, #59]	; 0x3b
  407f56:	b21b      	sxth	r3, r3
  407f58:	4313      	orrs	r3, r2
  407f5a:	b21b      	sxth	r3, r3
  407f5c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  407f60:	d001      	beq.n	407f66 <chk_mounted+0x19e>
		return FR_NO_FILESYSTEM;
  407f62:	230d      	movs	r3, #13
  407f64:	e1cb      	b.n	4082fe <chk_mounted+0x536>

	fasize = LD_WORD(fs->win+BPB_FATSz16);				/* Number of sectors per FAT */
  407f66:	6abb      	ldr	r3, [r7, #40]	; 0x28
  407f68:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
  407f6c:	021b      	lsls	r3, r3, #8
  407f6e:	b21a      	sxth	r2, r3
  407f70:	6abb      	ldr	r3, [r7, #40]	; 0x28
  407f72:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
  407f76:	b21b      	sxth	r3, r3
  407f78:	4313      	orrs	r3, r2
  407f7a:	b21b      	sxth	r3, r3
  407f7c:	b29b      	uxth	r3, r3
  407f7e:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fasize) fasize = LD_DWORD(fs->win+BPB_FATSz32);
  407f80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  407f82:	2b00      	cmp	r3, #0
  407f84:	d112      	bne.n	407fac <chk_mounted+0x1e4>
  407f86:	6abb      	ldr	r3, [r7, #40]	; 0x28
  407f88:	f893 3057 	ldrb.w	r3, [r3, #87]	; 0x57
  407f8c:	061a      	lsls	r2, r3, #24
  407f8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
  407f90:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
  407f94:	041b      	lsls	r3, r3, #16
  407f96:	4313      	orrs	r3, r2
  407f98:	6aba      	ldr	r2, [r7, #40]	; 0x28
  407f9a:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
  407f9e:	0212      	lsls	r2, r2, #8
  407fa0:	4313      	orrs	r3, r2
  407fa2:	6aba      	ldr	r2, [r7, #40]	; 0x28
  407fa4:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
  407fa8:	4313      	orrs	r3, r2
  407faa:	63bb      	str	r3, [r7, #56]	; 0x38
	fs->fsize = fasize;
  407fac:	6abb      	ldr	r3, [r7, #40]	; 0x28
  407fae:	6bba      	ldr	r2, [r7, #56]	; 0x38
  407fb0:	61da      	str	r2, [r3, #28]

	fs->n_fats = b = fs->win[BPB_NumFATs];				/* Number of FAT copies */
  407fb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
  407fb4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
  407fb8:	77fb      	strb	r3, [r7, #31]
  407fba:	6abb      	ldr	r3, [r7, #40]	; 0x28
  407fbc:	7ffa      	ldrb	r2, [r7, #31]
  407fbe:	70da      	strb	r2, [r3, #3]
	if (b != 1 && b != 2) return FR_NO_FILESYSTEM;		/* (Must be 1 or 2) */
  407fc0:	7ffb      	ldrb	r3, [r7, #31]
  407fc2:	2b01      	cmp	r3, #1
  407fc4:	d004      	beq.n	407fd0 <chk_mounted+0x208>
  407fc6:	7ffb      	ldrb	r3, [r7, #31]
  407fc8:	2b02      	cmp	r3, #2
  407fca:	d001      	beq.n	407fd0 <chk_mounted+0x208>
  407fcc:	230d      	movs	r3, #13
  407fce:	e196      	b.n	4082fe <chk_mounted+0x536>
	fasize *= b;										/* Number of sectors for FAT area */
  407fd0:	7ffa      	ldrb	r2, [r7, #31]
  407fd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  407fd4:	fb02 f303 	mul.w	r3, r2, r3
  407fd8:	63bb      	str	r3, [r7, #56]	; 0x38

	fs->csize = b = fs->win[BPB_SecPerClus];			/* Number of sectors per cluster */
  407fda:	6abb      	ldr	r3, [r7, #40]	; 0x28
  407fdc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
  407fe0:	77fb      	strb	r3, [r7, #31]
  407fe2:	6abb      	ldr	r3, [r7, #40]	; 0x28
  407fe4:	7ffa      	ldrb	r2, [r7, #31]
  407fe6:	709a      	strb	r2, [r3, #2]
	if (!b || (b & (b - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
  407fe8:	7ffb      	ldrb	r3, [r7, #31]
  407fea:	2b00      	cmp	r3, #0
  407fec:	d005      	beq.n	407ffa <chk_mounted+0x232>
  407fee:	7ffa      	ldrb	r2, [r7, #31]
  407ff0:	7ffb      	ldrb	r3, [r7, #31]
  407ff2:	3b01      	subs	r3, #1
  407ff4:	4013      	ands	r3, r2
  407ff6:	2b00      	cmp	r3, #0
  407ff8:	d001      	beq.n	407ffe <chk_mounted+0x236>
  407ffa:	230d      	movs	r3, #13
  407ffc:	e17f      	b.n	4082fe <chk_mounted+0x536>

	fs->n_rootdir = LD_WORD(fs->win+BPB_RootEntCnt);	/* Number of root directory entries */
  407ffe:	6abb      	ldr	r3, [r7, #40]	; 0x28
  408000:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
  408004:	021b      	lsls	r3, r3, #8
  408006:	b21a      	sxth	r2, r3
  408008:	6abb      	ldr	r3, [r7, #40]	; 0x28
  40800a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
  40800e:	b21b      	sxth	r3, r3
  408010:	4313      	orrs	r3, r2
  408012:	b21b      	sxth	r3, r3
  408014:	b29a      	uxth	r2, r3
  408016:	6abb      	ldr	r3, [r7, #40]	; 0x28
  408018:	811a      	strh	r2, [r3, #8]
	if (fs->n_rootdir % (SS(fs) / SZ_DIR)) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be sector aligned) */
  40801a:	6abb      	ldr	r3, [r7, #40]	; 0x28
  40801c:	891b      	ldrh	r3, [r3, #8]
  40801e:	f003 030f 	and.w	r3, r3, #15
  408022:	b29b      	uxth	r3, r3
  408024:	2b00      	cmp	r3, #0
  408026:	d001      	beq.n	40802c <chk_mounted+0x264>
  408028:	230d      	movs	r3, #13
  40802a:	e168      	b.n	4082fe <chk_mounted+0x536>

	tsect = LD_WORD(fs->win+BPB_TotSec16);				/* Number of sectors on the volume */
  40802c:	6abb      	ldr	r3, [r7, #40]	; 0x28
  40802e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
  408032:	021b      	lsls	r3, r3, #8
  408034:	b21a      	sxth	r2, r3
  408036:	6abb      	ldr	r3, [r7, #40]	; 0x28
  408038:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
  40803c:	b21b      	sxth	r3, r3
  40803e:	4313      	orrs	r3, r2
  408040:	b21b      	sxth	r3, r3
  408042:	b29b      	uxth	r3, r3
  408044:	637b      	str	r3, [r7, #52]	; 0x34
	if (!tsect) tsect = LD_DWORD(fs->win+BPB_TotSec32);
  408046:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  408048:	2b00      	cmp	r3, #0
  40804a:	d112      	bne.n	408072 <chk_mounted+0x2aa>
  40804c:	6abb      	ldr	r3, [r7, #40]	; 0x28
  40804e:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
  408052:	061a      	lsls	r2, r3, #24
  408054:	6abb      	ldr	r3, [r7, #40]	; 0x28
  408056:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
  40805a:	041b      	lsls	r3, r3, #16
  40805c:	4313      	orrs	r3, r2
  40805e:	6aba      	ldr	r2, [r7, #40]	; 0x28
  408060:	f892 2051 	ldrb.w	r2, [r2, #81]	; 0x51
  408064:	0212      	lsls	r2, r2, #8
  408066:	4313      	orrs	r3, r2
  408068:	6aba      	ldr	r2, [r7, #40]	; 0x28
  40806a:	f892 2050 	ldrb.w	r2, [r2, #80]	; 0x50
  40806e:	4313      	orrs	r3, r2
  408070:	637b      	str	r3, [r7, #52]	; 0x34

	nrsv = LD_WORD(fs->win+BPB_RsvdSecCnt);				/* Number of reserved sectors */
  408072:	6abb      	ldr	r3, [r7, #40]	; 0x28
  408074:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
  408078:	021b      	lsls	r3, r3, #8
  40807a:	b21a      	sxth	r2, r3
  40807c:	6abb      	ldr	r3, [r7, #40]	; 0x28
  40807e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
  408082:	b21b      	sxth	r3, r3
  408084:	4313      	orrs	r3, r2
  408086:	b21b      	sxth	r3, r3
  408088:	83bb      	strh	r3, [r7, #28]
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (BPB_RsvdSecCnt must not be 0) */
  40808a:	8bbb      	ldrh	r3, [r7, #28]
  40808c:	2b00      	cmp	r3, #0
  40808e:	d101      	bne.n	408094 <chk_mounted+0x2cc>
  408090:	230d      	movs	r3, #13
  408092:	e134      	b.n	4082fe <chk_mounted+0x536>

	/* Determine the FAT sub type */
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIR);	/* RSV+FAT+DIR */
  408094:	8bba      	ldrh	r2, [r7, #28]
  408096:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  408098:	4413      	add	r3, r2
  40809a:	6aba      	ldr	r2, [r7, #40]	; 0x28
  40809c:	8912      	ldrh	r2, [r2, #8]
  40809e:	0912      	lsrs	r2, r2, #4
  4080a0:	b292      	uxth	r2, r2
  4080a2:	4413      	add	r3, r2
  4080a4:	61bb      	str	r3, [r7, #24]
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
  4080a6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
  4080a8:	69bb      	ldr	r3, [r7, #24]
  4080aa:	429a      	cmp	r2, r3
  4080ac:	d20a      	bcs.n	4080c4 <chk_mounted+0x2fc>
  4080ae:	230d      	movs	r3, #13
  4080b0:	e125      	b.n	4082fe <chk_mounted+0x536>
  4080b2:	bf00      	nop
  4080b4:	2000ae38 	.word	0x2000ae38
  4080b8:	00406391 	.word	0x00406391
  4080bc:	00406325 	.word	0x00406325
  4080c0:	00407cf9 	.word	0x00407cf9
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
  4080c4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
  4080c6:	69bb      	ldr	r3, [r7, #24]
  4080c8:	1ad3      	subs	r3, r2, r3
  4080ca:	6aba      	ldr	r2, [r7, #40]	; 0x28
  4080cc:	7892      	ldrb	r2, [r2, #2]
  4080ce:	fbb3 f3f2 	udiv	r3, r3, r2
  4080d2:	617b      	str	r3, [r7, #20]
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
  4080d4:	697b      	ldr	r3, [r7, #20]
  4080d6:	2b00      	cmp	r3, #0
  4080d8:	d101      	bne.n	4080de <chk_mounted+0x316>
  4080da:	230d      	movs	r3, #13
  4080dc:	e10f      	b.n	4082fe <chk_mounted+0x536>
	fmt = FS_FAT12;
  4080de:	2301      	movs	r3, #1
  4080e0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
  4080e4:	697b      	ldr	r3, [r7, #20]
  4080e6:	f640 72f5 	movw	r2, #4085	; 0xff5
  4080ea:	4293      	cmp	r3, r2
  4080ec:	d902      	bls.n	4080f4 <chk_mounted+0x32c>
  4080ee:	2302      	movs	r3, #2
  4080f0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
  4080f4:	697b      	ldr	r3, [r7, #20]
  4080f6:	f64f 72f5 	movw	r2, #65525	; 0xfff5
  4080fa:	4293      	cmp	r3, r2
  4080fc:	d902      	bls.n	408104 <chk_mounted+0x33c>
  4080fe:	2303      	movs	r3, #3
  408100:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

	/* Boundaries and Limits */
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
  408104:	697b      	ldr	r3, [r7, #20]
  408106:	1c9a      	adds	r2, r3, #2
  408108:	6abb      	ldr	r3, [r7, #40]	; 0x28
  40810a:	619a      	str	r2, [r3, #24]
	fs->database = bsect + sysect;						/* Data start sector */
  40810c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
  40810e:	69bb      	ldr	r3, [r7, #24]
  408110:	441a      	add	r2, r3
  408112:	6abb      	ldr	r3, [r7, #40]	; 0x28
  408114:	629a      	str	r2, [r3, #40]	; 0x28
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
  408116:	8bba      	ldrh	r2, [r7, #28]
  408118:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  40811a:	441a      	add	r2, r3
  40811c:	6abb      	ldr	r3, [r7, #40]	; 0x28
  40811e:	621a      	str	r2, [r3, #32]
	if (fmt == FS_FAT32) {
  408120:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
  408124:	2b03      	cmp	r3, #3
  408126:	d11e      	bne.n	408166 <chk_mounted+0x39e>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
  408128:	6abb      	ldr	r3, [r7, #40]	; 0x28
  40812a:	891b      	ldrh	r3, [r3, #8]
  40812c:	2b00      	cmp	r3, #0
  40812e:	d001      	beq.n	408134 <chk_mounted+0x36c>
  408130:	230d      	movs	r3, #13
  408132:	e0e4      	b.n	4082fe <chk_mounted+0x536>
		fs->dirbase = LD_DWORD(fs->win+BPB_RootClus);	/* Root directory start cluster */
  408134:	6abb      	ldr	r3, [r7, #40]	; 0x28
  408136:	f893 305f 	ldrb.w	r3, [r3, #95]	; 0x5f
  40813a:	061a      	lsls	r2, r3, #24
  40813c:	6abb      	ldr	r3, [r7, #40]	; 0x28
  40813e:	f893 305e 	ldrb.w	r3, [r3, #94]	; 0x5e
  408142:	041b      	lsls	r3, r3, #16
  408144:	4313      	orrs	r3, r2
  408146:	6aba      	ldr	r2, [r7, #40]	; 0x28
  408148:	f892 205d 	ldrb.w	r2, [r2, #93]	; 0x5d
  40814c:	0212      	lsls	r2, r2, #8
  40814e:	4313      	orrs	r3, r2
  408150:	6aba      	ldr	r2, [r7, #40]	; 0x28
  408152:	f892 205c 	ldrb.w	r2, [r2, #92]	; 0x5c
  408156:	431a      	orrs	r2, r3
  408158:	6abb      	ldr	r3, [r7, #40]	; 0x28
  40815a:	625a      	str	r2, [r3, #36]	; 0x24
		szbfat = fs->n_fatent * 4;						/* (Required FAT size) */
  40815c:	6abb      	ldr	r3, [r7, #40]	; 0x28
  40815e:	699b      	ldr	r3, [r3, #24]
  408160:	009b      	lsls	r3, r3, #2
  408162:	633b      	str	r3, [r7, #48]	; 0x30
  408164:	e01f      	b.n	4081a6 <chk_mounted+0x3de>
	} else {
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
  408166:	6abb      	ldr	r3, [r7, #40]	; 0x28
  408168:	891b      	ldrh	r3, [r3, #8]
  40816a:	2b00      	cmp	r3, #0
  40816c:	d101      	bne.n	408172 <chk_mounted+0x3aa>
  40816e:	230d      	movs	r3, #13
  408170:	e0c5      	b.n	4082fe <chk_mounted+0x536>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
  408172:	6abb      	ldr	r3, [r7, #40]	; 0x28
  408174:	6a1a      	ldr	r2, [r3, #32]
  408176:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  408178:	441a      	add	r2, r3
  40817a:	6abb      	ldr	r3, [r7, #40]	; 0x28
  40817c:	625a      	str	r2, [r3, #36]	; 0x24
		szbfat = (fmt == FS_FAT16) ?					/* (Required FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
  40817e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
  408182:	2b02      	cmp	r3, #2
  408184:	d103      	bne.n	40818e <chk_mounted+0x3c6>
  408186:	6abb      	ldr	r3, [r7, #40]	; 0x28
  408188:	699b      	ldr	r3, [r3, #24]
  40818a:	005b      	lsls	r3, r3, #1
  40818c:	e00a      	b.n	4081a4 <chk_mounted+0x3dc>
  40818e:	6abb      	ldr	r3, [r7, #40]	; 0x28
  408190:	699a      	ldr	r2, [r3, #24]
  408192:	4613      	mov	r3, r2
  408194:	005b      	lsls	r3, r3, #1
  408196:	4413      	add	r3, r2
  408198:	085a      	lsrs	r2, r3, #1
  40819a:	6abb      	ldr	r3, [r7, #40]	; 0x28
  40819c:	699b      	ldr	r3, [r3, #24]
  40819e:	f003 0301 	and.w	r3, r3, #1
  4081a2:	4413      	add	r3, r2
		szbfat = (fmt == FS_FAT16) ?					/* (Required FAT size) */
  4081a4:	633b      	str	r3, [r7, #48]	; 0x30
	}
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than required) */
  4081a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4081a8:	69da      	ldr	r2, [r3, #28]
  4081aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  4081ac:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
  4081b0:	0a5b      	lsrs	r3, r3, #9
  4081b2:	429a      	cmp	r2, r3
  4081b4:	d201      	bcs.n	4081ba <chk_mounted+0x3f2>
		return FR_NO_FILESYSTEM;
  4081b6:	230d      	movs	r3, #13
  4081b8:	e0a1      	b.n	4082fe <chk_mounted+0x536>

#if !_FS_READONLY
	/* Initialize cluster allocation information */
	fs->free_clust = 0xFFFFFFFF;
  4081ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4081bc:	f04f 32ff 	mov.w	r2, #4294967295
  4081c0:	611a      	str	r2, [r3, #16]
	fs->last_clust = 0;
  4081c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4081c4:	2200      	movs	r2, #0
  4081c6:	60da      	str	r2, [r3, #12]

	/* Get fsinfo if available */
	if (fmt == FS_FAT32) {
  4081c8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
  4081cc:	2b03      	cmp	r3, #3
  4081ce:	f040 8081 	bne.w	4082d4 <chk_mounted+0x50c>
	 	fs->fsi_flag = 0;
  4081d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4081d4:	2200      	movs	r2, #0
  4081d6:	715a      	strb	r2, [r3, #5]
		fs->fsi_sector = bsect + LD_WORD(fs->win+BPB_FSInfo);
  4081d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4081da:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
  4081de:	021b      	lsls	r3, r3, #8
  4081e0:	b21a      	sxth	r2, r3
  4081e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4081e4:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
  4081e8:	b21b      	sxth	r3, r3
  4081ea:	4313      	orrs	r3, r2
  4081ec:	b21b      	sxth	r3, r3
  4081ee:	b29b      	uxth	r3, r3
  4081f0:	461a      	mov	r2, r3
  4081f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  4081f4:	441a      	add	r2, r3
  4081f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4081f8:	615a      	str	r2, [r3, #20]
		if (disk_read(fs->drv, fs->win, fs->fsi_sector, 1) == RES_OK &&
  4081fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4081fc:	7858      	ldrb	r0, [r3, #1]
  4081fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
  408200:	f103 0130 	add.w	r1, r3, #48	; 0x30
  408204:	6abb      	ldr	r3, [r7, #40]	; 0x28
  408206:	695a      	ldr	r2, [r3, #20]
  408208:	2301      	movs	r3, #1
  40820a:	4c3f      	ldr	r4, [pc, #252]	; (408308 <chk_mounted+0x540>)
  40820c:	47a0      	blx	r4
  40820e:	4603      	mov	r3, r0
  408210:	2b00      	cmp	r3, #0
  408212:	d15f      	bne.n	4082d4 <chk_mounted+0x50c>
			LD_WORD(fs->win+BS_55AA) == 0xAA55 &&
  408214:	6abb      	ldr	r3, [r7, #40]	; 0x28
  408216:	f893 322f 	ldrb.w	r3, [r3, #559]	; 0x22f
  40821a:	021b      	lsls	r3, r3, #8
  40821c:	b21a      	sxth	r2, r3
  40821e:	6abb      	ldr	r3, [r7, #40]	; 0x28
  408220:	f893 322e 	ldrb.w	r3, [r3, #558]	; 0x22e
  408224:	b21b      	sxth	r3, r3
  408226:	4313      	orrs	r3, r2
  408228:	b21b      	sxth	r3, r3
		if (disk_read(fs->drv, fs->win, fs->fsi_sector, 1) == RES_OK &&
  40822a:	4a38      	ldr	r2, [pc, #224]	; (40830c <chk_mounted+0x544>)
  40822c:	4293      	cmp	r3, r2
  40822e:	d151      	bne.n	4082d4 <chk_mounted+0x50c>
			LD_DWORD(fs->win+FSI_LeadSig) == 0x41615252 &&
  408230:	6abb      	ldr	r3, [r7, #40]	; 0x28
  408232:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
  408236:	061a      	lsls	r2, r3, #24
  408238:	6abb      	ldr	r3, [r7, #40]	; 0x28
  40823a:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
  40823e:	041b      	lsls	r3, r3, #16
  408240:	4313      	orrs	r3, r2
  408242:	6aba      	ldr	r2, [r7, #40]	; 0x28
  408244:	f892 2031 	ldrb.w	r2, [r2, #49]	; 0x31
  408248:	0212      	lsls	r2, r2, #8
  40824a:	4313      	orrs	r3, r2
  40824c:	6aba      	ldr	r2, [r7, #40]	; 0x28
  40824e:	f892 2030 	ldrb.w	r2, [r2, #48]	; 0x30
  408252:	4313      	orrs	r3, r2
			LD_WORD(fs->win+BS_55AA) == 0xAA55 &&
  408254:	4a2e      	ldr	r2, [pc, #184]	; (408310 <chk_mounted+0x548>)
  408256:	4293      	cmp	r3, r2
  408258:	d13c      	bne.n	4082d4 <chk_mounted+0x50c>
			LD_DWORD(fs->win+FSI_StrucSig) == 0x61417272) {
  40825a:	6abb      	ldr	r3, [r7, #40]	; 0x28
  40825c:	f893 3217 	ldrb.w	r3, [r3, #535]	; 0x217
  408260:	061a      	lsls	r2, r3, #24
  408262:	6abb      	ldr	r3, [r7, #40]	; 0x28
  408264:	f893 3216 	ldrb.w	r3, [r3, #534]	; 0x216
  408268:	041b      	lsls	r3, r3, #16
  40826a:	4313      	orrs	r3, r2
  40826c:	6aba      	ldr	r2, [r7, #40]	; 0x28
  40826e:	f892 2215 	ldrb.w	r2, [r2, #533]	; 0x215
  408272:	0212      	lsls	r2, r2, #8
  408274:	4313      	orrs	r3, r2
  408276:	6aba      	ldr	r2, [r7, #40]	; 0x28
  408278:	f892 2214 	ldrb.w	r2, [r2, #532]	; 0x214
  40827c:	4313      	orrs	r3, r2
			LD_DWORD(fs->win+FSI_LeadSig) == 0x41615252 &&
  40827e:	4a25      	ldr	r2, [pc, #148]	; (408314 <chk_mounted+0x54c>)
  408280:	4293      	cmp	r3, r2
  408282:	d127      	bne.n	4082d4 <chk_mounted+0x50c>
				fs->last_clust = LD_DWORD(fs->win+FSI_Nxt_Free);
  408284:	6abb      	ldr	r3, [r7, #40]	; 0x28
  408286:	f893 321f 	ldrb.w	r3, [r3, #543]	; 0x21f
  40828a:	061a      	lsls	r2, r3, #24
  40828c:	6abb      	ldr	r3, [r7, #40]	; 0x28
  40828e:	f893 321e 	ldrb.w	r3, [r3, #542]	; 0x21e
  408292:	041b      	lsls	r3, r3, #16
  408294:	4313      	orrs	r3, r2
  408296:	6aba      	ldr	r2, [r7, #40]	; 0x28
  408298:	f892 221d 	ldrb.w	r2, [r2, #541]	; 0x21d
  40829c:	0212      	lsls	r2, r2, #8
  40829e:	4313      	orrs	r3, r2
  4082a0:	6aba      	ldr	r2, [r7, #40]	; 0x28
  4082a2:	f892 221c 	ldrb.w	r2, [r2, #540]	; 0x21c
  4082a6:	431a      	orrs	r2, r3
  4082a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4082aa:	60da      	str	r2, [r3, #12]
				fs->free_clust = LD_DWORD(fs->win+FSI_Free_Count);
  4082ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4082ae:	f893 321b 	ldrb.w	r3, [r3, #539]	; 0x21b
  4082b2:	061a      	lsls	r2, r3, #24
  4082b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4082b6:	f893 321a 	ldrb.w	r3, [r3, #538]	; 0x21a
  4082ba:	041b      	lsls	r3, r3, #16
  4082bc:	4313      	orrs	r3, r2
  4082be:	6aba      	ldr	r2, [r7, #40]	; 0x28
  4082c0:	f892 2219 	ldrb.w	r2, [r2, #537]	; 0x219
  4082c4:	0212      	lsls	r2, r2, #8
  4082c6:	4313      	orrs	r3, r2
  4082c8:	6aba      	ldr	r2, [r7, #40]	; 0x28
  4082ca:	f892 2218 	ldrb.w	r2, [r2, #536]	; 0x218
  4082ce:	431a      	orrs	r2, r3
  4082d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4082d2:	611a      	str	r2, [r3, #16]
		}
	}
#endif
	fs->fs_type = fmt;		/* FAT sub-type */
  4082d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4082d6:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
  4082da:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
  4082dc:	4b0e      	ldr	r3, [pc, #56]	; (408318 <chk_mounted+0x550>)
  4082de:	881b      	ldrh	r3, [r3, #0]
  4082e0:	3301      	adds	r3, #1
  4082e2:	b29a      	uxth	r2, r3
  4082e4:	4b0c      	ldr	r3, [pc, #48]	; (408318 <chk_mounted+0x550>)
  4082e6:	801a      	strh	r2, [r3, #0]
  4082e8:	4b0b      	ldr	r3, [pc, #44]	; (408318 <chk_mounted+0x550>)
  4082ea:	881a      	ldrh	r2, [r3, #0]
  4082ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4082ee:	80da      	strh	r2, [r3, #6]
	fs->winsect = 0;		/* Invalidate sector cache */
  4082f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4082f2:	2200      	movs	r2, #0
  4082f4:	62da      	str	r2, [r3, #44]	; 0x2c
	fs->wflag = 0;
  4082f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4082f8:	2200      	movs	r2, #0
  4082fa:	711a      	strb	r2, [r3, #4]
#endif
#if _FS_SHARE				/* Clear file lock semaphores */
	clear_lock(fs);
#endif

	return FR_OK;
  4082fc:	2300      	movs	r3, #0
}
  4082fe:	4618      	mov	r0, r3
  408300:	374c      	adds	r7, #76	; 0x4c
  408302:	46bd      	mov	sp, r7
  408304:	bd90      	pop	{r4, r7, pc}
  408306:	bf00      	nop
  408308:	004063c5 	.word	0x004063c5
  40830c:	ffffaa55 	.word	0xffffaa55
  408310:	41615252 	.word	0x41615252
  408314:	61417272 	.word	0x61417272
  408318:	2000ae3c 	.word	0x2000ae3c

0040831c <validate>:
static
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	FATFS *fs,		/* Pointer to the file system object */
	WORD id			/* Member id of the target object to be checked */
)
{
  40831c:	b580      	push	{r7, lr}
  40831e:	b082      	sub	sp, #8
  408320:	af00      	add	r7, sp, #0
  408322:	6078      	str	r0, [r7, #4]
  408324:	460b      	mov	r3, r1
  408326:	807b      	strh	r3, [r7, #2]
	if (!fs || !fs->fs_type || fs->id != id)
  408328:	687b      	ldr	r3, [r7, #4]
  40832a:	2b00      	cmp	r3, #0
  40832c:	d008      	beq.n	408340 <validate+0x24>
  40832e:	687b      	ldr	r3, [r7, #4]
  408330:	781b      	ldrb	r3, [r3, #0]
  408332:	2b00      	cmp	r3, #0
  408334:	d004      	beq.n	408340 <validate+0x24>
  408336:	687b      	ldr	r3, [r7, #4]
  408338:	88db      	ldrh	r3, [r3, #6]
  40833a:	887a      	ldrh	r2, [r7, #2]
  40833c:	429a      	cmp	r2, r3
  40833e:	d001      	beq.n	408344 <validate+0x28>
		return FR_INVALID_OBJECT;
  408340:	2309      	movs	r3, #9
  408342:	e00c      	b.n	40835e <validate+0x42>

	ENTER_FF(fs);		/* Lock file system */

	if (disk_status(fs->drv) & STA_NOINIT)
  408344:	687b      	ldr	r3, [r7, #4]
  408346:	785b      	ldrb	r3, [r3, #1]
  408348:	4618      	mov	r0, r3
  40834a:	4b07      	ldr	r3, [pc, #28]	; (408368 <validate+0x4c>)
  40834c:	4798      	blx	r3
  40834e:	4603      	mov	r3, r0
  408350:	f003 0301 	and.w	r3, r3, #1
  408354:	2b00      	cmp	r3, #0
  408356:	d001      	beq.n	40835c <validate+0x40>
		return FR_NOT_READY;
  408358:	2303      	movs	r3, #3
  40835a:	e000      	b.n	40835e <validate+0x42>

	return FR_OK;
  40835c:	2300      	movs	r3, #0
}
  40835e:	4618      	mov	r0, r3
  408360:	3708      	adds	r7, #8
  408362:	46bd      	mov	sp, r7
  408364:	bd80      	pop	{r7, pc}
  408366:	bf00      	nop
  408368:	00406391 	.word	0x00406391

0040836c <f_mount>:

FRESULT f_mount (
	BYTE vol,		/* Logical drive number to be mounted/unmounted */
	FATFS *fs		/* Pointer to new file system object (NULL for unmount)*/
)
{
  40836c:	b480      	push	{r7}
  40836e:	b085      	sub	sp, #20
  408370:	af00      	add	r7, sp, #0
  408372:	4603      	mov	r3, r0
  408374:	6039      	str	r1, [r7, #0]
  408376:	71fb      	strb	r3, [r7, #7]
	FATFS *rfs;


	if (vol >= _VOLUMES)		/* Check if the drive number is valid */
  408378:	79fb      	ldrb	r3, [r7, #7]
  40837a:	2b00      	cmp	r3, #0
  40837c:	d001      	beq.n	408382 <f_mount+0x16>
		return FR_INVALID_DRIVE;
  40837e:	230b      	movs	r3, #11
  408380:	e016      	b.n	4083b0 <f_mount+0x44>
	rfs = FatFs[vol];			/* Get current fs object */
  408382:	79fb      	ldrb	r3, [r7, #7]
  408384:	4a0d      	ldr	r2, [pc, #52]	; (4083bc <f_mount+0x50>)
  408386:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  40838a:	60fb      	str	r3, [r7, #12]

	if (rfs) {
  40838c:	68fb      	ldr	r3, [r7, #12]
  40838e:	2b00      	cmp	r3, #0
  408390:	d002      	beq.n	408398 <f_mount+0x2c>
		clear_lock(rfs);
#endif
#if _FS_REENTRANT				/* Discard sync object of the current volume */
		if (!ff_del_syncobj(rfs->sobj)) return FR_INT_ERR;
#endif
		rfs->fs_type = 0;		/* Clear old fs object */
  408392:	68fb      	ldr	r3, [r7, #12]
  408394:	2200      	movs	r2, #0
  408396:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
  408398:	683b      	ldr	r3, [r7, #0]
  40839a:	2b00      	cmp	r3, #0
  40839c:	d002      	beq.n	4083a4 <f_mount+0x38>
		fs->fs_type = 0;		/* Clear new fs object */
  40839e:	683b      	ldr	r3, [r7, #0]
  4083a0:	2200      	movs	r2, #0
  4083a2:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT				/* Create sync object for the new volume */
		if (!ff_cre_syncobj(vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;			/* Register new fs object */
  4083a4:	79fb      	ldrb	r3, [r7, #7]
  4083a6:	4905      	ldr	r1, [pc, #20]	; (4083bc <f_mount+0x50>)
  4083a8:	683a      	ldr	r2, [r7, #0]
  4083aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	return FR_OK;
  4083ae:	2300      	movs	r3, #0
}
  4083b0:	4618      	mov	r0, r3
  4083b2:	3714      	adds	r7, #20
  4083b4:	46bd      	mov	sp, r7
  4083b6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4083ba:	4770      	bx	lr
  4083bc:	2000ae38 	.word	0x2000ae38

004083c0 <f_open>:
FRESULT f_open (
	FIL *fp,			/* Pointer to the blank file object */
	const TCHAR *path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
  4083c0:	b580      	push	{r7, lr}
  4083c2:	f5ad 7d14 	sub.w	sp, sp, #592	; 0x250
  4083c6:	af00      	add	r7, sp, #0
  4083c8:	f107 030c 	add.w	r3, r7, #12
  4083cc:	6018      	str	r0, [r3, #0]
  4083ce:	f107 0308 	add.w	r3, r7, #8
  4083d2:	6019      	str	r1, [r3, #0]
  4083d4:	1dfb      	adds	r3, r7, #7
  4083d6:	701a      	strb	r2, [r3, #0]
	DIR dj;
	BYTE *dir;
	DEF_NAMEBUF;


	fp->fs = 0;			/* Clear file object */
  4083d8:	f107 030c 	add.w	r3, r7, #12
  4083dc:	681b      	ldr	r3, [r3, #0]
  4083de:	2200      	movs	r2, #0
  4083e0:	601a      	str	r2, [r3, #0]

#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
  4083e2:	1dfb      	adds	r3, r7, #7
  4083e4:	1dfa      	adds	r2, r7, #7
  4083e6:	7812      	ldrb	r2, [r2, #0]
  4083e8:	f002 021f 	and.w	r2, r2, #31
  4083ec:	701a      	strb	r2, [r3, #0]
	res = chk_mounted(&path, &dj.fs, (BYTE)(mode & ~FA_READ));
  4083ee:	1dfb      	adds	r3, r7, #7
  4083f0:	781b      	ldrb	r3, [r3, #0]
  4083f2:	f023 0301 	bic.w	r3, r3, #1
  4083f6:	b2da      	uxtb	r2, r3
  4083f8:	f507 7107 	add.w	r1, r7, #540	; 0x21c
  4083fc:	f107 0308 	add.w	r3, r7, #8
  408400:	4618      	mov	r0, r3
  408402:	4b8e      	ldr	r3, [pc, #568]	; (40863c <f_open+0x27c>)
  408404:	4798      	blx	r3
  408406:	4603      	mov	r3, r0
  408408:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
#else
	mode &= FA_READ;
	res = chk_mounted(&path, &dj.fs, 0);
#endif
	INIT_BUF(dj);
  40840c:	f507 7304 	add.w	r3, r7, #528	; 0x210
  408410:	f8c7 3234 	str.w	r3, [r7, #564]	; 0x234
  408414:	f107 0310 	add.w	r3, r7, #16
  408418:	f8c7 3238 	str.w	r3, [r7, #568]	; 0x238
	if (res == FR_OK)
  40841c:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
  408420:	2b00      	cmp	r3, #0
  408422:	d10b      	bne.n	40843c <f_open+0x7c>
		res = follow_path(&dj, path);	/* Follow the file path */
  408424:	f107 0308 	add.w	r3, r7, #8
  408428:	681a      	ldr	r2, [r3, #0]
  40842a:	f507 7307 	add.w	r3, r7, #540	; 0x21c
  40842e:	4611      	mov	r1, r2
  408430:	4618      	mov	r0, r3
  408432:	4b83      	ldr	r3, [pc, #524]	; (408640 <f_open+0x280>)
  408434:	4798      	blx	r3
  408436:	4603      	mov	r3, r0
  408438:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
	dir = dj.dir;
  40843c:	f8d7 3230 	ldr.w	r3, [r7, #560]	; 0x230
  408440:	f8c7 3248 	str.w	r3, [r7, #584]	; 0x248

#if !_FS_READONLY	/* R/W configuration */
	if (res == FR_OK) {
  408444:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
  408448:	2b00      	cmp	r3, #0
  40844a:	d106      	bne.n	40845a <f_open+0x9a>
		if (!dir)	/* Current dir itself */
  40844c:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
  408450:	2b00      	cmp	r3, #0
  408452:	d102      	bne.n	40845a <f_open+0x9a>
			res = FR_INVALID_NAME;
  408454:	2306      	movs	r3, #6
  408456:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
		else
			res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
#endif
	}
	/* Create or Open a file */
	if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
  40845a:	1dfb      	adds	r3, r7, #7
  40845c:	781b      	ldrb	r3, [r3, #0]
  40845e:	f003 031c 	and.w	r3, r3, #28
  408462:	2b00      	cmp	r3, #0
  408464:	f000 80da 	beq.w	40861c <f_open+0x25c>
		DWORD dw, cl;

		if (res != FR_OK) {					/* No file, create new */
  408468:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
  40846c:	2b00      	cmp	r3, #0
  40846e:	d016      	beq.n	40849e <f_open+0xde>
			if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
  408470:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
  408474:	2b04      	cmp	r3, #4
  408476:	d107      	bne.n	408488 <f_open+0xc8>
#if _FS_SHARE
				res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
#else
				res = dir_register(&dj);
  408478:	f507 7307 	add.w	r3, r7, #540	; 0x21c
  40847c:	4618      	mov	r0, r3
  40847e:	4b71      	ldr	r3, [pc, #452]	; (408644 <f_open+0x284>)
  408480:	4798      	blx	r3
  408482:	4603      	mov	r3, r0
  408484:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
#endif
			mode |= FA_CREATE_ALWAYS;		/* File is created */
  408488:	1dfb      	adds	r3, r7, #7
  40848a:	1dfa      	adds	r2, r7, #7
  40848c:	7812      	ldrb	r2, [r2, #0]
  40848e:	f042 0208 	orr.w	r2, r2, #8
  408492:	701a      	strb	r2, [r3, #0]
			dir = dj.dir;					/* New entry */
  408494:	f8d7 3230 	ldr.w	r3, [r7, #560]	; 0x230
  408498:	f8c7 3248 	str.w	r3, [r7, #584]	; 0x248
  40849c:	e014      	b.n	4084c8 <f_open+0x108>
		}
		else {								/* Any object is already existing */
			if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
  40849e:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
  4084a2:	330b      	adds	r3, #11
  4084a4:	781b      	ldrb	r3, [r3, #0]
  4084a6:	f003 0311 	and.w	r3, r3, #17
  4084aa:	2b00      	cmp	r3, #0
  4084ac:	d003      	beq.n	4084b6 <f_open+0xf6>
				res = FR_DENIED;
  4084ae:	2307      	movs	r3, #7
  4084b0:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
  4084b4:	e008      	b.n	4084c8 <f_open+0x108>
			} else {
				if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
  4084b6:	1dfb      	adds	r3, r7, #7
  4084b8:	781b      	ldrb	r3, [r3, #0]
  4084ba:	f003 0304 	and.w	r3, r3, #4
  4084be:	2b00      	cmp	r3, #0
  4084c0:	d002      	beq.n	4084c8 <f_open+0x108>
					res = FR_EXIST;
  4084c2:	2308      	movs	r3, #8
  4084c4:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
			}
		}
		if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
  4084c8:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
  4084cc:	2b00      	cmp	r3, #0
  4084ce:	f040 80d2 	bne.w	408676 <f_open+0x2b6>
  4084d2:	1dfb      	adds	r3, r7, #7
  4084d4:	781b      	ldrb	r3, [r3, #0]
  4084d6:	f003 0308 	and.w	r3, r3, #8
  4084da:	2b00      	cmp	r3, #0
  4084dc:	f000 80cb 	beq.w	408676 <f_open+0x2b6>
			dw = get_fattime();					/* Created time */
  4084e0:	4b59      	ldr	r3, [pc, #356]	; (408648 <f_open+0x288>)
  4084e2:	4798      	blx	r3
  4084e4:	f8c7 0244 	str.w	r0, [r7, #580]	; 0x244
			ST_DWORD(dir+DIR_CrtTime, dw);
  4084e8:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
  4084ec:	330e      	adds	r3, #14
  4084ee:	f8d7 2244 	ldr.w	r2, [r7, #580]	; 0x244
  4084f2:	b2d2      	uxtb	r2, r2
  4084f4:	701a      	strb	r2, [r3, #0]
  4084f6:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
  4084fa:	330f      	adds	r3, #15
  4084fc:	f8d7 2244 	ldr.w	r2, [r7, #580]	; 0x244
  408500:	b292      	uxth	r2, r2
  408502:	0a12      	lsrs	r2, r2, #8
  408504:	b292      	uxth	r2, r2
  408506:	b2d2      	uxtb	r2, r2
  408508:	701a      	strb	r2, [r3, #0]
  40850a:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
  40850e:	3310      	adds	r3, #16
  408510:	f8d7 2244 	ldr.w	r2, [r7, #580]	; 0x244
  408514:	0c12      	lsrs	r2, r2, #16
  408516:	b2d2      	uxtb	r2, r2
  408518:	701a      	strb	r2, [r3, #0]
  40851a:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
  40851e:	3311      	adds	r3, #17
  408520:	f8d7 2244 	ldr.w	r2, [r7, #580]	; 0x244
  408524:	0e12      	lsrs	r2, r2, #24
  408526:	b2d2      	uxtb	r2, r2
  408528:	701a      	strb	r2, [r3, #0]
			dir[DIR_Attr] = 0;					/* Reset attribute */
  40852a:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
  40852e:	330b      	adds	r3, #11
  408530:	2200      	movs	r2, #0
  408532:	701a      	strb	r2, [r3, #0]
			ST_DWORD(dir+DIR_FileSize, 0);		/* size = 0 */
  408534:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
  408538:	331c      	adds	r3, #28
  40853a:	2200      	movs	r2, #0
  40853c:	701a      	strb	r2, [r3, #0]
  40853e:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
  408542:	331d      	adds	r3, #29
  408544:	2200      	movs	r2, #0
  408546:	701a      	strb	r2, [r3, #0]
  408548:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
  40854c:	331e      	adds	r3, #30
  40854e:	2200      	movs	r2, #0
  408550:	701a      	strb	r2, [r3, #0]
  408552:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
  408556:	331f      	adds	r3, #31
  408558:	2200      	movs	r2, #0
  40855a:	701a      	strb	r2, [r3, #0]
			cl = LD_CLUST(dir);					/* Get start cluster */
  40855c:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
  408560:	3315      	adds	r3, #21
  408562:	781b      	ldrb	r3, [r3, #0]
  408564:	021b      	lsls	r3, r3, #8
  408566:	b21a      	sxth	r2, r3
  408568:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
  40856c:	3314      	adds	r3, #20
  40856e:	781b      	ldrb	r3, [r3, #0]
  408570:	b21b      	sxth	r3, r3
  408572:	4313      	orrs	r3, r2
  408574:	b21b      	sxth	r3, r3
  408576:	b29b      	uxth	r3, r3
  408578:	041b      	lsls	r3, r3, #16
  40857a:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
  40857e:	321b      	adds	r2, #27
  408580:	7812      	ldrb	r2, [r2, #0]
  408582:	0212      	lsls	r2, r2, #8
  408584:	b211      	sxth	r1, r2
  408586:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
  40858a:	321a      	adds	r2, #26
  40858c:	7812      	ldrb	r2, [r2, #0]
  40858e:	b212      	sxth	r2, r2
  408590:	430a      	orrs	r2, r1
  408592:	b212      	sxth	r2, r2
  408594:	b292      	uxth	r2, r2
  408596:	4313      	orrs	r3, r2
  408598:	f8c7 3240 	str.w	r3, [r7, #576]	; 0x240
			ST_CLUST(dir, 0);					/* cluster = 0 */
  40859c:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
  4085a0:	331a      	adds	r3, #26
  4085a2:	2200      	movs	r2, #0
  4085a4:	701a      	strb	r2, [r3, #0]
  4085a6:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
  4085aa:	331b      	adds	r3, #27
  4085ac:	2200      	movs	r2, #0
  4085ae:	701a      	strb	r2, [r3, #0]
  4085b0:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
  4085b4:	3314      	adds	r3, #20
  4085b6:	2200      	movs	r2, #0
  4085b8:	701a      	strb	r2, [r3, #0]
  4085ba:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
  4085be:	3315      	adds	r3, #21
  4085c0:	2200      	movs	r2, #0
  4085c2:	701a      	strb	r2, [r3, #0]
			dj.fs->wflag = 1;
  4085c4:	f8d7 321c 	ldr.w	r3, [r7, #540]	; 0x21c
  4085c8:	2201      	movs	r2, #1
  4085ca:	711a      	strb	r2, [r3, #4]
			if (cl) {							/* Remove the cluster chain if exist */
  4085cc:	f8d7 3240 	ldr.w	r3, [r7, #576]	; 0x240
  4085d0:	2b00      	cmp	r3, #0
  4085d2:	d050      	beq.n	408676 <f_open+0x2b6>
				dw = dj.fs->winsect;
  4085d4:	f8d7 321c 	ldr.w	r3, [r7, #540]	; 0x21c
  4085d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4085da:	f8c7 3244 	str.w	r3, [r7, #580]	; 0x244
				res = remove_chain(dj.fs, cl);
  4085de:	f8d7 321c 	ldr.w	r3, [r7, #540]	; 0x21c
  4085e2:	f8d7 1240 	ldr.w	r1, [r7, #576]	; 0x240
  4085e6:	4618      	mov	r0, r3
  4085e8:	4b18      	ldr	r3, [pc, #96]	; (40864c <f_open+0x28c>)
  4085ea:	4798      	blx	r3
  4085ec:	4603      	mov	r3, r0
  4085ee:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
				if (res == FR_OK) {
  4085f2:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
  4085f6:	2b00      	cmp	r3, #0
  4085f8:	d13d      	bne.n	408676 <f_open+0x2b6>
					dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
  4085fa:	f8d7 321c 	ldr.w	r3, [r7, #540]	; 0x21c
  4085fe:	f8d7 2240 	ldr.w	r2, [r7, #576]	; 0x240
  408602:	3a01      	subs	r2, #1
  408604:	60da      	str	r2, [r3, #12]
					res = move_window(dj.fs, dw);
  408606:	f8d7 321c 	ldr.w	r3, [r7, #540]	; 0x21c
  40860a:	f8d7 1244 	ldr.w	r1, [r7, #580]	; 0x244
  40860e:	4618      	mov	r0, r3
  408610:	4b0f      	ldr	r3, [pc, #60]	; (408650 <f_open+0x290>)
  408612:	4798      	blx	r3
  408614:	4603      	mov	r3, r0
  408616:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
  40861a:	e02c      	b.n	408676 <f_open+0x2b6>
				}
			}
		}
	}
	else {	/* Open an existing file */
		if (res == FR_OK) {						/* Follow succeeded */
  40861c:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
  408620:	2b00      	cmp	r3, #0
  408622:	d128      	bne.n	408676 <f_open+0x2b6>
			if (dir[DIR_Attr] & AM_DIR) {		/* It is a directory */
  408624:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
  408628:	330b      	adds	r3, #11
  40862a:	781b      	ldrb	r3, [r3, #0]
  40862c:	f003 0310 	and.w	r3, r3, #16
  408630:	2b00      	cmp	r3, #0
  408632:	d00f      	beq.n	408654 <f_open+0x294>
				res = FR_NO_FILE;
  408634:	2304      	movs	r3, #4
  408636:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
  40863a:	e01c      	b.n	408676 <f_open+0x2b6>
  40863c:	00407dc9 	.word	0x00407dc9
  408640:	00407bf1 	.word	0x00407bf1
  408644:	004075f1 	.word	0x004075f1
  408648:	004065e5 	.word	0x004065e5
  40864c:	00406cfd 	.word	0x00406cfd
  408650:	00406745 	.word	0x00406745
			} else {
				if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
  408654:	1dfb      	adds	r3, r7, #7
  408656:	781b      	ldrb	r3, [r3, #0]
  408658:	f003 0302 	and.w	r3, r3, #2
  40865c:	2b00      	cmp	r3, #0
  40865e:	d00a      	beq.n	408676 <f_open+0x2b6>
  408660:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
  408664:	330b      	adds	r3, #11
  408666:	781b      	ldrb	r3, [r3, #0]
  408668:	f003 0301 	and.w	r3, r3, #1
  40866c:	2b00      	cmp	r3, #0
  40866e:	d002      	beq.n	408676 <f_open+0x2b6>
					res = FR_DENIED;
  408670:	2307      	movs	r3, #7
  408672:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
			}
		}
	}
	if (res == FR_OK) {
  408676:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
  40867a:	2b00      	cmp	r3, #0
  40867c:	d118      	bne.n	4086b0 <f_open+0x2f0>
		if (mode & FA_CREATE_ALWAYS)			/* Set file change flag if created or overwritten */
  40867e:	1dfb      	adds	r3, r7, #7
  408680:	781b      	ldrb	r3, [r3, #0]
  408682:	f003 0308 	and.w	r3, r3, #8
  408686:	2b00      	cmp	r3, #0
  408688:	d005      	beq.n	408696 <f_open+0x2d6>
			mode |= FA__WRITTEN;
  40868a:	1dfb      	adds	r3, r7, #7
  40868c:	1dfa      	adds	r2, r7, #7
  40868e:	7812      	ldrb	r2, [r2, #0]
  408690:	f042 0220 	orr.w	r2, r2, #32
  408694:	701a      	strb	r2, [r3, #0]
		fp->dir_sect = dj.fs->winsect;			/* Pointer to the directory entry */
  408696:	f8d7 321c 	ldr.w	r3, [r7, #540]	; 0x21c
  40869a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40869c:	f107 030c 	add.w	r3, r7, #12
  4086a0:	681b      	ldr	r3, [r3, #0]
  4086a2:	61da      	str	r2, [r3, #28]
		fp->dir_ptr = dir;
  4086a4:	f107 030c 	add.w	r3, r7, #12
  4086a8:	681b      	ldr	r3, [r3, #0]
  4086aa:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
  4086ae:	621a      	str	r2, [r3, #32]
		}
	}
#endif
	FREE_BUF();

	if (res == FR_OK) {
  4086b0:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
  4086b4:	2b00      	cmp	r3, #0
  4086b6:	d158      	bne.n	40876a <f_open+0x3aa>
		fp->flag = mode;					/* File access mode */
  4086b8:	f107 030c 	add.w	r3, r7, #12
  4086bc:	681b      	ldr	r3, [r3, #0]
  4086be:	1dfa      	adds	r2, r7, #7
  4086c0:	7812      	ldrb	r2, [r2, #0]
  4086c2:	719a      	strb	r2, [r3, #6]
		fp->sclust = LD_CLUST(dir);			/* File start cluster */
  4086c4:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
  4086c8:	3315      	adds	r3, #21
  4086ca:	781b      	ldrb	r3, [r3, #0]
  4086cc:	021b      	lsls	r3, r3, #8
  4086ce:	b21a      	sxth	r2, r3
  4086d0:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
  4086d4:	3314      	adds	r3, #20
  4086d6:	781b      	ldrb	r3, [r3, #0]
  4086d8:	b21b      	sxth	r3, r3
  4086da:	4313      	orrs	r3, r2
  4086dc:	b21b      	sxth	r3, r3
  4086de:	b29b      	uxth	r3, r3
  4086e0:	041b      	lsls	r3, r3, #16
  4086e2:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
  4086e6:	321b      	adds	r2, #27
  4086e8:	7812      	ldrb	r2, [r2, #0]
  4086ea:	0212      	lsls	r2, r2, #8
  4086ec:	b211      	sxth	r1, r2
  4086ee:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
  4086f2:	321a      	adds	r2, #26
  4086f4:	7812      	ldrb	r2, [r2, #0]
  4086f6:	b212      	sxth	r2, r2
  4086f8:	430a      	orrs	r2, r1
  4086fa:	b212      	sxth	r2, r2
  4086fc:	b292      	uxth	r2, r2
  4086fe:	431a      	orrs	r2, r3
  408700:	f107 030c 	add.w	r3, r7, #12
  408704:	681b      	ldr	r3, [r3, #0]
  408706:	611a      	str	r2, [r3, #16]
		fp->fsize = LD_DWORD(dir+DIR_FileSize);	/* File size */
  408708:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
  40870c:	331f      	adds	r3, #31
  40870e:	781b      	ldrb	r3, [r3, #0]
  408710:	061a      	lsls	r2, r3, #24
  408712:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
  408716:	331e      	adds	r3, #30
  408718:	781b      	ldrb	r3, [r3, #0]
  40871a:	041b      	lsls	r3, r3, #16
  40871c:	4313      	orrs	r3, r2
  40871e:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
  408722:	321d      	adds	r2, #29
  408724:	7812      	ldrb	r2, [r2, #0]
  408726:	0212      	lsls	r2, r2, #8
  408728:	4313      	orrs	r3, r2
  40872a:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
  40872e:	321c      	adds	r2, #28
  408730:	7812      	ldrb	r2, [r2, #0]
  408732:	431a      	orrs	r2, r3
  408734:	f107 030c 	add.w	r3, r7, #12
  408738:	681b      	ldr	r3, [r3, #0]
  40873a:	60da      	str	r2, [r3, #12]
		fp->fptr = 0;						/* File pointer */
  40873c:	f107 030c 	add.w	r3, r7, #12
  408740:	681b      	ldr	r3, [r3, #0]
  408742:	2200      	movs	r2, #0
  408744:	609a      	str	r2, [r3, #8]
		fp->dsect = 0;
  408746:	f107 030c 	add.w	r3, r7, #12
  40874a:	681b      	ldr	r3, [r3, #0]
  40874c:	2200      	movs	r2, #0
  40874e:	619a      	str	r2, [r3, #24]
#if _USE_FASTSEEK
		fp->cltbl = 0;						/* Normal seek mode */
#endif
		fp->fs = dj.fs; fp->id = dj.fs->id;	/* Validate file object */
  408750:	f8d7 221c 	ldr.w	r2, [r7, #540]	; 0x21c
  408754:	f107 030c 	add.w	r3, r7, #12
  408758:	681b      	ldr	r3, [r3, #0]
  40875a:	601a      	str	r2, [r3, #0]
  40875c:	f8d7 321c 	ldr.w	r3, [r7, #540]	; 0x21c
  408760:	88da      	ldrh	r2, [r3, #6]
  408762:	f107 030c 	add.w	r3, r7, #12
  408766:	681b      	ldr	r3, [r3, #0]
  408768:	809a      	strh	r2, [r3, #4]
	}

	LEAVE_FF(dj.fs, res);
  40876a:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
}
  40876e:	4618      	mov	r0, r3
  408770:	f507 7714 	add.w	r7, r7, #592	; 0x250
  408774:	46bd      	mov	sp, r7
  408776:	bd80      	pop	{r7, pc}

00408778 <f_write>:
	FIL *fp,			/* Pointer to the file object */
	const void *buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT *bw			/* Pointer to number of bytes written */
)
{
  408778:	b590      	push	{r4, r7, lr}
  40877a:	b08b      	sub	sp, #44	; 0x2c
  40877c:	af00      	add	r7, sp, #0
  40877e:	60f8      	str	r0, [r7, #12]
  408780:	60b9      	str	r1, [r7, #8]
  408782:	607a      	str	r2, [r7, #4]
  408784:	603b      	str	r3, [r7, #0]
	FRESULT res;
	DWORD clst, sect;
	UINT wcnt, cc;
	const BYTE *wbuff = buff;
  408786:	68bb      	ldr	r3, [r7, #8]
  408788:	61bb      	str	r3, [r7, #24]
	BYTE csect;


	*bw = 0;	/* Initialize byte counter */
  40878a:	683b      	ldr	r3, [r7, #0]
  40878c:	2200      	movs	r2, #0
  40878e:	601a      	str	r2, [r3, #0]

	res = validate(fp->fs, fp->id);			/* Check validity */
  408790:	68fb      	ldr	r3, [r7, #12]
  408792:	681a      	ldr	r2, [r3, #0]
  408794:	68fb      	ldr	r3, [r7, #12]
  408796:	889b      	ldrh	r3, [r3, #4]
  408798:	4619      	mov	r1, r3
  40879a:	4610      	mov	r0, r2
  40879c:	4b8f      	ldr	r3, [pc, #572]	; (4089dc <f_write+0x264>)
  40879e:	4798      	blx	r3
  4087a0:	4603      	mov	r3, r0
  4087a2:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
  4087a4:	7dfb      	ldrb	r3, [r7, #23]
  4087a6:	2b00      	cmp	r3, #0
  4087a8:	d001      	beq.n	4087ae <f_write+0x36>
  4087aa:	7dfb      	ldrb	r3, [r7, #23]
  4087ac:	e172      	b.n	408a94 <f_write+0x31c>
	if (fp->flag & FA__ERROR)				/* Aborted file? */
  4087ae:	68fb      	ldr	r3, [r7, #12]
  4087b0:	799b      	ldrb	r3, [r3, #6]
  4087b2:	b25b      	sxtb	r3, r3
  4087b4:	2b00      	cmp	r3, #0
  4087b6:	da01      	bge.n	4087bc <f_write+0x44>
		LEAVE_FF(fp->fs, FR_INT_ERR);
  4087b8:	2302      	movs	r3, #2
  4087ba:	e16b      	b.n	408a94 <f_write+0x31c>
	if (!(fp->flag & FA_WRITE))				/* Check access mode */
  4087bc:	68fb      	ldr	r3, [r7, #12]
  4087be:	799b      	ldrb	r3, [r3, #6]
  4087c0:	f003 0302 	and.w	r3, r3, #2
  4087c4:	2b00      	cmp	r3, #0
  4087c6:	d101      	bne.n	4087cc <f_write+0x54>
		LEAVE_FF(fp->fs, FR_DENIED);
  4087c8:	2307      	movs	r3, #7
  4087ca:	e163      	b.n	408a94 <f_write+0x31c>
	if ((DWORD)(fp->fsize + btw) < fp->fsize) btw = 0;	/* File size cannot reach 4GB */
  4087cc:	68fb      	ldr	r3, [r7, #12]
  4087ce:	68da      	ldr	r2, [r3, #12]
  4087d0:	687b      	ldr	r3, [r7, #4]
  4087d2:	441a      	add	r2, r3
  4087d4:	68fb      	ldr	r3, [r7, #12]
  4087d6:	68db      	ldr	r3, [r3, #12]
  4087d8:	429a      	cmp	r2, r3
  4087da:	f080 8143 	bcs.w	408a64 <f_write+0x2ec>
  4087de:	2300      	movs	r3, #0
  4087e0:	607b      	str	r3, [r7, #4]

	for ( ;  btw;							/* Repeat until all data written */
  4087e2:	e13f      	b.n	408a64 <f_write+0x2ec>
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {	/* On the sector boundary? */
  4087e4:	68fb      	ldr	r3, [r7, #12]
  4087e6:	689b      	ldr	r3, [r3, #8]
  4087e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
  4087ec:	2b00      	cmp	r3, #0
  4087ee:	f040 8104 	bne.w	4089fa <f_write+0x282>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
  4087f2:	68fb      	ldr	r3, [r7, #12]
  4087f4:	689b      	ldr	r3, [r3, #8]
  4087f6:	0a5b      	lsrs	r3, r3, #9
  4087f8:	b2da      	uxtb	r2, r3
  4087fa:	68fb      	ldr	r3, [r7, #12]
  4087fc:	681b      	ldr	r3, [r3, #0]
  4087fe:	789b      	ldrb	r3, [r3, #2]
  408800:	3b01      	subs	r3, #1
  408802:	b2db      	uxtb	r3, r3
  408804:	4013      	ands	r3, r2
  408806:	75bb      	strb	r3, [r7, #22]
			if (!csect) {					/* On the cluster boundary? */
  408808:	7dbb      	ldrb	r3, [r7, #22]
  40880a:	2b00      	cmp	r3, #0
  40880c:	d13d      	bne.n	40888a <f_write+0x112>
				if (fp->fptr == 0) {		/* On the top of the file? */
  40880e:	68fb      	ldr	r3, [r7, #12]
  408810:	689b      	ldr	r3, [r3, #8]
  408812:	2b00      	cmp	r3, #0
  408814:	d110      	bne.n	408838 <f_write+0xc0>
					clst = fp->sclust;		/* Follow from the origin */
  408816:	68fb      	ldr	r3, [r7, #12]
  408818:	691b      	ldr	r3, [r3, #16]
  40881a:	627b      	str	r3, [r7, #36]	; 0x24
					if (clst == 0)			/* When no cluster is allocated, */
  40881c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40881e:	2b00      	cmp	r3, #0
  408820:	d113      	bne.n	40884a <f_write+0xd2>
						fp->sclust = clst = create_chain(fp->fs, 0);	/* Create a new cluster chain */
  408822:	68fb      	ldr	r3, [r7, #12]
  408824:	681b      	ldr	r3, [r3, #0]
  408826:	2100      	movs	r1, #0
  408828:	4618      	mov	r0, r3
  40882a:	4b6d      	ldr	r3, [pc, #436]	; (4089e0 <f_write+0x268>)
  40882c:	4798      	blx	r3
  40882e:	6278      	str	r0, [r7, #36]	; 0x24
  408830:	68fb      	ldr	r3, [r7, #12]
  408832:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  408834:	611a      	str	r2, [r3, #16]
  408836:	e008      	b.n	40884a <f_write+0xd2>
#if _USE_FASTSEEK
					if (fp->cltbl)
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
					else
#endif
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
  408838:	68fb      	ldr	r3, [r7, #12]
  40883a:	681a      	ldr	r2, [r3, #0]
  40883c:	68fb      	ldr	r3, [r7, #12]
  40883e:	695b      	ldr	r3, [r3, #20]
  408840:	4619      	mov	r1, r3
  408842:	4610      	mov	r0, r2
  408844:	4b66      	ldr	r3, [pc, #408]	; (4089e0 <f_write+0x268>)
  408846:	4798      	blx	r3
  408848:	6278      	str	r0, [r7, #36]	; 0x24
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
  40884a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40884c:	2b00      	cmp	r3, #0
  40884e:	f000 810e 	beq.w	408a6e <f_write+0x2f6>
				if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
  408852:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  408854:	2b01      	cmp	r3, #1
  408856:	d108      	bne.n	40886a <f_write+0xf2>
  408858:	68fb      	ldr	r3, [r7, #12]
  40885a:	799b      	ldrb	r3, [r3, #6]
  40885c:	f063 037f 	orn	r3, r3, #127	; 0x7f
  408860:	b2da      	uxtb	r2, r3
  408862:	68fb      	ldr	r3, [r7, #12]
  408864:	719a      	strb	r2, [r3, #6]
  408866:	2302      	movs	r3, #2
  408868:	e114      	b.n	408a94 <f_write+0x31c>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
  40886a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40886c:	f1b3 3fff 	cmp.w	r3, #4294967295
  408870:	d108      	bne.n	408884 <f_write+0x10c>
  408872:	68fb      	ldr	r3, [r7, #12]
  408874:	799b      	ldrb	r3, [r3, #6]
  408876:	f063 037f 	orn	r3, r3, #127	; 0x7f
  40887a:	b2da      	uxtb	r2, r3
  40887c:	68fb      	ldr	r3, [r7, #12]
  40887e:	719a      	strb	r2, [r3, #6]
  408880:	2301      	movs	r3, #1
  408882:	e107      	b.n	408a94 <f_write+0x31c>
				fp->clust = clst;			/* Update current cluster */
  408884:	68fb      	ldr	r3, [r7, #12]
  408886:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  408888:	615a      	str	r2, [r3, #20]
			}
#if _FS_TINY
			if (fp->fs->winsect == fp->dsect && move_window(fp->fs, 0))	/* Write-back sector cache */
				ABORT(fp->fs, FR_DISK_ERR);
#else
			if (fp->flag & FA__DIRTY) {		/* Write-back sector cache */
  40888a:	68fb      	ldr	r3, [r7, #12]
  40888c:	799b      	ldrb	r3, [r3, #6]
  40888e:	f003 0340 	and.w	r3, r3, #64	; 0x40
  408892:	2b00      	cmp	r3, #0
  408894:	d01d      	beq.n	4088d2 <f_write+0x15a>
				if (disk_write(fp->fs->drv, fp->buf, fp->dsect, 1) != RES_OK)
  408896:	68fb      	ldr	r3, [r7, #12]
  408898:	681b      	ldr	r3, [r3, #0]
  40889a:	7858      	ldrb	r0, [r3, #1]
  40889c:	68fb      	ldr	r3, [r7, #12]
  40889e:	f103 0124 	add.w	r1, r3, #36	; 0x24
  4088a2:	68fb      	ldr	r3, [r7, #12]
  4088a4:	699a      	ldr	r2, [r3, #24]
  4088a6:	2301      	movs	r3, #1
  4088a8:	4c4e      	ldr	r4, [pc, #312]	; (4089e4 <f_write+0x26c>)
  4088aa:	47a0      	blx	r4
  4088ac:	4603      	mov	r3, r0
  4088ae:	2b00      	cmp	r3, #0
  4088b0:	d008      	beq.n	4088c4 <f_write+0x14c>
					ABORT(fp->fs, FR_DISK_ERR);
  4088b2:	68fb      	ldr	r3, [r7, #12]
  4088b4:	799b      	ldrb	r3, [r3, #6]
  4088b6:	f063 037f 	orn	r3, r3, #127	; 0x7f
  4088ba:	b2da      	uxtb	r2, r3
  4088bc:	68fb      	ldr	r3, [r7, #12]
  4088be:	719a      	strb	r2, [r3, #6]
  4088c0:	2301      	movs	r3, #1
  4088c2:	e0e7      	b.n	408a94 <f_write+0x31c>
				fp->flag &= ~FA__DIRTY;
  4088c4:	68fb      	ldr	r3, [r7, #12]
  4088c6:	799b      	ldrb	r3, [r3, #6]
  4088c8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  4088cc:	b2da      	uxtb	r2, r3
  4088ce:	68fb      	ldr	r3, [r7, #12]
  4088d0:	719a      	strb	r2, [r3, #6]
			}
#endif
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
  4088d2:	68fb      	ldr	r3, [r7, #12]
  4088d4:	681a      	ldr	r2, [r3, #0]
  4088d6:	68fb      	ldr	r3, [r7, #12]
  4088d8:	695b      	ldr	r3, [r3, #20]
  4088da:	4619      	mov	r1, r3
  4088dc:	4610      	mov	r0, r2
  4088de:	4b42      	ldr	r3, [pc, #264]	; (4089e8 <f_write+0x270>)
  4088e0:	4798      	blx	r3
  4088e2:	6138      	str	r0, [r7, #16]
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
  4088e4:	693b      	ldr	r3, [r7, #16]
  4088e6:	2b00      	cmp	r3, #0
  4088e8:	d108      	bne.n	4088fc <f_write+0x184>
  4088ea:	68fb      	ldr	r3, [r7, #12]
  4088ec:	799b      	ldrb	r3, [r3, #6]
  4088ee:	f063 037f 	orn	r3, r3, #127	; 0x7f
  4088f2:	b2da      	uxtb	r2, r3
  4088f4:	68fb      	ldr	r3, [r7, #12]
  4088f6:	719a      	strb	r2, [r3, #6]
  4088f8:	2302      	movs	r3, #2
  4088fa:	e0cb      	b.n	408a94 <f_write+0x31c>
			sect += csect;
  4088fc:	7dbb      	ldrb	r3, [r7, #22]
  4088fe:	693a      	ldr	r2, [r7, #16]
  408900:	4413      	add	r3, r2
  408902:	613b      	str	r3, [r7, #16]
			cc = btw / SS(fp->fs);			/* When remaining bytes >= sector size, */
  408904:	687b      	ldr	r3, [r7, #4]
  408906:	0a5b      	lsrs	r3, r3, #9
  408908:	61fb      	str	r3, [r7, #28]
			if (cc) {						/* Write maximum contiguous sectors directly */
  40890a:	69fb      	ldr	r3, [r7, #28]
  40890c:	2b00      	cmp	r3, #0
  40890e:	d044      	beq.n	40899a <f_write+0x222>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
  408910:	7dba      	ldrb	r2, [r7, #22]
  408912:	69fb      	ldr	r3, [r7, #28]
  408914:	4413      	add	r3, r2
  408916:	68fa      	ldr	r2, [r7, #12]
  408918:	6812      	ldr	r2, [r2, #0]
  40891a:	7892      	ldrb	r2, [r2, #2]
  40891c:	4293      	cmp	r3, r2
  40891e:	d906      	bls.n	40892e <f_write+0x1b6>
					cc = fp->fs->csize - csect;
  408920:	68fb      	ldr	r3, [r7, #12]
  408922:	681b      	ldr	r3, [r3, #0]
  408924:	789b      	ldrb	r3, [r3, #2]
  408926:	461a      	mov	r2, r3
  408928:	7dbb      	ldrb	r3, [r7, #22]
  40892a:	1ad3      	subs	r3, r2, r3
  40892c:	61fb      	str	r3, [r7, #28]
				if (disk_write(fp->fs->drv, wbuff, sect, (BYTE)cc) != RES_OK)
  40892e:	68fb      	ldr	r3, [r7, #12]
  408930:	681b      	ldr	r3, [r3, #0]
  408932:	7858      	ldrb	r0, [r3, #1]
  408934:	69fb      	ldr	r3, [r7, #28]
  408936:	b2db      	uxtb	r3, r3
  408938:	693a      	ldr	r2, [r7, #16]
  40893a:	69b9      	ldr	r1, [r7, #24]
  40893c:	4c29      	ldr	r4, [pc, #164]	; (4089e4 <f_write+0x26c>)
  40893e:	47a0      	blx	r4
  408940:	4603      	mov	r3, r0
  408942:	2b00      	cmp	r3, #0
  408944:	d008      	beq.n	408958 <f_write+0x1e0>
					ABORT(fp->fs, FR_DISK_ERR);
  408946:	68fb      	ldr	r3, [r7, #12]
  408948:	799b      	ldrb	r3, [r3, #6]
  40894a:	f063 037f 	orn	r3, r3, #127	; 0x7f
  40894e:	b2da      	uxtb	r2, r3
  408950:	68fb      	ldr	r3, [r7, #12]
  408952:	719a      	strb	r2, [r3, #6]
  408954:	2301      	movs	r3, #1
  408956:	e09d      	b.n	408a94 <f_write+0x31c>
				if (fp->fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fp->fs->win, wbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), SS(fp->fs));
					fp->fs->wflag = 0;
				}
#else
				if (fp->dsect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
  408958:	68fb      	ldr	r3, [r7, #12]
  40895a:	699a      	ldr	r2, [r3, #24]
  40895c:	693b      	ldr	r3, [r7, #16]
  40895e:	1ad2      	subs	r2, r2, r3
  408960:	69fb      	ldr	r3, [r7, #28]
  408962:	429a      	cmp	r2, r3
  408964:	d215      	bcs.n	408992 <f_write+0x21a>
					mem_cpy(fp->buf, wbuff + ((fp->dsect - sect) * SS(fp->fs)), SS(fp->fs));
  408966:	68fb      	ldr	r3, [r7, #12]
  408968:	f103 0024 	add.w	r0, r3, #36	; 0x24
  40896c:	68fb      	ldr	r3, [r7, #12]
  40896e:	699a      	ldr	r2, [r3, #24]
  408970:	693b      	ldr	r3, [r7, #16]
  408972:	1ad3      	subs	r3, r2, r3
  408974:	025b      	lsls	r3, r3, #9
  408976:	69ba      	ldr	r2, [r7, #24]
  408978:	4413      	add	r3, r2
  40897a:	f44f 7200 	mov.w	r2, #512	; 0x200
  40897e:	4619      	mov	r1, r3
  408980:	4b1a      	ldr	r3, [pc, #104]	; (4089ec <f_write+0x274>)
  408982:	4798      	blx	r3
					fp->flag &= ~FA__DIRTY;
  408984:	68fb      	ldr	r3, [r7, #12]
  408986:	799b      	ldrb	r3, [r3, #6]
  408988:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  40898c:	b2da      	uxtb	r2, r3
  40898e:	68fb      	ldr	r3, [r7, #12]
  408990:	719a      	strb	r2, [r3, #6]
				}
#endif
				wcnt = SS(fp->fs) * cc;		/* Number of bytes transferred */
  408992:	69fb      	ldr	r3, [r7, #28]
  408994:	025b      	lsls	r3, r3, #9
  408996:	623b      	str	r3, [r7, #32]
				continue;
  408998:	e050      	b.n	408a3c <f_write+0x2c4>
			if (fp->fptr >= fp->fsize) {	/* Avoid silly cache filling at growing edge */
				if (move_window(fp->fs, 0)) ABORT(fp->fs, FR_DISK_ERR);
				fp->fs->winsect = sect;
			}
#else
			if (fp->dsect != sect) {		/* Fill sector cache with file data */
  40899a:	68fb      	ldr	r3, [r7, #12]
  40899c:	699a      	ldr	r2, [r3, #24]
  40899e:	693b      	ldr	r3, [r7, #16]
  4089a0:	429a      	cmp	r2, r3
  4089a2:	d027      	beq.n	4089f4 <f_write+0x27c>
				if (fp->fptr < fp->fsize &&
  4089a4:	68fb      	ldr	r3, [r7, #12]
  4089a6:	689a      	ldr	r2, [r3, #8]
  4089a8:	68fb      	ldr	r3, [r7, #12]
  4089aa:	68db      	ldr	r3, [r3, #12]
  4089ac:	429a      	cmp	r2, r3
  4089ae:	d221      	bcs.n	4089f4 <f_write+0x27c>
					disk_read(fp->fs->drv, fp->buf, sect, 1) != RES_OK)
  4089b0:	68fb      	ldr	r3, [r7, #12]
  4089b2:	681b      	ldr	r3, [r3, #0]
  4089b4:	7858      	ldrb	r0, [r3, #1]
  4089b6:	68fb      	ldr	r3, [r7, #12]
  4089b8:	f103 0124 	add.w	r1, r3, #36	; 0x24
  4089bc:	2301      	movs	r3, #1
  4089be:	693a      	ldr	r2, [r7, #16]
  4089c0:	4c0b      	ldr	r4, [pc, #44]	; (4089f0 <f_write+0x278>)
  4089c2:	47a0      	blx	r4
  4089c4:	4603      	mov	r3, r0
				if (fp->fptr < fp->fsize &&
  4089c6:	2b00      	cmp	r3, #0
  4089c8:	d014      	beq.n	4089f4 <f_write+0x27c>
						ABORT(fp->fs, FR_DISK_ERR);
  4089ca:	68fb      	ldr	r3, [r7, #12]
  4089cc:	799b      	ldrb	r3, [r3, #6]
  4089ce:	f063 037f 	orn	r3, r3, #127	; 0x7f
  4089d2:	b2da      	uxtb	r2, r3
  4089d4:	68fb      	ldr	r3, [r7, #12]
  4089d6:	719a      	strb	r2, [r3, #6]
  4089d8:	2301      	movs	r3, #1
  4089da:	e05b      	b.n	408a94 <f_write+0x31c>
  4089dc:	0040831d 	.word	0x0040831d
  4089e0:	00406da5 	.word	0x00406da5
  4089e4:	00406475 	.word	0x00406475
  4089e8:	00406955 	.word	0x00406955
  4089ec:	00406651 	.word	0x00406651
  4089f0:	004063c5 	.word	0x004063c5
			}
#endif
			fp->dsect = sect;
  4089f4:	68fb      	ldr	r3, [r7, #12]
  4089f6:	693a      	ldr	r2, [r7, #16]
  4089f8:	619a      	str	r2, [r3, #24]
		}
		wcnt = SS(fp->fs) - (fp->fptr % SS(fp->fs));/* Put partial sector into file I/O buffer */
  4089fa:	68fb      	ldr	r3, [r7, #12]
  4089fc:	689b      	ldr	r3, [r3, #8]
  4089fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
  408a02:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
  408a06:	623b      	str	r3, [r7, #32]
		if (wcnt > btw) wcnt = btw;
  408a08:	6a3a      	ldr	r2, [r7, #32]
  408a0a:	687b      	ldr	r3, [r7, #4]
  408a0c:	429a      	cmp	r2, r3
  408a0e:	d901      	bls.n	408a14 <f_write+0x29c>
  408a10:	687b      	ldr	r3, [r7, #4]
  408a12:	623b      	str	r3, [r7, #32]
		if (move_window(fp->fs, fp->dsect))	/* Move sector window */
			ABORT(fp->fs, FR_DISK_ERR);
		mem_cpy(&fp->fs->win[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
		fp->fs->wflag = 1;
#else
		mem_cpy(&fp->buf[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
  408a14:	68fb      	ldr	r3, [r7, #12]
  408a16:	689b      	ldr	r3, [r3, #8]
  408a18:	f3c3 0308 	ubfx	r3, r3, #0, #9
  408a1c:	3320      	adds	r3, #32
  408a1e:	68fa      	ldr	r2, [r7, #12]
  408a20:	4413      	add	r3, r2
  408a22:	3304      	adds	r3, #4
  408a24:	6a3a      	ldr	r2, [r7, #32]
  408a26:	69b9      	ldr	r1, [r7, #24]
  408a28:	4618      	mov	r0, r3
  408a2a:	4b1c      	ldr	r3, [pc, #112]	; (408a9c <f_write+0x324>)
  408a2c:	4798      	blx	r3
		fp->flag |= FA__DIRTY;
  408a2e:	68fb      	ldr	r3, [r7, #12]
  408a30:	799b      	ldrb	r3, [r3, #6]
  408a32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  408a36:	b2da      	uxtb	r2, r3
  408a38:	68fb      	ldr	r3, [r7, #12]
  408a3a:	719a      	strb	r2, [r3, #6]
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
  408a3c:	69ba      	ldr	r2, [r7, #24]
  408a3e:	6a3b      	ldr	r3, [r7, #32]
  408a40:	4413      	add	r3, r2
  408a42:	61bb      	str	r3, [r7, #24]
  408a44:	68fb      	ldr	r3, [r7, #12]
  408a46:	689a      	ldr	r2, [r3, #8]
  408a48:	6a3b      	ldr	r3, [r7, #32]
  408a4a:	441a      	add	r2, r3
  408a4c:	68fb      	ldr	r3, [r7, #12]
  408a4e:	609a      	str	r2, [r3, #8]
  408a50:	683b      	ldr	r3, [r7, #0]
  408a52:	681a      	ldr	r2, [r3, #0]
  408a54:	6a3b      	ldr	r3, [r7, #32]
  408a56:	441a      	add	r2, r3
  408a58:	683b      	ldr	r3, [r7, #0]
  408a5a:	601a      	str	r2, [r3, #0]
  408a5c:	687a      	ldr	r2, [r7, #4]
  408a5e:	6a3b      	ldr	r3, [r7, #32]
  408a60:	1ad3      	subs	r3, r2, r3
  408a62:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
  408a64:	687b      	ldr	r3, [r7, #4]
  408a66:	2b00      	cmp	r3, #0
  408a68:	f47f aebc 	bne.w	4087e4 <f_write+0x6c>
  408a6c:	e000      	b.n	408a70 <f_write+0x2f8>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
  408a6e:	bf00      	nop
#endif
	}

	if (fp->fptr > fp->fsize) fp->fsize = fp->fptr;	/* Update file size if needed */
  408a70:	68fb      	ldr	r3, [r7, #12]
  408a72:	689a      	ldr	r2, [r3, #8]
  408a74:	68fb      	ldr	r3, [r7, #12]
  408a76:	68db      	ldr	r3, [r3, #12]
  408a78:	429a      	cmp	r2, r3
  408a7a:	d903      	bls.n	408a84 <f_write+0x30c>
  408a7c:	68fb      	ldr	r3, [r7, #12]
  408a7e:	689a      	ldr	r2, [r3, #8]
  408a80:	68fb      	ldr	r3, [r7, #12]
  408a82:	60da      	str	r2, [r3, #12]
	fp->flag |= FA__WRITTEN;						/* Set file change flag */
  408a84:	68fb      	ldr	r3, [r7, #12]
  408a86:	799b      	ldrb	r3, [r3, #6]
  408a88:	f043 0320 	orr.w	r3, r3, #32
  408a8c:	b2da      	uxtb	r2, r3
  408a8e:	68fb      	ldr	r3, [r7, #12]
  408a90:	719a      	strb	r2, [r3, #6]

	LEAVE_FF(fp->fs, FR_OK);
  408a92:	2300      	movs	r3, #0
}
  408a94:	4618      	mov	r0, r3
  408a96:	372c      	adds	r7, #44	; 0x2c
  408a98:	46bd      	mov	sp, r7
  408a9a:	bd90      	pop	{r4, r7, pc}
  408a9c:	00406651 	.word	0x00406651

00408aa0 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL *fp		/* Pointer to the file object */
)
{
  408aa0:	b590      	push	{r4, r7, lr}
  408aa2:	b087      	sub	sp, #28
  408aa4:	af00      	add	r7, sp, #0
  408aa6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DWORD tim;
	BYTE *dir;


	res = validate(fp->fs, fp->id);		/* Check validity of the object */
  408aa8:	687b      	ldr	r3, [r7, #4]
  408aaa:	681a      	ldr	r2, [r3, #0]
  408aac:	687b      	ldr	r3, [r7, #4]
  408aae:	889b      	ldrh	r3, [r3, #4]
  408ab0:	4619      	mov	r1, r3
  408ab2:	4610      	mov	r0, r2
  408ab4:	4b5a      	ldr	r3, [pc, #360]	; (408c20 <f_sync+0x180>)
  408ab6:	4798      	blx	r3
  408ab8:	4603      	mov	r3, r0
  408aba:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
  408abc:	7dfb      	ldrb	r3, [r7, #23]
  408abe:	2b00      	cmp	r3, #0
  408ac0:	f040 80a8 	bne.w	408c14 <f_sync+0x174>
		if (fp->flag & FA__WRITTEN) {	/* Has the file been written? */
  408ac4:	687b      	ldr	r3, [r7, #4]
  408ac6:	799b      	ldrb	r3, [r3, #6]
  408ac8:	f003 0320 	and.w	r3, r3, #32
  408acc:	2b00      	cmp	r3, #0
  408ace:	f000 80a1 	beq.w	408c14 <f_sync+0x174>
#if !_FS_TINY	/* Write-back dirty buffer */
			if (fp->flag & FA__DIRTY) {
  408ad2:	687b      	ldr	r3, [r7, #4]
  408ad4:	799b      	ldrb	r3, [r3, #6]
  408ad6:	f003 0340 	and.w	r3, r3, #64	; 0x40
  408ada:	2b00      	cmp	r3, #0
  408adc:	d016      	beq.n	408b0c <f_sync+0x6c>
				if (disk_write(fp->fs->drv, fp->buf, fp->dsect, 1) != RES_OK)
  408ade:	687b      	ldr	r3, [r7, #4]
  408ae0:	681b      	ldr	r3, [r3, #0]
  408ae2:	7858      	ldrb	r0, [r3, #1]
  408ae4:	687b      	ldr	r3, [r7, #4]
  408ae6:	f103 0124 	add.w	r1, r3, #36	; 0x24
  408aea:	687b      	ldr	r3, [r7, #4]
  408aec:	699a      	ldr	r2, [r3, #24]
  408aee:	2301      	movs	r3, #1
  408af0:	4c4c      	ldr	r4, [pc, #304]	; (408c24 <f_sync+0x184>)
  408af2:	47a0      	blx	r4
  408af4:	4603      	mov	r3, r0
  408af6:	2b00      	cmp	r3, #0
  408af8:	d001      	beq.n	408afe <f_sync+0x5e>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
  408afa:	2301      	movs	r3, #1
  408afc:	e08b      	b.n	408c16 <f_sync+0x176>
				fp->flag &= ~FA__DIRTY;
  408afe:	687b      	ldr	r3, [r7, #4]
  408b00:	799b      	ldrb	r3, [r3, #6]
  408b02:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  408b06:	b2da      	uxtb	r2, r3
  408b08:	687b      	ldr	r3, [r7, #4]
  408b0a:	719a      	strb	r2, [r3, #6]
			}
#endif
			/* Update the directory entry */
			res = move_window(fp->fs, fp->dir_sect);
  408b0c:	687b      	ldr	r3, [r7, #4]
  408b0e:	681a      	ldr	r2, [r3, #0]
  408b10:	687b      	ldr	r3, [r7, #4]
  408b12:	69db      	ldr	r3, [r3, #28]
  408b14:	4619      	mov	r1, r3
  408b16:	4610      	mov	r0, r2
  408b18:	4b43      	ldr	r3, [pc, #268]	; (408c28 <f_sync+0x188>)
  408b1a:	4798      	blx	r3
  408b1c:	4603      	mov	r3, r0
  408b1e:	75fb      	strb	r3, [r7, #23]
			if (res == FR_OK) {
  408b20:	7dfb      	ldrb	r3, [r7, #23]
  408b22:	2b00      	cmp	r3, #0
  408b24:	d176      	bne.n	408c14 <f_sync+0x174>
				dir = fp->dir_ptr;
  408b26:	687b      	ldr	r3, [r7, #4]
  408b28:	6a1b      	ldr	r3, [r3, #32]
  408b2a:	613b      	str	r3, [r7, #16]
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
  408b2c:	693b      	ldr	r3, [r7, #16]
  408b2e:	330b      	adds	r3, #11
  408b30:	693a      	ldr	r2, [r7, #16]
  408b32:	320b      	adds	r2, #11
  408b34:	7812      	ldrb	r2, [r2, #0]
  408b36:	f042 0220 	orr.w	r2, r2, #32
  408b3a:	b2d2      	uxtb	r2, r2
  408b3c:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir+DIR_FileSize, fp->fsize);		/* Update file size */
  408b3e:	693b      	ldr	r3, [r7, #16]
  408b40:	331c      	adds	r3, #28
  408b42:	687a      	ldr	r2, [r7, #4]
  408b44:	68d2      	ldr	r2, [r2, #12]
  408b46:	b2d2      	uxtb	r2, r2
  408b48:	701a      	strb	r2, [r3, #0]
  408b4a:	693b      	ldr	r3, [r7, #16]
  408b4c:	331d      	adds	r3, #29
  408b4e:	687a      	ldr	r2, [r7, #4]
  408b50:	68d2      	ldr	r2, [r2, #12]
  408b52:	b292      	uxth	r2, r2
  408b54:	0a12      	lsrs	r2, r2, #8
  408b56:	b292      	uxth	r2, r2
  408b58:	b2d2      	uxtb	r2, r2
  408b5a:	701a      	strb	r2, [r3, #0]
  408b5c:	693b      	ldr	r3, [r7, #16]
  408b5e:	331e      	adds	r3, #30
  408b60:	687a      	ldr	r2, [r7, #4]
  408b62:	68d2      	ldr	r2, [r2, #12]
  408b64:	0c12      	lsrs	r2, r2, #16
  408b66:	b2d2      	uxtb	r2, r2
  408b68:	701a      	strb	r2, [r3, #0]
  408b6a:	693b      	ldr	r3, [r7, #16]
  408b6c:	331f      	adds	r3, #31
  408b6e:	687a      	ldr	r2, [r7, #4]
  408b70:	68d2      	ldr	r2, [r2, #12]
  408b72:	0e12      	lsrs	r2, r2, #24
  408b74:	b2d2      	uxtb	r2, r2
  408b76:	701a      	strb	r2, [r3, #0]
				ST_CLUST(dir, fp->sclust);					/* Update start cluster */
  408b78:	693b      	ldr	r3, [r7, #16]
  408b7a:	331a      	adds	r3, #26
  408b7c:	687a      	ldr	r2, [r7, #4]
  408b7e:	6912      	ldr	r2, [r2, #16]
  408b80:	b2d2      	uxtb	r2, r2
  408b82:	701a      	strb	r2, [r3, #0]
  408b84:	693b      	ldr	r3, [r7, #16]
  408b86:	331b      	adds	r3, #27
  408b88:	687a      	ldr	r2, [r7, #4]
  408b8a:	6912      	ldr	r2, [r2, #16]
  408b8c:	b292      	uxth	r2, r2
  408b8e:	0a12      	lsrs	r2, r2, #8
  408b90:	b292      	uxth	r2, r2
  408b92:	b2d2      	uxtb	r2, r2
  408b94:	701a      	strb	r2, [r3, #0]
  408b96:	693b      	ldr	r3, [r7, #16]
  408b98:	3314      	adds	r3, #20
  408b9a:	687a      	ldr	r2, [r7, #4]
  408b9c:	6912      	ldr	r2, [r2, #16]
  408b9e:	0c12      	lsrs	r2, r2, #16
  408ba0:	b2d2      	uxtb	r2, r2
  408ba2:	701a      	strb	r2, [r3, #0]
  408ba4:	693b      	ldr	r3, [r7, #16]
  408ba6:	3315      	adds	r3, #21
  408ba8:	687a      	ldr	r2, [r7, #4]
  408baa:	6912      	ldr	r2, [r2, #16]
  408bac:	0c12      	lsrs	r2, r2, #16
  408bae:	b292      	uxth	r2, r2
  408bb0:	0a12      	lsrs	r2, r2, #8
  408bb2:	b292      	uxth	r2, r2
  408bb4:	b2d2      	uxtb	r2, r2
  408bb6:	701a      	strb	r2, [r3, #0]
				tim = get_fattime();						/* Update updated time */
  408bb8:	4b1c      	ldr	r3, [pc, #112]	; (408c2c <f_sync+0x18c>)
  408bba:	4798      	blx	r3
  408bbc:	60f8      	str	r0, [r7, #12]
				ST_DWORD(dir+DIR_WrtTime, tim);
  408bbe:	693b      	ldr	r3, [r7, #16]
  408bc0:	3316      	adds	r3, #22
  408bc2:	68fa      	ldr	r2, [r7, #12]
  408bc4:	b2d2      	uxtb	r2, r2
  408bc6:	701a      	strb	r2, [r3, #0]
  408bc8:	693b      	ldr	r3, [r7, #16]
  408bca:	3317      	adds	r3, #23
  408bcc:	68fa      	ldr	r2, [r7, #12]
  408bce:	b292      	uxth	r2, r2
  408bd0:	0a12      	lsrs	r2, r2, #8
  408bd2:	b292      	uxth	r2, r2
  408bd4:	b2d2      	uxtb	r2, r2
  408bd6:	701a      	strb	r2, [r3, #0]
  408bd8:	693b      	ldr	r3, [r7, #16]
  408bda:	3318      	adds	r3, #24
  408bdc:	68fa      	ldr	r2, [r7, #12]
  408bde:	0c12      	lsrs	r2, r2, #16
  408be0:	b2d2      	uxtb	r2, r2
  408be2:	701a      	strb	r2, [r3, #0]
  408be4:	693b      	ldr	r3, [r7, #16]
  408be6:	3319      	adds	r3, #25
  408be8:	68fa      	ldr	r2, [r7, #12]
  408bea:	0e12      	lsrs	r2, r2, #24
  408bec:	b2d2      	uxtb	r2, r2
  408bee:	701a      	strb	r2, [r3, #0]
				fp->flag &= ~FA__WRITTEN;
  408bf0:	687b      	ldr	r3, [r7, #4]
  408bf2:	799b      	ldrb	r3, [r3, #6]
  408bf4:	f023 0320 	bic.w	r3, r3, #32
  408bf8:	b2da      	uxtb	r2, r3
  408bfa:	687b      	ldr	r3, [r7, #4]
  408bfc:	719a      	strb	r2, [r3, #6]
				fp->fs->wflag = 1;
  408bfe:	687b      	ldr	r3, [r7, #4]
  408c00:	681b      	ldr	r3, [r3, #0]
  408c02:	2201      	movs	r2, #1
  408c04:	711a      	strb	r2, [r3, #4]
				res = sync(fp->fs);
  408c06:	687b      	ldr	r3, [r7, #4]
  408c08:	681b      	ldr	r3, [r3, #0]
  408c0a:	4618      	mov	r0, r3
  408c0c:	4b08      	ldr	r3, [pc, #32]	; (408c30 <f_sync+0x190>)
  408c0e:	4798      	blx	r3
  408c10:	4603      	mov	r3, r0
  408c12:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	LEAVE_FF(fp->fs, res);
  408c14:	7dfb      	ldrb	r3, [r7, #23]
}
  408c16:	4618      	mov	r0, r3
  408c18:	371c      	adds	r7, #28
  408c1a:	46bd      	mov	sp, r7
  408c1c:	bd90      	pop	{r4, r7, pc}
  408c1e:	bf00      	nop
  408c20:	0040831d 	.word	0x0040831d
  408c24:	00406475 	.word	0x00406475
  408c28:	00406745 	.word	0x00406745
  408c2c:	004065e5 	.word	0x004065e5
  408c30:	00406801 	.word	0x00406801

00408c34 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL *fp		/* Pointer to the file object to be closed */
)
{
  408c34:	b580      	push	{r7, lr}
  408c36:	b084      	sub	sp, #16
  408c38:	af00      	add	r7, sp, #0
  408c3a:	6078      	str	r0, [r7, #4]
	res = validate(fs, fp->id);
	if (res == FR_OK) fp->fs = 0;	/* Discard file object */
	LEAVE_FF(fs, res);

#else
	res = f_sync(fp);		/* Flush cached data */
  408c3c:	6878      	ldr	r0, [r7, #4]
  408c3e:	4b07      	ldr	r3, [pc, #28]	; (408c5c <f_close+0x28>)
  408c40:	4798      	blx	r3
  408c42:	4603      	mov	r3, r0
  408c44:	73fb      	strb	r3, [r7, #15]
#else
		res = dec_lock(fp->lockid);
#endif
	}
#endif
	if (res == FR_OK) fp->fs = 0;	/* Discard file object */
  408c46:	7bfb      	ldrb	r3, [r7, #15]
  408c48:	2b00      	cmp	r3, #0
  408c4a:	d102      	bne.n	408c52 <f_close+0x1e>
  408c4c:	687b      	ldr	r3, [r7, #4]
  408c4e:	2200      	movs	r2, #0
  408c50:	601a      	str	r2, [r3, #0]
	return res;
  408c52:	7bfb      	ldrb	r3, [r7, #15]
#endif
}
  408c54:	4618      	mov	r0, r3
  408c56:	3710      	adds	r7, #16
  408c58:	46bd      	mov	sp, r7
  408c5a:	bd80      	pop	{r7, pc}
  408c5c:	00408aa1 	.word	0x00408aa1

00408c60 <f_lseek>:

FRESULT f_lseek (
	FIL *fp,		/* Pointer to the file object */
	DWORD ofs		/* File pointer from top of file */
)
{
  408c60:	b590      	push	{r4, r7, lr}
  408c62:	b089      	sub	sp, #36	; 0x24
  408c64:	af00      	add	r7, sp, #0
  408c66:	6078      	str	r0, [r7, #4]
  408c68:	6039      	str	r1, [r7, #0]
	FRESULT res;


	res = validate(fp->fs, fp->id);		/* Check validity of the object */
  408c6a:	687b      	ldr	r3, [r7, #4]
  408c6c:	681a      	ldr	r2, [r3, #0]
  408c6e:	687b      	ldr	r3, [r7, #4]
  408c70:	889b      	ldrh	r3, [r3, #4]
  408c72:	4619      	mov	r1, r3
  408c74:	4610      	mov	r0, r2
  408c76:	4b98      	ldr	r3, [pc, #608]	; (408ed8 <f_lseek+0x278>)
  408c78:	4798      	blx	r3
  408c7a:	4603      	mov	r3, r0
  408c7c:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
  408c7e:	7dfb      	ldrb	r3, [r7, #23]
  408c80:	2b00      	cmp	r3, #0
  408c82:	d001      	beq.n	408c88 <f_lseek+0x28>
  408c84:	7dfb      	ldrb	r3, [r7, #23]
  408c86:	e148      	b.n	408f1a <f_lseek+0x2ba>
	if (fp->flag & FA__ERROR)			/* Check abort flag */
  408c88:	687b      	ldr	r3, [r7, #4]
  408c8a:	799b      	ldrb	r3, [r3, #6]
  408c8c:	b25b      	sxtb	r3, r3
  408c8e:	2b00      	cmp	r3, #0
  408c90:	da01      	bge.n	408c96 <f_lseek+0x36>
		LEAVE_FF(fp->fs, FR_INT_ERR);
  408c92:	2302      	movs	r3, #2
  408c94:	e141      	b.n	408f1a <f_lseek+0x2ba>

	/* Normal Seek */
	{
		DWORD clst, bcs, nsect, ifptr;

		if (ofs > fp->fsize					/* In read-only mode, clip offset with the file size */
  408c96:	687b      	ldr	r3, [r7, #4]
  408c98:	68da      	ldr	r2, [r3, #12]
  408c9a:	683b      	ldr	r3, [r7, #0]
  408c9c:	429a      	cmp	r2, r3
  408c9e:	d208      	bcs.n	408cb2 <f_lseek+0x52>
#if !_FS_READONLY
			 && !(fp->flag & FA_WRITE)
  408ca0:	687b      	ldr	r3, [r7, #4]
  408ca2:	799b      	ldrb	r3, [r3, #6]
  408ca4:	f003 0302 	and.w	r3, r3, #2
  408ca8:	2b00      	cmp	r3, #0
  408caa:	d102      	bne.n	408cb2 <f_lseek+0x52>
#endif
			) ofs = fp->fsize;
  408cac:	687b      	ldr	r3, [r7, #4]
  408cae:	68db      	ldr	r3, [r3, #12]
  408cb0:	603b      	str	r3, [r7, #0]

		ifptr = fp->fptr;
  408cb2:	687b      	ldr	r3, [r7, #4]
  408cb4:	689b      	ldr	r3, [r3, #8]
  408cb6:	613b      	str	r3, [r7, #16]
		fp->fptr = nsect = 0;
  408cb8:	2300      	movs	r3, #0
  408cba:	61bb      	str	r3, [r7, #24]
  408cbc:	687b      	ldr	r3, [r7, #4]
  408cbe:	69ba      	ldr	r2, [r7, #24]
  408cc0:	609a      	str	r2, [r3, #8]
		if (ofs) {
  408cc2:	683b      	ldr	r3, [r7, #0]
  408cc4:	2b00      	cmp	r3, #0
  408cc6:	f000 80c1 	beq.w	408e4c <f_lseek+0x1ec>
			bcs = (DWORD)fp->fs->csize * SS(fp->fs);	/* Cluster size (byte) */
  408cca:	687b      	ldr	r3, [r7, #4]
  408ccc:	681b      	ldr	r3, [r3, #0]
  408cce:	789b      	ldrb	r3, [r3, #2]
  408cd0:	025b      	lsls	r3, r3, #9
  408cd2:	60fb      	str	r3, [r7, #12]
			if (ifptr > 0 &&
  408cd4:	693b      	ldr	r3, [r7, #16]
  408cd6:	2b00      	cmp	r3, #0
  408cd8:	d01b      	beq.n	408d12 <f_lseek+0xb2>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
  408cda:	683b      	ldr	r3, [r7, #0]
  408cdc:	1e5a      	subs	r2, r3, #1
  408cde:	68fb      	ldr	r3, [r7, #12]
  408ce0:	fbb2 f2f3 	udiv	r2, r2, r3
  408ce4:	693b      	ldr	r3, [r7, #16]
  408ce6:	1e59      	subs	r1, r3, #1
  408ce8:	68fb      	ldr	r3, [r7, #12]
  408cea:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
  408cee:	429a      	cmp	r2, r3
  408cf0:	d30f      	bcc.n	408d12 <f_lseek+0xb2>
				fp->fptr = (ifptr - 1) & ~(bcs - 1);	/* start from the current cluster */
  408cf2:	693b      	ldr	r3, [r7, #16]
  408cf4:	1e5a      	subs	r2, r3, #1
  408cf6:	68fb      	ldr	r3, [r7, #12]
  408cf8:	425b      	negs	r3, r3
  408cfa:	401a      	ands	r2, r3
  408cfc:	687b      	ldr	r3, [r7, #4]
  408cfe:	609a      	str	r2, [r3, #8]
				ofs -= fp->fptr;
  408d00:	687b      	ldr	r3, [r7, #4]
  408d02:	689b      	ldr	r3, [r3, #8]
  408d04:	683a      	ldr	r2, [r7, #0]
  408d06:	1ad3      	subs	r3, r2, r3
  408d08:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
  408d0a:	687b      	ldr	r3, [r7, #4]
  408d0c:	695b      	ldr	r3, [r3, #20]
  408d0e:	61fb      	str	r3, [r7, #28]
  408d10:	e02b      	b.n	408d6a <f_lseek+0x10a>
			} else {									/* When seek to back cluster, */
				clst = fp->sclust;						/* start from the first cluster */
  408d12:	687b      	ldr	r3, [r7, #4]
  408d14:	691b      	ldr	r3, [r3, #16]
  408d16:	61fb      	str	r3, [r7, #28]
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
  408d18:	69fb      	ldr	r3, [r7, #28]
  408d1a:	2b00      	cmp	r3, #0
  408d1c:	d122      	bne.n	408d64 <f_lseek+0x104>
					clst = create_chain(fp->fs, 0);
  408d1e:	687b      	ldr	r3, [r7, #4]
  408d20:	681b      	ldr	r3, [r3, #0]
  408d22:	2100      	movs	r1, #0
  408d24:	4618      	mov	r0, r3
  408d26:	4b6d      	ldr	r3, [pc, #436]	; (408edc <f_lseek+0x27c>)
  408d28:	4798      	blx	r3
  408d2a:	61f8      	str	r0, [r7, #28]
					if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
  408d2c:	69fb      	ldr	r3, [r7, #28]
  408d2e:	2b01      	cmp	r3, #1
  408d30:	d108      	bne.n	408d44 <f_lseek+0xe4>
  408d32:	687b      	ldr	r3, [r7, #4]
  408d34:	799b      	ldrb	r3, [r3, #6]
  408d36:	f063 037f 	orn	r3, r3, #127	; 0x7f
  408d3a:	b2da      	uxtb	r2, r3
  408d3c:	687b      	ldr	r3, [r7, #4]
  408d3e:	719a      	strb	r2, [r3, #6]
  408d40:	2302      	movs	r3, #2
  408d42:	e0ea      	b.n	408f1a <f_lseek+0x2ba>
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
  408d44:	69fb      	ldr	r3, [r7, #28]
  408d46:	f1b3 3fff 	cmp.w	r3, #4294967295
  408d4a:	d108      	bne.n	408d5e <f_lseek+0xfe>
  408d4c:	687b      	ldr	r3, [r7, #4]
  408d4e:	799b      	ldrb	r3, [r3, #6]
  408d50:	f063 037f 	orn	r3, r3, #127	; 0x7f
  408d54:	b2da      	uxtb	r2, r3
  408d56:	687b      	ldr	r3, [r7, #4]
  408d58:	719a      	strb	r2, [r3, #6]
  408d5a:	2301      	movs	r3, #1
  408d5c:	e0dd      	b.n	408f1a <f_lseek+0x2ba>
					fp->sclust = clst;
  408d5e:	687b      	ldr	r3, [r7, #4]
  408d60:	69fa      	ldr	r2, [r7, #28]
  408d62:	611a      	str	r2, [r3, #16]
				}
#endif
				fp->clust = clst;
  408d64:	687b      	ldr	r3, [r7, #4]
  408d66:	69fa      	ldr	r2, [r7, #28]
  408d68:	615a      	str	r2, [r3, #20]
			}
			if (clst != 0) {
  408d6a:	69fb      	ldr	r3, [r7, #28]
  408d6c:	2b00      	cmp	r3, #0
  408d6e:	d06d      	beq.n	408e4c <f_lseek+0x1ec>
				while (ofs > bcs) {						/* Cluster following loop */
  408d70:	e045      	b.n	408dfe <f_lseek+0x19e>
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
  408d72:	687b      	ldr	r3, [r7, #4]
  408d74:	799b      	ldrb	r3, [r3, #6]
  408d76:	f003 0302 	and.w	r3, r3, #2
  408d7a:	2b00      	cmp	r3, #0
  408d7c:	d00c      	beq.n	408d98 <f_lseek+0x138>
						clst = create_chain(fp->fs, clst);	/* Force stretch if in write mode */
  408d7e:	687b      	ldr	r3, [r7, #4]
  408d80:	681b      	ldr	r3, [r3, #0]
  408d82:	69f9      	ldr	r1, [r7, #28]
  408d84:	4618      	mov	r0, r3
  408d86:	4b55      	ldr	r3, [pc, #340]	; (408edc <f_lseek+0x27c>)
  408d88:	4798      	blx	r3
  408d8a:	61f8      	str	r0, [r7, #28]
						if (clst == 0) {				/* When disk gets full, clip file size */
  408d8c:	69fb      	ldr	r3, [r7, #28]
  408d8e:	2b00      	cmp	r3, #0
  408d90:	d109      	bne.n	408da6 <f_lseek+0x146>
							ofs = bcs; break;
  408d92:	68fb      	ldr	r3, [r7, #12]
  408d94:	603b      	str	r3, [r7, #0]
  408d96:	e036      	b.n	408e06 <f_lseek+0x1a6>
						}
					} else
#endif
						clst = get_fat(fp->fs, clst);	/* Follow cluster chain if not in write mode */
  408d98:	687b      	ldr	r3, [r7, #4]
  408d9a:	681b      	ldr	r3, [r3, #0]
  408d9c:	69f9      	ldr	r1, [r7, #28]
  408d9e:	4618      	mov	r0, r3
  408da0:	4b4f      	ldr	r3, [pc, #316]	; (408ee0 <f_lseek+0x280>)
  408da2:	4798      	blx	r3
  408da4:	61f8      	str	r0, [r7, #28]
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
  408da6:	69fb      	ldr	r3, [r7, #28]
  408da8:	f1b3 3fff 	cmp.w	r3, #4294967295
  408dac:	d108      	bne.n	408dc0 <f_lseek+0x160>
  408dae:	687b      	ldr	r3, [r7, #4]
  408db0:	799b      	ldrb	r3, [r3, #6]
  408db2:	f063 037f 	orn	r3, r3, #127	; 0x7f
  408db6:	b2da      	uxtb	r2, r3
  408db8:	687b      	ldr	r3, [r7, #4]
  408dba:	719a      	strb	r2, [r3, #6]
  408dbc:	2301      	movs	r3, #1
  408dbe:	e0ac      	b.n	408f1a <f_lseek+0x2ba>
					if (clst <= 1 || clst >= fp->fs->n_fatent) ABORT(fp->fs, FR_INT_ERR);
  408dc0:	69fb      	ldr	r3, [r7, #28]
  408dc2:	2b01      	cmp	r3, #1
  408dc4:	d905      	bls.n	408dd2 <f_lseek+0x172>
  408dc6:	687b      	ldr	r3, [r7, #4]
  408dc8:	681b      	ldr	r3, [r3, #0]
  408dca:	699a      	ldr	r2, [r3, #24]
  408dcc:	69fb      	ldr	r3, [r7, #28]
  408dce:	429a      	cmp	r2, r3
  408dd0:	d808      	bhi.n	408de4 <f_lseek+0x184>
  408dd2:	687b      	ldr	r3, [r7, #4]
  408dd4:	799b      	ldrb	r3, [r3, #6]
  408dd6:	f063 037f 	orn	r3, r3, #127	; 0x7f
  408dda:	b2da      	uxtb	r2, r3
  408ddc:	687b      	ldr	r3, [r7, #4]
  408dde:	719a      	strb	r2, [r3, #6]
  408de0:	2302      	movs	r3, #2
  408de2:	e09a      	b.n	408f1a <f_lseek+0x2ba>
					fp->clust = clst;
  408de4:	687b      	ldr	r3, [r7, #4]
  408de6:	69fa      	ldr	r2, [r7, #28]
  408de8:	615a      	str	r2, [r3, #20]
					fp->fptr += bcs;
  408dea:	687b      	ldr	r3, [r7, #4]
  408dec:	689a      	ldr	r2, [r3, #8]
  408dee:	68fb      	ldr	r3, [r7, #12]
  408df0:	441a      	add	r2, r3
  408df2:	687b      	ldr	r3, [r7, #4]
  408df4:	609a      	str	r2, [r3, #8]
					ofs -= bcs;
  408df6:	683a      	ldr	r2, [r7, #0]
  408df8:	68fb      	ldr	r3, [r7, #12]
  408dfa:	1ad3      	subs	r3, r2, r3
  408dfc:	603b      	str	r3, [r7, #0]
				while (ofs > bcs) {						/* Cluster following loop */
  408dfe:	683a      	ldr	r2, [r7, #0]
  408e00:	68fb      	ldr	r3, [r7, #12]
  408e02:	429a      	cmp	r2, r3
  408e04:	d8b5      	bhi.n	408d72 <f_lseek+0x112>
				}
				fp->fptr += ofs;
  408e06:	687b      	ldr	r3, [r7, #4]
  408e08:	689a      	ldr	r2, [r3, #8]
  408e0a:	683b      	ldr	r3, [r7, #0]
  408e0c:	441a      	add	r2, r3
  408e0e:	687b      	ldr	r3, [r7, #4]
  408e10:	609a      	str	r2, [r3, #8]
				if (ofs % SS(fp->fs)) {
  408e12:	683b      	ldr	r3, [r7, #0]
  408e14:	f3c3 0308 	ubfx	r3, r3, #0, #9
  408e18:	2b00      	cmp	r3, #0
  408e1a:	d017      	beq.n	408e4c <f_lseek+0x1ec>
					nsect = clust2sect(fp->fs, clst);	/* Current sector */
  408e1c:	687b      	ldr	r3, [r7, #4]
  408e1e:	681b      	ldr	r3, [r3, #0]
  408e20:	69f9      	ldr	r1, [r7, #28]
  408e22:	4618      	mov	r0, r3
  408e24:	4b2f      	ldr	r3, [pc, #188]	; (408ee4 <f_lseek+0x284>)
  408e26:	4798      	blx	r3
  408e28:	61b8      	str	r0, [r7, #24]
					if (!nsect) ABORT(fp->fs, FR_INT_ERR);
  408e2a:	69bb      	ldr	r3, [r7, #24]
  408e2c:	2b00      	cmp	r3, #0
  408e2e:	d108      	bne.n	408e42 <f_lseek+0x1e2>
  408e30:	687b      	ldr	r3, [r7, #4]
  408e32:	799b      	ldrb	r3, [r3, #6]
  408e34:	f063 037f 	orn	r3, r3, #127	; 0x7f
  408e38:	b2da      	uxtb	r2, r3
  408e3a:	687b      	ldr	r3, [r7, #4]
  408e3c:	719a      	strb	r2, [r3, #6]
  408e3e:	2302      	movs	r3, #2
  408e40:	e06b      	b.n	408f1a <f_lseek+0x2ba>
					nsect += ofs / SS(fp->fs);
  408e42:	683b      	ldr	r3, [r7, #0]
  408e44:	0a5b      	lsrs	r3, r3, #9
  408e46:	69ba      	ldr	r2, [r7, #24]
  408e48:	4413      	add	r3, r2
  408e4a:	61bb      	str	r3, [r7, #24]
				}
			}
		}
		if (fp->fptr % SS(fp->fs) && nsect != fp->dsect) {	/* Fill sector cache if needed */
  408e4c:	687b      	ldr	r3, [r7, #4]
  408e4e:	689b      	ldr	r3, [r3, #8]
  408e50:	f3c3 0308 	ubfx	r3, r3, #0, #9
  408e54:	2b00      	cmp	r3, #0
  408e56:	d04e      	beq.n	408ef6 <f_lseek+0x296>
  408e58:	687b      	ldr	r3, [r7, #4]
  408e5a:	699a      	ldr	r2, [r3, #24]
  408e5c:	69bb      	ldr	r3, [r7, #24]
  408e5e:	429a      	cmp	r2, r3
  408e60:	d049      	beq.n	408ef6 <f_lseek+0x296>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA__DIRTY) {			/* Write-back dirty sector cache */
  408e62:	687b      	ldr	r3, [r7, #4]
  408e64:	799b      	ldrb	r3, [r3, #6]
  408e66:	f003 0340 	and.w	r3, r3, #64	; 0x40
  408e6a:	2b00      	cmp	r3, #0
  408e6c:	d01d      	beq.n	408eaa <f_lseek+0x24a>
				if (disk_write(fp->fs->drv, fp->buf, fp->dsect, 1) != RES_OK)
  408e6e:	687b      	ldr	r3, [r7, #4]
  408e70:	681b      	ldr	r3, [r3, #0]
  408e72:	7858      	ldrb	r0, [r3, #1]
  408e74:	687b      	ldr	r3, [r7, #4]
  408e76:	f103 0124 	add.w	r1, r3, #36	; 0x24
  408e7a:	687b      	ldr	r3, [r7, #4]
  408e7c:	699a      	ldr	r2, [r3, #24]
  408e7e:	2301      	movs	r3, #1
  408e80:	4c19      	ldr	r4, [pc, #100]	; (408ee8 <f_lseek+0x288>)
  408e82:	47a0      	blx	r4
  408e84:	4603      	mov	r3, r0
  408e86:	2b00      	cmp	r3, #0
  408e88:	d008      	beq.n	408e9c <f_lseek+0x23c>
					ABORT(fp->fs, FR_DISK_ERR);
  408e8a:	687b      	ldr	r3, [r7, #4]
  408e8c:	799b      	ldrb	r3, [r3, #6]
  408e8e:	f063 037f 	orn	r3, r3, #127	; 0x7f
  408e92:	b2da      	uxtb	r2, r3
  408e94:	687b      	ldr	r3, [r7, #4]
  408e96:	719a      	strb	r2, [r3, #6]
  408e98:	2301      	movs	r3, #1
  408e9a:	e03e      	b.n	408f1a <f_lseek+0x2ba>
				fp->flag &= ~FA__DIRTY;
  408e9c:	687b      	ldr	r3, [r7, #4]
  408e9e:	799b      	ldrb	r3, [r3, #6]
  408ea0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  408ea4:	b2da      	uxtb	r2, r3
  408ea6:	687b      	ldr	r3, [r7, #4]
  408ea8:	719a      	strb	r2, [r3, #6]
			}
#endif
			if (disk_read(fp->fs->drv, fp->buf, nsect, 1) != RES_OK)	/* Fill sector cache */
  408eaa:	687b      	ldr	r3, [r7, #4]
  408eac:	681b      	ldr	r3, [r3, #0]
  408eae:	7858      	ldrb	r0, [r3, #1]
  408eb0:	687b      	ldr	r3, [r7, #4]
  408eb2:	f103 0124 	add.w	r1, r3, #36	; 0x24
  408eb6:	2301      	movs	r3, #1
  408eb8:	69ba      	ldr	r2, [r7, #24]
  408eba:	4c0c      	ldr	r4, [pc, #48]	; (408eec <f_lseek+0x28c>)
  408ebc:	47a0      	blx	r4
  408ebe:	4603      	mov	r3, r0
  408ec0:	2b00      	cmp	r3, #0
  408ec2:	d015      	beq.n	408ef0 <f_lseek+0x290>
				ABORT(fp->fs, FR_DISK_ERR);
  408ec4:	687b      	ldr	r3, [r7, #4]
  408ec6:	799b      	ldrb	r3, [r3, #6]
  408ec8:	f063 037f 	orn	r3, r3, #127	; 0x7f
  408ecc:	b2da      	uxtb	r2, r3
  408ece:	687b      	ldr	r3, [r7, #4]
  408ed0:	719a      	strb	r2, [r3, #6]
  408ed2:	2301      	movs	r3, #1
  408ed4:	e021      	b.n	408f1a <f_lseek+0x2ba>
  408ed6:	bf00      	nop
  408ed8:	0040831d 	.word	0x0040831d
  408edc:	00406da5 	.word	0x00406da5
  408ee0:	00406995 	.word	0x00406995
  408ee4:	00406955 	.word	0x00406955
  408ee8:	00406475 	.word	0x00406475
  408eec:	004063c5 	.word	0x004063c5
#endif
			fp->dsect = nsect;
  408ef0:	687b      	ldr	r3, [r7, #4]
  408ef2:	69ba      	ldr	r2, [r7, #24]
  408ef4:	619a      	str	r2, [r3, #24]
		}
#if !_FS_READONLY
		if (fp->fptr > fp->fsize) {			/* Set file change flag if the file size is extended */
  408ef6:	687b      	ldr	r3, [r7, #4]
  408ef8:	689a      	ldr	r2, [r3, #8]
  408efa:	687b      	ldr	r3, [r7, #4]
  408efc:	68db      	ldr	r3, [r3, #12]
  408efe:	429a      	cmp	r2, r3
  408f00:	d90a      	bls.n	408f18 <f_lseek+0x2b8>
			fp->fsize = fp->fptr;
  408f02:	687b      	ldr	r3, [r7, #4]
  408f04:	689a      	ldr	r2, [r3, #8]
  408f06:	687b      	ldr	r3, [r7, #4]
  408f08:	60da      	str	r2, [r3, #12]
			fp->flag |= FA__WRITTEN;
  408f0a:	687b      	ldr	r3, [r7, #4]
  408f0c:	799b      	ldrb	r3, [r3, #6]
  408f0e:	f043 0320 	orr.w	r3, r3, #32
  408f12:	b2da      	uxtb	r2, r3
  408f14:	687b      	ldr	r3, [r7, #4]
  408f16:	719a      	strb	r2, [r3, #6]
		}
#endif
	}

	LEAVE_FF(fp->fs, res);
  408f18:	7dfb      	ldrb	r3, [r7, #23]
}
  408f1a:	4618      	mov	r0, r3
  408f1c:	3724      	adds	r7, #36	; 0x24
  408f1e:	46bd      	mov	sp, r7
  408f20:	bd90      	pop	{r4, r7, pc}
  408f22:	bf00      	nop

00408f24 <f_putc>:
/*-----------------------------------------------------------------------*/
int f_putc (
	TCHAR c,	/* A character to be output */
	FIL* fil	/* Pointer to the file object */
)
{
  408f24:	b590      	push	{r4, r7, lr}
  408f26:	b087      	sub	sp, #28
  408f28:	af00      	add	r7, sp, #0
  408f2a:	4603      	mov	r3, r0
  408f2c:	6039      	str	r1, [r7, #0]
  408f2e:	71fb      	strb	r3, [r7, #7]
			s[2] = (BYTE)(0x80 | (c & 0x3F));
			btw = 3;
		}
	}
#else				/* Write the character without conversion */
	s[0] = (BYTE)c;
  408f30:	79fb      	ldrb	r3, [r7, #7]
  408f32:	733b      	strb	r3, [r7, #12]
	btw = 1;
  408f34:	2301      	movs	r3, #1
  408f36:	617b      	str	r3, [r7, #20]
#endif
	f_write(fil, s, btw, &bw);		/* Write the char to the file */
  408f38:	f107 0310 	add.w	r3, r7, #16
  408f3c:	f107 010c 	add.w	r1, r7, #12
  408f40:	697a      	ldr	r2, [r7, #20]
  408f42:	6838      	ldr	r0, [r7, #0]
  408f44:	4c06      	ldr	r4, [pc, #24]	; (408f60 <f_putc+0x3c>)
  408f46:	47a0      	blx	r4
	return (bw == btw) ? 1 : EOF;	/* Return the result */
  408f48:	693a      	ldr	r2, [r7, #16]
  408f4a:	697b      	ldr	r3, [r7, #20]
  408f4c:	429a      	cmp	r2, r3
  408f4e:	d101      	bne.n	408f54 <f_putc+0x30>
  408f50:	2301      	movs	r3, #1
  408f52:	e001      	b.n	408f58 <f_putc+0x34>
  408f54:	f04f 33ff 	mov.w	r3, #4294967295
}
  408f58:	4618      	mov	r0, r3
  408f5a:	371c      	adds	r7, #28
  408f5c:	46bd      	mov	sp, r7
  408f5e:	bd90      	pop	{r4, r7, pc}
  408f60:	00408779 	.word	0x00408779

00408f64 <f_puts>:
/*-----------------------------------------------------------------------*/
int f_puts (
	const TCHAR* str,	/* Pointer to the string to be output */
	FIL* fil			/* Pointer to the file object */
)
{
  408f64:	b580      	push	{r7, lr}
  408f66:	b084      	sub	sp, #16
  408f68:	af00      	add	r7, sp, #0
  408f6a:	6078      	str	r0, [r7, #4]
  408f6c:	6039      	str	r1, [r7, #0]
	int n;


	for (n = 0; *str; str++, n++) {
  408f6e:	2300      	movs	r3, #0
  408f70:	60fb      	str	r3, [r7, #12]
  408f72:	e012      	b.n	408f9a <f_puts+0x36>
		if (f_putc(*str, fil) == EOF) return EOF;
  408f74:	687b      	ldr	r3, [r7, #4]
  408f76:	781b      	ldrb	r3, [r3, #0]
  408f78:	6839      	ldr	r1, [r7, #0]
  408f7a:	4618      	mov	r0, r3
  408f7c:	4b0b      	ldr	r3, [pc, #44]	; (408fac <f_puts+0x48>)
  408f7e:	4798      	blx	r3
  408f80:	4603      	mov	r3, r0
  408f82:	f1b3 3fff 	cmp.w	r3, #4294967295
  408f86:	d102      	bne.n	408f8e <f_puts+0x2a>
  408f88:	f04f 33ff 	mov.w	r3, #4294967295
  408f8c:	e00a      	b.n	408fa4 <f_puts+0x40>
	for (n = 0; *str; str++, n++) {
  408f8e:	687b      	ldr	r3, [r7, #4]
  408f90:	3301      	adds	r3, #1
  408f92:	607b      	str	r3, [r7, #4]
  408f94:	68fb      	ldr	r3, [r7, #12]
  408f96:	3301      	adds	r3, #1
  408f98:	60fb      	str	r3, [r7, #12]
  408f9a:	687b      	ldr	r3, [r7, #4]
  408f9c:	781b      	ldrb	r3, [r3, #0]
  408f9e:	2b00      	cmp	r3, #0
  408fa0:	d1e8      	bne.n	408f74 <f_puts+0x10>
	}
	return n;
  408fa2:	68fb      	ldr	r3, [r7, #12]
}
  408fa4:	4618      	mov	r0, r3
  408fa6:	3710      	adds	r7, #16
  408fa8:	46bd      	mov	sp, r7
  408faa:	bd80      	pop	{r7, pc}
  408fac:	00408f25 	.word	0x00408f25

00408fb0 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	src,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEMCP, 1: OEMCP to Unicode */
)
{
  408fb0:	b480      	push	{r7}
  408fb2:	b085      	sub	sp, #20
  408fb4:	af00      	add	r7, sp, #0
  408fb6:	4603      	mov	r3, r0
  408fb8:	6039      	str	r1, [r7, #0]
  408fba:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (src < 0x80) {	/* ASCII */
  408fbc:	88fb      	ldrh	r3, [r7, #6]
  408fbe:	2b7f      	cmp	r3, #127	; 0x7f
  408fc0:	d802      	bhi.n	408fc8 <ff_convert+0x18>
		c = src;
  408fc2:	88fb      	ldrh	r3, [r7, #6]
  408fc4:	81fb      	strh	r3, [r7, #14]
  408fc6:	e025      	b.n	409014 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEMCP to Unicode */
  408fc8:	683b      	ldr	r3, [r7, #0]
  408fca:	2b00      	cmp	r3, #0
  408fcc:	d00b      	beq.n	408fe6 <ff_convert+0x36>
			c = (src >= 0x100) ? 0 : Tbl[src - 0x80];
  408fce:	88fb      	ldrh	r3, [r7, #6]
  408fd0:	2bff      	cmp	r3, #255	; 0xff
  408fd2:	d805      	bhi.n	408fe0 <ff_convert+0x30>
  408fd4:	88fb      	ldrh	r3, [r7, #6]
  408fd6:	3b80      	subs	r3, #128	; 0x80
  408fd8:	4a12      	ldr	r2, [pc, #72]	; (409024 <ff_convert+0x74>)
  408fda:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
  408fde:	e000      	b.n	408fe2 <ff_convert+0x32>
  408fe0:	2300      	movs	r3, #0
  408fe2:	81fb      	strh	r3, [r7, #14]
  408fe4:	e016      	b.n	409014 <ff_convert+0x64>

		} else {		/* Unicode to OEMCP */
			for (c = 0; c < 0x80; c++) {
  408fe6:	2300      	movs	r3, #0
  408fe8:	81fb      	strh	r3, [r7, #14]
  408fea:	e009      	b.n	409000 <ff_convert+0x50>
				if (src == Tbl[c]) break;
  408fec:	89fb      	ldrh	r3, [r7, #14]
  408fee:	4a0d      	ldr	r2, [pc, #52]	; (409024 <ff_convert+0x74>)
  408ff0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
  408ff4:	88fa      	ldrh	r2, [r7, #6]
  408ff6:	429a      	cmp	r2, r3
  408ff8:	d006      	beq.n	409008 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
  408ffa:	89fb      	ldrh	r3, [r7, #14]
  408ffc:	3301      	adds	r3, #1
  408ffe:	81fb      	strh	r3, [r7, #14]
  409000:	89fb      	ldrh	r3, [r7, #14]
  409002:	2b7f      	cmp	r3, #127	; 0x7f
  409004:	d9f2      	bls.n	408fec <ff_convert+0x3c>
  409006:	e000      	b.n	40900a <ff_convert+0x5a>
				if (src == Tbl[c]) break;
  409008:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
  40900a:	89fb      	ldrh	r3, [r7, #14]
  40900c:	3380      	adds	r3, #128	; 0x80
  40900e:	b29b      	uxth	r3, r3
  409010:	b2db      	uxtb	r3, r3
  409012:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
  409014:	89fb      	ldrh	r3, [r7, #14]
}
  409016:	4618      	mov	r0, r3
  409018:	3714      	adds	r7, #20
  40901a:	46bd      	mov	sp, r7
  40901c:	f85d 7b04 	ldr.w	r7, [sp], #4
  409020:	4770      	bx	lr
  409022:	bf00      	nop
  409024:	0040f6d4 	.word	0x0040f6d4

00409028 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Upper converted character */
	WCHAR chr		/* Input character */
)
{
  409028:	b480      	push	{r7}
  40902a:	b085      	sub	sp, #20
  40902c:	af00      	add	r7, sp, #0
  40902e:	4603      	mov	r3, r0
  409030:	80fb      	strh	r3, [r7, #6]
	static const WCHAR tbl_lower[] = { 0x61, 0x62, 0x63, 0x64, 0x65, 0x66, 0x67, 0x68, 0x69, 0x6A, 0x6B, 0x6C, 0x6D, 0x6E, 0x6F, 0x70, 0x71, 0x72, 0x73, 0x74, 0x75, 0x76, 0x77, 0x78, 0x79, 0x7A, 0xA1, 0x00A2, 0x00A3, 0x00A5, 0x00AC, 0x00AF, 0xE0, 0xE1, 0xE2, 0xE3, 0xE4, 0xE5, 0xE6, 0xE7, 0xE8, 0xE9, 0xEA, 0xEB, 0xEC, 0xED, 0xEE, 0xEF, 0xF0, 0xF1, 0xF2, 0xF3, 0xF4, 0xF5, 0xF6, 0xF8, 0xF9, 0xFA, 0xFB, 0xFC, 0xFD, 0xFE, 0x0FF, 0x101, 0x103, 0x105, 0x107, 0x109, 0x10B, 0x10D, 0x10F, 0x111, 0x113, 0x115, 0x117, 0x119, 0x11B, 0x11D, 0x11F, 0x121, 0x123, 0x125, 0x127, 0x129, 0x12B, 0x12D, 0x12F, 0x131, 0x133, 0x135, 0x137, 0x13A, 0x13C, 0x13E, 0x140, 0x142, 0x144, 0x146, 0x148, 0x14B, 0x14D, 0x14F, 0x151, 0x153, 0x155, 0x157, 0x159, 0x15B, 0x15D, 0x15F, 0x161, 0x163, 0x165, 0x167, 0x169, 0x16B, 0x16D, 0x16F, 0x171, 0x173, 0x175, 0x177, 0x17A, 0x17C, 0x17E, 0x192, 0x3B1, 0x3B2, 0x3B3, 0x3B4, 0x3B5, 0x3B6, 0x3B7, 0x3B8, 0x3B9, 0x3BA, 0x3BB, 0x3BC, 0x3BD, 0x3BE, 0x3BF, 0x3C0, 0x3C1, 0x3C3, 0x3C4, 0x3C5, 0x3C6, 0x3C7, 0x3C8, 0x3C9, 0x3CA, 0x430, 0x431, 0x432, 0x433, 0x434, 0x435, 0x436, 0x437, 0x438, 0x439, 0x43A, 0x43B, 0x43C, 0x43D, 0x43E, 0x43F, 0x440, 0x441, 0x442, 0x443, 0x444, 0x445, 0x446, 0x447, 0x448, 0x449, 0x44A, 0x44B, 0x44C, 0x44D, 0x44E, 0x44F, 0x451, 0x452, 0x453, 0x454, 0x455, 0x456, 0x457, 0x458, 0x459, 0x45A, 0x45B, 0x45C, 0x45E, 0x45F, 0x2170, 0x2171, 0x2172, 0x2173, 0x2174, 0x2175, 0x2176, 0x2177, 0x2178, 0x2179, 0x217A, 0x217B, 0x217C, 0x217D, 0x217E, 0x217F, 0xFF41, 0xFF42, 0xFF43, 0xFF44, 0xFF45, 0xFF46, 0xFF47, 0xFF48, 0xFF49, 0xFF4A, 0xFF4B, 0xFF4C, 0xFF4D, 0xFF4E, 0xFF4F, 0xFF50, 0xFF51, 0xFF52, 0xFF53, 0xFF54, 0xFF55, 0xFF56, 0xFF57, 0xFF58, 0xFF59, 0xFF5A, 0 };
	static const WCHAR tbl_upper[] = { 0x41, 0x42, 0x43, 0x44, 0x45, 0x46, 0x47, 0x48, 0x49, 0x4A, 0x4B, 0x4C, 0x4D, 0x4E, 0x4F, 0x50, 0x51, 0x52, 0x53, 0x54, 0x55, 0x56, 0x57, 0x58, 0x59, 0x5A, 0x21, 0xFFE0, 0xFFE1, 0xFFE5, 0xFFE2, 0xFFE3, 0xC0, 0xC1, 0xC2, 0xC3, 0xC4, 0xC5, 0xC6, 0xC7, 0xC8, 0xC9, 0xCA, 0xCB, 0xCC, 0xCD, 0xCE, 0xCF, 0xD0, 0xD1, 0xD2, 0xD3, 0xD4, 0xD5, 0xD6, 0xD8, 0xD9, 0xDA, 0xDB, 0xDC, 0xDD, 0xDE, 0x178, 0x100, 0x102, 0x104, 0x106, 0x108, 0x10A, 0x10C, 0x10E, 0x110, 0x112, 0x114, 0x116, 0x118, 0x11A, 0x11C, 0x11E, 0x120, 0x122, 0x124, 0x126, 0x128, 0x12A, 0x12C, 0x12E, 0x130, 0x132, 0x134, 0x136, 0x139, 0x13B, 0x13D, 0x13F, 0x141, 0x143, 0x145, 0x147, 0x14A, 0x14C, 0x14E, 0x150, 0x152, 0x154, 0x156, 0x158, 0x15A, 0x15C, 0x15E, 0x160, 0x162, 0x164, 0x166, 0x168, 0x16A, 0x16C, 0x16E, 0x170, 0x172, 0x174, 0x176, 0x179, 0x17B, 0x17D, 0x191, 0x391, 0x392, 0x393, 0x394, 0x395, 0x396, 0x397, 0x398, 0x399, 0x39A, 0x39B, 0x39C, 0x39D, 0x39E, 0x39F, 0x3A0, 0x3A1, 0x3A3, 0x3A4, 0x3A5, 0x3A6, 0x3A7, 0x3A8, 0x3A9, 0x3AA, 0x410, 0x411, 0x412, 0x413, 0x414, 0x415, 0x416, 0x417, 0x418, 0x419, 0x41A, 0x41B, 0x41C, 0x41D, 0x41E, 0x41F, 0x420, 0x421, 0x422, 0x423, 0x424, 0x425, 0x426, 0x427, 0x428, 0x429, 0x42A, 0x42B, 0x42C, 0x42D, 0x42E, 0x42F, 0x401, 0x402, 0x403, 0x404, 0x405, 0x406, 0x407, 0x408, 0x409, 0x40A, 0x40B, 0x40C, 0x40E, 0x40F, 0x2160, 0x2161, 0x2162, 0x2163, 0x2164, 0x2165, 0x2166, 0x2167, 0x2168, 0x2169, 0x216A, 0x216B, 0x216C, 0x216D, 0x216E, 0x216F, 0xFF21, 0xFF22, 0xFF23, 0xFF24, 0xFF25, 0xFF26, 0xFF27, 0xFF28, 0xFF29, 0xFF2A, 0xFF2B, 0xFF2C, 0xFF2D, 0xFF2E, 0xFF2F, 0xFF30, 0xFF31, 0xFF32, 0xFF33, 0xFF34, 0xFF35, 0xFF36, 0xFF37, 0xFF38, 0xFF39, 0xFF3A, 0 };
	int i;


	for (i = 0; tbl_lower[i] && chr != tbl_lower[i]; i++) ;
  409032:	2300      	movs	r3, #0
  409034:	60fb      	str	r3, [r7, #12]
  409036:	e002      	b.n	40903e <ff_wtoupper+0x16>
  409038:	68fb      	ldr	r3, [r7, #12]
  40903a:	3301      	adds	r3, #1
  40903c:	60fb      	str	r3, [r7, #12]
  40903e:	4a0f      	ldr	r2, [pc, #60]	; (40907c <ff_wtoupper+0x54>)
  409040:	68fb      	ldr	r3, [r7, #12]
  409042:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
  409046:	2b00      	cmp	r3, #0
  409048:	d006      	beq.n	409058 <ff_wtoupper+0x30>
  40904a:	4a0c      	ldr	r2, [pc, #48]	; (40907c <ff_wtoupper+0x54>)
  40904c:	68fb      	ldr	r3, [r7, #12]
  40904e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
  409052:	88fa      	ldrh	r2, [r7, #6]
  409054:	429a      	cmp	r2, r3
  409056:	d1ef      	bne.n	409038 <ff_wtoupper+0x10>

	return tbl_lower[i] ? tbl_upper[i] : chr;
  409058:	4a08      	ldr	r2, [pc, #32]	; (40907c <ff_wtoupper+0x54>)
  40905a:	68fb      	ldr	r3, [r7, #12]
  40905c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
  409060:	2b00      	cmp	r3, #0
  409062:	d004      	beq.n	40906e <ff_wtoupper+0x46>
  409064:	4a06      	ldr	r2, [pc, #24]	; (409080 <ff_wtoupper+0x58>)
  409066:	68fb      	ldr	r3, [r7, #12]
  409068:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
  40906c:	e000      	b.n	409070 <ff_wtoupper+0x48>
  40906e:	88fb      	ldrh	r3, [r7, #6]
}
  409070:	4618      	mov	r0, r3
  409072:	3714      	adds	r7, #20
  409074:	46bd      	mov	sp, r7
  409076:	f85d 7b04 	ldr.w	r7, [sp], #4
  40907a:	4770      	bx	lr
  40907c:	0040f7d4 	.word	0x0040f7d4
  409080:	0040f9b4 	.word	0x0040f9b4

00409084 <main>:
/* Function definitions ----------------------------------------------- */
/**
 * @brief Entry
 */
int main(void)
{
  409084:	b580      	push	{r7, lr}
  409086:	af00      	add	r7, sp, #0
  sys_init();
  409088:	4b02      	ldr	r3, [pc, #8]	; (409094 <main+0x10>)
  40908a:	4798      	blx	r3
  40908c:	2300      	movs	r3, #0
}
  40908e:	4618      	mov	r0, r3
  409090:	bd80      	pop	{r7, pc}
  409092:	bf00      	nop
  409094:	004030b9 	.word	0x004030b9

00409098 <osc_enable>:
{
  409098:	b580      	push	{r7, lr}
  40909a:	b082      	sub	sp, #8
  40909c:	af00      	add	r7, sp, #0
  40909e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4090a0:	687b      	ldr	r3, [r7, #4]
  4090a2:	2b07      	cmp	r3, #7
  4090a4:	d831      	bhi.n	40910a <osc_enable+0x72>
  4090a6:	a201      	add	r2, pc, #4	; (adr r2, 4090ac <osc_enable+0x14>)
  4090a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4090ac:	00409109 	.word	0x00409109
  4090b0:	004090cd 	.word	0x004090cd
  4090b4:	004090d5 	.word	0x004090d5
  4090b8:	004090dd 	.word	0x004090dd
  4090bc:	004090e5 	.word	0x004090e5
  4090c0:	004090ed 	.word	0x004090ed
  4090c4:	004090f5 	.word	0x004090f5
  4090c8:	004090ff 	.word	0x004090ff
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  4090cc:	2000      	movs	r0, #0
  4090ce:	4b11      	ldr	r3, [pc, #68]	; (409114 <osc_enable+0x7c>)
  4090d0:	4798      	blx	r3
		break;
  4090d2:	e01a      	b.n	40910a <osc_enable+0x72>
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  4090d4:	2001      	movs	r0, #1
  4090d6:	4b0f      	ldr	r3, [pc, #60]	; (409114 <osc_enable+0x7c>)
  4090d8:	4798      	blx	r3
		break;
  4090da:	e016      	b.n	40910a <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  4090dc:	2000      	movs	r0, #0
  4090de:	4b0e      	ldr	r3, [pc, #56]	; (409118 <osc_enable+0x80>)
  4090e0:	4798      	blx	r3
		break;
  4090e2:	e012      	b.n	40910a <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  4090e4:	2010      	movs	r0, #16
  4090e6:	4b0c      	ldr	r3, [pc, #48]	; (409118 <osc_enable+0x80>)
  4090e8:	4798      	blx	r3
		break;
  4090ea:	e00e      	b.n	40910a <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  4090ec:	2020      	movs	r0, #32
  4090ee:	4b0a      	ldr	r3, [pc, #40]	; (409118 <osc_enable+0x80>)
  4090f0:	4798      	blx	r3
		break;
  4090f2:	e00a      	b.n	40910a <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4090f4:	213e      	movs	r1, #62	; 0x3e
  4090f6:	2000      	movs	r0, #0
  4090f8:	4b08      	ldr	r3, [pc, #32]	; (40911c <osc_enable+0x84>)
  4090fa:	4798      	blx	r3
		break;
  4090fc:	e005      	b.n	40910a <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  4090fe:	213e      	movs	r1, #62	; 0x3e
  409100:	2001      	movs	r0, #1
  409102:	4b06      	ldr	r3, [pc, #24]	; (40911c <osc_enable+0x84>)
  409104:	4798      	blx	r3
		break;
  409106:	e000      	b.n	40910a <osc_enable+0x72>
		break;
  409108:	bf00      	nop
}
  40910a:	bf00      	nop
  40910c:	3708      	adds	r7, #8
  40910e:	46bd      	mov	sp, r7
  409110:	bd80      	pop	{r7, pc}
  409112:	bf00      	nop
  409114:	00409d8d 	.word	0x00409d8d
  409118:	00409df9 	.word	0x00409df9
  40911c:	00409e69 	.word	0x00409e69

00409120 <osc_is_ready>:
{
  409120:	b580      	push	{r7, lr}
  409122:	b082      	sub	sp, #8
  409124:	af00      	add	r7, sp, #0
  409126:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  409128:	687b      	ldr	r3, [r7, #4]
  40912a:	2b07      	cmp	r3, #7
  40912c:	d826      	bhi.n	40917c <osc_is_ready+0x5c>
  40912e:	a201      	add	r2, pc, #4	; (adr r2, 409134 <osc_is_ready+0x14>)
  409130:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  409134:	00409155 	.word	0x00409155
  409138:	00409159 	.word	0x00409159
  40913c:	00409159 	.word	0x00409159
  409140:	0040916b 	.word	0x0040916b
  409144:	0040916b 	.word	0x0040916b
  409148:	0040916b 	.word	0x0040916b
  40914c:	0040916b 	.word	0x0040916b
  409150:	0040916b 	.word	0x0040916b
		return 1;
  409154:	2301      	movs	r3, #1
  409156:	e012      	b.n	40917e <osc_is_ready+0x5e>
		return pmc_osc_is_ready_32kxtal();
  409158:	4b0b      	ldr	r3, [pc, #44]	; (409188 <osc_is_ready+0x68>)
  40915a:	4798      	blx	r3
  40915c:	4603      	mov	r3, r0
  40915e:	2b00      	cmp	r3, #0
  409160:	bf14      	ite	ne
  409162:	2301      	movne	r3, #1
  409164:	2300      	moveq	r3, #0
  409166:	b2db      	uxtb	r3, r3
  409168:	e009      	b.n	40917e <osc_is_ready+0x5e>
		return pmc_osc_is_ready_mainck();
  40916a:	4b08      	ldr	r3, [pc, #32]	; (40918c <osc_is_ready+0x6c>)
  40916c:	4798      	blx	r3
  40916e:	4603      	mov	r3, r0
  409170:	2b00      	cmp	r3, #0
  409172:	bf14      	ite	ne
  409174:	2301      	movne	r3, #1
  409176:	2300      	moveq	r3, #0
  409178:	b2db      	uxtb	r3, r3
  40917a:	e000      	b.n	40917e <osc_is_ready+0x5e>
	return 0;
  40917c:	2300      	movs	r3, #0
}
  40917e:	4618      	mov	r0, r3
  409180:	3708      	adds	r7, #8
  409182:	46bd      	mov	sp, r7
  409184:	bd80      	pop	{r7, pc}
  409186:	bf00      	nop
  409188:	00409dc5 	.word	0x00409dc5
  40918c:	00409ee1 	.word	0x00409ee1

00409190 <osc_get_rate>:
{
  409190:	b480      	push	{r7}
  409192:	b083      	sub	sp, #12
  409194:	af00      	add	r7, sp, #0
  409196:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  409198:	687b      	ldr	r3, [r7, #4]
  40919a:	2b07      	cmp	r3, #7
  40919c:	d825      	bhi.n	4091ea <osc_get_rate+0x5a>
  40919e:	a201      	add	r2, pc, #4	; (adr r2, 4091a4 <osc_get_rate+0x14>)
  4091a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4091a4:	004091c5 	.word	0x004091c5
  4091a8:	004091cb 	.word	0x004091cb
  4091ac:	004091d1 	.word	0x004091d1
  4091b0:	004091d7 	.word	0x004091d7
  4091b4:	004091db 	.word	0x004091db
  4091b8:	004091df 	.word	0x004091df
  4091bc:	004091e3 	.word	0x004091e3
  4091c0:	004091e7 	.word	0x004091e7
		return OSC_SLCK_32K_RC_HZ;
  4091c4:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4091c8:	e010      	b.n	4091ec <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  4091ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4091ce:	e00d      	b.n	4091ec <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  4091d0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4091d4:	e00a      	b.n	4091ec <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  4091d6:	4b08      	ldr	r3, [pc, #32]	; (4091f8 <osc_get_rate+0x68>)
  4091d8:	e008      	b.n	4091ec <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  4091da:	4b08      	ldr	r3, [pc, #32]	; (4091fc <osc_get_rate+0x6c>)
  4091dc:	e006      	b.n	4091ec <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  4091de:	4b08      	ldr	r3, [pc, #32]	; (409200 <osc_get_rate+0x70>)
  4091e0:	e004      	b.n	4091ec <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  4091e2:	4b07      	ldr	r3, [pc, #28]	; (409200 <osc_get_rate+0x70>)
  4091e4:	e002      	b.n	4091ec <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  4091e6:	4b06      	ldr	r3, [pc, #24]	; (409200 <osc_get_rate+0x70>)
  4091e8:	e000      	b.n	4091ec <osc_get_rate+0x5c>
	return 0;
  4091ea:	2300      	movs	r3, #0
}
  4091ec:	4618      	mov	r0, r3
  4091ee:	370c      	adds	r7, #12
  4091f0:	46bd      	mov	sp, r7
  4091f2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4091f6:	4770      	bx	lr
  4091f8:	003d0900 	.word	0x003d0900
  4091fc:	007a1200 	.word	0x007a1200
  409200:	00b71b00 	.word	0x00b71b00

00409204 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  409204:	b580      	push	{r7, lr}
  409206:	b082      	sub	sp, #8
  409208:	af00      	add	r7, sp, #0
  40920a:	4603      	mov	r3, r0
  40920c:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  40920e:	bf00      	nop
  409210:	79fb      	ldrb	r3, [r7, #7]
  409212:	4618      	mov	r0, r3
  409214:	4b05      	ldr	r3, [pc, #20]	; (40922c <osc_wait_ready+0x28>)
  409216:	4798      	blx	r3
  409218:	4603      	mov	r3, r0
  40921a:	f083 0301 	eor.w	r3, r3, #1
  40921e:	b2db      	uxtb	r3, r3
  409220:	2b00      	cmp	r3, #0
  409222:	d1f5      	bne.n	409210 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  409224:	bf00      	nop
  409226:	3708      	adds	r7, #8
  409228:	46bd      	mov	sp, r7
  40922a:	bd80      	pop	{r7, pc}
  40922c:	00409121 	.word	0x00409121

00409230 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  409230:	b580      	push	{r7, lr}
  409232:	b086      	sub	sp, #24
  409234:	af00      	add	r7, sp, #0
  409236:	60f8      	str	r0, [r7, #12]
  409238:	607a      	str	r2, [r7, #4]
  40923a:	603b      	str	r3, [r7, #0]
  40923c:	460b      	mov	r3, r1
  40923e:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  409240:	7afb      	ldrb	r3, [r7, #11]
  409242:	4618      	mov	r0, r3
  409244:	4b0d      	ldr	r3, [pc, #52]	; (40927c <pll_config_init+0x4c>)
  409246:	4798      	blx	r3
  409248:	4602      	mov	r2, r0
  40924a:	687b      	ldr	r3, [r7, #4]
  40924c:	fbb2 f3f3 	udiv	r3, r2, r3
  409250:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  409252:	697b      	ldr	r3, [r7, #20]
  409254:	683a      	ldr	r2, [r7, #0]
  409256:	fb02 f303 	mul.w	r3, r2, r3
  40925a:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
	p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div) | \
  40925c:	683b      	ldr	r3, [r7, #0]
  40925e:	3b01      	subs	r3, #1
  409260:	041a      	lsls	r2, r3, #16
  409262:	4b07      	ldr	r3, [pc, #28]	; (409280 <pll_config_init+0x50>)
  409264:	4013      	ands	r3, r2
  409266:	687a      	ldr	r2, [r7, #4]
  409268:	b2d2      	uxtb	r2, r2
  40926a:	4313      	orrs	r3, r2
  40926c:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
  409270:	68fb      	ldr	r3, [r7, #12]
  409272:	601a      	str	r2, [r3, #0]
			CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
}
  409274:	bf00      	nop
  409276:	3718      	adds	r7, #24
  409278:	46bd      	mov	sp, r7
  40927a:	bd80      	pop	{r7, pc}
  40927c:	00409191 	.word	0x00409191
  409280:	07ff0000 	.word	0x07ff0000

00409284 <pll_enable>:
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  409284:	b580      	push	{r7, lr}
  409286:	b082      	sub	sp, #8
  409288:	af00      	add	r7, sp, #0
  40928a:	6078      	str	r0, [r7, #4]
  40928c:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  40928e:	683b      	ldr	r3, [r7, #0]
  409290:	2b00      	cmp	r3, #0
  409292:	d107      	bne.n	4092a4 <pll_enable+0x20>
		pmc_disable_pllack(); // Always stop PLL first!
  409294:	4b05      	ldr	r3, [pc, #20]	; (4092ac <pll_enable+0x28>)
  409296:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  409298:	4a05      	ldr	r2, [pc, #20]	; (4092b0 <pll_enable+0x2c>)
  40929a:	687b      	ldr	r3, [r7, #4]
  40929c:	681b      	ldr	r3, [r3, #0]
  40929e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4092a2:	6293      	str	r3, [r2, #40]	; 0x28
	}
}
  4092a4:	bf00      	nop
  4092a6:	3708      	adds	r7, #8
  4092a8:	46bd      	mov	sp, r7
  4092aa:	bd80      	pop	{r7, pc}
  4092ac:	00409efd 	.word	0x00409efd
  4092b0:	400e0400 	.word	0x400e0400

004092b4 <pll_is_locked>:
		pmc_disable_pllack();
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4092b4:	b580      	push	{r7, lr}
  4092b6:	b082      	sub	sp, #8
  4092b8:	af00      	add	r7, sp, #0
  4092ba:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	UNUSED(ul_pll_id);
	return pmc_is_locked_pllack();
  4092bc:	4b03      	ldr	r3, [pc, #12]	; (4092cc <pll_is_locked+0x18>)
  4092be:	4798      	blx	r3
  4092c0:	4603      	mov	r3, r0
}
  4092c2:	4618      	mov	r0, r3
  4092c4:	3708      	adds	r7, #8
  4092c6:	46bd      	mov	sp, r7
  4092c8:	bd80      	pop	{r7, pc}
  4092ca:	bf00      	nop
  4092cc:	00409f19 	.word	0x00409f19

004092d0 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  4092d0:	b580      	push	{r7, lr}
  4092d2:	b082      	sub	sp, #8
  4092d4:	af00      	add	r7, sp, #0
  4092d6:	4603      	mov	r3, r0
  4092d8:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  4092da:	79fb      	ldrb	r3, [r7, #7]
  4092dc:	3b03      	subs	r3, #3
  4092de:	2b04      	cmp	r3, #4
  4092e0:	d808      	bhi.n	4092f4 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  4092e2:	79fb      	ldrb	r3, [r7, #7]
  4092e4:	4618      	mov	r0, r3
  4092e6:	4b06      	ldr	r3, [pc, #24]	; (409300 <pll_enable_source+0x30>)
  4092e8:	4798      	blx	r3
		osc_wait_ready(e_src);
  4092ea:	79fb      	ldrb	r3, [r7, #7]
  4092ec:	4618      	mov	r0, r3
  4092ee:	4b05      	ldr	r3, [pc, #20]	; (409304 <pll_enable_source+0x34>)
  4092f0:	4798      	blx	r3
		break;
  4092f2:	e000      	b.n	4092f6 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  4092f4:	bf00      	nop
	}
}
  4092f6:	bf00      	nop
  4092f8:	3708      	adds	r7, #8
  4092fa:	46bd      	mov	sp, r7
  4092fc:	bd80      	pop	{r7, pc}
  4092fe:	bf00      	nop
  409300:	00409099 	.word	0x00409099
  409304:	00409205 	.word	0x00409205

00409308 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  409308:	b580      	push	{r7, lr}
  40930a:	b082      	sub	sp, #8
  40930c:	af00      	add	r7, sp, #0
  40930e:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  409310:	bf00      	nop
  409312:	6878      	ldr	r0, [r7, #4]
  409314:	4b04      	ldr	r3, [pc, #16]	; (409328 <pll_wait_for_lock+0x20>)
  409316:	4798      	blx	r3
  409318:	4603      	mov	r3, r0
  40931a:	2b00      	cmp	r3, #0
  40931c:	d0f9      	beq.n	409312 <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  40931e:	2300      	movs	r3, #0
}
  409320:	4618      	mov	r0, r3
  409322:	3708      	adds	r7, #8
  409324:	46bd      	mov	sp, r7
  409326:	bd80      	pop	{r7, pc}
  409328:	004092b5 	.word	0x004092b5

0040932c <sysclk_get_main_hz>:
{
  40932c:	b580      	push	{r7, lr}
  40932e:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  409330:	2006      	movs	r0, #6
  409332:	4b03      	ldr	r3, [pc, #12]	; (409340 <sysclk_get_main_hz+0x14>)
  409334:	4798      	blx	r3
  409336:	4603      	mov	r3, r0
  409338:	011b      	lsls	r3, r3, #4
}
  40933a:	4618      	mov	r0, r3
  40933c:	bd80      	pop	{r7, pc}
  40933e:	bf00      	nop
  409340:	00409191 	.word	0x00409191

00409344 <sysclk_get_cpu_hz>:
{
  409344:	b580      	push	{r7, lr}
  409346:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  409348:	4b02      	ldr	r3, [pc, #8]	; (409354 <sysclk_get_cpu_hz+0x10>)
  40934a:	4798      	blx	r3
  40934c:	4603      	mov	r3, r0
  40934e:	085b      	lsrs	r3, r3, #1
}
  409350:	4618      	mov	r0, r3
  409352:	bd80      	pop	{r7, pc}
  409354:	0040932d 	.word	0x0040932d

00409358 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  409358:	b590      	push	{r4, r7, lr}
  40935a:	b083      	sub	sp, #12
  40935c:	af00      	add	r7, sp, #0
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40935e:	4811      	ldr	r0, [pc, #68]	; (4093a4 <sysclk_init+0x4c>)
  409360:	4b11      	ldr	r3, [pc, #68]	; (4093a8 <sysclk_init+0x50>)
  409362:	4798      	blx	r3

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		struct pll_config pllcfg;

		pll_enable_source(CONFIG_PLL0_SOURCE);
  409364:	2006      	movs	r0, #6
  409366:	4b11      	ldr	r3, [pc, #68]	; (4093ac <sysclk_init+0x54>)
  409368:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  40936a:	1d38      	adds	r0, r7, #4
  40936c:	2310      	movs	r3, #16
  40936e:	2201      	movs	r2, #1
  409370:	2106      	movs	r1, #6
  409372:	4c0f      	ldr	r4, [pc, #60]	; (4093b0 <sysclk_init+0x58>)
  409374:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  409376:	1d3b      	adds	r3, r7, #4
  409378:	2100      	movs	r1, #0
  40937a:	4618      	mov	r0, r3
  40937c:	4b0d      	ldr	r3, [pc, #52]	; (4093b4 <sysclk_init+0x5c>)
  40937e:	4798      	blx	r3
		pll_wait_for_lock(0);
  409380:	2000      	movs	r0, #0
  409382:	4b0d      	ldr	r3, [pc, #52]	; (4093b8 <sysclk_init+0x60>)
  409384:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  409386:	2010      	movs	r0, #16
  409388:	4b0c      	ldr	r3, [pc, #48]	; (4093bc <sysclk_init+0x64>)
  40938a:	4798      	blx	r3
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40938c:	4b0c      	ldr	r3, [pc, #48]	; (4093c0 <sysclk_init+0x68>)
  40938e:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  409390:	4b0c      	ldr	r3, [pc, #48]	; (4093c4 <sysclk_init+0x6c>)
  409392:	4798      	blx	r3
  409394:	4603      	mov	r3, r0
  409396:	4618      	mov	r0, r3
  409398:	4b03      	ldr	r3, [pc, #12]	; (4093a8 <sysclk_init+0x50>)
  40939a:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  40939c:	bf00      	nop
  40939e:	370c      	adds	r7, #12
  4093a0:	46bd      	mov	sp, r7
  4093a2:	bd90      	pop	{r4, r7, pc}
  4093a4:	07270e00 	.word	0x07270e00
  4093a8:	00406235 	.word	0x00406235
  4093ac:	004092d1 	.word	0x004092d1
  4093b0:	00409231 	.word	0x00409231
  4093b4:	00409285 	.word	0x00409285
  4093b8:	00409309 	.word	0x00409309
  4093bc:	00409d09 	.word	0x00409d09
  4093c0:	004060cd 	.word	0x004060cd
  4093c4:	00409345 	.word	0x00409345

004093c8 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4093c8:	b580      	push	{r7, lr}
  4093ca:	b084      	sub	sp, #16
  4093cc:	af00      	add	r7, sp, #0
  4093ce:	6078      	str	r0, [r7, #4]
  4093d0:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4093d2:	6878      	ldr	r0, [r7, #4]
  4093d4:	4b2c      	ldr	r3, [pc, #176]	; (409488 <pio_handler_process+0xc0>)
  4093d6:	4798      	blx	r3
  4093d8:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  4093da:	6878      	ldr	r0, [r7, #4]
  4093dc:	4b2b      	ldr	r3, [pc, #172]	; (40948c <pio_handler_process+0xc4>)
  4093de:	4798      	blx	r3
  4093e0:	4602      	mov	r2, r0
  4093e2:	68fb      	ldr	r3, [r7, #12]
  4093e4:	4013      	ands	r3, r2
  4093e6:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  4093e8:	68fb      	ldr	r3, [r7, #12]
  4093ea:	2b00      	cmp	r3, #0
  4093ec:	d03c      	beq.n	409468 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  4093ee:	2300      	movs	r3, #0
  4093f0:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  4093f2:	e034      	b.n	40945e <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  4093f4:	4a26      	ldr	r2, [pc, #152]	; (409490 <pio_handler_process+0xc8>)
  4093f6:	68bb      	ldr	r3, [r7, #8]
  4093f8:	011b      	lsls	r3, r3, #4
  4093fa:	4413      	add	r3, r2
  4093fc:	681a      	ldr	r2, [r3, #0]
  4093fe:	683b      	ldr	r3, [r7, #0]
  409400:	429a      	cmp	r2, r3
  409402:	d126      	bne.n	409452 <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  409404:	4a22      	ldr	r2, [pc, #136]	; (409490 <pio_handler_process+0xc8>)
  409406:	68bb      	ldr	r3, [r7, #8]
  409408:	011b      	lsls	r3, r3, #4
  40940a:	4413      	add	r3, r2
  40940c:	3304      	adds	r3, #4
  40940e:	681a      	ldr	r2, [r3, #0]
  409410:	68fb      	ldr	r3, [r7, #12]
  409412:	4013      	ands	r3, r2
  409414:	2b00      	cmp	r3, #0
  409416:	d01c      	beq.n	409452 <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  409418:	4a1d      	ldr	r2, [pc, #116]	; (409490 <pio_handler_process+0xc8>)
  40941a:	68bb      	ldr	r3, [r7, #8]
  40941c:	011b      	lsls	r3, r3, #4
  40941e:	4413      	add	r3, r2
  409420:	330c      	adds	r3, #12
  409422:	681b      	ldr	r3, [r3, #0]
  409424:	491a      	ldr	r1, [pc, #104]	; (409490 <pio_handler_process+0xc8>)
  409426:	68ba      	ldr	r2, [r7, #8]
  409428:	0112      	lsls	r2, r2, #4
  40942a:	440a      	add	r2, r1
  40942c:	6810      	ldr	r0, [r2, #0]
  40942e:	4918      	ldr	r1, [pc, #96]	; (409490 <pio_handler_process+0xc8>)
  409430:	68ba      	ldr	r2, [r7, #8]
  409432:	0112      	lsls	r2, r2, #4
  409434:	440a      	add	r2, r1
  409436:	3204      	adds	r2, #4
  409438:	6812      	ldr	r2, [r2, #0]
  40943a:	4611      	mov	r1, r2
  40943c:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  40943e:	4a14      	ldr	r2, [pc, #80]	; (409490 <pio_handler_process+0xc8>)
  409440:	68bb      	ldr	r3, [r7, #8]
  409442:	011b      	lsls	r3, r3, #4
  409444:	4413      	add	r3, r2
  409446:	3304      	adds	r3, #4
  409448:	681b      	ldr	r3, [r3, #0]
  40944a:	43db      	mvns	r3, r3
  40944c:	68fa      	ldr	r2, [r7, #12]
  40944e:	4013      	ands	r3, r2
  409450:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  409452:	68bb      	ldr	r3, [r7, #8]
  409454:	3301      	adds	r3, #1
  409456:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  409458:	68bb      	ldr	r3, [r7, #8]
  40945a:	2b06      	cmp	r3, #6
  40945c:	d803      	bhi.n	409466 <pio_handler_process+0x9e>
		while (status != 0) {
  40945e:	68fb      	ldr	r3, [r7, #12]
  409460:	2b00      	cmp	r3, #0
  409462:	d1c7      	bne.n	4093f4 <pio_handler_process+0x2c>
  409464:	e000      	b.n	409468 <pio_handler_process+0xa0>
				break;
  409466:	bf00      	nop
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  409468:	4b0a      	ldr	r3, [pc, #40]	; (409494 <pio_handler_process+0xcc>)
  40946a:	681b      	ldr	r3, [r3, #0]
  40946c:	2b00      	cmp	r3, #0
  40946e:	d007      	beq.n	409480 <pio_handler_process+0xb8>
		if (pio_capture_handler) {
  409470:	4b09      	ldr	r3, [pc, #36]	; (409498 <pio_handler_process+0xd0>)
  409472:	681b      	ldr	r3, [r3, #0]
  409474:	2b00      	cmp	r3, #0
  409476:	d003      	beq.n	409480 <pio_handler_process+0xb8>
			pio_capture_handler(p_pio);
  409478:	4b07      	ldr	r3, [pc, #28]	; (409498 <pio_handler_process+0xd0>)
  40947a:	681b      	ldr	r3, [r3, #0]
  40947c:	6878      	ldr	r0, [r7, #4]
  40947e:	4798      	blx	r3
		}
	}
#endif
}
  409480:	bf00      	nop
  409482:	3710      	adds	r7, #16
  409484:	46bd      	mov	sp, r7
  409486:	bd80      	pop	{r7, pc}
  409488:	00409cd9 	.word	0x00409cd9
  40948c:	00409cf1 	.word	0x00409cf1
  409490:	2000ae40 	.word	0x2000ae40
  409494:	2000aef8 	.word	0x2000aef8
  409498:	2000aeb0 	.word	0x2000aeb0

0040949c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  40949c:	b580      	push	{r7, lr}
  40949e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  4094a0:	2109      	movs	r1, #9
  4094a2:	4802      	ldr	r0, [pc, #8]	; (4094ac <PIOA_Handler+0x10>)
  4094a4:	4b02      	ldr	r3, [pc, #8]	; (4094b0 <PIOA_Handler+0x14>)
  4094a6:	4798      	blx	r3
}
  4094a8:	bf00      	nop
  4094aa:	bd80      	pop	{r7, pc}
  4094ac:	400e0e00 	.word	0x400e0e00
  4094b0:	004093c9 	.word	0x004093c9

004094b4 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4094b4:	b580      	push	{r7, lr}
  4094b6:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  4094b8:	210a      	movs	r1, #10
  4094ba:	4802      	ldr	r0, [pc, #8]	; (4094c4 <PIOB_Handler+0x10>)
  4094bc:	4b02      	ldr	r3, [pc, #8]	; (4094c8 <PIOB_Handler+0x14>)
  4094be:	4798      	blx	r3
}
  4094c0:	bf00      	nop
  4094c2:	bd80      	pop	{r7, pc}
  4094c4:	400e1000 	.word	0x400e1000
  4094c8:	004093c9 	.word	0x004093c9

004094cc <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4094cc:	b580      	push	{r7, lr}
  4094ce:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  4094d0:	210b      	movs	r1, #11
  4094d2:	4802      	ldr	r0, [pc, #8]	; (4094dc <PIOC_Handler+0x10>)
  4094d4:	4b02      	ldr	r3, [pc, #8]	; (4094e0 <PIOC_Handler+0x14>)
  4094d6:	4798      	blx	r3
}
  4094d8:	bf00      	nop
  4094da:	bd80      	pop	{r7, pc}
  4094dc:	400e1200 	.word	0x400e1200
  4094e0:	004093c9 	.word	0x004093c9

004094e4 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  4094e4:	b580      	push	{r7, lr}
  4094e6:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  4094e8:	210c      	movs	r1, #12
  4094ea:	4802      	ldr	r0, [pc, #8]	; (4094f4 <PIOD_Handler+0x10>)
  4094ec:	4b02      	ldr	r3, [pc, #8]	; (4094f8 <PIOD_Handler+0x14>)
  4094ee:	4798      	blx	r3
}
  4094f0:	bf00      	nop
  4094f2:	bd80      	pop	{r7, pc}
  4094f4:	400e1400 	.word	0x400e1400
  4094f8:	004093c9 	.word	0x004093c9

004094fc <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  4094fc:	b580      	push	{r7, lr}
  4094fe:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  409500:	210d      	movs	r1, #13
  409502:	4802      	ldr	r0, [pc, #8]	; (40950c <PIOE_Handler+0x10>)
  409504:	4b02      	ldr	r3, [pc, #8]	; (409510 <PIOE_Handler+0x14>)
  409506:	4798      	blx	r3
}
  409508:	bf00      	nop
  40950a:	bd80      	pop	{r7, pc}
  40950c:	400e1600 	.word	0x400e1600
  409510:	004093c9 	.word	0x004093c9

00409514 <can_set_baudrate>:
 *
 * \retval Set the baudrate successfully or not.
 */
static uint32_t can_set_baudrate(Can *p_can, uint32_t ul_mck,
		uint32_t ul_baudrate)
{
  409514:	b580      	push	{r7, lr}
  409516:	b08a      	sub	sp, #40	; 0x28
  409518:	af00      	add	r7, sp, #0
  40951a:	60f8      	str	r0, [r7, #12]
  40951c:	60b9      	str	r1, [r7, #8]
  40951e:	607a      	str	r2, [r7, #4]
	uint32_t ul_cur_mod;
	can_bit_timing_t *p_bit_time;

	/* Check whether the baudrate prescale will be greater than the max
	 * divide value. */
	if (((ul_mck + (ul_baudrate * CAN_MAX_TQ_NUM * 1000 - 1)) /
  409520:	687b      	ldr	r3, [r7, #4]
  409522:	f246 12a8 	movw	r2, #25000	; 0x61a8
  409526:	fb02 f203 	mul.w	r2, r2, r3
  40952a:	68bb      	ldr	r3, [r7, #8]
  40952c:	4413      	add	r3, r2
  40952e:	1e5a      	subs	r2, r3, #1
			(ul_baudrate * CAN_MAX_TQ_NUM * 1000)) >
  409530:	687b      	ldr	r3, [r7, #4]
  409532:	f246 11a8 	movw	r1, #25000	; 0x61a8
  409536:	fb01 f303 	mul.w	r3, r1, r3
	if (((ul_mck + (ul_baudrate * CAN_MAX_TQ_NUM * 1000 - 1)) /
  40953a:	fbb2 f3f3 	udiv	r3, r2, r3
  40953e:	2b80      	cmp	r3, #128	; 0x80
  409540:	d901      	bls.n	409546 <can_set_baudrate+0x32>
			CAN_BAUDRATE_MAX_DIV) {
		return 0;
  409542:	2300      	movs	r3, #0
  409544:	e086      	b.n	409654 <can_set_baudrate+0x140>
	}

	/* Check whether the input MCK is too small. */
	if ((ul_mck / 2)  < ul_baudrate * CAN_MIN_TQ_NUM * 1000) {
  409546:	68bb      	ldr	r3, [r7, #8]
  409548:	085a      	lsrs	r2, r3, #1
  40954a:	687b      	ldr	r3, [r7, #4]
  40954c:	f44f 51fa 	mov.w	r1, #8000	; 0x1f40
  409550:	fb01 f303 	mul.w	r3, r1, r3
  409554:	429a      	cmp	r2, r3
  409556:	d201      	bcs.n	40955c <can_set_baudrate+0x48>
		return 0;
  409558:	2300      	movs	r3, #0
  40955a:	e07b      	b.n	409654 <can_set_baudrate+0x140>
	}

	/* Initialize it as the minimum Time Quantum. */
	uc_tq = CAN_MIN_TQ_NUM;
  40955c:	2308      	movs	r3, #8
  40955e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	/* Initialize the remainder as the max value. When the remainder is 0,
	 *get the right TQ number. */
	ul_mod = 0xffffffff;
  409562:	f04f 33ff 	mov.w	r3, #4294967295
  409566:	623b      	str	r3, [r7, #32]
	/* Find out the approximate Time Quantum according to the baudrate. */
	for (uint8_t i = CAN_MIN_TQ_NUM; i <= CAN_MAX_TQ_NUM; i++) {
  409568:	2308      	movs	r3, #8
  40956a:	77fb      	strb	r3, [r7, #31]
  40956c:	e02a      	b.n	4095c4 <can_set_baudrate+0xb0>
		if ((ul_mck / (ul_baudrate * i * 1000)) <=
  40956e:	7ffb      	ldrb	r3, [r7, #31]
  409570:	687a      	ldr	r2, [r7, #4]
  409572:	fb02 f303 	mul.w	r3, r2, r3
  409576:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  40957a:	fb02 f303 	mul.w	r3, r2, r3
  40957e:	68ba      	ldr	r2, [r7, #8]
  409580:	fbb2 f3f3 	udiv	r3, r2, r3
  409584:	2b80      	cmp	r3, #128	; 0x80
  409586:	d81a      	bhi.n	4095be <can_set_baudrate+0xaa>
				CAN_BAUDRATE_MAX_DIV) {
			ul_cur_mod = ul_mck % (ul_baudrate * i * 1000);
  409588:	7ffb      	ldrb	r3, [r7, #31]
  40958a:	687a      	ldr	r2, [r7, #4]
  40958c:	fb02 f303 	mul.w	r3, r2, r3
  409590:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  409594:	fb02 f203 	mul.w	r2, r2, r3
  409598:	68bb      	ldr	r3, [r7, #8]
  40959a:	fbb3 f1f2 	udiv	r1, r3, r2
  40959e:	fb02 f201 	mul.w	r2, r2, r1
  4095a2:	1a9b      	subs	r3, r3, r2
  4095a4:	61bb      	str	r3, [r7, #24]
			if (ul_cur_mod < ul_mod) {
  4095a6:	69ba      	ldr	r2, [r7, #24]
  4095a8:	6a3b      	ldr	r3, [r7, #32]
  4095aa:	429a      	cmp	r2, r3
  4095ac:	d207      	bcs.n	4095be <can_set_baudrate+0xaa>
				ul_mod = ul_cur_mod;
  4095ae:	69bb      	ldr	r3, [r7, #24]
  4095b0:	623b      	str	r3, [r7, #32]
				uc_tq = i;
  4095b2:	7ffb      	ldrb	r3, [r7, #31]
  4095b4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				if (!ul_mod) {
  4095b8:	6a3b      	ldr	r3, [r7, #32]
  4095ba:	2b00      	cmp	r3, #0
  4095bc:	d006      	beq.n	4095cc <can_set_baudrate+0xb8>
	for (uint8_t i = CAN_MIN_TQ_NUM; i <= CAN_MAX_TQ_NUM; i++) {
  4095be:	7ffb      	ldrb	r3, [r7, #31]
  4095c0:	3301      	adds	r3, #1
  4095c2:	77fb      	strb	r3, [r7, #31]
  4095c4:	7ffb      	ldrb	r3, [r7, #31]
  4095c6:	2b19      	cmp	r3, #25
  4095c8:	d9d1      	bls.n	40956e <can_set_baudrate+0x5a>
  4095ca:	e000      	b.n	4095ce <can_set_baudrate+0xba>
					break;
  4095cc:	bf00      	nop
			}
		}
	}

	/* Calculate the baudrate prescale value. */
	uc_prescale = ul_mck / (ul_baudrate * uc_tq * 1000);
  4095ce:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
  4095d2:	687a      	ldr	r2, [r7, #4]
  4095d4:	fb02 f303 	mul.w	r3, r2, r3
  4095d8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  4095dc:	fb02 f303 	mul.w	r3, r2, r3
  4095e0:	68ba      	ldr	r2, [r7, #8]
  4095e2:	fbb2 f3f3 	udiv	r3, r2, r3
  4095e6:	75fb      	strb	r3, [r7, #23]
	if (uc_prescale < 2) {
  4095e8:	7dfb      	ldrb	r3, [r7, #23]
  4095ea:	2b01      	cmp	r3, #1
  4095ec:	d801      	bhi.n	4095f2 <can_set_baudrate+0xde>
		return 0;
  4095ee:	2300      	movs	r3, #0
  4095f0:	e030      	b.n	409654 <can_set_baudrate+0x140>
	}

	/* Get the right CAN BIT Timing group. */
	p_bit_time = (can_bit_timing_t *)&can_bit_time[uc_tq - CAN_MIN_TQ_NUM];
  4095f2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
  4095f6:	f1a3 0208 	sub.w	r2, r3, #8
  4095fa:	4613      	mov	r3, r2
  4095fc:	005b      	lsls	r3, r3, #1
  4095fe:	4413      	add	r3, r2
  409600:	005b      	lsls	r3, r3, #1
  409602:	4a16      	ldr	r2, [pc, #88]	; (40965c <can_set_baudrate+0x148>)
  409604:	4413      	add	r3, r2
  409606:	613b      	str	r3, [r7, #16]

	/* Before modifying the CANBR register, disable the CAN controller. */
	can_disable(p_can);
  409608:	68f8      	ldr	r0, [r7, #12]
  40960a:	4b15      	ldr	r3, [pc, #84]	; (409660 <can_set_baudrate+0x14c>)
  40960c:	4798      	blx	r3

	/* Write into the CAN baudrate register. */
	p_can->CAN_BR = CAN_BR_PHASE2(p_bit_time->uc_phase2 - 1) |
  40960e:	693b      	ldr	r3, [r7, #16]
  409610:	78db      	ldrb	r3, [r3, #3]
  409612:	3b01      	subs	r3, #1
  409614:	f003 0207 	and.w	r2, r3, #7
			CAN_BR_PHASE1(p_bit_time->uc_phase1 - 1) |
  409618:	693b      	ldr	r3, [r7, #16]
  40961a:	789b      	ldrb	r3, [r3, #2]
  40961c:	3b01      	subs	r3, #1
  40961e:	011b      	lsls	r3, r3, #4
  409620:	f003 0370 	and.w	r3, r3, #112	; 0x70
	p_can->CAN_BR = CAN_BR_PHASE2(p_bit_time->uc_phase2 - 1) |
  409624:	431a      	orrs	r2, r3
			CAN_BR_PROPAG(p_bit_time->uc_prog - 1) |
  409626:	693b      	ldr	r3, [r7, #16]
  409628:	785b      	ldrb	r3, [r3, #1]
  40962a:	3b01      	subs	r3, #1
  40962c:	021b      	lsls	r3, r3, #8
  40962e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
			CAN_BR_PHASE1(p_bit_time->uc_phase1 - 1) |
  409632:	431a      	orrs	r2, r3
			CAN_BR_SJW(p_bit_time->uc_sjw - 1) |
  409634:	693b      	ldr	r3, [r7, #16]
  409636:	791b      	ldrb	r3, [r3, #4]
  409638:	3b01      	subs	r3, #1
  40963a:	031b      	lsls	r3, r3, #12
  40963c:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
			CAN_BR_PROPAG(p_bit_time->uc_prog - 1) |
  409640:	431a      	orrs	r2, r3
			CAN_BR_BRP(uc_prescale - 1);
  409642:	7dfb      	ldrb	r3, [r7, #23]
  409644:	3b01      	subs	r3, #1
  409646:	041b      	lsls	r3, r3, #16
  409648:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
			CAN_BR_SJW(p_bit_time->uc_sjw - 1) |
  40964c:	431a      	orrs	r2, r3
	p_can->CAN_BR = CAN_BR_PHASE2(p_bit_time->uc_phase2 - 1) |
  40964e:	68fb      	ldr	r3, [r7, #12]
  409650:	615a      	str	r2, [r3, #20]
	return 1;
  409652:	2301      	movs	r3, #1
}
  409654:	4618      	mov	r0, r3
  409656:	3728      	adds	r7, #40	; 0x28
  409658:	46bd      	mov	sp, r7
  40965a:	bd80      	pop	{r7, pc}
  40965c:	0040fb94 	.word	0x0040fb94
  409660:	0040970d 	.word	0x0040970d

00409664 <can_init>:
 *
 * \note PMC clock for CAN peripheral should be enabled before calling this
 *function.
 */
uint32_t can_init(Can *p_can, uint32_t ul_mck, uint32_t ul_baudrate)
{
  409664:	b580      	push	{r7, lr}
  409666:	b086      	sub	sp, #24
  409668:	af00      	add	r7, sp, #0
  40966a:	60f8      	str	r0, [r7, #12]
  40966c:	60b9      	str	r1, [r7, #8]
  40966e:	607a      	str	r2, [r7, #4]
	uint32_t ul_flag;
	uint32_t ul_tick;

	/* Initialize the baudrate for CAN module. */
	ul_flag = can_set_baudrate(p_can, ul_mck, ul_baudrate);
  409670:	687a      	ldr	r2, [r7, #4]
  409672:	68b9      	ldr	r1, [r7, #8]
  409674:	68f8      	ldr	r0, [r7, #12]
  409676:	4b17      	ldr	r3, [pc, #92]	; (4096d4 <can_init+0x70>)
  409678:	4798      	blx	r3
  40967a:	6178      	str	r0, [r7, #20]
	if (ul_flag == 0) {
  40967c:	697b      	ldr	r3, [r7, #20]
  40967e:	2b00      	cmp	r3, #0
  409680:	d101      	bne.n	409686 <can_init+0x22>
		return 0;
  409682:	2300      	movs	r3, #0
  409684:	e021      	b.n	4096ca <can_init+0x66>
	}

	/* Reset the CAN eight message mailbox. */
	can_reset_all_mailbox(p_can);
  409686:	68f8      	ldr	r0, [r7, #12]
  409688:	4b13      	ldr	r3, [pc, #76]	; (4096d8 <can_init+0x74>)
  40968a:	4798      	blx	r3

	/* Enable the CAN controller. */
	can_enable(p_can);
  40968c:	68f8      	ldr	r0, [r7, #12]
  40968e:	4b13      	ldr	r3, [pc, #76]	; (4096dc <can_init+0x78>)
  409690:	4798      	blx	r3

	/* Wait until the CAN is synchronized with the bus activity. */
	ul_flag = 0;
  409692:	2300      	movs	r3, #0
  409694:	617b      	str	r3, [r7, #20]
	ul_tick = 0;
  409696:	2300      	movs	r3, #0
  409698:	613b      	str	r3, [r7, #16]
	while (!(ul_flag & CAN_SR_WAKEUP) && (ul_tick < CAN_TIMEOUT)) {
  40969a:	e006      	b.n	4096aa <can_init+0x46>
		ul_flag = can_get_status(p_can);
  40969c:	68f8      	ldr	r0, [r7, #12]
  40969e:	4b10      	ldr	r3, [pc, #64]	; (4096e0 <can_init+0x7c>)
  4096a0:	4798      	blx	r3
  4096a2:	6178      	str	r0, [r7, #20]
		ul_tick++;
  4096a4:	693b      	ldr	r3, [r7, #16]
  4096a6:	3301      	adds	r3, #1
  4096a8:	613b      	str	r3, [r7, #16]
	while (!(ul_flag & CAN_SR_WAKEUP) && (ul_tick < CAN_TIMEOUT)) {
  4096aa:	697b      	ldr	r3, [r7, #20]
  4096ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
  4096b0:	2b00      	cmp	r3, #0
  4096b2:	d103      	bne.n	4096bc <can_init+0x58>
  4096b4:	693b      	ldr	r3, [r7, #16]
  4096b6:	4a0b      	ldr	r2, [pc, #44]	; (4096e4 <can_init+0x80>)
  4096b8:	4293      	cmp	r3, r2
  4096ba:	d9ef      	bls.n	40969c <can_init+0x38>
	}

	/* Timeout or the CAN module has been synchronized with the bus. */
	if (CAN_TIMEOUT == ul_tick) {
  4096bc:	693b      	ldr	r3, [r7, #16]
  4096be:	4a0a      	ldr	r2, [pc, #40]	; (4096e8 <can_init+0x84>)
  4096c0:	4293      	cmp	r3, r2
  4096c2:	d101      	bne.n	4096c8 <can_init+0x64>
		return 0;
  4096c4:	2300      	movs	r3, #0
  4096c6:	e000      	b.n	4096ca <can_init+0x66>
	} else {
		return 1;
  4096c8:	2301      	movs	r3, #1
	}
}
  4096ca:	4618      	mov	r0, r3
  4096cc:	3718      	adds	r7, #24
  4096ce:	46bd      	mov	sp, r7
  4096d0:	bd80      	pop	{r7, pc}
  4096d2:	bf00      	nop
  4096d4:	00409515 	.word	0x00409515
  4096d8:	0040998d 	.word	0x0040998d
  4096dc:	004096ed 	.word	0x004096ed
  4096e0:	0040972d 	.word	0x0040972d
  4096e4:	0001869f 	.word	0x0001869f
  4096e8:	000186a0 	.word	0x000186a0

004096ec <can_enable>:
 * \brief Enable CAN Controller.
 *
 * \param p_can  Pointer to a CAN peripheral instance.
 */
void can_enable(Can *p_can)
{
  4096ec:	b480      	push	{r7}
  4096ee:	b083      	sub	sp, #12
  4096f0:	af00      	add	r7, sp, #0
  4096f2:	6078      	str	r0, [r7, #4]
	p_can->CAN_MR |= CAN_MR_CANEN;
  4096f4:	687b      	ldr	r3, [r7, #4]
  4096f6:	681b      	ldr	r3, [r3, #0]
  4096f8:	f043 0201 	orr.w	r2, r3, #1
  4096fc:	687b      	ldr	r3, [r7, #4]
  4096fe:	601a      	str	r2, [r3, #0]
}
  409700:	bf00      	nop
  409702:	370c      	adds	r7, #12
  409704:	46bd      	mov	sp, r7
  409706:	f85d 7b04 	ldr.w	r7, [sp], #4
  40970a:	4770      	bx	lr

0040970c <can_disable>:
 * \brief Disable CAN Controller.
 *
 * \param p_can  Pointer to a CAN peripheral instance.
 */
void can_disable(Can *p_can)
{
  40970c:	b480      	push	{r7}
  40970e:	b083      	sub	sp, #12
  409710:	af00      	add	r7, sp, #0
  409712:	6078      	str	r0, [r7, #4]
	p_can->CAN_MR &= ~CAN_MR_CANEN;
  409714:	687b      	ldr	r3, [r7, #4]
  409716:	681b      	ldr	r3, [r3, #0]
  409718:	f023 0201 	bic.w	r2, r3, #1
  40971c:	687b      	ldr	r3, [r7, #4]
  40971e:	601a      	str	r2, [r3, #0]
}
  409720:	bf00      	nop
  409722:	370c      	adds	r7, #12
  409724:	46bd      	mov	sp, r7
  409726:	f85d 7b04 	ldr.w	r7, [sp], #4
  40972a:	4770      	bx	lr

0040972c <can_get_status>:
 * \param p_can Pointer to a CAN peripheral instance.
 *
 * \retval CAN status.
 */
uint32_t can_get_status(Can *p_can)
{
  40972c:	b480      	push	{r7}
  40972e:	b083      	sub	sp, #12
  409730:	af00      	add	r7, sp, #0
  409732:	6078      	str	r0, [r7, #4]
	return (p_can->CAN_SR);
  409734:	687b      	ldr	r3, [r7, #4]
  409736:	691b      	ldr	r3, [r3, #16]
}
  409738:	4618      	mov	r0, r3
  40973a:	370c      	adds	r7, #12
  40973c:	46bd      	mov	sp, r7
  40973e:	f85d 7b04 	ldr.w	r7, [sp], #4
  409742:	4770      	bx	lr

00409744 <can_mailbox_get_status>:
 * \param uc_index Indicate which mailbox is to be read.
 *
 * \retval The mailbox status.
 */
uint32_t can_mailbox_get_status(Can *p_can, uint8_t uc_index)
{
  409744:	b480      	push	{r7}
  409746:	b083      	sub	sp, #12
  409748:	af00      	add	r7, sp, #0
  40974a:	6078      	str	r0, [r7, #4]
  40974c:	460b      	mov	r3, r1
  40974e:	70fb      	strb	r3, [r7, #3]
	return (p_can->CAN_MB[uc_index].CAN_MSR);
  409750:	78fb      	ldrb	r3, [r7, #3]
  409752:	687a      	ldr	r2, [r7, #4]
  409754:	015b      	lsls	r3, r3, #5
  409756:	4413      	add	r3, r2
  409758:	f503 7304 	add.w	r3, r3, #528	; 0x210
  40975c:	681b      	ldr	r3, [r3, #0]
}
  40975e:	4618      	mov	r0, r3
  409760:	370c      	adds	r7, #12
  409762:	46bd      	mov	sp, r7
  409764:	f85d 7b04 	ldr.w	r7, [sp], #4
  409768:	4770      	bx	lr

0040976a <can_mailbox_send_transfer_cmd>:
 *
 * \param p_can   Pointer to a CAN peripheral instance.
 * \param p_mailbox Pointer to a CAN mailbox instance.
 */
void can_mailbox_send_transfer_cmd(Can *p_can, can_mb_conf_t *p_mailbox)
{
  40976a:	b480      	push	{r7}
  40976c:	b085      	sub	sp, #20
  40976e:	af00      	add	r7, sp, #0
  409770:	6078      	str	r0, [r7, #4]
  409772:	6039      	str	r1, [r7, #0]
	uint8_t uc_index;

	uc_index = (uint8_t)p_mailbox->ul_mb_idx;
  409774:	683b      	ldr	r3, [r7, #0]
  409776:	681b      	ldr	r3, [r3, #0]
  409778:	73fb      	strb	r3, [r7, #15]

	p_can->CAN_MB[uc_index].CAN_MCR = CAN_MCR_MTCR |
  40977a:	7bfb      	ldrb	r3, [r7, #15]
			CAN_MCR_MDLC(p_mailbox->uc_length);;
  40977c:	683a      	ldr	r2, [r7, #0]
  40977e:	7992      	ldrb	r2, [r2, #6]
  409780:	0412      	lsls	r2, r2, #16
  409782:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
	p_can->CAN_MB[uc_index].CAN_MCR = CAN_MCR_MTCR |
  409786:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
  40978a:	6879      	ldr	r1, [r7, #4]
  40978c:	015b      	lsls	r3, r3, #5
  40978e:	440b      	add	r3, r1
  409790:	f503 7307 	add.w	r3, r3, #540	; 0x21c
  409794:	601a      	str	r2, [r3, #0]
}
  409796:	bf00      	nop
  409798:	3714      	adds	r7, #20
  40979a:	46bd      	mov	sp, r7
  40979c:	f85d 7b04 	ldr.w	r7, [sp], #4
  4097a0:	4770      	bx	lr

004097a2 <can_mailbox_init>:
 *
 * \param p_can    Pointer to a CAN peripheral instance.
 * \param p_mailbox Pointer to a CAN mailbox instance.
 */
void can_mailbox_init(Can *p_can, can_mb_conf_t *p_mailbox)
{
  4097a2:	b480      	push	{r7}
  4097a4:	b085      	sub	sp, #20
  4097a6:	af00      	add	r7, sp, #0
  4097a8:	6078      	str	r0, [r7, #4]
  4097aa:	6039      	str	r1, [r7, #0]
	uint8_t uc_index;

	uc_index = (uint8_t)p_mailbox->ul_mb_idx;
  4097ac:	683b      	ldr	r3, [r7, #0]
  4097ae:	681b      	ldr	r3, [r3, #0]
  4097b0:	73fb      	strb	r3, [r7, #15]
	/* Check the object type of the mailbox. If it's used to disable the
	 * mailbox, reset the whole mailbox. */
	if (!p_mailbox->uc_obj_type) {
  4097b2:	683b      	ldr	r3, [r7, #0]
  4097b4:	791b      	ldrb	r3, [r3, #4]
  4097b6:	2b00      	cmp	r3, #0
  4097b8:	d12f      	bne.n	40981a <can_mailbox_init+0x78>
		p_can->CAN_MB[uc_index].CAN_MMR = 0;
  4097ba:	7bfb      	ldrb	r3, [r7, #15]
  4097bc:	687a      	ldr	r2, [r7, #4]
  4097be:	3310      	adds	r3, #16
  4097c0:	015b      	lsls	r3, r3, #5
  4097c2:	4413      	add	r3, r2
  4097c4:	2200      	movs	r2, #0
  4097c6:	601a      	str	r2, [r3, #0]
		p_can->CAN_MB[uc_index].CAN_MAM = 0;
  4097c8:	7bfb      	ldrb	r3, [r7, #15]
  4097ca:	687a      	ldr	r2, [r7, #4]
  4097cc:	3310      	adds	r3, #16
  4097ce:	015b      	lsls	r3, r3, #5
  4097d0:	4413      	add	r3, r2
  4097d2:	3304      	adds	r3, #4
  4097d4:	2200      	movs	r2, #0
  4097d6:	601a      	str	r2, [r3, #0]
		p_can->CAN_MB[uc_index].CAN_MID = 0;
  4097d8:	7bfb      	ldrb	r3, [r7, #15]
  4097da:	687a      	ldr	r2, [r7, #4]
  4097dc:	015b      	lsls	r3, r3, #5
  4097de:	4413      	add	r3, r2
  4097e0:	f503 7302 	add.w	r3, r3, #520	; 0x208
  4097e4:	2200      	movs	r2, #0
  4097e6:	601a      	str	r2, [r3, #0]
		p_can->CAN_MB[uc_index].CAN_MDL = 0;
  4097e8:	7bfb      	ldrb	r3, [r7, #15]
  4097ea:	687a      	ldr	r2, [r7, #4]
  4097ec:	015b      	lsls	r3, r3, #5
  4097ee:	4413      	add	r3, r2
  4097f0:	f503 7305 	add.w	r3, r3, #532	; 0x214
  4097f4:	2200      	movs	r2, #0
  4097f6:	601a      	str	r2, [r3, #0]
		p_can->CAN_MB[uc_index].CAN_MDH = 0;
  4097f8:	7bfb      	ldrb	r3, [r7, #15]
  4097fa:	687a      	ldr	r2, [r7, #4]
  4097fc:	015b      	lsls	r3, r3, #5
  4097fe:	4413      	add	r3, r2
  409800:	f503 7306 	add.w	r3, r3, #536	; 0x218
  409804:	2200      	movs	r2, #0
  409806:	601a      	str	r2, [r3, #0]
		p_can->CAN_MB[uc_index].CAN_MCR = 0;
  409808:	7bfb      	ldrb	r3, [r7, #15]
  40980a:	687a      	ldr	r2, [r7, #4]
  40980c:	015b      	lsls	r3, r3, #5
  40980e:	4413      	add	r3, r2
  409810:	f503 7307 	add.w	r3, r3, #540	; 0x21c
  409814:	2200      	movs	r2, #0
  409816:	601a      	str	r2, [r3, #0]
		return;
  409818:	e050      	b.n	4098bc <can_mailbox_init+0x11a>
	}

	/* Set the priority in Transmit mode. */
	p_can->CAN_MB[uc_index].CAN_MMR = (p_can->CAN_MB[uc_index].CAN_MMR &
  40981a:	7bfb      	ldrb	r3, [r7, #15]
  40981c:	7bfa      	ldrb	r2, [r7, #15]
  40981e:	6879      	ldr	r1, [r7, #4]
  409820:	3210      	adds	r2, #16
  409822:	0152      	lsls	r2, r2, #5
  409824:	440a      	add	r2, r1
  409826:	6812      	ldr	r2, [r2, #0]
  409828:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
			~CAN_MMR_PRIOR_Msk) |
			(p_mailbox->uc_tx_prio << CAN_MMR_PRIOR_Pos);
  40982c:	6839      	ldr	r1, [r7, #0]
  40982e:	79c9      	ldrb	r1, [r1, #7]
  409830:	0409      	lsls	r1, r1, #16
			~CAN_MMR_PRIOR_Msk) |
  409832:	430a      	orrs	r2, r1
	p_can->CAN_MB[uc_index].CAN_MMR = (p_can->CAN_MB[uc_index].CAN_MMR &
  409834:	6879      	ldr	r1, [r7, #4]
  409836:	3310      	adds	r3, #16
  409838:	015b      	lsls	r3, r3, #5
  40983a:	440b      	add	r3, r1
  40983c:	601a      	str	r2, [r3, #0]

	/* Set the message ID and message acceptance mask for the mailbox in
	 * other modes. */
	if (p_mailbox->uc_id_ver) {
  40983e:	683b      	ldr	r3, [r7, #0]
  409840:	795b      	ldrb	r3, [r3, #5]
  409842:	2b00      	cmp	r3, #0
  409844:	d016      	beq.n	409874 <can_mailbox_init+0xd2>
		p_can->CAN_MB[uc_index].CAN_MAM = p_mailbox->ul_id_msk |
  409846:	7bfb      	ldrb	r3, [r7, #15]
  409848:	683a      	ldr	r2, [r7, #0]
  40984a:	68d2      	ldr	r2, [r2, #12]
  40984c:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
  409850:	6879      	ldr	r1, [r7, #4]
  409852:	3310      	adds	r3, #16
  409854:	015b      	lsls	r3, r3, #5
  409856:	440b      	add	r3, r1
  409858:	3304      	adds	r3, #4
  40985a:	601a      	str	r2, [r3, #0]
				CAN_MAM_MIDE;
		p_can->CAN_MB[uc_index].CAN_MID = p_mailbox->ul_id |
  40985c:	7bfb      	ldrb	r3, [r7, #15]
  40985e:	683a      	ldr	r2, [r7, #0]
  409860:	6912      	ldr	r2, [r2, #16]
  409862:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
  409866:	6879      	ldr	r1, [r7, #4]
  409868:	015b      	lsls	r3, r3, #5
  40986a:	440b      	add	r3, r1
  40986c:	f503 7302 	add.w	r3, r3, #520	; 0x208
  409870:	601a      	str	r2, [r3, #0]
  409872:	e011      	b.n	409898 <can_mailbox_init+0xf6>
				CAN_MAM_MIDE;
	} else {
		p_can->CAN_MB[uc_index].CAN_MAM = p_mailbox->ul_id_msk;
  409874:	7bfb      	ldrb	r3, [r7, #15]
  409876:	683a      	ldr	r2, [r7, #0]
  409878:	68d2      	ldr	r2, [r2, #12]
  40987a:	6879      	ldr	r1, [r7, #4]
  40987c:	3310      	adds	r3, #16
  40987e:	015b      	lsls	r3, r3, #5
  409880:	440b      	add	r3, r1
  409882:	3304      	adds	r3, #4
  409884:	601a      	str	r2, [r3, #0]
		p_can->CAN_MB[uc_index].CAN_MID = p_mailbox->ul_id;
  409886:	7bfb      	ldrb	r3, [r7, #15]
  409888:	683a      	ldr	r2, [r7, #0]
  40988a:	6912      	ldr	r2, [r2, #16]
  40988c:	6879      	ldr	r1, [r7, #4]
  40988e:	015b      	lsls	r3, r3, #5
  409890:	440b      	add	r3, r1
  409892:	f503 7302 	add.w	r3, r3, #520	; 0x208
  409896:	601a      	str	r2, [r3, #0]
	}

	/* Set up mailbox in one of the five different modes. */
	p_can->CAN_MB[uc_index].CAN_MMR = (p_can->CAN_MB[uc_index].CAN_MMR &
  409898:	7bfb      	ldrb	r3, [r7, #15]
  40989a:	7bfa      	ldrb	r2, [r7, #15]
  40989c:	6879      	ldr	r1, [r7, #4]
  40989e:	3210      	adds	r2, #16
  4098a0:	0152      	lsls	r2, r2, #5
  4098a2:	440a      	add	r2, r1
  4098a4:	6812      	ldr	r2, [r2, #0]
  4098a6:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
			~CAN_MMR_MOT_Msk) |
			(p_mailbox->uc_obj_type << CAN_MMR_MOT_Pos);
  4098aa:	6839      	ldr	r1, [r7, #0]
  4098ac:	7909      	ldrb	r1, [r1, #4]
  4098ae:	0609      	lsls	r1, r1, #24
			~CAN_MMR_MOT_Msk) |
  4098b0:	430a      	orrs	r2, r1
	p_can->CAN_MB[uc_index].CAN_MMR = (p_can->CAN_MB[uc_index].CAN_MMR &
  4098b2:	6879      	ldr	r1, [r7, #4]
  4098b4:	3310      	adds	r3, #16
  4098b6:	015b      	lsls	r3, r3, #5
  4098b8:	440b      	add	r3, r1
  4098ba:	601a      	str	r2, [r3, #0]
}
  4098bc:	3714      	adds	r7, #20
  4098be:	46bd      	mov	sp, r7
  4098c0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4098c4:	4770      	bx	lr
	...

004098c8 <can_mailbox_read>:
 * \retval Different CAN mailbox transfer status.
 *
 * \note Read the mailbox status before calling this function.
 */
uint32_t can_mailbox_read(Can *p_can, can_mb_conf_t *p_mailbox)
{
  4098c8:	b580      	push	{r7, lr}
  4098ca:	b086      	sub	sp, #24
  4098cc:	af00      	add	r7, sp, #0
  4098ce:	6078      	str	r0, [r7, #4]
  4098d0:	6039      	str	r1, [r7, #0]
	uint32_t ul_status;
	uint8_t uc_index;
	uint32_t ul_retval;

	ul_retval = 0;
  4098d2:	2300      	movs	r3, #0
  4098d4:	617b      	str	r3, [r7, #20]
	uc_index = (uint8_t)p_mailbox->ul_mb_idx;
  4098d6:	683b      	ldr	r3, [r7, #0]
  4098d8:	681b      	ldr	r3, [r3, #0]
  4098da:	74fb      	strb	r3, [r7, #19]
	ul_status = p_mailbox->ul_status;
  4098dc:	683b      	ldr	r3, [r7, #0]
  4098de:	689b      	ldr	r3, [r3, #8]
  4098e0:	60fb      	str	r3, [r7, #12]

	/* Check whether there is overwriting happening in Receive with
	 * Overwrite mode,
	 * or there're messages lost in Receive mode. */
	if ((ul_status & CAN_MSR_MRDY) && (ul_status & CAN_MSR_MMI)) {
  4098e2:	68fb      	ldr	r3, [r7, #12]
  4098e4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
  4098e8:	2b00      	cmp	r3, #0
  4098ea:	d006      	beq.n	4098fa <can_mailbox_read+0x32>
  4098ec:	68fb      	ldr	r3, [r7, #12]
  4098ee:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4098f2:	2b00      	cmp	r3, #0
  4098f4:	d001      	beq.n	4098fa <can_mailbox_read+0x32>
		ul_retval = CAN_MAILBOX_RX_OVER;
  4098f6:	2302      	movs	r3, #2
  4098f8:	617b      	str	r3, [r7, #20]
	}

	/* Read the message family ID. */
	p_mailbox->ul_fid = p_can->CAN_MB[uc_index].CAN_MFID &
  4098fa:	7cfb      	ldrb	r3, [r7, #19]
  4098fc:	687a      	ldr	r2, [r7, #4]
  4098fe:	015b      	lsls	r3, r3, #5
  409900:	4413      	add	r3, r2
  409902:	f503 7303 	add.w	r3, r3, #524	; 0x20c
  409906:	681b      	ldr	r3, [r3, #0]
  409908:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
  40990c:	683b      	ldr	r3, [r7, #0]
  40990e:	615a      	str	r2, [r3, #20]
			CAN_MFID_MFID_Msk;

	/* Read received data length. */
	p_mailbox->uc_length
		= (ul_status & CAN_MSR_MDLC_Msk) >> CAN_MSR_MDLC_Pos;
  409910:	68fb      	ldr	r3, [r7, #12]
  409912:	0c1b      	lsrs	r3, r3, #16
  409914:	b2db      	uxtb	r3, r3
  409916:	f003 030f 	and.w	r3, r3, #15
  40991a:	b2da      	uxtb	r2, r3
  40991c:	683b      	ldr	r3, [r7, #0]
  40991e:	719a      	strb	r2, [r3, #6]

	/* Read received data. */
	p_mailbox->ul_datal = p_can->CAN_MB[uc_index].CAN_MDL;
  409920:	7cfb      	ldrb	r3, [r7, #19]
  409922:	687a      	ldr	r2, [r7, #4]
  409924:	015b      	lsls	r3, r3, #5
  409926:	4413      	add	r3, r2
  409928:	f503 7305 	add.w	r3, r3, #532	; 0x214
  40992c:	681a      	ldr	r2, [r3, #0]
  40992e:	683b      	ldr	r3, [r7, #0]
  409930:	619a      	str	r2, [r3, #24]
	if (p_mailbox->uc_length > 4) {
  409932:	683b      	ldr	r3, [r7, #0]
  409934:	799b      	ldrb	r3, [r3, #6]
  409936:	2b04      	cmp	r3, #4
  409938:	d908      	bls.n	40994c <can_mailbox_read+0x84>
		p_mailbox->ul_datah = p_can->CAN_MB[uc_index].CAN_MDH;
  40993a:	7cfb      	ldrb	r3, [r7, #19]
  40993c:	687a      	ldr	r2, [r7, #4]
  40993e:	015b      	lsls	r3, r3, #5
  409940:	4413      	add	r3, r2
  409942:	f503 7306 	add.w	r3, r3, #536	; 0x218
  409946:	681a      	ldr	r2, [r3, #0]
  409948:	683b      	ldr	r3, [r7, #0]
  40994a:	61da      	str	r2, [r3, #28]
	}

	/* Read the mailbox status again to check whether the software needs to
	 * re-read mailbox data register. */
	p_mailbox->ul_status = p_can->CAN_MB[uc_index].CAN_MSR;
  40994c:	7cfb      	ldrb	r3, [r7, #19]
  40994e:	687a      	ldr	r2, [r7, #4]
  409950:	015b      	lsls	r3, r3, #5
  409952:	4413      	add	r3, r2
  409954:	f503 7304 	add.w	r3, r3, #528	; 0x210
  409958:	681a      	ldr	r2, [r3, #0]
  40995a:	683b      	ldr	r3, [r7, #0]
  40995c:	609a      	str	r2, [r3, #8]
	ul_status = p_mailbox->ul_status;
  40995e:	683b      	ldr	r3, [r7, #0]
  409960:	689b      	ldr	r3, [r3, #8]
  409962:	60fb      	str	r3, [r7, #12]
	if (ul_status & CAN_MSR_MMI) {
  409964:	68fb      	ldr	r3, [r7, #12]
  409966:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40996a:	2b00      	cmp	r3, #0
  40996c:	d003      	beq.n	409976 <can_mailbox_read+0xae>
		ul_retval |= CAN_MAILBOX_RX_NEED_RD_AGAIN;
  40996e:	697b      	ldr	r3, [r7, #20]
  409970:	f043 0304 	orr.w	r3, r3, #4
  409974:	617b      	str	r3, [r7, #20]
	} else {
		ul_retval |= CAN_MAILBOX_TRANSFER_OK;
	}

	/* Enable next receive process. */
	can_mailbox_send_transfer_cmd(p_can, p_mailbox);
  409976:	6839      	ldr	r1, [r7, #0]
  409978:	6878      	ldr	r0, [r7, #4]
  40997a:	4b03      	ldr	r3, [pc, #12]	; (409988 <can_mailbox_read+0xc0>)
  40997c:	4798      	blx	r3

	return ul_retval;
  40997e:	697b      	ldr	r3, [r7, #20]
}
  409980:	4618      	mov	r0, r3
  409982:	3718      	adds	r7, #24
  409984:	46bd      	mov	sp, r7
  409986:	bd80      	pop	{r7, pc}
  409988:	0040976b 	.word	0x0040976b

0040998c <can_reset_all_mailbox>:
 * \brief Reset the eight mailboxes.
 *
 * \param p_can Pointer to a CAN peripheral instance.
 */
void can_reset_all_mailbox(Can *p_can)
{
  40998c:	b580      	push	{r7, lr}
  40998e:	b08c      	sub	sp, #48	; 0x30
  409990:	af00      	add	r7, sp, #0
  409992:	6078      	str	r0, [r7, #4]
	can_mb_conf_t mb_config_t;

	/* Set the mailbox object type parameter to disable the mailbox. */
	mb_config_t.uc_obj_type = CAN_MB_DISABLE_MODE;
  409994:	2300      	movs	r3, #0
  409996:	743b      	strb	r3, [r7, #16]

	for (uint8_t i = 0; i < CANMB_NUMBER; i++) {
  409998:	2300      	movs	r3, #0
  40999a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  40999e:	e00d      	b.n	4099bc <can_reset_all_mailbox+0x30>
		mb_config_t.ul_mb_idx = i;
  4099a0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
  4099a4:	60fb      	str	r3, [r7, #12]
		can_mailbox_init(p_can, &mb_config_t);
  4099a6:	f107 030c 	add.w	r3, r7, #12
  4099aa:	4619      	mov	r1, r3
  4099ac:	6878      	ldr	r0, [r7, #4]
  4099ae:	4b07      	ldr	r3, [pc, #28]	; (4099cc <can_reset_all_mailbox+0x40>)
  4099b0:	4798      	blx	r3
	for (uint8_t i = 0; i < CANMB_NUMBER; i++) {
  4099b2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
  4099b6:	3301      	adds	r3, #1
  4099b8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  4099bc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
  4099c0:	2b07      	cmp	r3, #7
  4099c2:	d9ed      	bls.n	4099a0 <can_reset_all_mailbox+0x14>
	}
}
  4099c4:	bf00      	nop
  4099c6:	3730      	adds	r7, #48	; 0x30
  4099c8:	46bd      	mov	sp, r7
  4099ca:	bd80      	pop	{r7, pc}
  4099cc:	004097a3 	.word	0x004097a3

004099d0 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  4099d0:	b480      	push	{r7}
  4099d2:	b085      	sub	sp, #20
  4099d4:	af00      	add	r7, sp, #0
  4099d6:	60f8      	str	r0, [r7, #12]
  4099d8:	60b9      	str	r1, [r7, #8]
  4099da:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4099dc:	687b      	ldr	r3, [r7, #4]
  4099de:	2b00      	cmp	r3, #0
  4099e0:	d003      	beq.n	4099ea <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  4099e2:	68fb      	ldr	r3, [r7, #12]
  4099e4:	68ba      	ldr	r2, [r7, #8]
  4099e6:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  4099e8:	e002      	b.n	4099f0 <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
  4099ea:	68fb      	ldr	r3, [r7, #12]
  4099ec:	68ba      	ldr	r2, [r7, #8]
  4099ee:	661a      	str	r2, [r3, #96]	; 0x60
}
  4099f0:	bf00      	nop
  4099f2:	3714      	adds	r7, #20
  4099f4:	46bd      	mov	sp, r7
  4099f6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4099fa:	4770      	bx	lr

004099fc <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  4099fc:	b480      	push	{r7}
  4099fe:	b087      	sub	sp, #28
  409a00:	af00      	add	r7, sp, #0
  409a02:	60f8      	str	r0, [r7, #12]
  409a04:	60b9      	str	r1, [r7, #8]
  409a06:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  409a08:	68fb      	ldr	r3, [r7, #12]
  409a0a:	687a      	ldr	r2, [r7, #4]
  409a0c:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  409a0e:	68bb      	ldr	r3, [r7, #8]
  409a10:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  409a14:	d04a      	beq.n	409aac <pio_set_peripheral+0xb0>
  409a16:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  409a1a:	d808      	bhi.n	409a2e <pio_set_peripheral+0x32>
  409a1c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  409a20:	d016      	beq.n	409a50 <pio_set_peripheral+0x54>
  409a22:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  409a26:	d02c      	beq.n	409a82 <pio_set_peripheral+0x86>
  409a28:	2b00      	cmp	r3, #0
  409a2a:	d069      	beq.n	409b00 <pio_set_peripheral+0x104>
  409a2c:	e064      	b.n	409af8 <pio_set_peripheral+0xfc>
  409a2e:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  409a32:	d065      	beq.n	409b00 <pio_set_peripheral+0x104>
  409a34:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  409a38:	d803      	bhi.n	409a42 <pio_set_peripheral+0x46>
  409a3a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  409a3e:	d04a      	beq.n	409ad6 <pio_set_peripheral+0xda>
  409a40:	e05a      	b.n	409af8 <pio_set_peripheral+0xfc>
  409a42:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  409a46:	d05b      	beq.n	409b00 <pio_set_peripheral+0x104>
  409a48:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  409a4c:	d058      	beq.n	409b00 <pio_set_peripheral+0x104>
  409a4e:	e053      	b.n	409af8 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  409a50:	68fb      	ldr	r3, [r7, #12]
  409a52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  409a54:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  409a56:	68fb      	ldr	r3, [r7, #12]
  409a58:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  409a5a:	687b      	ldr	r3, [r7, #4]
  409a5c:	43d9      	mvns	r1, r3
  409a5e:	697b      	ldr	r3, [r7, #20]
  409a60:	400b      	ands	r3, r1
  409a62:	401a      	ands	r2, r3
  409a64:	68fb      	ldr	r3, [r7, #12]
  409a66:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  409a68:	68fb      	ldr	r3, [r7, #12]
  409a6a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  409a6c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  409a6e:	68fb      	ldr	r3, [r7, #12]
  409a70:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  409a72:	687b      	ldr	r3, [r7, #4]
  409a74:	43d9      	mvns	r1, r3
  409a76:	697b      	ldr	r3, [r7, #20]
  409a78:	400b      	ands	r3, r1
  409a7a:	401a      	ands	r2, r3
  409a7c:	68fb      	ldr	r3, [r7, #12]
  409a7e:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  409a80:	e03a      	b.n	409af8 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  409a82:	68fb      	ldr	r3, [r7, #12]
  409a84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  409a86:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  409a88:	687a      	ldr	r2, [r7, #4]
  409a8a:	697b      	ldr	r3, [r7, #20]
  409a8c:	431a      	orrs	r2, r3
  409a8e:	68fb      	ldr	r3, [r7, #12]
  409a90:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  409a92:	68fb      	ldr	r3, [r7, #12]
  409a94:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  409a96:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  409a98:	68fb      	ldr	r3, [r7, #12]
  409a9a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  409a9c:	687b      	ldr	r3, [r7, #4]
  409a9e:	43d9      	mvns	r1, r3
  409aa0:	697b      	ldr	r3, [r7, #20]
  409aa2:	400b      	ands	r3, r1
  409aa4:	401a      	ands	r2, r3
  409aa6:	68fb      	ldr	r3, [r7, #12]
  409aa8:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  409aaa:	e025      	b.n	409af8 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  409aac:	68fb      	ldr	r3, [r7, #12]
  409aae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  409ab0:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  409ab2:	68fb      	ldr	r3, [r7, #12]
  409ab4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  409ab6:	687b      	ldr	r3, [r7, #4]
  409ab8:	43d9      	mvns	r1, r3
  409aba:	697b      	ldr	r3, [r7, #20]
  409abc:	400b      	ands	r3, r1
  409abe:	401a      	ands	r2, r3
  409ac0:	68fb      	ldr	r3, [r7, #12]
  409ac2:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  409ac4:	68fb      	ldr	r3, [r7, #12]
  409ac6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  409ac8:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  409aca:	687a      	ldr	r2, [r7, #4]
  409acc:	697b      	ldr	r3, [r7, #20]
  409ace:	431a      	orrs	r2, r3
  409ad0:	68fb      	ldr	r3, [r7, #12]
  409ad2:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  409ad4:	e010      	b.n	409af8 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  409ad6:	68fb      	ldr	r3, [r7, #12]
  409ad8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  409ada:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  409adc:	687a      	ldr	r2, [r7, #4]
  409ade:	697b      	ldr	r3, [r7, #20]
  409ae0:	431a      	orrs	r2, r3
  409ae2:	68fb      	ldr	r3, [r7, #12]
  409ae4:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  409ae6:	68fb      	ldr	r3, [r7, #12]
  409ae8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  409aea:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  409aec:	687a      	ldr	r2, [r7, #4]
  409aee:	697b      	ldr	r3, [r7, #20]
  409af0:	431a      	orrs	r2, r3
  409af2:	68fb      	ldr	r3, [r7, #12]
  409af4:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  409af6:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  409af8:	68fb      	ldr	r3, [r7, #12]
  409afa:	687a      	ldr	r2, [r7, #4]
  409afc:	605a      	str	r2, [r3, #4]
  409afe:	e000      	b.n	409b02 <pio_set_peripheral+0x106>
		return;
  409b00:	bf00      	nop
}
  409b02:	371c      	adds	r7, #28
  409b04:	46bd      	mov	sp, r7
  409b06:	f85d 7b04 	ldr.w	r7, [sp], #4
  409b0a:	4770      	bx	lr

00409b0c <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  409b0c:	b580      	push	{r7, lr}
  409b0e:	b084      	sub	sp, #16
  409b10:	af00      	add	r7, sp, #0
  409b12:	60f8      	str	r0, [r7, #12]
  409b14:	60b9      	str	r1, [r7, #8]
  409b16:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  409b18:	68b9      	ldr	r1, [r7, #8]
  409b1a:	68f8      	ldr	r0, [r7, #12]
  409b1c:	4b19      	ldr	r3, [pc, #100]	; (409b84 <pio_set_input+0x78>)
  409b1e:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  409b20:	687b      	ldr	r3, [r7, #4]
  409b22:	f003 0301 	and.w	r3, r3, #1
  409b26:	461a      	mov	r2, r3
  409b28:	68b9      	ldr	r1, [r7, #8]
  409b2a:	68f8      	ldr	r0, [r7, #12]
  409b2c:	4b16      	ldr	r3, [pc, #88]	; (409b88 <pio_set_input+0x7c>)
  409b2e:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  409b30:	687b      	ldr	r3, [r7, #4]
  409b32:	f003 030a 	and.w	r3, r3, #10
  409b36:	2b00      	cmp	r3, #0
  409b38:	d003      	beq.n	409b42 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  409b3a:	68fb      	ldr	r3, [r7, #12]
  409b3c:	68ba      	ldr	r2, [r7, #8]
  409b3e:	621a      	str	r2, [r3, #32]
  409b40:	e002      	b.n	409b48 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  409b42:	68fb      	ldr	r3, [r7, #12]
  409b44:	68ba      	ldr	r2, [r7, #8]
  409b46:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  409b48:	687b      	ldr	r3, [r7, #4]
  409b4a:	f003 0302 	and.w	r3, r3, #2
  409b4e:	2b00      	cmp	r3, #0
  409b50:	d004      	beq.n	409b5c <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  409b52:	68fb      	ldr	r3, [r7, #12]
  409b54:	68ba      	ldr	r2, [r7, #8]
  409b56:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  409b5a:	e008      	b.n	409b6e <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  409b5c:	687b      	ldr	r3, [r7, #4]
  409b5e:	f003 0308 	and.w	r3, r3, #8
  409b62:	2b00      	cmp	r3, #0
  409b64:	d003      	beq.n	409b6e <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  409b66:	68fb      	ldr	r3, [r7, #12]
  409b68:	68ba      	ldr	r2, [r7, #8]
  409b6a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  409b6e:	68fb      	ldr	r3, [r7, #12]
  409b70:	68ba      	ldr	r2, [r7, #8]
  409b72:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  409b74:	68fb      	ldr	r3, [r7, #12]
  409b76:	68ba      	ldr	r2, [r7, #8]
  409b78:	601a      	str	r2, [r3, #0]
}
  409b7a:	bf00      	nop
  409b7c:	3710      	adds	r7, #16
  409b7e:	46bd      	mov	sp, r7
  409b80:	bd80      	pop	{r7, pc}
  409b82:	bf00      	nop
  409b84:	00409cbd 	.word	0x00409cbd
  409b88:	004099d1 	.word	0x004099d1

00409b8c <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  409b8c:	b580      	push	{r7, lr}
  409b8e:	b084      	sub	sp, #16
  409b90:	af00      	add	r7, sp, #0
  409b92:	60f8      	str	r0, [r7, #12]
  409b94:	60b9      	str	r1, [r7, #8]
  409b96:	607a      	str	r2, [r7, #4]
  409b98:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  409b9a:	68b9      	ldr	r1, [r7, #8]
  409b9c:	68f8      	ldr	r0, [r7, #12]
  409b9e:	4b12      	ldr	r3, [pc, #72]	; (409be8 <pio_set_output+0x5c>)
  409ba0:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  409ba2:	69ba      	ldr	r2, [r7, #24]
  409ba4:	68b9      	ldr	r1, [r7, #8]
  409ba6:	68f8      	ldr	r0, [r7, #12]
  409ba8:	4b10      	ldr	r3, [pc, #64]	; (409bec <pio_set_output+0x60>)
  409baa:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  409bac:	683b      	ldr	r3, [r7, #0]
  409bae:	2b00      	cmp	r3, #0
  409bb0:	d003      	beq.n	409bba <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  409bb2:	68fb      	ldr	r3, [r7, #12]
  409bb4:	68ba      	ldr	r2, [r7, #8]
  409bb6:	651a      	str	r2, [r3, #80]	; 0x50
  409bb8:	e002      	b.n	409bc0 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  409bba:	68fb      	ldr	r3, [r7, #12]
  409bbc:	68ba      	ldr	r2, [r7, #8]
  409bbe:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  409bc0:	687b      	ldr	r3, [r7, #4]
  409bc2:	2b00      	cmp	r3, #0
  409bc4:	d003      	beq.n	409bce <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  409bc6:	68fb      	ldr	r3, [r7, #12]
  409bc8:	68ba      	ldr	r2, [r7, #8]
  409bca:	631a      	str	r2, [r3, #48]	; 0x30
  409bcc:	e002      	b.n	409bd4 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  409bce:	68fb      	ldr	r3, [r7, #12]
  409bd0:	68ba      	ldr	r2, [r7, #8]
  409bd2:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  409bd4:	68fb      	ldr	r3, [r7, #12]
  409bd6:	68ba      	ldr	r2, [r7, #8]
  409bd8:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  409bda:	68fb      	ldr	r3, [r7, #12]
  409bdc:	68ba      	ldr	r2, [r7, #8]
  409bde:	601a      	str	r2, [r3, #0]
}
  409be0:	bf00      	nop
  409be2:	3710      	adds	r7, #16
  409be4:	46bd      	mov	sp, r7
  409be6:	bd80      	pop	{r7, pc}
  409be8:	00409cbd 	.word	0x00409cbd
  409bec:	004099d1 	.word	0x004099d1

00409bf0 <pio_configure>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask, const uint32_t ul_attribute)
{
  409bf0:	b590      	push	{r4, r7, lr}
  409bf2:	b087      	sub	sp, #28
  409bf4:	af02      	add	r7, sp, #8
  409bf6:	60f8      	str	r0, [r7, #12]
  409bf8:	60b9      	str	r1, [r7, #8]
  409bfa:	607a      	str	r2, [r7, #4]
  409bfc:	603b      	str	r3, [r7, #0]
	/* Configure pins */
	switch (ul_type) {
  409bfe:	68bb      	ldr	r3, [r7, #8]
  409c00:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  409c04:	d016      	beq.n	409c34 <pio_configure+0x44>
  409c06:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  409c0a:	d809      	bhi.n	409c20 <pio_configure+0x30>
  409c0c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  409c10:	d010      	beq.n	409c34 <pio_configure+0x44>
  409c12:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  409c16:	d00d      	beq.n	409c34 <pio_configure+0x44>
  409c18:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  409c1c:	d00a      	beq.n	409c34 <pio_configure+0x44>
  409c1e:	e03d      	b.n	409c9c <pio_configure+0xac>
  409c20:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  409c24:	d01a      	beq.n	409c5c <pio_configure+0x6c>
  409c26:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  409c2a:	d017      	beq.n	409c5c <pio_configure+0x6c>
  409c2c:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  409c30:	d00e      	beq.n	409c50 <pio_configure+0x60>
  409c32:	e033      	b.n	409c9c <pio_configure+0xac>
	case PIO_PERIPH_B:
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_PERIPH_C:
	case PIO_PERIPH_D:
#endif
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  409c34:	687a      	ldr	r2, [r7, #4]
  409c36:	68b9      	ldr	r1, [r7, #8]
  409c38:	68f8      	ldr	r0, [r7, #12]
  409c3a:	4b1c      	ldr	r3, [pc, #112]	; (409cac <pio_configure+0xbc>)
  409c3c:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_attribute & PIO_PULLUP));
  409c3e:	683b      	ldr	r3, [r7, #0]
  409c40:	f003 0301 	and.w	r3, r3, #1
  409c44:	461a      	mov	r2, r3
  409c46:	6879      	ldr	r1, [r7, #4]
  409c48:	68f8      	ldr	r0, [r7, #12]
  409c4a:	4b19      	ldr	r3, [pc, #100]	; (409cb0 <pio_configure+0xc0>)
  409c4c:	4798      	blx	r3
		break;
  409c4e:	e027      	b.n	409ca0 <pio_configure+0xb0>

	case PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_attribute);
  409c50:	683a      	ldr	r2, [r7, #0]
  409c52:	6879      	ldr	r1, [r7, #4]
  409c54:	68f8      	ldr	r0, [r7, #12]
  409c56:	4b17      	ldr	r3, [pc, #92]	; (409cb4 <pio_configure+0xc4>)
  409c58:	4798      	blx	r3
		break;
  409c5a:	e021      	b.n	409ca0 <pio_configure+0xb0>

	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  409c5c:	68bb      	ldr	r3, [r7, #8]
  409c5e:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  409c62:	bf0c      	ite	eq
  409c64:	2301      	moveq	r3, #1
  409c66:	2300      	movne	r3, #0
  409c68:	b2db      	uxtb	r3, r3
  409c6a:	461a      	mov	r2, r3
				(ul_attribute & PIO_OPENDRAIN) ? 1 : 0,
  409c6c:	683b      	ldr	r3, [r7, #0]
  409c6e:	f003 0304 	and.w	r3, r3, #4
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  409c72:	2b00      	cmp	r3, #0
  409c74:	bf14      	ite	ne
  409c76:	2301      	movne	r3, #1
  409c78:	2300      	moveq	r3, #0
  409c7a:	b2db      	uxtb	r3, r3
  409c7c:	4619      	mov	r1, r3
				(ul_attribute & PIO_PULLUP) ? 1 : 0);
  409c7e:	683b      	ldr	r3, [r7, #0]
  409c80:	f003 0301 	and.w	r3, r3, #1
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  409c84:	2b00      	cmp	r3, #0
  409c86:	bf14      	ite	ne
  409c88:	2301      	movne	r3, #1
  409c8a:	2300      	moveq	r3, #0
  409c8c:	b2db      	uxtb	r3, r3
  409c8e:	9300      	str	r3, [sp, #0]
  409c90:	460b      	mov	r3, r1
  409c92:	6879      	ldr	r1, [r7, #4]
  409c94:	68f8      	ldr	r0, [r7, #12]
  409c96:	4c08      	ldr	r4, [pc, #32]	; (409cb8 <pio_configure+0xc8>)
  409c98:	47a0      	blx	r4
		break;
  409c9a:	e001      	b.n	409ca0 <pio_configure+0xb0>

	default:
		return 0;
  409c9c:	2300      	movs	r3, #0
  409c9e:	e000      	b.n	409ca2 <pio_configure+0xb2>
	}

	return 1;
  409ca0:	2301      	movs	r3, #1
}
  409ca2:	4618      	mov	r0, r3
  409ca4:	3714      	adds	r7, #20
  409ca6:	46bd      	mov	sp, r7
  409ca8:	bd90      	pop	{r4, r7, pc}
  409caa:	bf00      	nop
  409cac:	004099fd 	.word	0x004099fd
  409cb0:	004099d1 	.word	0x004099d1
  409cb4:	00409b0d 	.word	0x00409b0d
  409cb8:	00409b8d 	.word	0x00409b8d

00409cbc <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  409cbc:	b480      	push	{r7}
  409cbe:	b083      	sub	sp, #12
  409cc0:	af00      	add	r7, sp, #0
  409cc2:	6078      	str	r0, [r7, #4]
  409cc4:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  409cc6:	687b      	ldr	r3, [r7, #4]
  409cc8:	683a      	ldr	r2, [r7, #0]
  409cca:	645a      	str	r2, [r3, #68]	; 0x44
}
  409ccc:	bf00      	nop
  409cce:	370c      	adds	r7, #12
  409cd0:	46bd      	mov	sp, r7
  409cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
  409cd6:	4770      	bx	lr

00409cd8 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  409cd8:	b480      	push	{r7}
  409cda:	b083      	sub	sp, #12
  409cdc:	af00      	add	r7, sp, #0
  409cde:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  409ce0:	687b      	ldr	r3, [r7, #4]
  409ce2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  409ce4:	4618      	mov	r0, r3
  409ce6:	370c      	adds	r7, #12
  409ce8:	46bd      	mov	sp, r7
  409cea:	f85d 7b04 	ldr.w	r7, [sp], #4
  409cee:	4770      	bx	lr

00409cf0 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  409cf0:	b480      	push	{r7}
  409cf2:	b083      	sub	sp, #12
  409cf4:	af00      	add	r7, sp, #0
  409cf6:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  409cf8:	687b      	ldr	r3, [r7, #4]
  409cfa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  409cfc:	4618      	mov	r0, r3
  409cfe:	370c      	adds	r7, #12
  409d00:	46bd      	mov	sp, r7
  409d02:	f85d 7b04 	ldr.w	r7, [sp], #4
  409d06:	4770      	bx	lr

00409d08 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  409d08:	b480      	push	{r7}
  409d0a:	b085      	sub	sp, #20
  409d0c:	af00      	add	r7, sp, #0
  409d0e:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  409d10:	491d      	ldr	r1, [pc, #116]	; (409d88 <pmc_switch_mck_to_pllack+0x80>)
  409d12:	4b1d      	ldr	r3, [pc, #116]	; (409d88 <pmc_switch_mck_to_pllack+0x80>)
  409d14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  409d16:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  409d1a:	687b      	ldr	r3, [r7, #4]
  409d1c:	4313      	orrs	r3, r2
  409d1e:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  409d20:	f44f 6300 	mov.w	r3, #2048	; 0x800
  409d24:	60fb      	str	r3, [r7, #12]
  409d26:	e007      	b.n	409d38 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  409d28:	68fb      	ldr	r3, [r7, #12]
  409d2a:	2b00      	cmp	r3, #0
  409d2c:	d101      	bne.n	409d32 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  409d2e:	2301      	movs	r3, #1
  409d30:	e023      	b.n	409d7a <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  409d32:	68fb      	ldr	r3, [r7, #12]
  409d34:	3b01      	subs	r3, #1
  409d36:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  409d38:	4b13      	ldr	r3, [pc, #76]	; (409d88 <pmc_switch_mck_to_pllack+0x80>)
  409d3a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  409d3c:	f003 0308 	and.w	r3, r3, #8
  409d40:	2b00      	cmp	r3, #0
  409d42:	d0f1      	beq.n	409d28 <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  409d44:	4a10      	ldr	r2, [pc, #64]	; (409d88 <pmc_switch_mck_to_pllack+0x80>)
  409d46:	4b10      	ldr	r3, [pc, #64]	; (409d88 <pmc_switch_mck_to_pllack+0x80>)
  409d48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  409d4a:	f023 0303 	bic.w	r3, r3, #3
  409d4e:	f043 0302 	orr.w	r3, r3, #2
  409d52:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  409d54:	f44f 6300 	mov.w	r3, #2048	; 0x800
  409d58:	60fb      	str	r3, [r7, #12]
  409d5a:	e007      	b.n	409d6c <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  409d5c:	68fb      	ldr	r3, [r7, #12]
  409d5e:	2b00      	cmp	r3, #0
  409d60:	d101      	bne.n	409d66 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  409d62:	2301      	movs	r3, #1
  409d64:	e009      	b.n	409d7a <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  409d66:	68fb      	ldr	r3, [r7, #12]
  409d68:	3b01      	subs	r3, #1
  409d6a:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  409d6c:	4b06      	ldr	r3, [pc, #24]	; (409d88 <pmc_switch_mck_to_pllack+0x80>)
  409d6e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  409d70:	f003 0308 	and.w	r3, r3, #8
  409d74:	2b00      	cmp	r3, #0
  409d76:	d0f1      	beq.n	409d5c <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  409d78:	2300      	movs	r3, #0
}
  409d7a:	4618      	mov	r0, r3
  409d7c:	3714      	adds	r7, #20
  409d7e:	46bd      	mov	sp, r7
  409d80:	f85d 7b04 	ldr.w	r7, [sp], #4
  409d84:	4770      	bx	lr
  409d86:	bf00      	nop
  409d88:	400e0400 	.word	0x400e0400

00409d8c <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  409d8c:	b480      	push	{r7}
  409d8e:	b083      	sub	sp, #12
  409d90:	af00      	add	r7, sp, #0
  409d92:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  409d94:	687b      	ldr	r3, [r7, #4]
  409d96:	2b01      	cmp	r3, #1
  409d98:	d107      	bne.n	409daa <pmc_switch_sclk_to_32kxtal+0x1e>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  409d9a:	4a08      	ldr	r2, [pc, #32]	; (409dbc <pmc_switch_sclk_to_32kxtal+0x30>)
  409d9c:	4b07      	ldr	r3, [pc, #28]	; (409dbc <pmc_switch_sclk_to_32kxtal+0x30>)
  409d9e:	689b      	ldr	r3, [r3, #8]
  409da0:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
  409da4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  409da8:	6093      	str	r3, [r2, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  409daa:	4b04      	ldr	r3, [pc, #16]	; (409dbc <pmc_switch_sclk_to_32kxtal+0x30>)
  409dac:	4a04      	ldr	r2, [pc, #16]	; (409dc0 <pmc_switch_sclk_to_32kxtal+0x34>)
  409dae:	601a      	str	r2, [r3, #0]
}
  409db0:	bf00      	nop
  409db2:	370c      	adds	r7, #12
  409db4:	46bd      	mov	sp, r7
  409db6:	f85d 7b04 	ldr.w	r7, [sp], #4
  409dba:	4770      	bx	lr
  409dbc:	400e1810 	.word	0x400e1810
  409dc0:	a5000008 	.word	0xa5000008

00409dc4 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  409dc4:	b480      	push	{r7}
  409dc6:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  409dc8:	4b09      	ldr	r3, [pc, #36]	; (409df0 <pmc_osc_is_ready_32kxtal+0x2c>)
  409dca:	695b      	ldr	r3, [r3, #20]
  409dcc:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  409dd0:	2b00      	cmp	r3, #0
  409dd2:	d007      	beq.n	409de4 <pmc_osc_is_ready_32kxtal+0x20>
  409dd4:	4b07      	ldr	r3, [pc, #28]	; (409df4 <pmc_osc_is_ready_32kxtal+0x30>)
  409dd6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  409dd8:	f003 0380 	and.w	r3, r3, #128	; 0x80
  409ddc:	2b00      	cmp	r3, #0
  409dde:	d001      	beq.n	409de4 <pmc_osc_is_ready_32kxtal+0x20>
  409de0:	2301      	movs	r3, #1
  409de2:	e000      	b.n	409de6 <pmc_osc_is_ready_32kxtal+0x22>
  409de4:	2300      	movs	r3, #0
}
  409de6:	4618      	mov	r0, r3
  409de8:	46bd      	mov	sp, r7
  409dea:	f85d 7b04 	ldr.w	r7, [sp], #4
  409dee:	4770      	bx	lr
  409df0:	400e1810 	.word	0x400e1810
  409df4:	400e0400 	.word	0x400e0400

00409df8 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  409df8:	b480      	push	{r7}
  409dfa:	b083      	sub	sp, #12
  409dfc:	af00      	add	r7, sp, #0
  409dfe:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  409e00:	4a18      	ldr	r2, [pc, #96]	; (409e64 <pmc_switch_mainck_to_fastrc+0x6c>)
  409e02:	4b18      	ldr	r3, [pc, #96]	; (409e64 <pmc_switch_mainck_to_fastrc+0x6c>)
  409e04:	6a1b      	ldr	r3, [r3, #32]
  409e06:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  409e0a:	f043 0308 	orr.w	r3, r3, #8
  409e0e:	6213      	str	r3, [r2, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  409e10:	bf00      	nop
  409e12:	4b14      	ldr	r3, [pc, #80]	; (409e64 <pmc_switch_mainck_to_fastrc+0x6c>)
  409e14:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  409e16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  409e1a:	2b00      	cmp	r3, #0
  409e1c:	d0f9      	beq.n	409e12 <pmc_switch_mainck_to_fastrc+0x1a>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  409e1e:	4911      	ldr	r1, [pc, #68]	; (409e64 <pmc_switch_mainck_to_fastrc+0x6c>)
  409e20:	4b10      	ldr	r3, [pc, #64]	; (409e64 <pmc_switch_mainck_to_fastrc+0x6c>)
  409e22:	6a1b      	ldr	r3, [r3, #32]
  409e24:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  409e28:	f023 0370 	bic.w	r3, r3, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  409e2c:	687a      	ldr	r2, [r7, #4]
  409e2e:	4313      	orrs	r3, r2
  409e30:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  409e34:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  409e36:	bf00      	nop
  409e38:	4b0a      	ldr	r3, [pc, #40]	; (409e64 <pmc_switch_mainck_to_fastrc+0x6c>)
  409e3a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  409e3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  409e40:	2b00      	cmp	r3, #0
  409e42:	d0f9      	beq.n	409e38 <pmc_switch_mainck_to_fastrc+0x40>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  409e44:	4a07      	ldr	r2, [pc, #28]	; (409e64 <pmc_switch_mainck_to_fastrc+0x6c>)
  409e46:	4b07      	ldr	r3, [pc, #28]	; (409e64 <pmc_switch_mainck_to_fastrc+0x6c>)
  409e48:	6a1b      	ldr	r3, [r3, #32]
  409e4a:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
  409e4e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  409e52:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  409e56:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
}
  409e58:	bf00      	nop
  409e5a:	370c      	adds	r7, #12
  409e5c:	46bd      	mov	sp, r7
  409e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
  409e62:	4770      	bx	lr
  409e64:	400e0400 	.word	0x400e0400

00409e68 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  409e68:	b480      	push	{r7}
  409e6a:	b083      	sub	sp, #12
  409e6c:	af00      	add	r7, sp, #0
  409e6e:	6078      	str	r0, [r7, #4]
  409e70:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  409e72:	687b      	ldr	r3, [r7, #4]
  409e74:	2b00      	cmp	r3, #0
  409e76:	d008      	beq.n	409e8a <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  409e78:	4916      	ldr	r1, [pc, #88]	; (409ed4 <pmc_switch_mainck_to_xtal+0x6c>)
  409e7a:	4b16      	ldr	r3, [pc, #88]	; (409ed4 <pmc_switch_mainck_to_xtal+0x6c>)
  409e7c:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  409e7e:	4a16      	ldr	r2, [pc, #88]	; (409ed8 <pmc_switch_mainck_to_xtal+0x70>)
  409e80:	401a      	ands	r2, r3
  409e82:	4b16      	ldr	r3, [pc, #88]	; (409edc <pmc_switch_mainck_to_xtal+0x74>)
  409e84:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  409e86:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  409e88:	e01e      	b.n	409ec8 <pmc_switch_mainck_to_xtal+0x60>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  409e8a:	4912      	ldr	r1, [pc, #72]	; (409ed4 <pmc_switch_mainck_to_xtal+0x6c>)
  409e8c:	4b11      	ldr	r3, [pc, #68]	; (409ed4 <pmc_switch_mainck_to_xtal+0x6c>)
  409e8e:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  409e90:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  409e94:	f023 0303 	bic.w	r3, r3, #3
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  409e98:	683a      	ldr	r2, [r7, #0]
  409e9a:	0212      	lsls	r2, r2, #8
  409e9c:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  409e9e:	4313      	orrs	r3, r2
  409ea0:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  409ea4:	f043 0301 	orr.w	r3, r3, #1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  409ea8:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  409eaa:	bf00      	nop
  409eac:	4b09      	ldr	r3, [pc, #36]	; (409ed4 <pmc_switch_mainck_to_xtal+0x6c>)
  409eae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  409eb0:	f003 0301 	and.w	r3, r3, #1
  409eb4:	2b00      	cmp	r3, #0
  409eb6:	d0f9      	beq.n	409eac <pmc_switch_mainck_to_xtal+0x44>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  409eb8:	4a06      	ldr	r2, [pc, #24]	; (409ed4 <pmc_switch_mainck_to_xtal+0x6c>)
  409eba:	4b06      	ldr	r3, [pc, #24]	; (409ed4 <pmc_switch_mainck_to_xtal+0x6c>)
  409ebc:	6a1b      	ldr	r3, [r3, #32]
  409ebe:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  409ec2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  409ec6:	6213      	str	r3, [r2, #32]
}
  409ec8:	bf00      	nop
  409eca:	370c      	adds	r7, #12
  409ecc:	46bd      	mov	sp, r7
  409ece:	f85d 7b04 	ldr.w	r7, [sp], #4
  409ed2:	4770      	bx	lr
  409ed4:	400e0400 	.word	0x400e0400
  409ed8:	fec8fffc 	.word	0xfec8fffc
  409edc:	01370002 	.word	0x01370002

00409ee0 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  409ee0:	b480      	push	{r7}
  409ee2:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  409ee4:	4b04      	ldr	r3, [pc, #16]	; (409ef8 <pmc_osc_is_ready_mainck+0x18>)
  409ee6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  409ee8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  409eec:	4618      	mov	r0, r3
  409eee:	46bd      	mov	sp, r7
  409ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
  409ef4:	4770      	bx	lr
  409ef6:	bf00      	nop
  409ef8:	400e0400 	.word	0x400e0400

00409efc <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  409efc:	b480      	push	{r7}
  409efe:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  409f00:	4b04      	ldr	r3, [pc, #16]	; (409f14 <pmc_disable_pllack+0x18>)
  409f02:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  409f06:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  409f08:	bf00      	nop
  409f0a:	46bd      	mov	sp, r7
  409f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
  409f10:	4770      	bx	lr
  409f12:	bf00      	nop
  409f14:	400e0400 	.word	0x400e0400

00409f18 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  409f18:	b480      	push	{r7}
  409f1a:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  409f1c:	4b04      	ldr	r3, [pc, #16]	; (409f30 <pmc_is_locked_pllack+0x18>)
  409f1e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  409f20:	f003 0302 	and.w	r3, r3, #2
}
  409f24:	4618      	mov	r0, r3
  409f26:	46bd      	mov	sp, r7
  409f28:	f85d 7b04 	ldr.w	r7, [sp], #4
  409f2c:	4770      	bx	lr
  409f2e:	bf00      	nop
  409f30:	400e0400 	.word	0x400e0400

00409f34 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  409f34:	b480      	push	{r7}
  409f36:	b083      	sub	sp, #12
  409f38:	af00      	add	r7, sp, #0
  409f3a:	6078      	str	r0, [r7, #4]
	PMC->PMC_PCR = ul_id & 0x7F;
	pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD;
	PMC->PMC_PCR = pcr;
	return 0;
#else
	if (ul_id > MAX_PERIPH_ID) {
  409f3c:	687b      	ldr	r3, [r7, #4]
  409f3e:	2b2f      	cmp	r3, #47	; 0x2f
  409f40:	d901      	bls.n	409f46 <pmc_enable_periph_clk+0x12>
		return 1;
  409f42:	2301      	movs	r3, #1
  409f44:	e02f      	b.n	409fa6 <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  409f46:	687b      	ldr	r3, [r7, #4]
  409f48:	2b1f      	cmp	r3, #31
  409f4a:	d813      	bhi.n	409f74 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  409f4c:	4b19      	ldr	r3, [pc, #100]	; (409fb4 <pmc_enable_periph_clk+0x80>)
  409f4e:	699a      	ldr	r2, [r3, #24]
  409f50:	2101      	movs	r1, #1
  409f52:	687b      	ldr	r3, [r7, #4]
  409f54:	fa01 f303 	lsl.w	r3, r1, r3
  409f58:	401a      	ands	r2, r3
  409f5a:	2101      	movs	r1, #1
  409f5c:	687b      	ldr	r3, [r7, #4]
  409f5e:	fa01 f303 	lsl.w	r3, r1, r3
  409f62:	429a      	cmp	r2, r3
  409f64:	d01e      	beq.n	409fa4 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  409f66:	4a13      	ldr	r2, [pc, #76]	; (409fb4 <pmc_enable_periph_clk+0x80>)
  409f68:	2101      	movs	r1, #1
  409f6a:	687b      	ldr	r3, [r7, #4]
  409f6c:	fa01 f303 	lsl.w	r3, r1, r3
  409f70:	6113      	str	r3, [r2, #16]
  409f72:	e017      	b.n	409fa4 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  409f74:	687b      	ldr	r3, [r7, #4]
  409f76:	3b20      	subs	r3, #32
  409f78:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  409f7a:	4b0e      	ldr	r3, [pc, #56]	; (409fb4 <pmc_enable_periph_clk+0x80>)
  409f7c:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  409f80:	2101      	movs	r1, #1
  409f82:	687b      	ldr	r3, [r7, #4]
  409f84:	fa01 f303 	lsl.w	r3, r1, r3
  409f88:	401a      	ands	r2, r3
  409f8a:	2101      	movs	r1, #1
  409f8c:	687b      	ldr	r3, [r7, #4]
  409f8e:	fa01 f303 	lsl.w	r3, r1, r3
  409f92:	429a      	cmp	r2, r3
  409f94:	d006      	beq.n	409fa4 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  409f96:	4a07      	ldr	r2, [pc, #28]	; (409fb4 <pmc_enable_periph_clk+0x80>)
  409f98:	2101      	movs	r1, #1
  409f9a:	687b      	ldr	r3, [r7, #4]
  409f9c:	fa01 f303 	lsl.w	r3, r1, r3
  409fa0:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  409fa4:	2300      	movs	r3, #0
#endif /* defined(REG_PMC_PCR) && !SAMG55 */
}
  409fa6:	4618      	mov	r0, r3
  409fa8:	370c      	adds	r7, #12
  409faa:	46bd      	mov	sp, r7
  409fac:	f85d 7b04 	ldr.w	r7, [sp], #4
  409fb0:	4770      	bx	lr
  409fb2:	bf00      	nop
  409fb4:	400e0400 	.word	0x400e0400

00409fb8 <twi_enable_master_mode>:
 * \brief Enable TWI master mode.
 *
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
  409fb8:	b480      	push	{r7}
  409fba:	b083      	sub	sp, #12
  409fbc:	af00      	add	r7, sp, #0
  409fbe:	6078      	str	r0, [r7, #4]
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
  409fc0:	687b      	ldr	r3, [r7, #4]
  409fc2:	2208      	movs	r2, #8
  409fc4:	601a      	str	r2, [r3, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
  409fc6:	687b      	ldr	r3, [r7, #4]
  409fc8:	2220      	movs	r2, #32
  409fca:	601a      	str	r2, [r3, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
  409fcc:	687b      	ldr	r3, [r7, #4]
  409fce:	2204      	movs	r2, #4
  409fd0:	601a      	str	r2, [r3, #0]
}
  409fd2:	bf00      	nop
  409fd4:	370c      	adds	r7, #12
  409fd6:	46bd      	mov	sp, r7
  409fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
  409fdc:	4770      	bx	lr
	...

00409fe0 <twi_master_init>:
 * \param p_opt Options for initializing the TWI module (see \ref twi_options_t).
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
  409fe0:	b580      	push	{r7, lr}
  409fe2:	b084      	sub	sp, #16
  409fe4:	af00      	add	r7, sp, #0
  409fe6:	6078      	str	r0, [r7, #4]
  409fe8:	6039      	str	r1, [r7, #0]
	uint32_t status = TWI_SUCCESS;
  409fea:	2300      	movs	r3, #0
  409fec:	60fb      	str	r3, [r7, #12]

	/* Disable TWI interrupts */
	p_twi->TWI_IDR = ~0UL;
  409fee:	687b      	ldr	r3, [r7, #4]
  409ff0:	f04f 32ff 	mov.w	r2, #4294967295
  409ff4:	629a      	str	r2, [r3, #40]	; 0x28

	/* Dummy read in status register */
	p_twi->TWI_SR;
  409ff6:	687b      	ldr	r3, [r7, #4]
  409ff8:	6a1b      	ldr	r3, [r3, #32]

	/* Reset TWI peripheral */
	twi_reset(p_twi);
  409ffa:	6878      	ldr	r0, [r7, #4]
  409ffc:	4b0e      	ldr	r3, [pc, #56]	; (40a038 <twi_master_init+0x58>)
  409ffe:	4798      	blx	r3

	twi_enable_master_mode(p_twi);
  40a000:	6878      	ldr	r0, [r7, #4]
  40a002:	4b0e      	ldr	r3, [pc, #56]	; (40a03c <twi_master_init+0x5c>)
  40a004:	4798      	blx	r3

	/* Select the speed */
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
  40a006:	683b      	ldr	r3, [r7, #0]
  40a008:	6859      	ldr	r1, [r3, #4]
  40a00a:	683b      	ldr	r3, [r7, #0]
  40a00c:	681b      	ldr	r3, [r3, #0]
  40a00e:	461a      	mov	r2, r3
  40a010:	6878      	ldr	r0, [r7, #4]
  40a012:	4b0b      	ldr	r3, [pc, #44]	; (40a040 <twi_master_init+0x60>)
  40a014:	4798      	blx	r3
  40a016:	4603      	mov	r3, r0
  40a018:	2b01      	cmp	r3, #1
  40a01a:	d101      	bne.n	40a020 <twi_master_init+0x40>
		/* The desired speed setting is rejected */
		status = TWI_INVALID_ARGUMENT;
  40a01c:	2301      	movs	r3, #1
  40a01e:	60fb      	str	r3, [r7, #12]
	}

	if (p_opt->smbus == 1) {
  40a020:	683b      	ldr	r3, [r7, #0]
  40a022:	7a5b      	ldrb	r3, [r3, #9]
  40a024:	2b01      	cmp	r3, #1
  40a026:	d102      	bne.n	40a02e <twi_master_init+0x4e>
		p_twi->TWI_CR = TWI_CR_QUICK;
  40a028:	687b      	ldr	r3, [r7, #4]
  40a02a:	2240      	movs	r2, #64	; 0x40
  40a02c:	601a      	str	r2, [r3, #0]
	}

	return status;
  40a02e:	68fb      	ldr	r3, [r7, #12]
}
  40a030:	4618      	mov	r0, r3
  40a032:	3710      	adds	r7, #16
  40a034:	46bd      	mov	sp, r7
  40a036:	bd80      	pop	{r7, pc}
  40a038:	0040a271 	.word	0x0040a271
  40a03c:	00409fb9 	.word	0x00409fb9
  40a040:	0040a045 	.word	0x0040a045

0040a044 <twi_set_speed>:
 *
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
  40a044:	b480      	push	{r7}
  40a046:	b089      	sub	sp, #36	; 0x24
  40a048:	af00      	add	r7, sp, #0
  40a04a:	60f8      	str	r0, [r7, #12]
  40a04c:	60b9      	str	r1, [r7, #8]
  40a04e:	607a      	str	r2, [r7, #4]
	uint32_t ckdiv = 0;
  40a050:	2300      	movs	r3, #0
  40a052:	61fb      	str	r3, [r7, #28]
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
  40a054:	68bb      	ldr	r3, [r7, #8]
  40a056:	4a34      	ldr	r2, [pc, #208]	; (40a128 <twi_set_speed+0xe4>)
  40a058:	4293      	cmp	r3, r2
  40a05a:	d901      	bls.n	40a060 <twi_set_speed+0x1c>
		return FAIL;
  40a05c:	2301      	movs	r3, #1
  40a05e:	e05d      	b.n	40a11c <twi_set_speed+0xd8>
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
  40a060:	68bb      	ldr	r3, [r7, #8]
  40a062:	4a32      	ldr	r2, [pc, #200]	; (40a12c <twi_set_speed+0xe8>)
  40a064:	4293      	cmp	r3, r2
  40a066:	d937      	bls.n	40a0d8 <twi_set_speed+0x94>
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  40a068:	687b      	ldr	r3, [r7, #4]
  40a06a:	4a31      	ldr	r2, [pc, #196]	; (40a130 <twi_set_speed+0xec>)
  40a06c:	fba2 2303 	umull	r2, r3, r2, r3
  40a070:	0b9b      	lsrs	r3, r3, #14
  40a072:	3b04      	subs	r3, #4
  40a074:	617b      	str	r3, [r7, #20]
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  40a076:	68ba      	ldr	r2, [r7, #8]
  40a078:	4b2e      	ldr	r3, [pc, #184]	; (40a134 <twi_set_speed+0xf0>)
  40a07a:	4413      	add	r3, r2
  40a07c:	009b      	lsls	r3, r3, #2
  40a07e:	687a      	ldr	r2, [r7, #4]
  40a080:	fbb2 f3f3 	udiv	r3, r2, r3
  40a084:	3b04      	subs	r3, #4
  40a086:	613b      	str	r3, [r7, #16]
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  40a088:	e005      	b.n	40a096 <twi_set_speed+0x52>
			/* Increase clock divider */
			ckdiv++;
  40a08a:	69fb      	ldr	r3, [r7, #28]
  40a08c:	3301      	adds	r3, #1
  40a08e:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			cldiv /= TWI_CLK_DIVIDER;
  40a090:	697b      	ldr	r3, [r7, #20]
  40a092:	085b      	lsrs	r3, r3, #1
  40a094:	617b      	str	r3, [r7, #20]
		while ((cldiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  40a096:	697b      	ldr	r3, [r7, #20]
  40a098:	2bff      	cmp	r3, #255	; 0xff
  40a09a:	d909      	bls.n	40a0b0 <twi_set_speed+0x6c>
  40a09c:	69fb      	ldr	r3, [r7, #28]
  40a09e:	2b06      	cmp	r3, #6
  40a0a0:	d9f3      	bls.n	40a08a <twi_set_speed+0x46>
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  40a0a2:	e005      	b.n	40a0b0 <twi_set_speed+0x6c>
			/* Increase clock divider */
			ckdiv++;
  40a0a4:	69fb      	ldr	r3, [r7, #28]
  40a0a6:	3301      	adds	r3, #1
  40a0a8:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			chdiv /= TWI_CLK_DIVIDER;
  40a0aa:	693b      	ldr	r3, [r7, #16]
  40a0ac:	085b      	lsrs	r3, r3, #1
  40a0ae:	613b      	str	r3, [r7, #16]
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  40a0b0:	693b      	ldr	r3, [r7, #16]
  40a0b2:	2bff      	cmp	r3, #255	; 0xff
  40a0b4:	d902      	bls.n	40a0bc <twi_set_speed+0x78>
  40a0b6:	69fb      	ldr	r3, [r7, #28]
  40a0b8:	2b06      	cmp	r3, #6
  40a0ba:	d9f3      	bls.n	40a0a4 <twi_set_speed+0x60>
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
  40a0bc:	697b      	ldr	r3, [r7, #20]
  40a0be:	b2da      	uxtb	r2, r3
  40a0c0:	693b      	ldr	r3, [r7, #16]
  40a0c2:	021b      	lsls	r3, r3, #8
  40a0c4:	b29b      	uxth	r3, r3
  40a0c6:	431a      	orrs	r2, r3
				TWI_CWGR_CKDIV(ckdiv);		
  40a0c8:	69fb      	ldr	r3, [r7, #28]
  40a0ca:	041b      	lsls	r3, r3, #16
  40a0cc:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
  40a0d0:	431a      	orrs	r2, r3
		p_twi->TWI_CWGR =
  40a0d2:	68fb      	ldr	r3, [r7, #12]
  40a0d4:	611a      	str	r2, [r3, #16]
  40a0d6:	e020      	b.n	40a11a <twi_set_speed+0xd6>
	} else {
		c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  40a0d8:	68bb      	ldr	r3, [r7, #8]
  40a0da:	005b      	lsls	r3, r3, #1
  40a0dc:	687a      	ldr	r2, [r7, #4]
  40a0de:	fbb2 f3f3 	udiv	r3, r2, r3
  40a0e2:	3b04      	subs	r3, #4
  40a0e4:	61bb      	str	r3, [r7, #24]

		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  40a0e6:	e005      	b.n	40a0f4 <twi_set_speed+0xb0>
			/* Increase clock divider */
			ckdiv++;
  40a0e8:	69fb      	ldr	r3, [r7, #28]
  40a0ea:	3301      	adds	r3, #1
  40a0ec:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			c_lh_div /= TWI_CLK_DIVIDER;
  40a0ee:	69bb      	ldr	r3, [r7, #24]
  40a0f0:	085b      	lsrs	r3, r3, #1
  40a0f2:	61bb      	str	r3, [r7, #24]
		while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  40a0f4:	69bb      	ldr	r3, [r7, #24]
  40a0f6:	2bff      	cmp	r3, #255	; 0xff
  40a0f8:	d902      	bls.n	40a100 <twi_set_speed+0xbc>
  40a0fa:	69fb      	ldr	r3, [r7, #28]
  40a0fc:	2b06      	cmp	r3, #6
  40a0fe:	d9f3      	bls.n	40a0e8 <twi_set_speed+0xa4>
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  40a100:	69bb      	ldr	r3, [r7, #24]
  40a102:	b2da      	uxtb	r2, r3
  40a104:	69bb      	ldr	r3, [r7, #24]
  40a106:	021b      	lsls	r3, r3, #8
  40a108:	b29b      	uxth	r3, r3
  40a10a:	431a      	orrs	r2, r3
				TWI_CWGR_CKDIV(ckdiv);
  40a10c:	69fb      	ldr	r3, [r7, #28]
  40a10e:	041b      	lsls	r3, r3, #16
  40a110:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  40a114:	431a      	orrs	r2, r3
		p_twi->TWI_CWGR =
  40a116:	68fb      	ldr	r3, [r7, #12]
  40a118:	611a      	str	r2, [r3, #16]
	}

	return PASS;
  40a11a:	2300      	movs	r3, #0
}
  40a11c:	4618      	mov	r0, r3
  40a11e:	3724      	adds	r7, #36	; 0x24
  40a120:	46bd      	mov	sp, r7
  40a122:	f85d 7b04 	ldr.w	r7, [sp], #4
  40a126:	4770      	bx	lr
  40a128:	00061a80 	.word	0x00061a80
  40a12c:	0005dc00 	.word	0x0005dc00
  40a130:	057619f1 	.word	0x057619f1
  40a134:	3ffd1200 	.word	0x3ffd1200

0040a138 <twi_mk_addr>:
 * which byte is the MSB to start with.
 *
 * Please see the device datasheet for details on this.
 */
uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
  40a138:	b480      	push	{r7}
  40a13a:	b085      	sub	sp, #20
  40a13c:	af00      	add	r7, sp, #0
  40a13e:	6078      	str	r0, [r7, #4]
  40a140:	6039      	str	r1, [r7, #0]
	uint32_t val;

	if (len == 0)
  40a142:	683b      	ldr	r3, [r7, #0]
  40a144:	2b00      	cmp	r3, #0
  40a146:	d101      	bne.n	40a14c <twi_mk_addr+0x14>
		return 0;
  40a148:	2300      	movs	r3, #0
  40a14a:	e01d      	b.n	40a188 <twi_mk_addr+0x50>

	val = addr[0];
  40a14c:	687b      	ldr	r3, [r7, #4]
  40a14e:	781b      	ldrb	r3, [r3, #0]
  40a150:	60fb      	str	r3, [r7, #12]
	if (len > 1) {
  40a152:	683b      	ldr	r3, [r7, #0]
  40a154:	2b01      	cmp	r3, #1
  40a156:	dd09      	ble.n	40a16c <twi_mk_addr+0x34>
		val <<= 8;
  40a158:	68fb      	ldr	r3, [r7, #12]
  40a15a:	021b      	lsls	r3, r3, #8
  40a15c:	60fb      	str	r3, [r7, #12]
		val |= addr[1];
  40a15e:	687b      	ldr	r3, [r7, #4]
  40a160:	3301      	adds	r3, #1
  40a162:	781b      	ldrb	r3, [r3, #0]
  40a164:	461a      	mov	r2, r3
  40a166:	68fb      	ldr	r3, [r7, #12]
  40a168:	4313      	orrs	r3, r2
  40a16a:	60fb      	str	r3, [r7, #12]
	}
	if (len > 2) {
  40a16c:	683b      	ldr	r3, [r7, #0]
  40a16e:	2b02      	cmp	r3, #2
  40a170:	dd09      	ble.n	40a186 <twi_mk_addr+0x4e>
		val <<= 8;
  40a172:	68fb      	ldr	r3, [r7, #12]
  40a174:	021b      	lsls	r3, r3, #8
  40a176:	60fb      	str	r3, [r7, #12]
		val |= addr[2];
  40a178:	687b      	ldr	r3, [r7, #4]
  40a17a:	3302      	adds	r3, #2
  40a17c:	781b      	ldrb	r3, [r3, #0]
  40a17e:	461a      	mov	r2, r3
  40a180:	68fb      	ldr	r3, [r7, #12]
  40a182:	4313      	orrs	r3, r2
  40a184:	60fb      	str	r3, [r7, #12]
	}
	return val;
  40a186:	68fb      	ldr	r3, [r7, #12]
}
  40a188:	4618      	mov	r0, r3
  40a18a:	3714      	adds	r7, #20
  40a18c:	46bd      	mov	sp, r7
  40a18e:	f85d 7b04 	ldr.w	r7, [sp], #4
  40a192:	4770      	bx	lr

0040a194 <twi_master_write>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
  40a194:	b580      	push	{r7, lr}
  40a196:	b086      	sub	sp, #24
  40a198:	af00      	add	r7, sp, #0
  40a19a:	6078      	str	r0, [r7, #4]
  40a19c:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t cnt = p_packet->length;
  40a19e:	683b      	ldr	r3, [r7, #0]
  40a1a0:	68db      	ldr	r3, [r3, #12]
  40a1a2:	617b      	str	r3, [r7, #20]
	uint8_t *buffer = p_packet->buffer;
  40a1a4:	683b      	ldr	r3, [r7, #0]
  40a1a6:	689b      	ldr	r3, [r3, #8]
  40a1a8:	613b      	str	r3, [r7, #16]

	/* Check argument */
	if (cnt == 0) {
  40a1aa:	697b      	ldr	r3, [r7, #20]
  40a1ac:	2b00      	cmp	r3, #0
  40a1ae:	d101      	bne.n	40a1b4 <twi_master_write+0x20>
		return TWI_INVALID_ARGUMENT;
  40a1b0:	2301      	movs	r3, #1
  40a1b2:	e056      	b.n	40a262 <twi_master_write+0xce>
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  40a1b4:	687b      	ldr	r3, [r7, #4]
  40a1b6:	2200      	movs	r2, #0
  40a1b8:	605a      	str	r2, [r3, #4]
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  40a1ba:	683b      	ldr	r3, [r7, #0]
  40a1bc:	7c1b      	ldrb	r3, [r3, #16]
  40a1be:	041b      	lsls	r3, r3, #16
  40a1c0:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  40a1c4:	683b      	ldr	r3, [r7, #0]
  40a1c6:	685b      	ldr	r3, [r3, #4]
  40a1c8:	021b      	lsls	r3, r3, #8
  40a1ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  40a1ce:	431a      	orrs	r2, r3
  40a1d0:	687b      	ldr	r3, [r7, #4]
  40a1d2:	605a      	str	r2, [r3, #4]
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  40a1d4:	687b      	ldr	r3, [r7, #4]
  40a1d6:	2200      	movs	r2, #0
  40a1d8:	60da      	str	r2, [r3, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  40a1da:	683a      	ldr	r2, [r7, #0]
  40a1dc:	683b      	ldr	r3, [r7, #0]
  40a1de:	685b      	ldr	r3, [r3, #4]
  40a1e0:	4619      	mov	r1, r3
  40a1e2:	4610      	mov	r0, r2
  40a1e4:	4b21      	ldr	r3, [pc, #132]	; (40a26c <twi_master_write+0xd8>)
  40a1e6:	4798      	blx	r3
  40a1e8:	4602      	mov	r2, r0
  40a1ea:	687b      	ldr	r3, [r7, #4]
  40a1ec:	60da      	str	r2, [r3, #12]

	/* Send all bytes */
	while (cnt > 0) {
  40a1ee:	e019      	b.n	40a224 <twi_master_write+0x90>
		status = p_twi->TWI_SR;
  40a1f0:	687b      	ldr	r3, [r7, #4]
  40a1f2:	6a1b      	ldr	r3, [r3, #32]
  40a1f4:	60fb      	str	r3, [r7, #12]
		if (status & TWI_SR_NACK) {
  40a1f6:	68fb      	ldr	r3, [r7, #12]
  40a1f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
  40a1fc:	2b00      	cmp	r3, #0
  40a1fe:	d001      	beq.n	40a204 <twi_master_write+0x70>
			return TWI_RECEIVE_NACK;
  40a200:	2305      	movs	r3, #5
  40a202:	e02e      	b.n	40a262 <twi_master_write+0xce>
		}

		if (!(status & TWI_SR_TXRDY)) {
  40a204:	68fb      	ldr	r3, [r7, #12]
  40a206:	f003 0304 	and.w	r3, r3, #4
  40a20a:	2b00      	cmp	r3, #0
  40a20c:	d100      	bne.n	40a210 <twi_master_write+0x7c>
			continue;
  40a20e:	e009      	b.n	40a224 <twi_master_write+0x90>
		}
		p_twi->TWI_THR = *buffer++;
  40a210:	693b      	ldr	r3, [r7, #16]
  40a212:	1c5a      	adds	r2, r3, #1
  40a214:	613a      	str	r2, [r7, #16]
  40a216:	781b      	ldrb	r3, [r3, #0]
  40a218:	461a      	mov	r2, r3
  40a21a:	687b      	ldr	r3, [r7, #4]
  40a21c:	635a      	str	r2, [r3, #52]	; 0x34

		cnt--;
  40a21e:	697b      	ldr	r3, [r7, #20]
  40a220:	3b01      	subs	r3, #1
  40a222:	617b      	str	r3, [r7, #20]
	while (cnt > 0) {
  40a224:	697b      	ldr	r3, [r7, #20]
  40a226:	2b00      	cmp	r3, #0
  40a228:	d1e2      	bne.n	40a1f0 <twi_master_write+0x5c>
	}

	while (1) {
		status = p_twi->TWI_SR;
  40a22a:	687b      	ldr	r3, [r7, #4]
  40a22c:	6a1b      	ldr	r3, [r3, #32]
  40a22e:	60fb      	str	r3, [r7, #12]
		if (status & TWI_SR_NACK) {
  40a230:	68fb      	ldr	r3, [r7, #12]
  40a232:	f403 7380 	and.w	r3, r3, #256	; 0x100
  40a236:	2b00      	cmp	r3, #0
  40a238:	d001      	beq.n	40a23e <twi_master_write+0xaa>
			return TWI_RECEIVE_NACK;
  40a23a:	2305      	movs	r3, #5
  40a23c:	e011      	b.n	40a262 <twi_master_write+0xce>
		}

		if (status & TWI_SR_TXRDY) {
  40a23e:	68fb      	ldr	r3, [r7, #12]
  40a240:	f003 0304 	and.w	r3, r3, #4
  40a244:	2b00      	cmp	r3, #0
  40a246:	d100      	bne.n	40a24a <twi_master_write+0xb6>
		status = p_twi->TWI_SR;
  40a248:	e7ef      	b.n	40a22a <twi_master_write+0x96>
			break;
  40a24a:	bf00      	nop
		}
	}

	p_twi->TWI_CR = TWI_CR_STOP;
  40a24c:	687b      	ldr	r3, [r7, #4]
  40a24e:	2202      	movs	r2, #2
  40a250:	601a      	str	r2, [r3, #0]

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  40a252:	bf00      	nop
  40a254:	687b      	ldr	r3, [r7, #4]
  40a256:	6a1b      	ldr	r3, [r3, #32]
  40a258:	f003 0301 	and.w	r3, r3, #1
  40a25c:	2b00      	cmp	r3, #0
  40a25e:	d0f9      	beq.n	40a254 <twi_master_write+0xc0>
	}

	return TWI_SUCCESS;
  40a260:	2300      	movs	r3, #0
}
  40a262:	4618      	mov	r0, r3
  40a264:	3718      	adds	r7, #24
  40a266:	46bd      	mov	sp, r7
  40a268:	bd80      	pop	{r7, pc}
  40a26a:	bf00      	nop
  40a26c:	0040a139 	.word	0x0040a139

0040a270 <twi_reset>:
 * \brief Reset TWI.
 *
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
  40a270:	b480      	push	{r7}
  40a272:	b083      	sub	sp, #12
  40a274:	af00      	add	r7, sp, #0
  40a276:	6078      	str	r0, [r7, #4]
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
  40a278:	687b      	ldr	r3, [r7, #4]
  40a27a:	2280      	movs	r2, #128	; 0x80
  40a27c:	601a      	str	r2, [r3, #0]
	p_twi->TWI_RHR;
  40a27e:	687b      	ldr	r3, [r7, #4]
  40a280:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  40a282:	bf00      	nop
  40a284:	370c      	adds	r7, #12
  40a286:	46bd      	mov	sp, r7
  40a288:	f85d 7b04 	ldr.w	r7, [sp], #4
  40a28c:	4770      	bx	lr
	...

0040a290 <__aeabi_uldivmod>:
  40a290:	b953      	cbnz	r3, 40a2a8 <__aeabi_uldivmod+0x18>
  40a292:	b94a      	cbnz	r2, 40a2a8 <__aeabi_uldivmod+0x18>
  40a294:	2900      	cmp	r1, #0
  40a296:	bf08      	it	eq
  40a298:	2800      	cmpeq	r0, #0
  40a29a:	bf1c      	itt	ne
  40a29c:	f04f 31ff 	movne.w	r1, #4294967295
  40a2a0:	f04f 30ff 	movne.w	r0, #4294967295
  40a2a4:	f000 b97a 	b.w	40a59c <__aeabi_idiv0>
  40a2a8:	f1ad 0c08 	sub.w	ip, sp, #8
  40a2ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  40a2b0:	f000 f806 	bl	40a2c0 <__udivmoddi4>
  40a2b4:	f8dd e004 	ldr.w	lr, [sp, #4]
  40a2b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40a2bc:	b004      	add	sp, #16
  40a2be:	4770      	bx	lr

0040a2c0 <__udivmoddi4>:
  40a2c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40a2c4:	468c      	mov	ip, r1
  40a2c6:	460d      	mov	r5, r1
  40a2c8:	4604      	mov	r4, r0
  40a2ca:	9e08      	ldr	r6, [sp, #32]
  40a2cc:	2b00      	cmp	r3, #0
  40a2ce:	d151      	bne.n	40a374 <__udivmoddi4+0xb4>
  40a2d0:	428a      	cmp	r2, r1
  40a2d2:	4617      	mov	r7, r2
  40a2d4:	d96d      	bls.n	40a3b2 <__udivmoddi4+0xf2>
  40a2d6:	fab2 fe82 	clz	lr, r2
  40a2da:	f1be 0f00 	cmp.w	lr, #0
  40a2de:	d00b      	beq.n	40a2f8 <__udivmoddi4+0x38>
  40a2e0:	f1ce 0c20 	rsb	ip, lr, #32
  40a2e4:	fa01 f50e 	lsl.w	r5, r1, lr
  40a2e8:	fa20 fc0c 	lsr.w	ip, r0, ip
  40a2ec:	fa02 f70e 	lsl.w	r7, r2, lr
  40a2f0:	ea4c 0c05 	orr.w	ip, ip, r5
  40a2f4:	fa00 f40e 	lsl.w	r4, r0, lr
  40a2f8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  40a2fc:	0c25      	lsrs	r5, r4, #16
  40a2fe:	fbbc f8fa 	udiv	r8, ip, sl
  40a302:	fa1f f987 	uxth.w	r9, r7
  40a306:	fb0a cc18 	mls	ip, sl, r8, ip
  40a30a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  40a30e:	fb08 f309 	mul.w	r3, r8, r9
  40a312:	42ab      	cmp	r3, r5
  40a314:	d90a      	bls.n	40a32c <__udivmoddi4+0x6c>
  40a316:	19ed      	adds	r5, r5, r7
  40a318:	f108 32ff 	add.w	r2, r8, #4294967295
  40a31c:	f080 8123 	bcs.w	40a566 <__udivmoddi4+0x2a6>
  40a320:	42ab      	cmp	r3, r5
  40a322:	f240 8120 	bls.w	40a566 <__udivmoddi4+0x2a6>
  40a326:	f1a8 0802 	sub.w	r8, r8, #2
  40a32a:	443d      	add	r5, r7
  40a32c:	1aed      	subs	r5, r5, r3
  40a32e:	b2a4      	uxth	r4, r4
  40a330:	fbb5 f0fa 	udiv	r0, r5, sl
  40a334:	fb0a 5510 	mls	r5, sl, r0, r5
  40a338:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  40a33c:	fb00 f909 	mul.w	r9, r0, r9
  40a340:	45a1      	cmp	r9, r4
  40a342:	d909      	bls.n	40a358 <__udivmoddi4+0x98>
  40a344:	19e4      	adds	r4, r4, r7
  40a346:	f100 33ff 	add.w	r3, r0, #4294967295
  40a34a:	f080 810a 	bcs.w	40a562 <__udivmoddi4+0x2a2>
  40a34e:	45a1      	cmp	r9, r4
  40a350:	f240 8107 	bls.w	40a562 <__udivmoddi4+0x2a2>
  40a354:	3802      	subs	r0, #2
  40a356:	443c      	add	r4, r7
  40a358:	eba4 0409 	sub.w	r4, r4, r9
  40a35c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  40a360:	2100      	movs	r1, #0
  40a362:	2e00      	cmp	r6, #0
  40a364:	d061      	beq.n	40a42a <__udivmoddi4+0x16a>
  40a366:	fa24 f40e 	lsr.w	r4, r4, lr
  40a36a:	2300      	movs	r3, #0
  40a36c:	6034      	str	r4, [r6, #0]
  40a36e:	6073      	str	r3, [r6, #4]
  40a370:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40a374:	428b      	cmp	r3, r1
  40a376:	d907      	bls.n	40a388 <__udivmoddi4+0xc8>
  40a378:	2e00      	cmp	r6, #0
  40a37a:	d054      	beq.n	40a426 <__udivmoddi4+0x166>
  40a37c:	2100      	movs	r1, #0
  40a37e:	e886 0021 	stmia.w	r6, {r0, r5}
  40a382:	4608      	mov	r0, r1
  40a384:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40a388:	fab3 f183 	clz	r1, r3
  40a38c:	2900      	cmp	r1, #0
  40a38e:	f040 808e 	bne.w	40a4ae <__udivmoddi4+0x1ee>
  40a392:	42ab      	cmp	r3, r5
  40a394:	d302      	bcc.n	40a39c <__udivmoddi4+0xdc>
  40a396:	4282      	cmp	r2, r0
  40a398:	f200 80fa 	bhi.w	40a590 <__udivmoddi4+0x2d0>
  40a39c:	1a84      	subs	r4, r0, r2
  40a39e:	eb65 0503 	sbc.w	r5, r5, r3
  40a3a2:	2001      	movs	r0, #1
  40a3a4:	46ac      	mov	ip, r5
  40a3a6:	2e00      	cmp	r6, #0
  40a3a8:	d03f      	beq.n	40a42a <__udivmoddi4+0x16a>
  40a3aa:	e886 1010 	stmia.w	r6, {r4, ip}
  40a3ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40a3b2:	b912      	cbnz	r2, 40a3ba <__udivmoddi4+0xfa>
  40a3b4:	2701      	movs	r7, #1
  40a3b6:	fbb7 f7f2 	udiv	r7, r7, r2
  40a3ba:	fab7 fe87 	clz	lr, r7
  40a3be:	f1be 0f00 	cmp.w	lr, #0
  40a3c2:	d134      	bne.n	40a42e <__udivmoddi4+0x16e>
  40a3c4:	1beb      	subs	r3, r5, r7
  40a3c6:	0c3a      	lsrs	r2, r7, #16
  40a3c8:	fa1f fc87 	uxth.w	ip, r7
  40a3cc:	2101      	movs	r1, #1
  40a3ce:	fbb3 f8f2 	udiv	r8, r3, r2
  40a3d2:	0c25      	lsrs	r5, r4, #16
  40a3d4:	fb02 3318 	mls	r3, r2, r8, r3
  40a3d8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40a3dc:	fb0c f308 	mul.w	r3, ip, r8
  40a3e0:	42ab      	cmp	r3, r5
  40a3e2:	d907      	bls.n	40a3f4 <__udivmoddi4+0x134>
  40a3e4:	19ed      	adds	r5, r5, r7
  40a3e6:	f108 30ff 	add.w	r0, r8, #4294967295
  40a3ea:	d202      	bcs.n	40a3f2 <__udivmoddi4+0x132>
  40a3ec:	42ab      	cmp	r3, r5
  40a3ee:	f200 80d1 	bhi.w	40a594 <__udivmoddi4+0x2d4>
  40a3f2:	4680      	mov	r8, r0
  40a3f4:	1aed      	subs	r5, r5, r3
  40a3f6:	b2a3      	uxth	r3, r4
  40a3f8:	fbb5 f0f2 	udiv	r0, r5, r2
  40a3fc:	fb02 5510 	mls	r5, r2, r0, r5
  40a400:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  40a404:	fb0c fc00 	mul.w	ip, ip, r0
  40a408:	45a4      	cmp	ip, r4
  40a40a:	d907      	bls.n	40a41c <__udivmoddi4+0x15c>
  40a40c:	19e4      	adds	r4, r4, r7
  40a40e:	f100 33ff 	add.w	r3, r0, #4294967295
  40a412:	d202      	bcs.n	40a41a <__udivmoddi4+0x15a>
  40a414:	45a4      	cmp	ip, r4
  40a416:	f200 80b8 	bhi.w	40a58a <__udivmoddi4+0x2ca>
  40a41a:	4618      	mov	r0, r3
  40a41c:	eba4 040c 	sub.w	r4, r4, ip
  40a420:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  40a424:	e79d      	b.n	40a362 <__udivmoddi4+0xa2>
  40a426:	4631      	mov	r1, r6
  40a428:	4630      	mov	r0, r6
  40a42a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40a42e:	f1ce 0420 	rsb	r4, lr, #32
  40a432:	fa05 f30e 	lsl.w	r3, r5, lr
  40a436:	fa07 f70e 	lsl.w	r7, r7, lr
  40a43a:	fa20 f804 	lsr.w	r8, r0, r4
  40a43e:	0c3a      	lsrs	r2, r7, #16
  40a440:	fa25 f404 	lsr.w	r4, r5, r4
  40a444:	ea48 0803 	orr.w	r8, r8, r3
  40a448:	fbb4 f1f2 	udiv	r1, r4, r2
  40a44c:	ea4f 4518 	mov.w	r5, r8, lsr #16
  40a450:	fb02 4411 	mls	r4, r2, r1, r4
  40a454:	fa1f fc87 	uxth.w	ip, r7
  40a458:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  40a45c:	fb01 f30c 	mul.w	r3, r1, ip
  40a460:	42ab      	cmp	r3, r5
  40a462:	fa00 f40e 	lsl.w	r4, r0, lr
  40a466:	d909      	bls.n	40a47c <__udivmoddi4+0x1bc>
  40a468:	19ed      	adds	r5, r5, r7
  40a46a:	f101 30ff 	add.w	r0, r1, #4294967295
  40a46e:	f080 808a 	bcs.w	40a586 <__udivmoddi4+0x2c6>
  40a472:	42ab      	cmp	r3, r5
  40a474:	f240 8087 	bls.w	40a586 <__udivmoddi4+0x2c6>
  40a478:	3902      	subs	r1, #2
  40a47a:	443d      	add	r5, r7
  40a47c:	1aeb      	subs	r3, r5, r3
  40a47e:	fa1f f588 	uxth.w	r5, r8
  40a482:	fbb3 f0f2 	udiv	r0, r3, r2
  40a486:	fb02 3310 	mls	r3, r2, r0, r3
  40a48a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40a48e:	fb00 f30c 	mul.w	r3, r0, ip
  40a492:	42ab      	cmp	r3, r5
  40a494:	d907      	bls.n	40a4a6 <__udivmoddi4+0x1e6>
  40a496:	19ed      	adds	r5, r5, r7
  40a498:	f100 38ff 	add.w	r8, r0, #4294967295
  40a49c:	d26f      	bcs.n	40a57e <__udivmoddi4+0x2be>
  40a49e:	42ab      	cmp	r3, r5
  40a4a0:	d96d      	bls.n	40a57e <__udivmoddi4+0x2be>
  40a4a2:	3802      	subs	r0, #2
  40a4a4:	443d      	add	r5, r7
  40a4a6:	1aeb      	subs	r3, r5, r3
  40a4a8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  40a4ac:	e78f      	b.n	40a3ce <__udivmoddi4+0x10e>
  40a4ae:	f1c1 0720 	rsb	r7, r1, #32
  40a4b2:	fa22 f807 	lsr.w	r8, r2, r7
  40a4b6:	408b      	lsls	r3, r1
  40a4b8:	fa05 f401 	lsl.w	r4, r5, r1
  40a4bc:	ea48 0303 	orr.w	r3, r8, r3
  40a4c0:	fa20 fe07 	lsr.w	lr, r0, r7
  40a4c4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  40a4c8:	40fd      	lsrs	r5, r7
  40a4ca:	ea4e 0e04 	orr.w	lr, lr, r4
  40a4ce:	fbb5 f9fc 	udiv	r9, r5, ip
  40a4d2:	ea4f 441e 	mov.w	r4, lr, lsr #16
  40a4d6:	fb0c 5519 	mls	r5, ip, r9, r5
  40a4da:	fa1f f883 	uxth.w	r8, r3
  40a4de:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  40a4e2:	fb09 f408 	mul.w	r4, r9, r8
  40a4e6:	42ac      	cmp	r4, r5
  40a4e8:	fa02 f201 	lsl.w	r2, r2, r1
  40a4ec:	fa00 fa01 	lsl.w	sl, r0, r1
  40a4f0:	d908      	bls.n	40a504 <__udivmoddi4+0x244>
  40a4f2:	18ed      	adds	r5, r5, r3
  40a4f4:	f109 30ff 	add.w	r0, r9, #4294967295
  40a4f8:	d243      	bcs.n	40a582 <__udivmoddi4+0x2c2>
  40a4fa:	42ac      	cmp	r4, r5
  40a4fc:	d941      	bls.n	40a582 <__udivmoddi4+0x2c2>
  40a4fe:	f1a9 0902 	sub.w	r9, r9, #2
  40a502:	441d      	add	r5, r3
  40a504:	1b2d      	subs	r5, r5, r4
  40a506:	fa1f fe8e 	uxth.w	lr, lr
  40a50a:	fbb5 f0fc 	udiv	r0, r5, ip
  40a50e:	fb0c 5510 	mls	r5, ip, r0, r5
  40a512:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  40a516:	fb00 f808 	mul.w	r8, r0, r8
  40a51a:	45a0      	cmp	r8, r4
  40a51c:	d907      	bls.n	40a52e <__udivmoddi4+0x26e>
  40a51e:	18e4      	adds	r4, r4, r3
  40a520:	f100 35ff 	add.w	r5, r0, #4294967295
  40a524:	d229      	bcs.n	40a57a <__udivmoddi4+0x2ba>
  40a526:	45a0      	cmp	r8, r4
  40a528:	d927      	bls.n	40a57a <__udivmoddi4+0x2ba>
  40a52a:	3802      	subs	r0, #2
  40a52c:	441c      	add	r4, r3
  40a52e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  40a532:	eba4 0408 	sub.w	r4, r4, r8
  40a536:	fba0 8902 	umull	r8, r9, r0, r2
  40a53a:	454c      	cmp	r4, r9
  40a53c:	46c6      	mov	lr, r8
  40a53e:	464d      	mov	r5, r9
  40a540:	d315      	bcc.n	40a56e <__udivmoddi4+0x2ae>
  40a542:	d012      	beq.n	40a56a <__udivmoddi4+0x2aa>
  40a544:	b156      	cbz	r6, 40a55c <__udivmoddi4+0x29c>
  40a546:	ebba 030e 	subs.w	r3, sl, lr
  40a54a:	eb64 0405 	sbc.w	r4, r4, r5
  40a54e:	fa04 f707 	lsl.w	r7, r4, r7
  40a552:	40cb      	lsrs	r3, r1
  40a554:	431f      	orrs	r7, r3
  40a556:	40cc      	lsrs	r4, r1
  40a558:	6037      	str	r7, [r6, #0]
  40a55a:	6074      	str	r4, [r6, #4]
  40a55c:	2100      	movs	r1, #0
  40a55e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40a562:	4618      	mov	r0, r3
  40a564:	e6f8      	b.n	40a358 <__udivmoddi4+0x98>
  40a566:	4690      	mov	r8, r2
  40a568:	e6e0      	b.n	40a32c <__udivmoddi4+0x6c>
  40a56a:	45c2      	cmp	sl, r8
  40a56c:	d2ea      	bcs.n	40a544 <__udivmoddi4+0x284>
  40a56e:	ebb8 0e02 	subs.w	lr, r8, r2
  40a572:	eb69 0503 	sbc.w	r5, r9, r3
  40a576:	3801      	subs	r0, #1
  40a578:	e7e4      	b.n	40a544 <__udivmoddi4+0x284>
  40a57a:	4628      	mov	r0, r5
  40a57c:	e7d7      	b.n	40a52e <__udivmoddi4+0x26e>
  40a57e:	4640      	mov	r0, r8
  40a580:	e791      	b.n	40a4a6 <__udivmoddi4+0x1e6>
  40a582:	4681      	mov	r9, r0
  40a584:	e7be      	b.n	40a504 <__udivmoddi4+0x244>
  40a586:	4601      	mov	r1, r0
  40a588:	e778      	b.n	40a47c <__udivmoddi4+0x1bc>
  40a58a:	3802      	subs	r0, #2
  40a58c:	443c      	add	r4, r7
  40a58e:	e745      	b.n	40a41c <__udivmoddi4+0x15c>
  40a590:	4608      	mov	r0, r1
  40a592:	e708      	b.n	40a3a6 <__udivmoddi4+0xe6>
  40a594:	f1a8 0802 	sub.w	r8, r8, #2
  40a598:	443d      	add	r5, r7
  40a59a:	e72b      	b.n	40a3f4 <__udivmoddi4+0x134>

0040a59c <__aeabi_idiv0>:
  40a59c:	4770      	bx	lr
  40a59e:	bf00      	nop

0040a5a0 <__libc_init_array>:
  40a5a0:	b570      	push	{r4, r5, r6, lr}
  40a5a2:	4e0f      	ldr	r6, [pc, #60]	; (40a5e0 <__libc_init_array+0x40>)
  40a5a4:	4d0f      	ldr	r5, [pc, #60]	; (40a5e4 <__libc_init_array+0x44>)
  40a5a6:	1b76      	subs	r6, r6, r5
  40a5a8:	10b6      	asrs	r6, r6, #2
  40a5aa:	bf18      	it	ne
  40a5ac:	2400      	movne	r4, #0
  40a5ae:	d005      	beq.n	40a5bc <__libc_init_array+0x1c>
  40a5b0:	3401      	adds	r4, #1
  40a5b2:	f855 3b04 	ldr.w	r3, [r5], #4
  40a5b6:	4798      	blx	r3
  40a5b8:	42a6      	cmp	r6, r4
  40a5ba:	d1f9      	bne.n	40a5b0 <__libc_init_array+0x10>
  40a5bc:	4e0a      	ldr	r6, [pc, #40]	; (40a5e8 <__libc_init_array+0x48>)
  40a5be:	4d0b      	ldr	r5, [pc, #44]	; (40a5ec <__libc_init_array+0x4c>)
  40a5c0:	1b76      	subs	r6, r6, r5
  40a5c2:	f005 fc61 	bl	40fe88 <_init>
  40a5c6:	10b6      	asrs	r6, r6, #2
  40a5c8:	bf18      	it	ne
  40a5ca:	2400      	movne	r4, #0
  40a5cc:	d006      	beq.n	40a5dc <__libc_init_array+0x3c>
  40a5ce:	3401      	adds	r4, #1
  40a5d0:	f855 3b04 	ldr.w	r3, [r5], #4
  40a5d4:	4798      	blx	r3
  40a5d6:	42a6      	cmp	r6, r4
  40a5d8:	d1f9      	bne.n	40a5ce <__libc_init_array+0x2e>
  40a5da:	bd70      	pop	{r4, r5, r6, pc}
  40a5dc:	bd70      	pop	{r4, r5, r6, pc}
  40a5de:	bf00      	nop
  40a5e0:	0040fe94 	.word	0x0040fe94
  40a5e4:	0040fe94 	.word	0x0040fe94
  40a5e8:	0040fe9c 	.word	0x0040fe9c
  40a5ec:	0040fe94 	.word	0x0040fe94

0040a5f0 <memcpy>:
  40a5f0:	4684      	mov	ip, r0
  40a5f2:	ea41 0300 	orr.w	r3, r1, r0
  40a5f6:	f013 0303 	ands.w	r3, r3, #3
  40a5fa:	d16d      	bne.n	40a6d8 <memcpy+0xe8>
  40a5fc:	3a40      	subs	r2, #64	; 0x40
  40a5fe:	d341      	bcc.n	40a684 <memcpy+0x94>
  40a600:	f851 3b04 	ldr.w	r3, [r1], #4
  40a604:	f840 3b04 	str.w	r3, [r0], #4
  40a608:	f851 3b04 	ldr.w	r3, [r1], #4
  40a60c:	f840 3b04 	str.w	r3, [r0], #4
  40a610:	f851 3b04 	ldr.w	r3, [r1], #4
  40a614:	f840 3b04 	str.w	r3, [r0], #4
  40a618:	f851 3b04 	ldr.w	r3, [r1], #4
  40a61c:	f840 3b04 	str.w	r3, [r0], #4
  40a620:	f851 3b04 	ldr.w	r3, [r1], #4
  40a624:	f840 3b04 	str.w	r3, [r0], #4
  40a628:	f851 3b04 	ldr.w	r3, [r1], #4
  40a62c:	f840 3b04 	str.w	r3, [r0], #4
  40a630:	f851 3b04 	ldr.w	r3, [r1], #4
  40a634:	f840 3b04 	str.w	r3, [r0], #4
  40a638:	f851 3b04 	ldr.w	r3, [r1], #4
  40a63c:	f840 3b04 	str.w	r3, [r0], #4
  40a640:	f851 3b04 	ldr.w	r3, [r1], #4
  40a644:	f840 3b04 	str.w	r3, [r0], #4
  40a648:	f851 3b04 	ldr.w	r3, [r1], #4
  40a64c:	f840 3b04 	str.w	r3, [r0], #4
  40a650:	f851 3b04 	ldr.w	r3, [r1], #4
  40a654:	f840 3b04 	str.w	r3, [r0], #4
  40a658:	f851 3b04 	ldr.w	r3, [r1], #4
  40a65c:	f840 3b04 	str.w	r3, [r0], #4
  40a660:	f851 3b04 	ldr.w	r3, [r1], #4
  40a664:	f840 3b04 	str.w	r3, [r0], #4
  40a668:	f851 3b04 	ldr.w	r3, [r1], #4
  40a66c:	f840 3b04 	str.w	r3, [r0], #4
  40a670:	f851 3b04 	ldr.w	r3, [r1], #4
  40a674:	f840 3b04 	str.w	r3, [r0], #4
  40a678:	f851 3b04 	ldr.w	r3, [r1], #4
  40a67c:	f840 3b04 	str.w	r3, [r0], #4
  40a680:	3a40      	subs	r2, #64	; 0x40
  40a682:	d2bd      	bcs.n	40a600 <memcpy+0x10>
  40a684:	3230      	adds	r2, #48	; 0x30
  40a686:	d311      	bcc.n	40a6ac <memcpy+0xbc>
  40a688:	f851 3b04 	ldr.w	r3, [r1], #4
  40a68c:	f840 3b04 	str.w	r3, [r0], #4
  40a690:	f851 3b04 	ldr.w	r3, [r1], #4
  40a694:	f840 3b04 	str.w	r3, [r0], #4
  40a698:	f851 3b04 	ldr.w	r3, [r1], #4
  40a69c:	f840 3b04 	str.w	r3, [r0], #4
  40a6a0:	f851 3b04 	ldr.w	r3, [r1], #4
  40a6a4:	f840 3b04 	str.w	r3, [r0], #4
  40a6a8:	3a10      	subs	r2, #16
  40a6aa:	d2ed      	bcs.n	40a688 <memcpy+0x98>
  40a6ac:	320c      	adds	r2, #12
  40a6ae:	d305      	bcc.n	40a6bc <memcpy+0xcc>
  40a6b0:	f851 3b04 	ldr.w	r3, [r1], #4
  40a6b4:	f840 3b04 	str.w	r3, [r0], #4
  40a6b8:	3a04      	subs	r2, #4
  40a6ba:	d2f9      	bcs.n	40a6b0 <memcpy+0xc0>
  40a6bc:	3204      	adds	r2, #4
  40a6be:	d008      	beq.n	40a6d2 <memcpy+0xe2>
  40a6c0:	07d2      	lsls	r2, r2, #31
  40a6c2:	bf1c      	itt	ne
  40a6c4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  40a6c8:	f800 3b01 	strbne.w	r3, [r0], #1
  40a6cc:	d301      	bcc.n	40a6d2 <memcpy+0xe2>
  40a6ce:	880b      	ldrh	r3, [r1, #0]
  40a6d0:	8003      	strh	r3, [r0, #0]
  40a6d2:	4660      	mov	r0, ip
  40a6d4:	4770      	bx	lr
  40a6d6:	bf00      	nop
  40a6d8:	2a08      	cmp	r2, #8
  40a6da:	d313      	bcc.n	40a704 <memcpy+0x114>
  40a6dc:	078b      	lsls	r3, r1, #30
  40a6de:	d08d      	beq.n	40a5fc <memcpy+0xc>
  40a6e0:	f010 0303 	ands.w	r3, r0, #3
  40a6e4:	d08a      	beq.n	40a5fc <memcpy+0xc>
  40a6e6:	f1c3 0304 	rsb	r3, r3, #4
  40a6ea:	1ad2      	subs	r2, r2, r3
  40a6ec:	07db      	lsls	r3, r3, #31
  40a6ee:	bf1c      	itt	ne
  40a6f0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  40a6f4:	f800 3b01 	strbne.w	r3, [r0], #1
  40a6f8:	d380      	bcc.n	40a5fc <memcpy+0xc>
  40a6fa:	f831 3b02 	ldrh.w	r3, [r1], #2
  40a6fe:	f820 3b02 	strh.w	r3, [r0], #2
  40a702:	e77b      	b.n	40a5fc <memcpy+0xc>
  40a704:	3a04      	subs	r2, #4
  40a706:	d3d9      	bcc.n	40a6bc <memcpy+0xcc>
  40a708:	3a01      	subs	r2, #1
  40a70a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40a70e:	f800 3b01 	strb.w	r3, [r0], #1
  40a712:	d2f9      	bcs.n	40a708 <memcpy+0x118>
  40a714:	780b      	ldrb	r3, [r1, #0]
  40a716:	7003      	strb	r3, [r0, #0]
  40a718:	784b      	ldrb	r3, [r1, #1]
  40a71a:	7043      	strb	r3, [r0, #1]
  40a71c:	788b      	ldrb	r3, [r1, #2]
  40a71e:	7083      	strb	r3, [r0, #2]
  40a720:	4660      	mov	r0, ip
  40a722:	4770      	bx	lr

0040a724 <memset>:
  40a724:	b470      	push	{r4, r5, r6}
  40a726:	0786      	lsls	r6, r0, #30
  40a728:	d046      	beq.n	40a7b8 <memset+0x94>
  40a72a:	1e54      	subs	r4, r2, #1
  40a72c:	2a00      	cmp	r2, #0
  40a72e:	d041      	beq.n	40a7b4 <memset+0x90>
  40a730:	b2ca      	uxtb	r2, r1
  40a732:	4603      	mov	r3, r0
  40a734:	e002      	b.n	40a73c <memset+0x18>
  40a736:	f114 34ff 	adds.w	r4, r4, #4294967295
  40a73a:	d33b      	bcc.n	40a7b4 <memset+0x90>
  40a73c:	f803 2b01 	strb.w	r2, [r3], #1
  40a740:	079d      	lsls	r5, r3, #30
  40a742:	d1f8      	bne.n	40a736 <memset+0x12>
  40a744:	2c03      	cmp	r4, #3
  40a746:	d92e      	bls.n	40a7a6 <memset+0x82>
  40a748:	b2cd      	uxtb	r5, r1
  40a74a:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  40a74e:	2c0f      	cmp	r4, #15
  40a750:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  40a754:	d919      	bls.n	40a78a <memset+0x66>
  40a756:	f103 0210 	add.w	r2, r3, #16
  40a75a:	4626      	mov	r6, r4
  40a75c:	3e10      	subs	r6, #16
  40a75e:	2e0f      	cmp	r6, #15
  40a760:	f842 5c10 	str.w	r5, [r2, #-16]
  40a764:	f842 5c0c 	str.w	r5, [r2, #-12]
  40a768:	f842 5c08 	str.w	r5, [r2, #-8]
  40a76c:	f842 5c04 	str.w	r5, [r2, #-4]
  40a770:	f102 0210 	add.w	r2, r2, #16
  40a774:	d8f2      	bhi.n	40a75c <memset+0x38>
  40a776:	f1a4 0210 	sub.w	r2, r4, #16
  40a77a:	f022 020f 	bic.w	r2, r2, #15
  40a77e:	f004 040f 	and.w	r4, r4, #15
  40a782:	3210      	adds	r2, #16
  40a784:	2c03      	cmp	r4, #3
  40a786:	4413      	add	r3, r2
  40a788:	d90d      	bls.n	40a7a6 <memset+0x82>
  40a78a:	461e      	mov	r6, r3
  40a78c:	4622      	mov	r2, r4
  40a78e:	3a04      	subs	r2, #4
  40a790:	2a03      	cmp	r2, #3
  40a792:	f846 5b04 	str.w	r5, [r6], #4
  40a796:	d8fa      	bhi.n	40a78e <memset+0x6a>
  40a798:	1f22      	subs	r2, r4, #4
  40a79a:	f022 0203 	bic.w	r2, r2, #3
  40a79e:	3204      	adds	r2, #4
  40a7a0:	4413      	add	r3, r2
  40a7a2:	f004 0403 	and.w	r4, r4, #3
  40a7a6:	b12c      	cbz	r4, 40a7b4 <memset+0x90>
  40a7a8:	b2c9      	uxtb	r1, r1
  40a7aa:	441c      	add	r4, r3
  40a7ac:	f803 1b01 	strb.w	r1, [r3], #1
  40a7b0:	429c      	cmp	r4, r3
  40a7b2:	d1fb      	bne.n	40a7ac <memset+0x88>
  40a7b4:	bc70      	pop	{r4, r5, r6}
  40a7b6:	4770      	bx	lr
  40a7b8:	4614      	mov	r4, r2
  40a7ba:	4603      	mov	r3, r0
  40a7bc:	e7c2      	b.n	40a744 <memset+0x20>
  40a7be:	bf00      	nop

0040a7c0 <sprintf>:
  40a7c0:	b40e      	push	{r1, r2, r3}
  40a7c2:	b5f0      	push	{r4, r5, r6, r7, lr}
  40a7c4:	b09c      	sub	sp, #112	; 0x70
  40a7c6:	ab21      	add	r3, sp, #132	; 0x84
  40a7c8:	490f      	ldr	r1, [pc, #60]	; (40a808 <sprintf+0x48>)
  40a7ca:	f853 2b04 	ldr.w	r2, [r3], #4
  40a7ce:	9301      	str	r3, [sp, #4]
  40a7d0:	4605      	mov	r5, r0
  40a7d2:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  40a7d6:	6808      	ldr	r0, [r1, #0]
  40a7d8:	9502      	str	r5, [sp, #8]
  40a7da:	f44f 7702 	mov.w	r7, #520	; 0x208
  40a7de:	f64f 76ff 	movw	r6, #65535	; 0xffff
  40a7e2:	a902      	add	r1, sp, #8
  40a7e4:	9506      	str	r5, [sp, #24]
  40a7e6:	f8ad 7014 	strh.w	r7, [sp, #20]
  40a7ea:	9404      	str	r4, [sp, #16]
  40a7ec:	9407      	str	r4, [sp, #28]
  40a7ee:	f8ad 6016 	strh.w	r6, [sp, #22]
  40a7f2:	f000 f8c5 	bl	40a980 <_svfprintf_r>
  40a7f6:	9b02      	ldr	r3, [sp, #8]
  40a7f8:	2200      	movs	r2, #0
  40a7fa:	701a      	strb	r2, [r3, #0]
  40a7fc:	b01c      	add	sp, #112	; 0x70
  40a7fe:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  40a802:	b003      	add	sp, #12
  40a804:	4770      	bx	lr
  40a806:	bf00      	nop
  40a808:	20000020 	.word	0x20000020
	...

0040a840 <strlen>:
  40a840:	f890 f000 	pld	[r0]
  40a844:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  40a848:	f020 0107 	bic.w	r1, r0, #7
  40a84c:	f06f 0c00 	mvn.w	ip, #0
  40a850:	f010 0407 	ands.w	r4, r0, #7
  40a854:	f891 f020 	pld	[r1, #32]
  40a858:	f040 8049 	bne.w	40a8ee <strlen+0xae>
  40a85c:	f04f 0400 	mov.w	r4, #0
  40a860:	f06f 0007 	mvn.w	r0, #7
  40a864:	e9d1 2300 	ldrd	r2, r3, [r1]
  40a868:	f891 f040 	pld	[r1, #64]	; 0x40
  40a86c:	f100 0008 	add.w	r0, r0, #8
  40a870:	fa82 f24c 	uadd8	r2, r2, ip
  40a874:	faa4 f28c 	sel	r2, r4, ip
  40a878:	fa83 f34c 	uadd8	r3, r3, ip
  40a87c:	faa2 f38c 	sel	r3, r2, ip
  40a880:	bb4b      	cbnz	r3, 40a8d6 <strlen+0x96>
  40a882:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  40a886:	fa82 f24c 	uadd8	r2, r2, ip
  40a88a:	f100 0008 	add.w	r0, r0, #8
  40a88e:	faa4 f28c 	sel	r2, r4, ip
  40a892:	fa83 f34c 	uadd8	r3, r3, ip
  40a896:	faa2 f38c 	sel	r3, r2, ip
  40a89a:	b9e3      	cbnz	r3, 40a8d6 <strlen+0x96>
  40a89c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  40a8a0:	fa82 f24c 	uadd8	r2, r2, ip
  40a8a4:	f100 0008 	add.w	r0, r0, #8
  40a8a8:	faa4 f28c 	sel	r2, r4, ip
  40a8ac:	fa83 f34c 	uadd8	r3, r3, ip
  40a8b0:	faa2 f38c 	sel	r3, r2, ip
  40a8b4:	b97b      	cbnz	r3, 40a8d6 <strlen+0x96>
  40a8b6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40a8ba:	f101 0120 	add.w	r1, r1, #32
  40a8be:	fa82 f24c 	uadd8	r2, r2, ip
  40a8c2:	f100 0008 	add.w	r0, r0, #8
  40a8c6:	faa4 f28c 	sel	r2, r4, ip
  40a8ca:	fa83 f34c 	uadd8	r3, r3, ip
  40a8ce:	faa2 f38c 	sel	r3, r2, ip
  40a8d2:	2b00      	cmp	r3, #0
  40a8d4:	d0c6      	beq.n	40a864 <strlen+0x24>
  40a8d6:	2a00      	cmp	r2, #0
  40a8d8:	bf04      	itt	eq
  40a8da:	3004      	addeq	r0, #4
  40a8dc:	461a      	moveq	r2, r3
  40a8de:	ba12      	rev	r2, r2
  40a8e0:	fab2 f282 	clz	r2, r2
  40a8e4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  40a8e8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40a8ec:	4770      	bx	lr
  40a8ee:	e9d1 2300 	ldrd	r2, r3, [r1]
  40a8f2:	f004 0503 	and.w	r5, r4, #3
  40a8f6:	f1c4 0000 	rsb	r0, r4, #0
  40a8fa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40a8fe:	f014 0f04 	tst.w	r4, #4
  40a902:	f891 f040 	pld	[r1, #64]	; 0x40
  40a906:	fa0c f505 	lsl.w	r5, ip, r5
  40a90a:	ea62 0205 	orn	r2, r2, r5
  40a90e:	bf1c      	itt	ne
  40a910:	ea63 0305 	ornne	r3, r3, r5
  40a914:	4662      	movne	r2, ip
  40a916:	f04f 0400 	mov.w	r4, #0
  40a91a:	e7a9      	b.n	40a870 <strlen+0x30>

0040a91c <strncpy>:
  40a91c:	ea40 0301 	orr.w	r3, r0, r1
  40a920:	f013 0f03 	tst.w	r3, #3
  40a924:	b470      	push	{r4, r5, r6}
  40a926:	4603      	mov	r3, r0
  40a928:	d024      	beq.n	40a974 <strncpy+0x58>
  40a92a:	b1a2      	cbz	r2, 40a956 <strncpy+0x3a>
  40a92c:	780c      	ldrb	r4, [r1, #0]
  40a92e:	701c      	strb	r4, [r3, #0]
  40a930:	3a01      	subs	r2, #1
  40a932:	3301      	adds	r3, #1
  40a934:	3101      	adds	r1, #1
  40a936:	b13c      	cbz	r4, 40a948 <strncpy+0x2c>
  40a938:	b16a      	cbz	r2, 40a956 <strncpy+0x3a>
  40a93a:	f811 4b01 	ldrb.w	r4, [r1], #1
  40a93e:	f803 4b01 	strb.w	r4, [r3], #1
  40a942:	3a01      	subs	r2, #1
  40a944:	2c00      	cmp	r4, #0
  40a946:	d1f7      	bne.n	40a938 <strncpy+0x1c>
  40a948:	b12a      	cbz	r2, 40a956 <strncpy+0x3a>
  40a94a:	441a      	add	r2, r3
  40a94c:	2100      	movs	r1, #0
  40a94e:	f803 1b01 	strb.w	r1, [r3], #1
  40a952:	429a      	cmp	r2, r3
  40a954:	d1fb      	bne.n	40a94e <strncpy+0x32>
  40a956:	bc70      	pop	{r4, r5, r6}
  40a958:	4770      	bx	lr
  40a95a:	460e      	mov	r6, r1
  40a95c:	f851 5b04 	ldr.w	r5, [r1], #4
  40a960:	f1a5 3401 	sub.w	r4, r5, #16843009	; 0x1010101
  40a964:	ea24 0405 	bic.w	r4, r4, r5
  40a968:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
  40a96c:	d105      	bne.n	40a97a <strncpy+0x5e>
  40a96e:	f843 5b04 	str.w	r5, [r3], #4
  40a972:	3a04      	subs	r2, #4
  40a974:	2a03      	cmp	r2, #3
  40a976:	d8f0      	bhi.n	40a95a <strncpy+0x3e>
  40a978:	e7d7      	b.n	40a92a <strncpy+0xe>
  40a97a:	4631      	mov	r1, r6
  40a97c:	e7d6      	b.n	40a92c <strncpy+0x10>
  40a97e:	bf00      	nop

0040a980 <_svfprintf_r>:
  40a980:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40a984:	b0c3      	sub	sp, #268	; 0x10c
  40a986:	460c      	mov	r4, r1
  40a988:	910b      	str	r1, [sp, #44]	; 0x2c
  40a98a:	4692      	mov	sl, r2
  40a98c:	930f      	str	r3, [sp, #60]	; 0x3c
  40a98e:	900c      	str	r0, [sp, #48]	; 0x30
  40a990:	f002 fa32 	bl	40cdf8 <_localeconv_r>
  40a994:	6803      	ldr	r3, [r0, #0]
  40a996:	931a      	str	r3, [sp, #104]	; 0x68
  40a998:	4618      	mov	r0, r3
  40a99a:	f7ff ff51 	bl	40a840 <strlen>
  40a99e:	89a3      	ldrh	r3, [r4, #12]
  40a9a0:	9019      	str	r0, [sp, #100]	; 0x64
  40a9a2:	0619      	lsls	r1, r3, #24
  40a9a4:	d503      	bpl.n	40a9ae <_svfprintf_r+0x2e>
  40a9a6:	6923      	ldr	r3, [r4, #16]
  40a9a8:	2b00      	cmp	r3, #0
  40a9aa:	f001 8003 	beq.w	40b9b4 <_svfprintf_r+0x1034>
  40a9ae:	2300      	movs	r3, #0
  40a9b0:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  40a9b4:	9313      	str	r3, [sp, #76]	; 0x4c
  40a9b6:	9315      	str	r3, [sp, #84]	; 0x54
  40a9b8:	9314      	str	r3, [sp, #80]	; 0x50
  40a9ba:	9327      	str	r3, [sp, #156]	; 0x9c
  40a9bc:	9326      	str	r3, [sp, #152]	; 0x98
  40a9be:	9318      	str	r3, [sp, #96]	; 0x60
  40a9c0:	931b      	str	r3, [sp, #108]	; 0x6c
  40a9c2:	9309      	str	r3, [sp, #36]	; 0x24
  40a9c4:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  40a9c8:	46c8      	mov	r8, r9
  40a9ca:	9316      	str	r3, [sp, #88]	; 0x58
  40a9cc:	9317      	str	r3, [sp, #92]	; 0x5c
  40a9ce:	f89a 3000 	ldrb.w	r3, [sl]
  40a9d2:	4654      	mov	r4, sl
  40a9d4:	b1e3      	cbz	r3, 40aa10 <_svfprintf_r+0x90>
  40a9d6:	2b25      	cmp	r3, #37	; 0x25
  40a9d8:	d102      	bne.n	40a9e0 <_svfprintf_r+0x60>
  40a9da:	e019      	b.n	40aa10 <_svfprintf_r+0x90>
  40a9dc:	2b25      	cmp	r3, #37	; 0x25
  40a9de:	d003      	beq.n	40a9e8 <_svfprintf_r+0x68>
  40a9e0:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  40a9e4:	2b00      	cmp	r3, #0
  40a9e6:	d1f9      	bne.n	40a9dc <_svfprintf_r+0x5c>
  40a9e8:	eba4 050a 	sub.w	r5, r4, sl
  40a9ec:	b185      	cbz	r5, 40aa10 <_svfprintf_r+0x90>
  40a9ee:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40a9f0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40a9f2:	f8c8 a000 	str.w	sl, [r8]
  40a9f6:	3301      	adds	r3, #1
  40a9f8:	442a      	add	r2, r5
  40a9fa:	2b07      	cmp	r3, #7
  40a9fc:	f8c8 5004 	str.w	r5, [r8, #4]
  40aa00:	9227      	str	r2, [sp, #156]	; 0x9c
  40aa02:	9326      	str	r3, [sp, #152]	; 0x98
  40aa04:	dc7f      	bgt.n	40ab06 <_svfprintf_r+0x186>
  40aa06:	f108 0808 	add.w	r8, r8, #8
  40aa0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40aa0c:	442b      	add	r3, r5
  40aa0e:	9309      	str	r3, [sp, #36]	; 0x24
  40aa10:	7823      	ldrb	r3, [r4, #0]
  40aa12:	2b00      	cmp	r3, #0
  40aa14:	d07f      	beq.n	40ab16 <_svfprintf_r+0x196>
  40aa16:	2300      	movs	r3, #0
  40aa18:	461a      	mov	r2, r3
  40aa1a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40aa1e:	4619      	mov	r1, r3
  40aa20:	930d      	str	r3, [sp, #52]	; 0x34
  40aa22:	469b      	mov	fp, r3
  40aa24:	f04f 30ff 	mov.w	r0, #4294967295
  40aa28:	7863      	ldrb	r3, [r4, #1]
  40aa2a:	900a      	str	r0, [sp, #40]	; 0x28
  40aa2c:	f104 0a01 	add.w	sl, r4, #1
  40aa30:	f10a 0a01 	add.w	sl, sl, #1
  40aa34:	f1a3 0020 	sub.w	r0, r3, #32
  40aa38:	2858      	cmp	r0, #88	; 0x58
  40aa3a:	f200 83c1 	bhi.w	40b1c0 <_svfprintf_r+0x840>
  40aa3e:	e8df f010 	tbh	[pc, r0, lsl #1]
  40aa42:	0238      	.short	0x0238
  40aa44:	03bf03bf 	.word	0x03bf03bf
  40aa48:	03bf0240 	.word	0x03bf0240
  40aa4c:	03bf03bf 	.word	0x03bf03bf
  40aa50:	03bf03bf 	.word	0x03bf03bf
  40aa54:	024503bf 	.word	0x024503bf
  40aa58:	03bf0203 	.word	0x03bf0203
  40aa5c:	026b005d 	.word	0x026b005d
  40aa60:	028603bf 	.word	0x028603bf
  40aa64:	039d039d 	.word	0x039d039d
  40aa68:	039d039d 	.word	0x039d039d
  40aa6c:	039d039d 	.word	0x039d039d
  40aa70:	039d039d 	.word	0x039d039d
  40aa74:	03bf039d 	.word	0x03bf039d
  40aa78:	03bf03bf 	.word	0x03bf03bf
  40aa7c:	03bf03bf 	.word	0x03bf03bf
  40aa80:	03bf03bf 	.word	0x03bf03bf
  40aa84:	03bf03bf 	.word	0x03bf03bf
  40aa88:	033703bf 	.word	0x033703bf
  40aa8c:	03bf0357 	.word	0x03bf0357
  40aa90:	03bf0357 	.word	0x03bf0357
  40aa94:	03bf03bf 	.word	0x03bf03bf
  40aa98:	039803bf 	.word	0x039803bf
  40aa9c:	03bf03bf 	.word	0x03bf03bf
  40aaa0:	03bf03ad 	.word	0x03bf03ad
  40aaa4:	03bf03bf 	.word	0x03bf03bf
  40aaa8:	03bf03bf 	.word	0x03bf03bf
  40aaac:	03bf0259 	.word	0x03bf0259
  40aab0:	031e03bf 	.word	0x031e03bf
  40aab4:	03bf03bf 	.word	0x03bf03bf
  40aab8:	03bf03bf 	.word	0x03bf03bf
  40aabc:	03bf03bf 	.word	0x03bf03bf
  40aac0:	03bf03bf 	.word	0x03bf03bf
  40aac4:	03bf03bf 	.word	0x03bf03bf
  40aac8:	02db02c6 	.word	0x02db02c6
  40aacc:	03570357 	.word	0x03570357
  40aad0:	028b0357 	.word	0x028b0357
  40aad4:	03bf02db 	.word	0x03bf02db
  40aad8:	029003bf 	.word	0x029003bf
  40aadc:	029d03bf 	.word	0x029d03bf
  40aae0:	02b401cc 	.word	0x02b401cc
  40aae4:	03bf0208 	.word	0x03bf0208
  40aae8:	03bf01e1 	.word	0x03bf01e1
  40aaec:	03bf007e 	.word	0x03bf007e
  40aaf0:	020d03bf 	.word	0x020d03bf
  40aaf4:	980d      	ldr	r0, [sp, #52]	; 0x34
  40aaf6:	930f      	str	r3, [sp, #60]	; 0x3c
  40aaf8:	4240      	negs	r0, r0
  40aafa:	900d      	str	r0, [sp, #52]	; 0x34
  40aafc:	f04b 0b04 	orr.w	fp, fp, #4
  40ab00:	f89a 3000 	ldrb.w	r3, [sl]
  40ab04:	e794      	b.n	40aa30 <_svfprintf_r+0xb0>
  40ab06:	aa25      	add	r2, sp, #148	; 0x94
  40ab08:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40ab0a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40ab0c:	f002 ffa0 	bl	40da50 <__ssprint_r>
  40ab10:	b940      	cbnz	r0, 40ab24 <_svfprintf_r+0x1a4>
  40ab12:	46c8      	mov	r8, r9
  40ab14:	e779      	b.n	40aa0a <_svfprintf_r+0x8a>
  40ab16:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  40ab18:	b123      	cbz	r3, 40ab24 <_svfprintf_r+0x1a4>
  40ab1a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40ab1c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40ab1e:	aa25      	add	r2, sp, #148	; 0x94
  40ab20:	f002 ff96 	bl	40da50 <__ssprint_r>
  40ab24:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40ab26:	899b      	ldrh	r3, [r3, #12]
  40ab28:	f013 0f40 	tst.w	r3, #64	; 0x40
  40ab2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40ab2e:	bf18      	it	ne
  40ab30:	f04f 33ff 	movne.w	r3, #4294967295
  40ab34:	9309      	str	r3, [sp, #36]	; 0x24
  40ab36:	9809      	ldr	r0, [sp, #36]	; 0x24
  40ab38:	b043      	add	sp, #268	; 0x10c
  40ab3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40ab3e:	f01b 0f20 	tst.w	fp, #32
  40ab42:	9311      	str	r3, [sp, #68]	; 0x44
  40ab44:	f040 81dd 	bne.w	40af02 <_svfprintf_r+0x582>
  40ab48:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40ab4a:	f01b 0f10 	tst.w	fp, #16
  40ab4e:	4613      	mov	r3, r2
  40ab50:	f040 856e 	bne.w	40b630 <_svfprintf_r+0xcb0>
  40ab54:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40ab58:	f000 856a 	beq.w	40b630 <_svfprintf_r+0xcb0>
  40ab5c:	8814      	ldrh	r4, [r2, #0]
  40ab5e:	3204      	adds	r2, #4
  40ab60:	2500      	movs	r5, #0
  40ab62:	2301      	movs	r3, #1
  40ab64:	920f      	str	r2, [sp, #60]	; 0x3c
  40ab66:	2700      	movs	r7, #0
  40ab68:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  40ab6c:	990a      	ldr	r1, [sp, #40]	; 0x28
  40ab6e:	1c4a      	adds	r2, r1, #1
  40ab70:	f000 8265 	beq.w	40b03e <_svfprintf_r+0x6be>
  40ab74:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  40ab78:	9207      	str	r2, [sp, #28]
  40ab7a:	ea54 0205 	orrs.w	r2, r4, r5
  40ab7e:	f040 8264 	bne.w	40b04a <_svfprintf_r+0x6ca>
  40ab82:	2900      	cmp	r1, #0
  40ab84:	f040 843c 	bne.w	40b400 <_svfprintf_r+0xa80>
  40ab88:	2b00      	cmp	r3, #0
  40ab8a:	f040 84d7 	bne.w	40b53c <_svfprintf_r+0xbbc>
  40ab8e:	f01b 0301 	ands.w	r3, fp, #1
  40ab92:	930e      	str	r3, [sp, #56]	; 0x38
  40ab94:	f000 8604 	beq.w	40b7a0 <_svfprintf_r+0xe20>
  40ab98:	ae42      	add	r6, sp, #264	; 0x108
  40ab9a:	2330      	movs	r3, #48	; 0x30
  40ab9c:	f806 3d41 	strb.w	r3, [r6, #-65]!
  40aba0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40aba2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40aba4:	4293      	cmp	r3, r2
  40aba6:	bfb8      	it	lt
  40aba8:	4613      	movlt	r3, r2
  40abaa:	9308      	str	r3, [sp, #32]
  40abac:	2300      	movs	r3, #0
  40abae:	9312      	str	r3, [sp, #72]	; 0x48
  40abb0:	b117      	cbz	r7, 40abb8 <_svfprintf_r+0x238>
  40abb2:	9b08      	ldr	r3, [sp, #32]
  40abb4:	3301      	adds	r3, #1
  40abb6:	9308      	str	r3, [sp, #32]
  40abb8:	9b07      	ldr	r3, [sp, #28]
  40abba:	f013 0302 	ands.w	r3, r3, #2
  40abbe:	9310      	str	r3, [sp, #64]	; 0x40
  40abc0:	d002      	beq.n	40abc8 <_svfprintf_r+0x248>
  40abc2:	9b08      	ldr	r3, [sp, #32]
  40abc4:	3302      	adds	r3, #2
  40abc6:	9308      	str	r3, [sp, #32]
  40abc8:	9b07      	ldr	r3, [sp, #28]
  40abca:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  40abce:	f040 830e 	bne.w	40b1ee <_svfprintf_r+0x86e>
  40abd2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40abd4:	9a08      	ldr	r2, [sp, #32]
  40abd6:	eba3 0b02 	sub.w	fp, r3, r2
  40abda:	f1bb 0f00 	cmp.w	fp, #0
  40abde:	f340 8306 	ble.w	40b1ee <_svfprintf_r+0x86e>
  40abe2:	f1bb 0f10 	cmp.w	fp, #16
  40abe6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40abe8:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40abea:	dd29      	ble.n	40ac40 <_svfprintf_r+0x2c0>
  40abec:	4643      	mov	r3, r8
  40abee:	4621      	mov	r1, r4
  40abf0:	46a8      	mov	r8, r5
  40abf2:	2710      	movs	r7, #16
  40abf4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40abf6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40abf8:	e006      	b.n	40ac08 <_svfprintf_r+0x288>
  40abfa:	f1ab 0b10 	sub.w	fp, fp, #16
  40abfe:	f1bb 0f10 	cmp.w	fp, #16
  40ac02:	f103 0308 	add.w	r3, r3, #8
  40ac06:	dd18      	ble.n	40ac3a <_svfprintf_r+0x2ba>
  40ac08:	3201      	adds	r2, #1
  40ac0a:	48b7      	ldr	r0, [pc, #732]	; (40aee8 <_svfprintf_r+0x568>)
  40ac0c:	9226      	str	r2, [sp, #152]	; 0x98
  40ac0e:	3110      	adds	r1, #16
  40ac10:	2a07      	cmp	r2, #7
  40ac12:	9127      	str	r1, [sp, #156]	; 0x9c
  40ac14:	e883 0081 	stmia.w	r3, {r0, r7}
  40ac18:	ddef      	ble.n	40abfa <_svfprintf_r+0x27a>
  40ac1a:	aa25      	add	r2, sp, #148	; 0x94
  40ac1c:	4629      	mov	r1, r5
  40ac1e:	4620      	mov	r0, r4
  40ac20:	f002 ff16 	bl	40da50 <__ssprint_r>
  40ac24:	2800      	cmp	r0, #0
  40ac26:	f47f af7d 	bne.w	40ab24 <_svfprintf_r+0x1a4>
  40ac2a:	f1ab 0b10 	sub.w	fp, fp, #16
  40ac2e:	f1bb 0f10 	cmp.w	fp, #16
  40ac32:	9927      	ldr	r1, [sp, #156]	; 0x9c
  40ac34:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40ac36:	464b      	mov	r3, r9
  40ac38:	dce6      	bgt.n	40ac08 <_svfprintf_r+0x288>
  40ac3a:	4645      	mov	r5, r8
  40ac3c:	460c      	mov	r4, r1
  40ac3e:	4698      	mov	r8, r3
  40ac40:	3201      	adds	r2, #1
  40ac42:	4ba9      	ldr	r3, [pc, #676]	; (40aee8 <_svfprintf_r+0x568>)
  40ac44:	9226      	str	r2, [sp, #152]	; 0x98
  40ac46:	445c      	add	r4, fp
  40ac48:	2a07      	cmp	r2, #7
  40ac4a:	9427      	str	r4, [sp, #156]	; 0x9c
  40ac4c:	e888 0808 	stmia.w	r8, {r3, fp}
  40ac50:	f300 8498 	bgt.w	40b584 <_svfprintf_r+0xc04>
  40ac54:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40ac58:	f108 0808 	add.w	r8, r8, #8
  40ac5c:	b177      	cbz	r7, 40ac7c <_svfprintf_r+0x2fc>
  40ac5e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40ac60:	3301      	adds	r3, #1
  40ac62:	3401      	adds	r4, #1
  40ac64:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  40ac68:	2201      	movs	r2, #1
  40ac6a:	2b07      	cmp	r3, #7
  40ac6c:	9427      	str	r4, [sp, #156]	; 0x9c
  40ac6e:	9326      	str	r3, [sp, #152]	; 0x98
  40ac70:	e888 0006 	stmia.w	r8, {r1, r2}
  40ac74:	f300 83db 	bgt.w	40b42e <_svfprintf_r+0xaae>
  40ac78:	f108 0808 	add.w	r8, r8, #8
  40ac7c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40ac7e:	b16b      	cbz	r3, 40ac9c <_svfprintf_r+0x31c>
  40ac80:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40ac82:	3301      	adds	r3, #1
  40ac84:	3402      	adds	r4, #2
  40ac86:	a91e      	add	r1, sp, #120	; 0x78
  40ac88:	2202      	movs	r2, #2
  40ac8a:	2b07      	cmp	r3, #7
  40ac8c:	9427      	str	r4, [sp, #156]	; 0x9c
  40ac8e:	9326      	str	r3, [sp, #152]	; 0x98
  40ac90:	e888 0006 	stmia.w	r8, {r1, r2}
  40ac94:	f300 83d6 	bgt.w	40b444 <_svfprintf_r+0xac4>
  40ac98:	f108 0808 	add.w	r8, r8, #8
  40ac9c:	2d80      	cmp	r5, #128	; 0x80
  40ac9e:	f000 8315 	beq.w	40b2cc <_svfprintf_r+0x94c>
  40aca2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40aca4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40aca6:	1a9f      	subs	r7, r3, r2
  40aca8:	2f00      	cmp	r7, #0
  40acaa:	dd36      	ble.n	40ad1a <_svfprintf_r+0x39a>
  40acac:	2f10      	cmp	r7, #16
  40acae:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40acb0:	4d8e      	ldr	r5, [pc, #568]	; (40aeec <_svfprintf_r+0x56c>)
  40acb2:	dd27      	ble.n	40ad04 <_svfprintf_r+0x384>
  40acb4:	4642      	mov	r2, r8
  40acb6:	4621      	mov	r1, r4
  40acb8:	46b0      	mov	r8, r6
  40acba:	f04f 0b10 	mov.w	fp, #16
  40acbe:	462e      	mov	r6, r5
  40acc0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40acc2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40acc4:	e004      	b.n	40acd0 <_svfprintf_r+0x350>
  40acc6:	3f10      	subs	r7, #16
  40acc8:	2f10      	cmp	r7, #16
  40acca:	f102 0208 	add.w	r2, r2, #8
  40acce:	dd15      	ble.n	40acfc <_svfprintf_r+0x37c>
  40acd0:	3301      	adds	r3, #1
  40acd2:	3110      	adds	r1, #16
  40acd4:	2b07      	cmp	r3, #7
  40acd6:	9127      	str	r1, [sp, #156]	; 0x9c
  40acd8:	9326      	str	r3, [sp, #152]	; 0x98
  40acda:	e882 0840 	stmia.w	r2, {r6, fp}
  40acde:	ddf2      	ble.n	40acc6 <_svfprintf_r+0x346>
  40ace0:	aa25      	add	r2, sp, #148	; 0x94
  40ace2:	4629      	mov	r1, r5
  40ace4:	4620      	mov	r0, r4
  40ace6:	f002 feb3 	bl	40da50 <__ssprint_r>
  40acea:	2800      	cmp	r0, #0
  40acec:	f47f af1a 	bne.w	40ab24 <_svfprintf_r+0x1a4>
  40acf0:	3f10      	subs	r7, #16
  40acf2:	2f10      	cmp	r7, #16
  40acf4:	9927      	ldr	r1, [sp, #156]	; 0x9c
  40acf6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40acf8:	464a      	mov	r2, r9
  40acfa:	dce9      	bgt.n	40acd0 <_svfprintf_r+0x350>
  40acfc:	4635      	mov	r5, r6
  40acfe:	460c      	mov	r4, r1
  40ad00:	4646      	mov	r6, r8
  40ad02:	4690      	mov	r8, r2
  40ad04:	3301      	adds	r3, #1
  40ad06:	443c      	add	r4, r7
  40ad08:	2b07      	cmp	r3, #7
  40ad0a:	9427      	str	r4, [sp, #156]	; 0x9c
  40ad0c:	9326      	str	r3, [sp, #152]	; 0x98
  40ad0e:	e888 00a0 	stmia.w	r8, {r5, r7}
  40ad12:	f300 8381 	bgt.w	40b418 <_svfprintf_r+0xa98>
  40ad16:	f108 0808 	add.w	r8, r8, #8
  40ad1a:	9b07      	ldr	r3, [sp, #28]
  40ad1c:	05df      	lsls	r7, r3, #23
  40ad1e:	f100 8268 	bmi.w	40b1f2 <_svfprintf_r+0x872>
  40ad22:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40ad24:	990e      	ldr	r1, [sp, #56]	; 0x38
  40ad26:	f8c8 6000 	str.w	r6, [r8]
  40ad2a:	3301      	adds	r3, #1
  40ad2c:	440c      	add	r4, r1
  40ad2e:	2b07      	cmp	r3, #7
  40ad30:	9427      	str	r4, [sp, #156]	; 0x9c
  40ad32:	f8c8 1004 	str.w	r1, [r8, #4]
  40ad36:	9326      	str	r3, [sp, #152]	; 0x98
  40ad38:	f300 834d 	bgt.w	40b3d6 <_svfprintf_r+0xa56>
  40ad3c:	f108 0808 	add.w	r8, r8, #8
  40ad40:	9b07      	ldr	r3, [sp, #28]
  40ad42:	075b      	lsls	r3, r3, #29
  40ad44:	d53a      	bpl.n	40adbc <_svfprintf_r+0x43c>
  40ad46:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40ad48:	9a08      	ldr	r2, [sp, #32]
  40ad4a:	1a9d      	subs	r5, r3, r2
  40ad4c:	2d00      	cmp	r5, #0
  40ad4e:	dd35      	ble.n	40adbc <_svfprintf_r+0x43c>
  40ad50:	2d10      	cmp	r5, #16
  40ad52:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40ad54:	dd20      	ble.n	40ad98 <_svfprintf_r+0x418>
  40ad56:	2610      	movs	r6, #16
  40ad58:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40ad5a:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  40ad5e:	e004      	b.n	40ad6a <_svfprintf_r+0x3ea>
  40ad60:	3d10      	subs	r5, #16
  40ad62:	2d10      	cmp	r5, #16
  40ad64:	f108 0808 	add.w	r8, r8, #8
  40ad68:	dd16      	ble.n	40ad98 <_svfprintf_r+0x418>
  40ad6a:	3301      	adds	r3, #1
  40ad6c:	4a5e      	ldr	r2, [pc, #376]	; (40aee8 <_svfprintf_r+0x568>)
  40ad6e:	9326      	str	r3, [sp, #152]	; 0x98
  40ad70:	3410      	adds	r4, #16
  40ad72:	2b07      	cmp	r3, #7
  40ad74:	9427      	str	r4, [sp, #156]	; 0x9c
  40ad76:	e888 0044 	stmia.w	r8, {r2, r6}
  40ad7a:	ddf1      	ble.n	40ad60 <_svfprintf_r+0x3e0>
  40ad7c:	aa25      	add	r2, sp, #148	; 0x94
  40ad7e:	4659      	mov	r1, fp
  40ad80:	4638      	mov	r0, r7
  40ad82:	f002 fe65 	bl	40da50 <__ssprint_r>
  40ad86:	2800      	cmp	r0, #0
  40ad88:	f47f aecc 	bne.w	40ab24 <_svfprintf_r+0x1a4>
  40ad8c:	3d10      	subs	r5, #16
  40ad8e:	2d10      	cmp	r5, #16
  40ad90:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40ad92:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40ad94:	46c8      	mov	r8, r9
  40ad96:	dce8      	bgt.n	40ad6a <_svfprintf_r+0x3ea>
  40ad98:	3301      	adds	r3, #1
  40ad9a:	4a53      	ldr	r2, [pc, #332]	; (40aee8 <_svfprintf_r+0x568>)
  40ad9c:	9326      	str	r3, [sp, #152]	; 0x98
  40ad9e:	442c      	add	r4, r5
  40ada0:	2b07      	cmp	r3, #7
  40ada2:	9427      	str	r4, [sp, #156]	; 0x9c
  40ada4:	e888 0024 	stmia.w	r8, {r2, r5}
  40ada8:	dd08      	ble.n	40adbc <_svfprintf_r+0x43c>
  40adaa:	aa25      	add	r2, sp, #148	; 0x94
  40adac:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40adae:	980c      	ldr	r0, [sp, #48]	; 0x30
  40adb0:	f002 fe4e 	bl	40da50 <__ssprint_r>
  40adb4:	2800      	cmp	r0, #0
  40adb6:	f47f aeb5 	bne.w	40ab24 <_svfprintf_r+0x1a4>
  40adba:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40adbc:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40adbe:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40adc0:	9908      	ldr	r1, [sp, #32]
  40adc2:	428a      	cmp	r2, r1
  40adc4:	bfac      	ite	ge
  40adc6:	189b      	addge	r3, r3, r2
  40adc8:	185b      	addlt	r3, r3, r1
  40adca:	9309      	str	r3, [sp, #36]	; 0x24
  40adcc:	2c00      	cmp	r4, #0
  40adce:	f040 830d 	bne.w	40b3ec <_svfprintf_r+0xa6c>
  40add2:	2300      	movs	r3, #0
  40add4:	9326      	str	r3, [sp, #152]	; 0x98
  40add6:	46c8      	mov	r8, r9
  40add8:	e5f9      	b.n	40a9ce <_svfprintf_r+0x4e>
  40adda:	9311      	str	r3, [sp, #68]	; 0x44
  40addc:	f01b 0320 	ands.w	r3, fp, #32
  40ade0:	f040 81e3 	bne.w	40b1aa <_svfprintf_r+0x82a>
  40ade4:	f01b 0210 	ands.w	r2, fp, #16
  40ade8:	f040 842e 	bne.w	40b648 <_svfprintf_r+0xcc8>
  40adec:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  40adf0:	f000 842a 	beq.w	40b648 <_svfprintf_r+0xcc8>
  40adf4:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40adf6:	4613      	mov	r3, r2
  40adf8:	460a      	mov	r2, r1
  40adfa:	3204      	adds	r2, #4
  40adfc:	880c      	ldrh	r4, [r1, #0]
  40adfe:	920f      	str	r2, [sp, #60]	; 0x3c
  40ae00:	2500      	movs	r5, #0
  40ae02:	e6b0      	b.n	40ab66 <_svfprintf_r+0x1e6>
  40ae04:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40ae06:	9311      	str	r3, [sp, #68]	; 0x44
  40ae08:	6816      	ldr	r6, [r2, #0]
  40ae0a:	2400      	movs	r4, #0
  40ae0c:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  40ae10:	1d15      	adds	r5, r2, #4
  40ae12:	2e00      	cmp	r6, #0
  40ae14:	f000 86a7 	beq.w	40bb66 <_svfprintf_r+0x11e6>
  40ae18:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40ae1a:	1c53      	adds	r3, r2, #1
  40ae1c:	f000 8609 	beq.w	40ba32 <_svfprintf_r+0x10b2>
  40ae20:	4621      	mov	r1, r4
  40ae22:	4630      	mov	r0, r6
  40ae24:	f002 faac 	bl	40d380 <memchr>
  40ae28:	2800      	cmp	r0, #0
  40ae2a:	f000 86e1 	beq.w	40bbf0 <_svfprintf_r+0x1270>
  40ae2e:	1b83      	subs	r3, r0, r6
  40ae30:	930e      	str	r3, [sp, #56]	; 0x38
  40ae32:	940a      	str	r4, [sp, #40]	; 0x28
  40ae34:	950f      	str	r5, [sp, #60]	; 0x3c
  40ae36:	f8cd b01c 	str.w	fp, [sp, #28]
  40ae3a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40ae3e:	9308      	str	r3, [sp, #32]
  40ae40:	9412      	str	r4, [sp, #72]	; 0x48
  40ae42:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40ae46:	e6b3      	b.n	40abb0 <_svfprintf_r+0x230>
  40ae48:	f89a 3000 	ldrb.w	r3, [sl]
  40ae4c:	2201      	movs	r2, #1
  40ae4e:	212b      	movs	r1, #43	; 0x2b
  40ae50:	e5ee      	b.n	40aa30 <_svfprintf_r+0xb0>
  40ae52:	f04b 0b20 	orr.w	fp, fp, #32
  40ae56:	f89a 3000 	ldrb.w	r3, [sl]
  40ae5a:	e5e9      	b.n	40aa30 <_svfprintf_r+0xb0>
  40ae5c:	9311      	str	r3, [sp, #68]	; 0x44
  40ae5e:	2a00      	cmp	r2, #0
  40ae60:	f040 8795 	bne.w	40bd8e <_svfprintf_r+0x140e>
  40ae64:	4b22      	ldr	r3, [pc, #136]	; (40aef0 <_svfprintf_r+0x570>)
  40ae66:	9318      	str	r3, [sp, #96]	; 0x60
  40ae68:	f01b 0f20 	tst.w	fp, #32
  40ae6c:	f040 8111 	bne.w	40b092 <_svfprintf_r+0x712>
  40ae70:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40ae72:	f01b 0f10 	tst.w	fp, #16
  40ae76:	4613      	mov	r3, r2
  40ae78:	f040 83e1 	bne.w	40b63e <_svfprintf_r+0xcbe>
  40ae7c:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40ae80:	f000 83dd 	beq.w	40b63e <_svfprintf_r+0xcbe>
  40ae84:	3304      	adds	r3, #4
  40ae86:	8814      	ldrh	r4, [r2, #0]
  40ae88:	930f      	str	r3, [sp, #60]	; 0x3c
  40ae8a:	2500      	movs	r5, #0
  40ae8c:	f01b 0f01 	tst.w	fp, #1
  40ae90:	f000 810c 	beq.w	40b0ac <_svfprintf_r+0x72c>
  40ae94:	ea54 0305 	orrs.w	r3, r4, r5
  40ae98:	f000 8108 	beq.w	40b0ac <_svfprintf_r+0x72c>
  40ae9c:	2330      	movs	r3, #48	; 0x30
  40ae9e:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  40aea2:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  40aea6:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  40aeaa:	f04b 0b02 	orr.w	fp, fp, #2
  40aeae:	2302      	movs	r3, #2
  40aeb0:	e659      	b.n	40ab66 <_svfprintf_r+0x1e6>
  40aeb2:	f89a 3000 	ldrb.w	r3, [sl]
  40aeb6:	2900      	cmp	r1, #0
  40aeb8:	f47f adba 	bne.w	40aa30 <_svfprintf_r+0xb0>
  40aebc:	2201      	movs	r2, #1
  40aebe:	2120      	movs	r1, #32
  40aec0:	e5b6      	b.n	40aa30 <_svfprintf_r+0xb0>
  40aec2:	f04b 0b01 	orr.w	fp, fp, #1
  40aec6:	f89a 3000 	ldrb.w	r3, [sl]
  40aeca:	e5b1      	b.n	40aa30 <_svfprintf_r+0xb0>
  40aecc:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40aece:	6823      	ldr	r3, [r4, #0]
  40aed0:	930d      	str	r3, [sp, #52]	; 0x34
  40aed2:	4618      	mov	r0, r3
  40aed4:	2800      	cmp	r0, #0
  40aed6:	4623      	mov	r3, r4
  40aed8:	f103 0304 	add.w	r3, r3, #4
  40aedc:	f6ff ae0a 	blt.w	40aaf4 <_svfprintf_r+0x174>
  40aee0:	930f      	str	r3, [sp, #60]	; 0x3c
  40aee2:	f89a 3000 	ldrb.w	r3, [sl]
  40aee6:	e5a3      	b.n	40aa30 <_svfprintf_r+0xb0>
  40aee8:	0040fc48 	.word	0x0040fc48
  40aeec:	0040fc58 	.word	0x0040fc58
  40aef0:	0040fc28 	.word	0x0040fc28
  40aef4:	f04b 0b10 	orr.w	fp, fp, #16
  40aef8:	f01b 0f20 	tst.w	fp, #32
  40aefc:	9311      	str	r3, [sp, #68]	; 0x44
  40aefe:	f43f ae23 	beq.w	40ab48 <_svfprintf_r+0x1c8>
  40af02:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40af04:	3507      	adds	r5, #7
  40af06:	f025 0307 	bic.w	r3, r5, #7
  40af0a:	f103 0208 	add.w	r2, r3, #8
  40af0e:	e9d3 4500 	ldrd	r4, r5, [r3]
  40af12:	920f      	str	r2, [sp, #60]	; 0x3c
  40af14:	2301      	movs	r3, #1
  40af16:	e626      	b.n	40ab66 <_svfprintf_r+0x1e6>
  40af18:	f89a 3000 	ldrb.w	r3, [sl]
  40af1c:	2b2a      	cmp	r3, #42	; 0x2a
  40af1e:	f10a 0401 	add.w	r4, sl, #1
  40af22:	f000 8727 	beq.w	40bd74 <_svfprintf_r+0x13f4>
  40af26:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40af2a:	2809      	cmp	r0, #9
  40af2c:	46a2      	mov	sl, r4
  40af2e:	f200 86ad 	bhi.w	40bc8c <_svfprintf_r+0x130c>
  40af32:	2300      	movs	r3, #0
  40af34:	461c      	mov	r4, r3
  40af36:	f81a 3b01 	ldrb.w	r3, [sl], #1
  40af3a:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40af3e:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40af42:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40af46:	2809      	cmp	r0, #9
  40af48:	d9f5      	bls.n	40af36 <_svfprintf_r+0x5b6>
  40af4a:	940a      	str	r4, [sp, #40]	; 0x28
  40af4c:	e572      	b.n	40aa34 <_svfprintf_r+0xb4>
  40af4e:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  40af52:	f89a 3000 	ldrb.w	r3, [sl]
  40af56:	e56b      	b.n	40aa30 <_svfprintf_r+0xb0>
  40af58:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  40af5c:	f89a 3000 	ldrb.w	r3, [sl]
  40af60:	e566      	b.n	40aa30 <_svfprintf_r+0xb0>
  40af62:	f89a 3000 	ldrb.w	r3, [sl]
  40af66:	2b6c      	cmp	r3, #108	; 0x6c
  40af68:	bf03      	ittte	eq
  40af6a:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  40af6e:	f04b 0b20 	orreq.w	fp, fp, #32
  40af72:	f10a 0a01 	addeq.w	sl, sl, #1
  40af76:	f04b 0b10 	orrne.w	fp, fp, #16
  40af7a:	e559      	b.n	40aa30 <_svfprintf_r+0xb0>
  40af7c:	2a00      	cmp	r2, #0
  40af7e:	f040 8711 	bne.w	40bda4 <_svfprintf_r+0x1424>
  40af82:	f01b 0f20 	tst.w	fp, #32
  40af86:	f040 84f9 	bne.w	40b97c <_svfprintf_r+0xffc>
  40af8a:	f01b 0f10 	tst.w	fp, #16
  40af8e:	f040 84ac 	bne.w	40b8ea <_svfprintf_r+0xf6a>
  40af92:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40af96:	f000 84a8 	beq.w	40b8ea <_svfprintf_r+0xf6a>
  40af9a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40af9c:	6813      	ldr	r3, [r2, #0]
  40af9e:	3204      	adds	r2, #4
  40afa0:	920f      	str	r2, [sp, #60]	; 0x3c
  40afa2:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  40afa6:	801a      	strh	r2, [r3, #0]
  40afa8:	e511      	b.n	40a9ce <_svfprintf_r+0x4e>
  40afaa:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40afac:	4bb3      	ldr	r3, [pc, #716]	; (40b27c <_svfprintf_r+0x8fc>)
  40afae:	680c      	ldr	r4, [r1, #0]
  40afb0:	9318      	str	r3, [sp, #96]	; 0x60
  40afb2:	2230      	movs	r2, #48	; 0x30
  40afb4:	2378      	movs	r3, #120	; 0x78
  40afb6:	3104      	adds	r1, #4
  40afb8:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  40afbc:	9311      	str	r3, [sp, #68]	; 0x44
  40afbe:	f04b 0b02 	orr.w	fp, fp, #2
  40afc2:	910f      	str	r1, [sp, #60]	; 0x3c
  40afc4:	2500      	movs	r5, #0
  40afc6:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  40afca:	2302      	movs	r3, #2
  40afcc:	e5cb      	b.n	40ab66 <_svfprintf_r+0x1e6>
  40afce:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40afd0:	9311      	str	r3, [sp, #68]	; 0x44
  40afd2:	680a      	ldr	r2, [r1, #0]
  40afd4:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  40afd8:	2300      	movs	r3, #0
  40afda:	460a      	mov	r2, r1
  40afdc:	461f      	mov	r7, r3
  40afde:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40afe2:	3204      	adds	r2, #4
  40afe4:	2301      	movs	r3, #1
  40afe6:	9308      	str	r3, [sp, #32]
  40afe8:	f8cd b01c 	str.w	fp, [sp, #28]
  40afec:	970a      	str	r7, [sp, #40]	; 0x28
  40afee:	9712      	str	r7, [sp, #72]	; 0x48
  40aff0:	920f      	str	r2, [sp, #60]	; 0x3c
  40aff2:	930e      	str	r3, [sp, #56]	; 0x38
  40aff4:	ae28      	add	r6, sp, #160	; 0xa0
  40aff6:	e5df      	b.n	40abb8 <_svfprintf_r+0x238>
  40aff8:	9311      	str	r3, [sp, #68]	; 0x44
  40affa:	2a00      	cmp	r2, #0
  40affc:	f040 86ea 	bne.w	40bdd4 <_svfprintf_r+0x1454>
  40b000:	f01b 0f20 	tst.w	fp, #32
  40b004:	d15d      	bne.n	40b0c2 <_svfprintf_r+0x742>
  40b006:	f01b 0f10 	tst.w	fp, #16
  40b00a:	f040 8308 	bne.w	40b61e <_svfprintf_r+0xc9e>
  40b00e:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40b012:	f000 8304 	beq.w	40b61e <_svfprintf_r+0xc9e>
  40b016:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40b018:	f9b1 4000 	ldrsh.w	r4, [r1]
  40b01c:	3104      	adds	r1, #4
  40b01e:	17e5      	asrs	r5, r4, #31
  40b020:	4622      	mov	r2, r4
  40b022:	462b      	mov	r3, r5
  40b024:	910f      	str	r1, [sp, #60]	; 0x3c
  40b026:	2a00      	cmp	r2, #0
  40b028:	f173 0300 	sbcs.w	r3, r3, #0
  40b02c:	db58      	blt.n	40b0e0 <_svfprintf_r+0x760>
  40b02e:	990a      	ldr	r1, [sp, #40]	; 0x28
  40b030:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40b034:	1c4a      	adds	r2, r1, #1
  40b036:	f04f 0301 	mov.w	r3, #1
  40b03a:	f47f ad9b 	bne.w	40ab74 <_svfprintf_r+0x1f4>
  40b03e:	ea54 0205 	orrs.w	r2, r4, r5
  40b042:	f000 81df 	beq.w	40b404 <_svfprintf_r+0xa84>
  40b046:	f8cd b01c 	str.w	fp, [sp, #28]
  40b04a:	2b01      	cmp	r3, #1
  40b04c:	f000 827b 	beq.w	40b546 <_svfprintf_r+0xbc6>
  40b050:	2b02      	cmp	r3, #2
  40b052:	f040 8206 	bne.w	40b462 <_svfprintf_r+0xae2>
  40b056:	9818      	ldr	r0, [sp, #96]	; 0x60
  40b058:	464e      	mov	r6, r9
  40b05a:	0923      	lsrs	r3, r4, #4
  40b05c:	f004 010f 	and.w	r1, r4, #15
  40b060:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  40b064:	092a      	lsrs	r2, r5, #4
  40b066:	461c      	mov	r4, r3
  40b068:	4615      	mov	r5, r2
  40b06a:	5c43      	ldrb	r3, [r0, r1]
  40b06c:	f806 3d01 	strb.w	r3, [r6, #-1]!
  40b070:	ea54 0305 	orrs.w	r3, r4, r5
  40b074:	d1f1      	bne.n	40b05a <_svfprintf_r+0x6da>
  40b076:	eba9 0306 	sub.w	r3, r9, r6
  40b07a:	930e      	str	r3, [sp, #56]	; 0x38
  40b07c:	e590      	b.n	40aba0 <_svfprintf_r+0x220>
  40b07e:	9311      	str	r3, [sp, #68]	; 0x44
  40b080:	2a00      	cmp	r2, #0
  40b082:	f040 86a3 	bne.w	40bdcc <_svfprintf_r+0x144c>
  40b086:	4b7e      	ldr	r3, [pc, #504]	; (40b280 <_svfprintf_r+0x900>)
  40b088:	9318      	str	r3, [sp, #96]	; 0x60
  40b08a:	f01b 0f20 	tst.w	fp, #32
  40b08e:	f43f aeef 	beq.w	40ae70 <_svfprintf_r+0x4f0>
  40b092:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40b094:	3507      	adds	r5, #7
  40b096:	f025 0307 	bic.w	r3, r5, #7
  40b09a:	f103 0208 	add.w	r2, r3, #8
  40b09e:	f01b 0f01 	tst.w	fp, #1
  40b0a2:	920f      	str	r2, [sp, #60]	; 0x3c
  40b0a4:	e9d3 4500 	ldrd	r4, r5, [r3]
  40b0a8:	f47f aef4 	bne.w	40ae94 <_svfprintf_r+0x514>
  40b0ac:	2302      	movs	r3, #2
  40b0ae:	e55a      	b.n	40ab66 <_svfprintf_r+0x1e6>
  40b0b0:	9311      	str	r3, [sp, #68]	; 0x44
  40b0b2:	2a00      	cmp	r2, #0
  40b0b4:	f040 8686 	bne.w	40bdc4 <_svfprintf_r+0x1444>
  40b0b8:	f04b 0b10 	orr.w	fp, fp, #16
  40b0bc:	f01b 0f20 	tst.w	fp, #32
  40b0c0:	d0a1      	beq.n	40b006 <_svfprintf_r+0x686>
  40b0c2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40b0c4:	3507      	adds	r5, #7
  40b0c6:	f025 0507 	bic.w	r5, r5, #7
  40b0ca:	e9d5 2300 	ldrd	r2, r3, [r5]
  40b0ce:	2a00      	cmp	r2, #0
  40b0d0:	f105 0108 	add.w	r1, r5, #8
  40b0d4:	461d      	mov	r5, r3
  40b0d6:	f173 0300 	sbcs.w	r3, r3, #0
  40b0da:	910f      	str	r1, [sp, #60]	; 0x3c
  40b0dc:	4614      	mov	r4, r2
  40b0de:	daa6      	bge.n	40b02e <_svfprintf_r+0x6ae>
  40b0e0:	272d      	movs	r7, #45	; 0x2d
  40b0e2:	4264      	negs	r4, r4
  40b0e4:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  40b0e8:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  40b0ec:	2301      	movs	r3, #1
  40b0ee:	e53d      	b.n	40ab6c <_svfprintf_r+0x1ec>
  40b0f0:	9311      	str	r3, [sp, #68]	; 0x44
  40b0f2:	2a00      	cmp	r2, #0
  40b0f4:	f040 8662 	bne.w	40bdbc <_svfprintf_r+0x143c>
  40b0f8:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40b0fa:	3507      	adds	r5, #7
  40b0fc:	f025 0307 	bic.w	r3, r5, #7
  40b100:	f103 0208 	add.w	r2, r3, #8
  40b104:	920f      	str	r2, [sp, #60]	; 0x3c
  40b106:	681a      	ldr	r2, [r3, #0]
  40b108:	9215      	str	r2, [sp, #84]	; 0x54
  40b10a:	685b      	ldr	r3, [r3, #4]
  40b10c:	9314      	str	r3, [sp, #80]	; 0x50
  40b10e:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40b110:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40b112:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  40b116:	4628      	mov	r0, r5
  40b118:	4621      	mov	r1, r4
  40b11a:	f04f 32ff 	mov.w	r2, #4294967295
  40b11e:	4b59      	ldr	r3, [pc, #356]	; (40b284 <_svfprintf_r+0x904>)
  40b120:	f003 fd5c 	bl	40ebdc <__aeabi_dcmpun>
  40b124:	2800      	cmp	r0, #0
  40b126:	f040 834a 	bne.w	40b7be <_svfprintf_r+0xe3e>
  40b12a:	4628      	mov	r0, r5
  40b12c:	4621      	mov	r1, r4
  40b12e:	f04f 32ff 	mov.w	r2, #4294967295
  40b132:	4b54      	ldr	r3, [pc, #336]	; (40b284 <_svfprintf_r+0x904>)
  40b134:	f003 fd34 	bl	40eba0 <__aeabi_dcmple>
  40b138:	2800      	cmp	r0, #0
  40b13a:	f040 8340 	bne.w	40b7be <_svfprintf_r+0xe3e>
  40b13e:	a815      	add	r0, sp, #84	; 0x54
  40b140:	c80d      	ldmia	r0, {r0, r2, r3}
  40b142:	9914      	ldr	r1, [sp, #80]	; 0x50
  40b144:	f003 fd22 	bl	40eb8c <__aeabi_dcmplt>
  40b148:	2800      	cmp	r0, #0
  40b14a:	f040 8530 	bne.w	40bbae <_svfprintf_r+0x122e>
  40b14e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40b152:	4e4d      	ldr	r6, [pc, #308]	; (40b288 <_svfprintf_r+0x908>)
  40b154:	4b4d      	ldr	r3, [pc, #308]	; (40b28c <_svfprintf_r+0x90c>)
  40b156:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  40b15a:	9007      	str	r0, [sp, #28]
  40b15c:	9811      	ldr	r0, [sp, #68]	; 0x44
  40b15e:	2203      	movs	r2, #3
  40b160:	2100      	movs	r1, #0
  40b162:	9208      	str	r2, [sp, #32]
  40b164:	910a      	str	r1, [sp, #40]	; 0x28
  40b166:	2847      	cmp	r0, #71	; 0x47
  40b168:	bfd8      	it	le
  40b16a:	461e      	movle	r6, r3
  40b16c:	920e      	str	r2, [sp, #56]	; 0x38
  40b16e:	9112      	str	r1, [sp, #72]	; 0x48
  40b170:	e51e      	b.n	40abb0 <_svfprintf_r+0x230>
  40b172:	f04b 0b08 	orr.w	fp, fp, #8
  40b176:	f89a 3000 	ldrb.w	r3, [sl]
  40b17a:	e459      	b.n	40aa30 <_svfprintf_r+0xb0>
  40b17c:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40b180:	2300      	movs	r3, #0
  40b182:	461c      	mov	r4, r3
  40b184:	f81a 3b01 	ldrb.w	r3, [sl], #1
  40b188:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40b18c:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40b190:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40b194:	2809      	cmp	r0, #9
  40b196:	d9f5      	bls.n	40b184 <_svfprintf_r+0x804>
  40b198:	940d      	str	r4, [sp, #52]	; 0x34
  40b19a:	e44b      	b.n	40aa34 <_svfprintf_r+0xb4>
  40b19c:	f04b 0b10 	orr.w	fp, fp, #16
  40b1a0:	9311      	str	r3, [sp, #68]	; 0x44
  40b1a2:	f01b 0320 	ands.w	r3, fp, #32
  40b1a6:	f43f ae1d 	beq.w	40ade4 <_svfprintf_r+0x464>
  40b1aa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40b1ac:	3507      	adds	r5, #7
  40b1ae:	f025 0307 	bic.w	r3, r5, #7
  40b1b2:	f103 0208 	add.w	r2, r3, #8
  40b1b6:	e9d3 4500 	ldrd	r4, r5, [r3]
  40b1ba:	920f      	str	r2, [sp, #60]	; 0x3c
  40b1bc:	2300      	movs	r3, #0
  40b1be:	e4d2      	b.n	40ab66 <_svfprintf_r+0x1e6>
  40b1c0:	9311      	str	r3, [sp, #68]	; 0x44
  40b1c2:	2a00      	cmp	r2, #0
  40b1c4:	f040 85e7 	bne.w	40bd96 <_svfprintf_r+0x1416>
  40b1c8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40b1ca:	2a00      	cmp	r2, #0
  40b1cc:	f43f aca3 	beq.w	40ab16 <_svfprintf_r+0x196>
  40b1d0:	2300      	movs	r3, #0
  40b1d2:	2101      	movs	r1, #1
  40b1d4:	461f      	mov	r7, r3
  40b1d6:	9108      	str	r1, [sp, #32]
  40b1d8:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  40b1dc:	f8cd b01c 	str.w	fp, [sp, #28]
  40b1e0:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40b1e4:	930a      	str	r3, [sp, #40]	; 0x28
  40b1e6:	9312      	str	r3, [sp, #72]	; 0x48
  40b1e8:	910e      	str	r1, [sp, #56]	; 0x38
  40b1ea:	ae28      	add	r6, sp, #160	; 0xa0
  40b1ec:	e4e4      	b.n	40abb8 <_svfprintf_r+0x238>
  40b1ee:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40b1f0:	e534      	b.n	40ac5c <_svfprintf_r+0x2dc>
  40b1f2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40b1f4:	2b65      	cmp	r3, #101	; 0x65
  40b1f6:	f340 80a7 	ble.w	40b348 <_svfprintf_r+0x9c8>
  40b1fa:	a815      	add	r0, sp, #84	; 0x54
  40b1fc:	c80d      	ldmia	r0, {r0, r2, r3}
  40b1fe:	9914      	ldr	r1, [sp, #80]	; 0x50
  40b200:	f003 fcba 	bl	40eb78 <__aeabi_dcmpeq>
  40b204:	2800      	cmp	r0, #0
  40b206:	f000 8150 	beq.w	40b4aa <_svfprintf_r+0xb2a>
  40b20a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40b20c:	4a20      	ldr	r2, [pc, #128]	; (40b290 <_svfprintf_r+0x910>)
  40b20e:	f8c8 2000 	str.w	r2, [r8]
  40b212:	3301      	adds	r3, #1
  40b214:	3401      	adds	r4, #1
  40b216:	2201      	movs	r2, #1
  40b218:	2b07      	cmp	r3, #7
  40b21a:	9427      	str	r4, [sp, #156]	; 0x9c
  40b21c:	9326      	str	r3, [sp, #152]	; 0x98
  40b21e:	f8c8 2004 	str.w	r2, [r8, #4]
  40b222:	f300 836a 	bgt.w	40b8fa <_svfprintf_r+0xf7a>
  40b226:	f108 0808 	add.w	r8, r8, #8
  40b22a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40b22c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40b22e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40b230:	4293      	cmp	r3, r2
  40b232:	db03      	blt.n	40b23c <_svfprintf_r+0x8bc>
  40b234:	9b07      	ldr	r3, [sp, #28]
  40b236:	07dd      	lsls	r5, r3, #31
  40b238:	f57f ad82 	bpl.w	40ad40 <_svfprintf_r+0x3c0>
  40b23c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40b23e:	9919      	ldr	r1, [sp, #100]	; 0x64
  40b240:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40b242:	f8c8 2000 	str.w	r2, [r8]
  40b246:	3301      	adds	r3, #1
  40b248:	440c      	add	r4, r1
  40b24a:	2b07      	cmp	r3, #7
  40b24c:	f8c8 1004 	str.w	r1, [r8, #4]
  40b250:	9427      	str	r4, [sp, #156]	; 0x9c
  40b252:	9326      	str	r3, [sp, #152]	; 0x98
  40b254:	f300 839e 	bgt.w	40b994 <_svfprintf_r+0x1014>
  40b258:	f108 0808 	add.w	r8, r8, #8
  40b25c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40b25e:	1e5e      	subs	r6, r3, #1
  40b260:	2e00      	cmp	r6, #0
  40b262:	f77f ad6d 	ble.w	40ad40 <_svfprintf_r+0x3c0>
  40b266:	2e10      	cmp	r6, #16
  40b268:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40b26a:	4d0a      	ldr	r5, [pc, #40]	; (40b294 <_svfprintf_r+0x914>)
  40b26c:	f340 81f5 	ble.w	40b65a <_svfprintf_r+0xcda>
  40b270:	4622      	mov	r2, r4
  40b272:	2710      	movs	r7, #16
  40b274:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  40b278:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  40b27a:	e013      	b.n	40b2a4 <_svfprintf_r+0x924>
  40b27c:	0040fc28 	.word	0x0040fc28
  40b280:	0040fc14 	.word	0x0040fc14
  40b284:	7fefffff 	.word	0x7fefffff
  40b288:	0040fc08 	.word	0x0040fc08
  40b28c:	0040fc04 	.word	0x0040fc04
  40b290:	0040fc44 	.word	0x0040fc44
  40b294:	0040fc58 	.word	0x0040fc58
  40b298:	f108 0808 	add.w	r8, r8, #8
  40b29c:	3e10      	subs	r6, #16
  40b29e:	2e10      	cmp	r6, #16
  40b2a0:	f340 81da 	ble.w	40b658 <_svfprintf_r+0xcd8>
  40b2a4:	3301      	adds	r3, #1
  40b2a6:	3210      	adds	r2, #16
  40b2a8:	2b07      	cmp	r3, #7
  40b2aa:	9227      	str	r2, [sp, #156]	; 0x9c
  40b2ac:	9326      	str	r3, [sp, #152]	; 0x98
  40b2ae:	e888 00a0 	stmia.w	r8, {r5, r7}
  40b2b2:	ddf1      	ble.n	40b298 <_svfprintf_r+0x918>
  40b2b4:	aa25      	add	r2, sp, #148	; 0x94
  40b2b6:	4621      	mov	r1, r4
  40b2b8:	4658      	mov	r0, fp
  40b2ba:	f002 fbc9 	bl	40da50 <__ssprint_r>
  40b2be:	2800      	cmp	r0, #0
  40b2c0:	f47f ac30 	bne.w	40ab24 <_svfprintf_r+0x1a4>
  40b2c4:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40b2c6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40b2c8:	46c8      	mov	r8, r9
  40b2ca:	e7e7      	b.n	40b29c <_svfprintf_r+0x91c>
  40b2cc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40b2ce:	9a08      	ldr	r2, [sp, #32]
  40b2d0:	1a9f      	subs	r7, r3, r2
  40b2d2:	2f00      	cmp	r7, #0
  40b2d4:	f77f ace5 	ble.w	40aca2 <_svfprintf_r+0x322>
  40b2d8:	2f10      	cmp	r7, #16
  40b2da:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40b2dc:	4db6      	ldr	r5, [pc, #728]	; (40b5b8 <_svfprintf_r+0xc38>)
  40b2de:	dd27      	ble.n	40b330 <_svfprintf_r+0x9b0>
  40b2e0:	4642      	mov	r2, r8
  40b2e2:	4621      	mov	r1, r4
  40b2e4:	46b0      	mov	r8, r6
  40b2e6:	f04f 0b10 	mov.w	fp, #16
  40b2ea:	462e      	mov	r6, r5
  40b2ec:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40b2ee:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40b2f0:	e004      	b.n	40b2fc <_svfprintf_r+0x97c>
  40b2f2:	3f10      	subs	r7, #16
  40b2f4:	2f10      	cmp	r7, #16
  40b2f6:	f102 0208 	add.w	r2, r2, #8
  40b2fa:	dd15      	ble.n	40b328 <_svfprintf_r+0x9a8>
  40b2fc:	3301      	adds	r3, #1
  40b2fe:	3110      	adds	r1, #16
  40b300:	2b07      	cmp	r3, #7
  40b302:	9127      	str	r1, [sp, #156]	; 0x9c
  40b304:	9326      	str	r3, [sp, #152]	; 0x98
  40b306:	e882 0840 	stmia.w	r2, {r6, fp}
  40b30a:	ddf2      	ble.n	40b2f2 <_svfprintf_r+0x972>
  40b30c:	aa25      	add	r2, sp, #148	; 0x94
  40b30e:	4629      	mov	r1, r5
  40b310:	4620      	mov	r0, r4
  40b312:	f002 fb9d 	bl	40da50 <__ssprint_r>
  40b316:	2800      	cmp	r0, #0
  40b318:	f47f ac04 	bne.w	40ab24 <_svfprintf_r+0x1a4>
  40b31c:	3f10      	subs	r7, #16
  40b31e:	2f10      	cmp	r7, #16
  40b320:	9927      	ldr	r1, [sp, #156]	; 0x9c
  40b322:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40b324:	464a      	mov	r2, r9
  40b326:	dce9      	bgt.n	40b2fc <_svfprintf_r+0x97c>
  40b328:	4635      	mov	r5, r6
  40b32a:	460c      	mov	r4, r1
  40b32c:	4646      	mov	r6, r8
  40b32e:	4690      	mov	r8, r2
  40b330:	3301      	adds	r3, #1
  40b332:	443c      	add	r4, r7
  40b334:	2b07      	cmp	r3, #7
  40b336:	9427      	str	r4, [sp, #156]	; 0x9c
  40b338:	9326      	str	r3, [sp, #152]	; 0x98
  40b33a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40b33e:	f300 8232 	bgt.w	40b7a6 <_svfprintf_r+0xe26>
  40b342:	f108 0808 	add.w	r8, r8, #8
  40b346:	e4ac      	b.n	40aca2 <_svfprintf_r+0x322>
  40b348:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40b34a:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40b34c:	2b01      	cmp	r3, #1
  40b34e:	f340 81fe 	ble.w	40b74e <_svfprintf_r+0xdce>
  40b352:	3701      	adds	r7, #1
  40b354:	3401      	adds	r4, #1
  40b356:	2301      	movs	r3, #1
  40b358:	2f07      	cmp	r7, #7
  40b35a:	9427      	str	r4, [sp, #156]	; 0x9c
  40b35c:	9726      	str	r7, [sp, #152]	; 0x98
  40b35e:	f8c8 6000 	str.w	r6, [r8]
  40b362:	f8c8 3004 	str.w	r3, [r8, #4]
  40b366:	f300 8203 	bgt.w	40b770 <_svfprintf_r+0xdf0>
  40b36a:	f108 0808 	add.w	r8, r8, #8
  40b36e:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40b370:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  40b372:	f8c8 3000 	str.w	r3, [r8]
  40b376:	3701      	adds	r7, #1
  40b378:	4414      	add	r4, r2
  40b37a:	2f07      	cmp	r7, #7
  40b37c:	9427      	str	r4, [sp, #156]	; 0x9c
  40b37e:	9726      	str	r7, [sp, #152]	; 0x98
  40b380:	f8c8 2004 	str.w	r2, [r8, #4]
  40b384:	f300 8200 	bgt.w	40b788 <_svfprintf_r+0xe08>
  40b388:	f108 0808 	add.w	r8, r8, #8
  40b38c:	a815      	add	r0, sp, #84	; 0x54
  40b38e:	c80d      	ldmia	r0, {r0, r2, r3}
  40b390:	9914      	ldr	r1, [sp, #80]	; 0x50
  40b392:	f003 fbf1 	bl	40eb78 <__aeabi_dcmpeq>
  40b396:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40b398:	2800      	cmp	r0, #0
  40b39a:	f040 8101 	bne.w	40b5a0 <_svfprintf_r+0xc20>
  40b39e:	3b01      	subs	r3, #1
  40b3a0:	3701      	adds	r7, #1
  40b3a2:	3601      	adds	r6, #1
  40b3a4:	441c      	add	r4, r3
  40b3a6:	2f07      	cmp	r7, #7
  40b3a8:	9726      	str	r7, [sp, #152]	; 0x98
  40b3aa:	9427      	str	r4, [sp, #156]	; 0x9c
  40b3ac:	f8c8 6000 	str.w	r6, [r8]
  40b3b0:	f8c8 3004 	str.w	r3, [r8, #4]
  40b3b4:	f300 8127 	bgt.w	40b606 <_svfprintf_r+0xc86>
  40b3b8:	f108 0808 	add.w	r8, r8, #8
  40b3bc:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  40b3be:	f8c8 2004 	str.w	r2, [r8, #4]
  40b3c2:	3701      	adds	r7, #1
  40b3c4:	4414      	add	r4, r2
  40b3c6:	ab21      	add	r3, sp, #132	; 0x84
  40b3c8:	2f07      	cmp	r7, #7
  40b3ca:	9427      	str	r4, [sp, #156]	; 0x9c
  40b3cc:	9726      	str	r7, [sp, #152]	; 0x98
  40b3ce:	f8c8 3000 	str.w	r3, [r8]
  40b3d2:	f77f acb3 	ble.w	40ad3c <_svfprintf_r+0x3bc>
  40b3d6:	aa25      	add	r2, sp, #148	; 0x94
  40b3d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40b3da:	980c      	ldr	r0, [sp, #48]	; 0x30
  40b3dc:	f002 fb38 	bl	40da50 <__ssprint_r>
  40b3e0:	2800      	cmp	r0, #0
  40b3e2:	f47f ab9f 	bne.w	40ab24 <_svfprintf_r+0x1a4>
  40b3e6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40b3e8:	46c8      	mov	r8, r9
  40b3ea:	e4a9      	b.n	40ad40 <_svfprintf_r+0x3c0>
  40b3ec:	aa25      	add	r2, sp, #148	; 0x94
  40b3ee:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40b3f0:	980c      	ldr	r0, [sp, #48]	; 0x30
  40b3f2:	f002 fb2d 	bl	40da50 <__ssprint_r>
  40b3f6:	2800      	cmp	r0, #0
  40b3f8:	f43f aceb 	beq.w	40add2 <_svfprintf_r+0x452>
  40b3fc:	f7ff bb92 	b.w	40ab24 <_svfprintf_r+0x1a4>
  40b400:	f8dd b01c 	ldr.w	fp, [sp, #28]
  40b404:	2b01      	cmp	r3, #1
  40b406:	f000 8134 	beq.w	40b672 <_svfprintf_r+0xcf2>
  40b40a:	2b02      	cmp	r3, #2
  40b40c:	d125      	bne.n	40b45a <_svfprintf_r+0xada>
  40b40e:	f8cd b01c 	str.w	fp, [sp, #28]
  40b412:	2400      	movs	r4, #0
  40b414:	2500      	movs	r5, #0
  40b416:	e61e      	b.n	40b056 <_svfprintf_r+0x6d6>
  40b418:	aa25      	add	r2, sp, #148	; 0x94
  40b41a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40b41c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40b41e:	f002 fb17 	bl	40da50 <__ssprint_r>
  40b422:	2800      	cmp	r0, #0
  40b424:	f47f ab7e 	bne.w	40ab24 <_svfprintf_r+0x1a4>
  40b428:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40b42a:	46c8      	mov	r8, r9
  40b42c:	e475      	b.n	40ad1a <_svfprintf_r+0x39a>
  40b42e:	aa25      	add	r2, sp, #148	; 0x94
  40b430:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40b432:	980c      	ldr	r0, [sp, #48]	; 0x30
  40b434:	f002 fb0c 	bl	40da50 <__ssprint_r>
  40b438:	2800      	cmp	r0, #0
  40b43a:	f47f ab73 	bne.w	40ab24 <_svfprintf_r+0x1a4>
  40b43e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40b440:	46c8      	mov	r8, r9
  40b442:	e41b      	b.n	40ac7c <_svfprintf_r+0x2fc>
  40b444:	aa25      	add	r2, sp, #148	; 0x94
  40b446:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40b448:	980c      	ldr	r0, [sp, #48]	; 0x30
  40b44a:	f002 fb01 	bl	40da50 <__ssprint_r>
  40b44e:	2800      	cmp	r0, #0
  40b450:	f47f ab68 	bne.w	40ab24 <_svfprintf_r+0x1a4>
  40b454:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40b456:	46c8      	mov	r8, r9
  40b458:	e420      	b.n	40ac9c <_svfprintf_r+0x31c>
  40b45a:	f8cd b01c 	str.w	fp, [sp, #28]
  40b45e:	2400      	movs	r4, #0
  40b460:	2500      	movs	r5, #0
  40b462:	4649      	mov	r1, r9
  40b464:	e000      	b.n	40b468 <_svfprintf_r+0xae8>
  40b466:	4631      	mov	r1, r6
  40b468:	08e2      	lsrs	r2, r4, #3
  40b46a:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  40b46e:	08e8      	lsrs	r0, r5, #3
  40b470:	f004 0307 	and.w	r3, r4, #7
  40b474:	4605      	mov	r5, r0
  40b476:	4614      	mov	r4, r2
  40b478:	3330      	adds	r3, #48	; 0x30
  40b47a:	ea54 0205 	orrs.w	r2, r4, r5
  40b47e:	f801 3c01 	strb.w	r3, [r1, #-1]
  40b482:	f101 36ff 	add.w	r6, r1, #4294967295
  40b486:	d1ee      	bne.n	40b466 <_svfprintf_r+0xae6>
  40b488:	9a07      	ldr	r2, [sp, #28]
  40b48a:	07d2      	lsls	r2, r2, #31
  40b48c:	f57f adf3 	bpl.w	40b076 <_svfprintf_r+0x6f6>
  40b490:	2b30      	cmp	r3, #48	; 0x30
  40b492:	f43f adf0 	beq.w	40b076 <_svfprintf_r+0x6f6>
  40b496:	3902      	subs	r1, #2
  40b498:	2330      	movs	r3, #48	; 0x30
  40b49a:	f806 3c01 	strb.w	r3, [r6, #-1]
  40b49e:	eba9 0301 	sub.w	r3, r9, r1
  40b4a2:	930e      	str	r3, [sp, #56]	; 0x38
  40b4a4:	460e      	mov	r6, r1
  40b4a6:	f7ff bb7b 	b.w	40aba0 <_svfprintf_r+0x220>
  40b4aa:	991f      	ldr	r1, [sp, #124]	; 0x7c
  40b4ac:	2900      	cmp	r1, #0
  40b4ae:	f340 822e 	ble.w	40b90e <_svfprintf_r+0xf8e>
  40b4b2:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40b4b4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40b4b6:	4293      	cmp	r3, r2
  40b4b8:	bfa8      	it	ge
  40b4ba:	4613      	movge	r3, r2
  40b4bc:	2b00      	cmp	r3, #0
  40b4be:	461f      	mov	r7, r3
  40b4c0:	dd0d      	ble.n	40b4de <_svfprintf_r+0xb5e>
  40b4c2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40b4c4:	f8c8 6000 	str.w	r6, [r8]
  40b4c8:	3301      	adds	r3, #1
  40b4ca:	443c      	add	r4, r7
  40b4cc:	2b07      	cmp	r3, #7
  40b4ce:	9427      	str	r4, [sp, #156]	; 0x9c
  40b4d0:	f8c8 7004 	str.w	r7, [r8, #4]
  40b4d4:	9326      	str	r3, [sp, #152]	; 0x98
  40b4d6:	f300 831f 	bgt.w	40bb18 <_svfprintf_r+0x1198>
  40b4da:	f108 0808 	add.w	r8, r8, #8
  40b4de:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40b4e0:	2f00      	cmp	r7, #0
  40b4e2:	bfa8      	it	ge
  40b4e4:	1bdb      	subge	r3, r3, r7
  40b4e6:	2b00      	cmp	r3, #0
  40b4e8:	461f      	mov	r7, r3
  40b4ea:	f340 80d6 	ble.w	40b69a <_svfprintf_r+0xd1a>
  40b4ee:	2f10      	cmp	r7, #16
  40b4f0:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40b4f2:	4d31      	ldr	r5, [pc, #196]	; (40b5b8 <_svfprintf_r+0xc38>)
  40b4f4:	f340 81ed 	ble.w	40b8d2 <_svfprintf_r+0xf52>
  40b4f8:	4642      	mov	r2, r8
  40b4fa:	4621      	mov	r1, r4
  40b4fc:	46b0      	mov	r8, r6
  40b4fe:	f04f 0b10 	mov.w	fp, #16
  40b502:	462e      	mov	r6, r5
  40b504:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40b506:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40b508:	e004      	b.n	40b514 <_svfprintf_r+0xb94>
  40b50a:	3208      	adds	r2, #8
  40b50c:	3f10      	subs	r7, #16
  40b50e:	2f10      	cmp	r7, #16
  40b510:	f340 81db 	ble.w	40b8ca <_svfprintf_r+0xf4a>
  40b514:	3301      	adds	r3, #1
  40b516:	3110      	adds	r1, #16
  40b518:	2b07      	cmp	r3, #7
  40b51a:	9127      	str	r1, [sp, #156]	; 0x9c
  40b51c:	9326      	str	r3, [sp, #152]	; 0x98
  40b51e:	e882 0840 	stmia.w	r2, {r6, fp}
  40b522:	ddf2      	ble.n	40b50a <_svfprintf_r+0xb8a>
  40b524:	aa25      	add	r2, sp, #148	; 0x94
  40b526:	4629      	mov	r1, r5
  40b528:	4620      	mov	r0, r4
  40b52a:	f002 fa91 	bl	40da50 <__ssprint_r>
  40b52e:	2800      	cmp	r0, #0
  40b530:	f47f aaf8 	bne.w	40ab24 <_svfprintf_r+0x1a4>
  40b534:	9927      	ldr	r1, [sp, #156]	; 0x9c
  40b536:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40b538:	464a      	mov	r2, r9
  40b53a:	e7e7      	b.n	40b50c <_svfprintf_r+0xb8c>
  40b53c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40b53e:	930e      	str	r3, [sp, #56]	; 0x38
  40b540:	464e      	mov	r6, r9
  40b542:	f7ff bb2d 	b.w	40aba0 <_svfprintf_r+0x220>
  40b546:	2d00      	cmp	r5, #0
  40b548:	bf08      	it	eq
  40b54a:	2c0a      	cmpeq	r4, #10
  40b54c:	f0c0 808f 	bcc.w	40b66e <_svfprintf_r+0xcee>
  40b550:	464e      	mov	r6, r9
  40b552:	4620      	mov	r0, r4
  40b554:	4629      	mov	r1, r5
  40b556:	220a      	movs	r2, #10
  40b558:	2300      	movs	r3, #0
  40b55a:	f7fe fe99 	bl	40a290 <__aeabi_uldivmod>
  40b55e:	3230      	adds	r2, #48	; 0x30
  40b560:	f806 2d01 	strb.w	r2, [r6, #-1]!
  40b564:	4620      	mov	r0, r4
  40b566:	4629      	mov	r1, r5
  40b568:	2300      	movs	r3, #0
  40b56a:	220a      	movs	r2, #10
  40b56c:	f7fe fe90 	bl	40a290 <__aeabi_uldivmod>
  40b570:	4604      	mov	r4, r0
  40b572:	460d      	mov	r5, r1
  40b574:	ea54 0305 	orrs.w	r3, r4, r5
  40b578:	d1eb      	bne.n	40b552 <_svfprintf_r+0xbd2>
  40b57a:	eba9 0306 	sub.w	r3, r9, r6
  40b57e:	930e      	str	r3, [sp, #56]	; 0x38
  40b580:	f7ff bb0e 	b.w	40aba0 <_svfprintf_r+0x220>
  40b584:	aa25      	add	r2, sp, #148	; 0x94
  40b586:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40b588:	980c      	ldr	r0, [sp, #48]	; 0x30
  40b58a:	f002 fa61 	bl	40da50 <__ssprint_r>
  40b58e:	2800      	cmp	r0, #0
  40b590:	f47f aac8 	bne.w	40ab24 <_svfprintf_r+0x1a4>
  40b594:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40b598:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40b59a:	46c8      	mov	r8, r9
  40b59c:	f7ff bb5e 	b.w	40ac5c <_svfprintf_r+0x2dc>
  40b5a0:	1e5e      	subs	r6, r3, #1
  40b5a2:	2e00      	cmp	r6, #0
  40b5a4:	f77f af0a 	ble.w	40b3bc <_svfprintf_r+0xa3c>
  40b5a8:	2e10      	cmp	r6, #16
  40b5aa:	4d03      	ldr	r5, [pc, #12]	; (40b5b8 <_svfprintf_r+0xc38>)
  40b5ac:	dd22      	ble.n	40b5f4 <_svfprintf_r+0xc74>
  40b5ae:	4622      	mov	r2, r4
  40b5b0:	f04f 0b10 	mov.w	fp, #16
  40b5b4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40b5b6:	e006      	b.n	40b5c6 <_svfprintf_r+0xc46>
  40b5b8:	0040fc58 	.word	0x0040fc58
  40b5bc:	3e10      	subs	r6, #16
  40b5be:	2e10      	cmp	r6, #16
  40b5c0:	f108 0808 	add.w	r8, r8, #8
  40b5c4:	dd15      	ble.n	40b5f2 <_svfprintf_r+0xc72>
  40b5c6:	3701      	adds	r7, #1
  40b5c8:	3210      	adds	r2, #16
  40b5ca:	2f07      	cmp	r7, #7
  40b5cc:	9227      	str	r2, [sp, #156]	; 0x9c
  40b5ce:	9726      	str	r7, [sp, #152]	; 0x98
  40b5d0:	e888 0820 	stmia.w	r8, {r5, fp}
  40b5d4:	ddf2      	ble.n	40b5bc <_svfprintf_r+0xc3c>
  40b5d6:	aa25      	add	r2, sp, #148	; 0x94
  40b5d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40b5da:	4620      	mov	r0, r4
  40b5dc:	f002 fa38 	bl	40da50 <__ssprint_r>
  40b5e0:	2800      	cmp	r0, #0
  40b5e2:	f47f aa9f 	bne.w	40ab24 <_svfprintf_r+0x1a4>
  40b5e6:	3e10      	subs	r6, #16
  40b5e8:	2e10      	cmp	r6, #16
  40b5ea:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40b5ec:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40b5ee:	46c8      	mov	r8, r9
  40b5f0:	dce9      	bgt.n	40b5c6 <_svfprintf_r+0xc46>
  40b5f2:	4614      	mov	r4, r2
  40b5f4:	3701      	adds	r7, #1
  40b5f6:	4434      	add	r4, r6
  40b5f8:	2f07      	cmp	r7, #7
  40b5fa:	9427      	str	r4, [sp, #156]	; 0x9c
  40b5fc:	9726      	str	r7, [sp, #152]	; 0x98
  40b5fe:	e888 0060 	stmia.w	r8, {r5, r6}
  40b602:	f77f aed9 	ble.w	40b3b8 <_svfprintf_r+0xa38>
  40b606:	aa25      	add	r2, sp, #148	; 0x94
  40b608:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40b60a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40b60c:	f002 fa20 	bl	40da50 <__ssprint_r>
  40b610:	2800      	cmp	r0, #0
  40b612:	f47f aa87 	bne.w	40ab24 <_svfprintf_r+0x1a4>
  40b616:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40b618:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40b61a:	46c8      	mov	r8, r9
  40b61c:	e6ce      	b.n	40b3bc <_svfprintf_r+0xa3c>
  40b61e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40b620:	6814      	ldr	r4, [r2, #0]
  40b622:	4613      	mov	r3, r2
  40b624:	3304      	adds	r3, #4
  40b626:	17e5      	asrs	r5, r4, #31
  40b628:	930f      	str	r3, [sp, #60]	; 0x3c
  40b62a:	4622      	mov	r2, r4
  40b62c:	462b      	mov	r3, r5
  40b62e:	e4fa      	b.n	40b026 <_svfprintf_r+0x6a6>
  40b630:	3204      	adds	r2, #4
  40b632:	681c      	ldr	r4, [r3, #0]
  40b634:	920f      	str	r2, [sp, #60]	; 0x3c
  40b636:	2301      	movs	r3, #1
  40b638:	2500      	movs	r5, #0
  40b63a:	f7ff ba94 	b.w	40ab66 <_svfprintf_r+0x1e6>
  40b63e:	681c      	ldr	r4, [r3, #0]
  40b640:	3304      	adds	r3, #4
  40b642:	930f      	str	r3, [sp, #60]	; 0x3c
  40b644:	2500      	movs	r5, #0
  40b646:	e421      	b.n	40ae8c <_svfprintf_r+0x50c>
  40b648:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40b64a:	460a      	mov	r2, r1
  40b64c:	3204      	adds	r2, #4
  40b64e:	680c      	ldr	r4, [r1, #0]
  40b650:	920f      	str	r2, [sp, #60]	; 0x3c
  40b652:	2500      	movs	r5, #0
  40b654:	f7ff ba87 	b.w	40ab66 <_svfprintf_r+0x1e6>
  40b658:	4614      	mov	r4, r2
  40b65a:	3301      	adds	r3, #1
  40b65c:	4434      	add	r4, r6
  40b65e:	2b07      	cmp	r3, #7
  40b660:	9427      	str	r4, [sp, #156]	; 0x9c
  40b662:	9326      	str	r3, [sp, #152]	; 0x98
  40b664:	e888 0060 	stmia.w	r8, {r5, r6}
  40b668:	f77f ab68 	ble.w	40ad3c <_svfprintf_r+0x3bc>
  40b66c:	e6b3      	b.n	40b3d6 <_svfprintf_r+0xa56>
  40b66e:	f8dd b01c 	ldr.w	fp, [sp, #28]
  40b672:	f8cd b01c 	str.w	fp, [sp, #28]
  40b676:	ae42      	add	r6, sp, #264	; 0x108
  40b678:	3430      	adds	r4, #48	; 0x30
  40b67a:	2301      	movs	r3, #1
  40b67c:	f806 4d41 	strb.w	r4, [r6, #-65]!
  40b680:	930e      	str	r3, [sp, #56]	; 0x38
  40b682:	f7ff ba8d 	b.w	40aba0 <_svfprintf_r+0x220>
  40b686:	aa25      	add	r2, sp, #148	; 0x94
  40b688:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40b68a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40b68c:	f002 f9e0 	bl	40da50 <__ssprint_r>
  40b690:	2800      	cmp	r0, #0
  40b692:	f47f aa47 	bne.w	40ab24 <_svfprintf_r+0x1a4>
  40b696:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40b698:	46c8      	mov	r8, r9
  40b69a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  40b69c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40b69e:	429a      	cmp	r2, r3
  40b6a0:	db44      	blt.n	40b72c <_svfprintf_r+0xdac>
  40b6a2:	9b07      	ldr	r3, [sp, #28]
  40b6a4:	07d9      	lsls	r1, r3, #31
  40b6a6:	d441      	bmi.n	40b72c <_svfprintf_r+0xdac>
  40b6a8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40b6aa:	9812      	ldr	r0, [sp, #72]	; 0x48
  40b6ac:	1a9a      	subs	r2, r3, r2
  40b6ae:	1a1d      	subs	r5, r3, r0
  40b6b0:	4295      	cmp	r5, r2
  40b6b2:	bfa8      	it	ge
  40b6b4:	4615      	movge	r5, r2
  40b6b6:	2d00      	cmp	r5, #0
  40b6b8:	dd0e      	ble.n	40b6d8 <_svfprintf_r+0xd58>
  40b6ba:	9926      	ldr	r1, [sp, #152]	; 0x98
  40b6bc:	f8c8 5004 	str.w	r5, [r8, #4]
  40b6c0:	3101      	adds	r1, #1
  40b6c2:	4406      	add	r6, r0
  40b6c4:	442c      	add	r4, r5
  40b6c6:	2907      	cmp	r1, #7
  40b6c8:	f8c8 6000 	str.w	r6, [r8]
  40b6cc:	9427      	str	r4, [sp, #156]	; 0x9c
  40b6ce:	9126      	str	r1, [sp, #152]	; 0x98
  40b6d0:	f300 823b 	bgt.w	40bb4a <_svfprintf_r+0x11ca>
  40b6d4:	f108 0808 	add.w	r8, r8, #8
  40b6d8:	2d00      	cmp	r5, #0
  40b6da:	bfac      	ite	ge
  40b6dc:	1b56      	subge	r6, r2, r5
  40b6de:	4616      	movlt	r6, r2
  40b6e0:	2e00      	cmp	r6, #0
  40b6e2:	f77f ab2d 	ble.w	40ad40 <_svfprintf_r+0x3c0>
  40b6e6:	2e10      	cmp	r6, #16
  40b6e8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40b6ea:	4db0      	ldr	r5, [pc, #704]	; (40b9ac <_svfprintf_r+0x102c>)
  40b6ec:	ddb5      	ble.n	40b65a <_svfprintf_r+0xcda>
  40b6ee:	4622      	mov	r2, r4
  40b6f0:	2710      	movs	r7, #16
  40b6f2:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  40b6f6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  40b6f8:	e004      	b.n	40b704 <_svfprintf_r+0xd84>
  40b6fa:	f108 0808 	add.w	r8, r8, #8
  40b6fe:	3e10      	subs	r6, #16
  40b700:	2e10      	cmp	r6, #16
  40b702:	dda9      	ble.n	40b658 <_svfprintf_r+0xcd8>
  40b704:	3301      	adds	r3, #1
  40b706:	3210      	adds	r2, #16
  40b708:	2b07      	cmp	r3, #7
  40b70a:	9227      	str	r2, [sp, #156]	; 0x9c
  40b70c:	9326      	str	r3, [sp, #152]	; 0x98
  40b70e:	e888 00a0 	stmia.w	r8, {r5, r7}
  40b712:	ddf2      	ble.n	40b6fa <_svfprintf_r+0xd7a>
  40b714:	aa25      	add	r2, sp, #148	; 0x94
  40b716:	4621      	mov	r1, r4
  40b718:	4658      	mov	r0, fp
  40b71a:	f002 f999 	bl	40da50 <__ssprint_r>
  40b71e:	2800      	cmp	r0, #0
  40b720:	f47f aa00 	bne.w	40ab24 <_svfprintf_r+0x1a4>
  40b724:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40b726:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40b728:	46c8      	mov	r8, r9
  40b72a:	e7e8      	b.n	40b6fe <_svfprintf_r+0xd7e>
  40b72c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40b72e:	9819      	ldr	r0, [sp, #100]	; 0x64
  40b730:	991a      	ldr	r1, [sp, #104]	; 0x68
  40b732:	f8c8 1000 	str.w	r1, [r8]
  40b736:	3301      	adds	r3, #1
  40b738:	4404      	add	r4, r0
  40b73a:	2b07      	cmp	r3, #7
  40b73c:	9427      	str	r4, [sp, #156]	; 0x9c
  40b73e:	f8c8 0004 	str.w	r0, [r8, #4]
  40b742:	9326      	str	r3, [sp, #152]	; 0x98
  40b744:	f300 81f5 	bgt.w	40bb32 <_svfprintf_r+0x11b2>
  40b748:	f108 0808 	add.w	r8, r8, #8
  40b74c:	e7ac      	b.n	40b6a8 <_svfprintf_r+0xd28>
  40b74e:	9b07      	ldr	r3, [sp, #28]
  40b750:	07da      	lsls	r2, r3, #31
  40b752:	f53f adfe 	bmi.w	40b352 <_svfprintf_r+0x9d2>
  40b756:	3701      	adds	r7, #1
  40b758:	3401      	adds	r4, #1
  40b75a:	2301      	movs	r3, #1
  40b75c:	2f07      	cmp	r7, #7
  40b75e:	9427      	str	r4, [sp, #156]	; 0x9c
  40b760:	9726      	str	r7, [sp, #152]	; 0x98
  40b762:	f8c8 6000 	str.w	r6, [r8]
  40b766:	f8c8 3004 	str.w	r3, [r8, #4]
  40b76a:	f77f ae25 	ble.w	40b3b8 <_svfprintf_r+0xa38>
  40b76e:	e74a      	b.n	40b606 <_svfprintf_r+0xc86>
  40b770:	aa25      	add	r2, sp, #148	; 0x94
  40b772:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40b774:	980c      	ldr	r0, [sp, #48]	; 0x30
  40b776:	f002 f96b 	bl	40da50 <__ssprint_r>
  40b77a:	2800      	cmp	r0, #0
  40b77c:	f47f a9d2 	bne.w	40ab24 <_svfprintf_r+0x1a4>
  40b780:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40b782:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40b784:	46c8      	mov	r8, r9
  40b786:	e5f2      	b.n	40b36e <_svfprintf_r+0x9ee>
  40b788:	aa25      	add	r2, sp, #148	; 0x94
  40b78a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40b78c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40b78e:	f002 f95f 	bl	40da50 <__ssprint_r>
  40b792:	2800      	cmp	r0, #0
  40b794:	f47f a9c6 	bne.w	40ab24 <_svfprintf_r+0x1a4>
  40b798:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40b79a:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40b79c:	46c8      	mov	r8, r9
  40b79e:	e5f5      	b.n	40b38c <_svfprintf_r+0xa0c>
  40b7a0:	464e      	mov	r6, r9
  40b7a2:	f7ff b9fd 	b.w	40aba0 <_svfprintf_r+0x220>
  40b7a6:	aa25      	add	r2, sp, #148	; 0x94
  40b7a8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40b7aa:	980c      	ldr	r0, [sp, #48]	; 0x30
  40b7ac:	f002 f950 	bl	40da50 <__ssprint_r>
  40b7b0:	2800      	cmp	r0, #0
  40b7b2:	f47f a9b7 	bne.w	40ab24 <_svfprintf_r+0x1a4>
  40b7b6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40b7b8:	46c8      	mov	r8, r9
  40b7ba:	f7ff ba72 	b.w	40aca2 <_svfprintf_r+0x322>
  40b7be:	9c15      	ldr	r4, [sp, #84]	; 0x54
  40b7c0:	4622      	mov	r2, r4
  40b7c2:	4620      	mov	r0, r4
  40b7c4:	9c14      	ldr	r4, [sp, #80]	; 0x50
  40b7c6:	4623      	mov	r3, r4
  40b7c8:	4621      	mov	r1, r4
  40b7ca:	f003 fa07 	bl	40ebdc <__aeabi_dcmpun>
  40b7ce:	2800      	cmp	r0, #0
  40b7d0:	f040 8286 	bne.w	40bce0 <_svfprintf_r+0x1360>
  40b7d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40b7d6:	3301      	adds	r3, #1
  40b7d8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40b7da:	f023 0320 	bic.w	r3, r3, #32
  40b7de:	930e      	str	r3, [sp, #56]	; 0x38
  40b7e0:	f000 81e2 	beq.w	40bba8 <_svfprintf_r+0x1228>
  40b7e4:	2b47      	cmp	r3, #71	; 0x47
  40b7e6:	f000 811e 	beq.w	40ba26 <_svfprintf_r+0x10a6>
  40b7ea:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  40b7ee:	9307      	str	r3, [sp, #28]
  40b7f0:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40b7f2:	1e1f      	subs	r7, r3, #0
  40b7f4:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40b7f6:	9308      	str	r3, [sp, #32]
  40b7f8:	bfbb      	ittet	lt
  40b7fa:	463b      	movlt	r3, r7
  40b7fc:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  40b800:	2300      	movge	r3, #0
  40b802:	232d      	movlt	r3, #45	; 0x2d
  40b804:	9310      	str	r3, [sp, #64]	; 0x40
  40b806:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40b808:	2b66      	cmp	r3, #102	; 0x66
  40b80a:	f000 81bb 	beq.w	40bb84 <_svfprintf_r+0x1204>
  40b80e:	2b46      	cmp	r3, #70	; 0x46
  40b810:	f000 80df 	beq.w	40b9d2 <_svfprintf_r+0x1052>
  40b814:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40b816:	9a08      	ldr	r2, [sp, #32]
  40b818:	2b45      	cmp	r3, #69	; 0x45
  40b81a:	bf0c      	ite	eq
  40b81c:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  40b81e:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  40b820:	a823      	add	r0, sp, #140	; 0x8c
  40b822:	a920      	add	r1, sp, #128	; 0x80
  40b824:	bf08      	it	eq
  40b826:	1c5d      	addeq	r5, r3, #1
  40b828:	9004      	str	r0, [sp, #16]
  40b82a:	9103      	str	r1, [sp, #12]
  40b82c:	a81f      	add	r0, sp, #124	; 0x7c
  40b82e:	2102      	movs	r1, #2
  40b830:	463b      	mov	r3, r7
  40b832:	9002      	str	r0, [sp, #8]
  40b834:	9501      	str	r5, [sp, #4]
  40b836:	9100      	str	r1, [sp, #0]
  40b838:	980c      	ldr	r0, [sp, #48]	; 0x30
  40b83a:	f000 fb99 	bl	40bf70 <_dtoa_r>
  40b83e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40b840:	2b67      	cmp	r3, #103	; 0x67
  40b842:	4606      	mov	r6, r0
  40b844:	f040 81e0 	bne.w	40bc08 <_svfprintf_r+0x1288>
  40b848:	f01b 0f01 	tst.w	fp, #1
  40b84c:	f000 8246 	beq.w	40bcdc <_svfprintf_r+0x135c>
  40b850:	1974      	adds	r4, r6, r5
  40b852:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40b854:	9808      	ldr	r0, [sp, #32]
  40b856:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40b858:	4639      	mov	r1, r7
  40b85a:	f003 f98d 	bl	40eb78 <__aeabi_dcmpeq>
  40b85e:	2800      	cmp	r0, #0
  40b860:	f040 8165 	bne.w	40bb2e <_svfprintf_r+0x11ae>
  40b864:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40b866:	42a3      	cmp	r3, r4
  40b868:	d206      	bcs.n	40b878 <_svfprintf_r+0xef8>
  40b86a:	2130      	movs	r1, #48	; 0x30
  40b86c:	1c5a      	adds	r2, r3, #1
  40b86e:	9223      	str	r2, [sp, #140]	; 0x8c
  40b870:	7019      	strb	r1, [r3, #0]
  40b872:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40b874:	429c      	cmp	r4, r3
  40b876:	d8f9      	bhi.n	40b86c <_svfprintf_r+0xeec>
  40b878:	1b9b      	subs	r3, r3, r6
  40b87a:	9313      	str	r3, [sp, #76]	; 0x4c
  40b87c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40b87e:	2b47      	cmp	r3, #71	; 0x47
  40b880:	f000 80e9 	beq.w	40ba56 <_svfprintf_r+0x10d6>
  40b884:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40b886:	2b65      	cmp	r3, #101	; 0x65
  40b888:	f340 81cd 	ble.w	40bc26 <_svfprintf_r+0x12a6>
  40b88c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40b88e:	2b66      	cmp	r3, #102	; 0x66
  40b890:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40b892:	9312      	str	r3, [sp, #72]	; 0x48
  40b894:	f000 819e 	beq.w	40bbd4 <_svfprintf_r+0x1254>
  40b898:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40b89a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40b89c:	4619      	mov	r1, r3
  40b89e:	4291      	cmp	r1, r2
  40b8a0:	f300 818a 	bgt.w	40bbb8 <_svfprintf_r+0x1238>
  40b8a4:	f01b 0f01 	tst.w	fp, #1
  40b8a8:	f040 8213 	bne.w	40bcd2 <_svfprintf_r+0x1352>
  40b8ac:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40b8b0:	9308      	str	r3, [sp, #32]
  40b8b2:	2367      	movs	r3, #103	; 0x67
  40b8b4:	920e      	str	r2, [sp, #56]	; 0x38
  40b8b6:	9311      	str	r3, [sp, #68]	; 0x44
  40b8b8:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40b8ba:	2b00      	cmp	r3, #0
  40b8bc:	f040 80c4 	bne.w	40ba48 <_svfprintf_r+0x10c8>
  40b8c0:	930a      	str	r3, [sp, #40]	; 0x28
  40b8c2:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40b8c6:	f7ff b973 	b.w	40abb0 <_svfprintf_r+0x230>
  40b8ca:	4635      	mov	r5, r6
  40b8cc:	460c      	mov	r4, r1
  40b8ce:	4646      	mov	r6, r8
  40b8d0:	4690      	mov	r8, r2
  40b8d2:	3301      	adds	r3, #1
  40b8d4:	443c      	add	r4, r7
  40b8d6:	2b07      	cmp	r3, #7
  40b8d8:	9427      	str	r4, [sp, #156]	; 0x9c
  40b8da:	9326      	str	r3, [sp, #152]	; 0x98
  40b8dc:	e888 00a0 	stmia.w	r8, {r5, r7}
  40b8e0:	f73f aed1 	bgt.w	40b686 <_svfprintf_r+0xd06>
  40b8e4:	f108 0808 	add.w	r8, r8, #8
  40b8e8:	e6d7      	b.n	40b69a <_svfprintf_r+0xd1a>
  40b8ea:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40b8ec:	6813      	ldr	r3, [r2, #0]
  40b8ee:	3204      	adds	r2, #4
  40b8f0:	920f      	str	r2, [sp, #60]	; 0x3c
  40b8f2:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40b8f4:	601a      	str	r2, [r3, #0]
  40b8f6:	f7ff b86a 	b.w	40a9ce <_svfprintf_r+0x4e>
  40b8fa:	aa25      	add	r2, sp, #148	; 0x94
  40b8fc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40b8fe:	980c      	ldr	r0, [sp, #48]	; 0x30
  40b900:	f002 f8a6 	bl	40da50 <__ssprint_r>
  40b904:	2800      	cmp	r0, #0
  40b906:	f47f a90d 	bne.w	40ab24 <_svfprintf_r+0x1a4>
  40b90a:	46c8      	mov	r8, r9
  40b90c:	e48d      	b.n	40b22a <_svfprintf_r+0x8aa>
  40b90e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40b910:	4a27      	ldr	r2, [pc, #156]	; (40b9b0 <_svfprintf_r+0x1030>)
  40b912:	f8c8 2000 	str.w	r2, [r8]
  40b916:	3301      	adds	r3, #1
  40b918:	3401      	adds	r4, #1
  40b91a:	2201      	movs	r2, #1
  40b91c:	2b07      	cmp	r3, #7
  40b91e:	9427      	str	r4, [sp, #156]	; 0x9c
  40b920:	9326      	str	r3, [sp, #152]	; 0x98
  40b922:	f8c8 2004 	str.w	r2, [r8, #4]
  40b926:	dc72      	bgt.n	40ba0e <_svfprintf_r+0x108e>
  40b928:	f108 0808 	add.w	r8, r8, #8
  40b92c:	b929      	cbnz	r1, 40b93a <_svfprintf_r+0xfba>
  40b92e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40b930:	b91b      	cbnz	r3, 40b93a <_svfprintf_r+0xfba>
  40b932:	9b07      	ldr	r3, [sp, #28]
  40b934:	07d8      	lsls	r0, r3, #31
  40b936:	f57f aa03 	bpl.w	40ad40 <_svfprintf_r+0x3c0>
  40b93a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40b93c:	9819      	ldr	r0, [sp, #100]	; 0x64
  40b93e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40b940:	f8c8 2000 	str.w	r2, [r8]
  40b944:	3301      	adds	r3, #1
  40b946:	4602      	mov	r2, r0
  40b948:	4422      	add	r2, r4
  40b94a:	2b07      	cmp	r3, #7
  40b94c:	9227      	str	r2, [sp, #156]	; 0x9c
  40b94e:	f8c8 0004 	str.w	r0, [r8, #4]
  40b952:	9326      	str	r3, [sp, #152]	; 0x98
  40b954:	f300 818d 	bgt.w	40bc72 <_svfprintf_r+0x12f2>
  40b958:	f108 0808 	add.w	r8, r8, #8
  40b95c:	2900      	cmp	r1, #0
  40b95e:	f2c0 8165 	blt.w	40bc2c <_svfprintf_r+0x12ac>
  40b962:	9913      	ldr	r1, [sp, #76]	; 0x4c
  40b964:	f8c8 6000 	str.w	r6, [r8]
  40b968:	3301      	adds	r3, #1
  40b96a:	188c      	adds	r4, r1, r2
  40b96c:	2b07      	cmp	r3, #7
  40b96e:	9427      	str	r4, [sp, #156]	; 0x9c
  40b970:	9326      	str	r3, [sp, #152]	; 0x98
  40b972:	f8c8 1004 	str.w	r1, [r8, #4]
  40b976:	f77f a9e1 	ble.w	40ad3c <_svfprintf_r+0x3bc>
  40b97a:	e52c      	b.n	40b3d6 <_svfprintf_r+0xa56>
  40b97c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40b97e:	9909      	ldr	r1, [sp, #36]	; 0x24
  40b980:	6813      	ldr	r3, [r2, #0]
  40b982:	17cd      	asrs	r5, r1, #31
  40b984:	4608      	mov	r0, r1
  40b986:	3204      	adds	r2, #4
  40b988:	4629      	mov	r1, r5
  40b98a:	920f      	str	r2, [sp, #60]	; 0x3c
  40b98c:	e9c3 0100 	strd	r0, r1, [r3]
  40b990:	f7ff b81d 	b.w	40a9ce <_svfprintf_r+0x4e>
  40b994:	aa25      	add	r2, sp, #148	; 0x94
  40b996:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40b998:	980c      	ldr	r0, [sp, #48]	; 0x30
  40b99a:	f002 f859 	bl	40da50 <__ssprint_r>
  40b99e:	2800      	cmp	r0, #0
  40b9a0:	f47f a8c0 	bne.w	40ab24 <_svfprintf_r+0x1a4>
  40b9a4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40b9a6:	46c8      	mov	r8, r9
  40b9a8:	e458      	b.n	40b25c <_svfprintf_r+0x8dc>
  40b9aa:	bf00      	nop
  40b9ac:	0040fc58 	.word	0x0040fc58
  40b9b0:	0040fc44 	.word	0x0040fc44
  40b9b4:	2140      	movs	r1, #64	; 0x40
  40b9b6:	980c      	ldr	r0, [sp, #48]	; 0x30
  40b9b8:	f001 fa30 	bl	40ce1c <_malloc_r>
  40b9bc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40b9be:	6010      	str	r0, [r2, #0]
  40b9c0:	6110      	str	r0, [r2, #16]
  40b9c2:	2800      	cmp	r0, #0
  40b9c4:	f000 81f2 	beq.w	40bdac <_svfprintf_r+0x142c>
  40b9c8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40b9ca:	2340      	movs	r3, #64	; 0x40
  40b9cc:	6153      	str	r3, [r2, #20]
  40b9ce:	f7fe bfee 	b.w	40a9ae <_svfprintf_r+0x2e>
  40b9d2:	a823      	add	r0, sp, #140	; 0x8c
  40b9d4:	a920      	add	r1, sp, #128	; 0x80
  40b9d6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40b9d8:	9004      	str	r0, [sp, #16]
  40b9da:	9103      	str	r1, [sp, #12]
  40b9dc:	a81f      	add	r0, sp, #124	; 0x7c
  40b9de:	2103      	movs	r1, #3
  40b9e0:	9002      	str	r0, [sp, #8]
  40b9e2:	9a08      	ldr	r2, [sp, #32]
  40b9e4:	9401      	str	r4, [sp, #4]
  40b9e6:	463b      	mov	r3, r7
  40b9e8:	9100      	str	r1, [sp, #0]
  40b9ea:	980c      	ldr	r0, [sp, #48]	; 0x30
  40b9ec:	f000 fac0 	bl	40bf70 <_dtoa_r>
  40b9f0:	4625      	mov	r5, r4
  40b9f2:	4606      	mov	r6, r0
  40b9f4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40b9f6:	2b46      	cmp	r3, #70	; 0x46
  40b9f8:	eb06 0405 	add.w	r4, r6, r5
  40b9fc:	f47f af29 	bne.w	40b852 <_svfprintf_r+0xed2>
  40ba00:	7833      	ldrb	r3, [r6, #0]
  40ba02:	2b30      	cmp	r3, #48	; 0x30
  40ba04:	f000 8178 	beq.w	40bcf8 <_svfprintf_r+0x1378>
  40ba08:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  40ba0a:	442c      	add	r4, r5
  40ba0c:	e721      	b.n	40b852 <_svfprintf_r+0xed2>
  40ba0e:	aa25      	add	r2, sp, #148	; 0x94
  40ba10:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40ba12:	980c      	ldr	r0, [sp, #48]	; 0x30
  40ba14:	f002 f81c 	bl	40da50 <__ssprint_r>
  40ba18:	2800      	cmp	r0, #0
  40ba1a:	f47f a883 	bne.w	40ab24 <_svfprintf_r+0x1a4>
  40ba1e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  40ba20:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40ba22:	46c8      	mov	r8, r9
  40ba24:	e782      	b.n	40b92c <_svfprintf_r+0xfac>
  40ba26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40ba28:	2b00      	cmp	r3, #0
  40ba2a:	bf08      	it	eq
  40ba2c:	2301      	moveq	r3, #1
  40ba2e:	930a      	str	r3, [sp, #40]	; 0x28
  40ba30:	e6db      	b.n	40b7ea <_svfprintf_r+0xe6a>
  40ba32:	4630      	mov	r0, r6
  40ba34:	940a      	str	r4, [sp, #40]	; 0x28
  40ba36:	f7fe ff03 	bl	40a840 <strlen>
  40ba3a:	950f      	str	r5, [sp, #60]	; 0x3c
  40ba3c:	900e      	str	r0, [sp, #56]	; 0x38
  40ba3e:	f8cd b01c 	str.w	fp, [sp, #28]
  40ba42:	4603      	mov	r3, r0
  40ba44:	f7ff b9f9 	b.w	40ae3a <_svfprintf_r+0x4ba>
  40ba48:	272d      	movs	r7, #45	; 0x2d
  40ba4a:	2300      	movs	r3, #0
  40ba4c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  40ba50:	930a      	str	r3, [sp, #40]	; 0x28
  40ba52:	f7ff b8ae 	b.w	40abb2 <_svfprintf_r+0x232>
  40ba56:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40ba58:	9312      	str	r3, [sp, #72]	; 0x48
  40ba5a:	461a      	mov	r2, r3
  40ba5c:	3303      	adds	r3, #3
  40ba5e:	db04      	blt.n	40ba6a <_svfprintf_r+0x10ea>
  40ba60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40ba62:	4619      	mov	r1, r3
  40ba64:	4291      	cmp	r1, r2
  40ba66:	f6bf af17 	bge.w	40b898 <_svfprintf_r+0xf18>
  40ba6a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40ba6c:	3b02      	subs	r3, #2
  40ba6e:	9311      	str	r3, [sp, #68]	; 0x44
  40ba70:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  40ba74:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  40ba78:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40ba7a:	3b01      	subs	r3, #1
  40ba7c:	2b00      	cmp	r3, #0
  40ba7e:	931f      	str	r3, [sp, #124]	; 0x7c
  40ba80:	bfbd      	ittte	lt
  40ba82:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  40ba84:	f1c3 0301 	rsblt	r3, r3, #1
  40ba88:	222d      	movlt	r2, #45	; 0x2d
  40ba8a:	222b      	movge	r2, #43	; 0x2b
  40ba8c:	2b09      	cmp	r3, #9
  40ba8e:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  40ba92:	f340 8116 	ble.w	40bcc2 <_svfprintf_r+0x1342>
  40ba96:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  40ba9a:	4620      	mov	r0, r4
  40ba9c:	4dab      	ldr	r5, [pc, #684]	; (40bd4c <_svfprintf_r+0x13cc>)
  40ba9e:	e000      	b.n	40baa2 <_svfprintf_r+0x1122>
  40baa0:	4610      	mov	r0, r2
  40baa2:	fb85 1203 	smull	r1, r2, r5, r3
  40baa6:	17d9      	asrs	r1, r3, #31
  40baa8:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  40baac:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  40bab0:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  40bab4:	3230      	adds	r2, #48	; 0x30
  40bab6:	2909      	cmp	r1, #9
  40bab8:	f800 2c01 	strb.w	r2, [r0, #-1]
  40babc:	460b      	mov	r3, r1
  40babe:	f100 32ff 	add.w	r2, r0, #4294967295
  40bac2:	dced      	bgt.n	40baa0 <_svfprintf_r+0x1120>
  40bac4:	3330      	adds	r3, #48	; 0x30
  40bac6:	3802      	subs	r0, #2
  40bac8:	b2d9      	uxtb	r1, r3
  40baca:	4284      	cmp	r4, r0
  40bacc:	f802 1c01 	strb.w	r1, [r2, #-1]
  40bad0:	f240 8165 	bls.w	40bd9e <_svfprintf_r+0x141e>
  40bad4:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  40bad8:	4613      	mov	r3, r2
  40bada:	e001      	b.n	40bae0 <_svfprintf_r+0x1160>
  40badc:	f813 1b01 	ldrb.w	r1, [r3], #1
  40bae0:	f800 1b01 	strb.w	r1, [r0], #1
  40bae4:	42a3      	cmp	r3, r4
  40bae6:	d1f9      	bne.n	40badc <_svfprintf_r+0x115c>
  40bae8:	3301      	adds	r3, #1
  40baea:	1a9b      	subs	r3, r3, r2
  40baec:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  40baf0:	4413      	add	r3, r2
  40baf2:	aa21      	add	r2, sp, #132	; 0x84
  40baf4:	1a9b      	subs	r3, r3, r2
  40baf6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40baf8:	931b      	str	r3, [sp, #108]	; 0x6c
  40bafa:	2a01      	cmp	r2, #1
  40bafc:	4413      	add	r3, r2
  40bafe:	930e      	str	r3, [sp, #56]	; 0x38
  40bb00:	f340 8119 	ble.w	40bd36 <_svfprintf_r+0x13b6>
  40bb04:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40bb06:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40bb08:	4413      	add	r3, r2
  40bb0a:	930e      	str	r3, [sp, #56]	; 0x38
  40bb0c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40bb10:	9308      	str	r3, [sp, #32]
  40bb12:	2300      	movs	r3, #0
  40bb14:	9312      	str	r3, [sp, #72]	; 0x48
  40bb16:	e6cf      	b.n	40b8b8 <_svfprintf_r+0xf38>
  40bb18:	aa25      	add	r2, sp, #148	; 0x94
  40bb1a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40bb1c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40bb1e:	f001 ff97 	bl	40da50 <__ssprint_r>
  40bb22:	2800      	cmp	r0, #0
  40bb24:	f47e affe 	bne.w	40ab24 <_svfprintf_r+0x1a4>
  40bb28:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40bb2a:	46c8      	mov	r8, r9
  40bb2c:	e4d7      	b.n	40b4de <_svfprintf_r+0xb5e>
  40bb2e:	4623      	mov	r3, r4
  40bb30:	e6a2      	b.n	40b878 <_svfprintf_r+0xef8>
  40bb32:	aa25      	add	r2, sp, #148	; 0x94
  40bb34:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40bb36:	980c      	ldr	r0, [sp, #48]	; 0x30
  40bb38:	f001 ff8a 	bl	40da50 <__ssprint_r>
  40bb3c:	2800      	cmp	r0, #0
  40bb3e:	f47e aff1 	bne.w	40ab24 <_svfprintf_r+0x1a4>
  40bb42:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  40bb44:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40bb46:	46c8      	mov	r8, r9
  40bb48:	e5ae      	b.n	40b6a8 <_svfprintf_r+0xd28>
  40bb4a:	aa25      	add	r2, sp, #148	; 0x94
  40bb4c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40bb4e:	980c      	ldr	r0, [sp, #48]	; 0x30
  40bb50:	f001 ff7e 	bl	40da50 <__ssprint_r>
  40bb54:	2800      	cmp	r0, #0
  40bb56:	f47e afe5 	bne.w	40ab24 <_svfprintf_r+0x1a4>
  40bb5a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  40bb5c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40bb5e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40bb60:	1a9a      	subs	r2, r3, r2
  40bb62:	46c8      	mov	r8, r9
  40bb64:	e5b8      	b.n	40b6d8 <_svfprintf_r+0xd58>
  40bb66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40bb68:	9612      	str	r6, [sp, #72]	; 0x48
  40bb6a:	2b06      	cmp	r3, #6
  40bb6c:	bf28      	it	cs
  40bb6e:	2306      	movcs	r3, #6
  40bb70:	960a      	str	r6, [sp, #40]	; 0x28
  40bb72:	4637      	mov	r7, r6
  40bb74:	9308      	str	r3, [sp, #32]
  40bb76:	950f      	str	r5, [sp, #60]	; 0x3c
  40bb78:	f8cd b01c 	str.w	fp, [sp, #28]
  40bb7c:	930e      	str	r3, [sp, #56]	; 0x38
  40bb7e:	4e74      	ldr	r6, [pc, #464]	; (40bd50 <_svfprintf_r+0x13d0>)
  40bb80:	f7ff b816 	b.w	40abb0 <_svfprintf_r+0x230>
  40bb84:	a823      	add	r0, sp, #140	; 0x8c
  40bb86:	a920      	add	r1, sp, #128	; 0x80
  40bb88:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40bb8a:	9004      	str	r0, [sp, #16]
  40bb8c:	9103      	str	r1, [sp, #12]
  40bb8e:	a81f      	add	r0, sp, #124	; 0x7c
  40bb90:	2103      	movs	r1, #3
  40bb92:	9002      	str	r0, [sp, #8]
  40bb94:	9a08      	ldr	r2, [sp, #32]
  40bb96:	9501      	str	r5, [sp, #4]
  40bb98:	463b      	mov	r3, r7
  40bb9a:	9100      	str	r1, [sp, #0]
  40bb9c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40bb9e:	f000 f9e7 	bl	40bf70 <_dtoa_r>
  40bba2:	4606      	mov	r6, r0
  40bba4:	1944      	adds	r4, r0, r5
  40bba6:	e72b      	b.n	40ba00 <_svfprintf_r+0x1080>
  40bba8:	2306      	movs	r3, #6
  40bbaa:	930a      	str	r3, [sp, #40]	; 0x28
  40bbac:	e61d      	b.n	40b7ea <_svfprintf_r+0xe6a>
  40bbae:	272d      	movs	r7, #45	; 0x2d
  40bbb0:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  40bbb4:	f7ff bacd 	b.w	40b152 <_svfprintf_r+0x7d2>
  40bbb8:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40bbba:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40bbbc:	4413      	add	r3, r2
  40bbbe:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40bbc0:	930e      	str	r3, [sp, #56]	; 0x38
  40bbc2:	2a00      	cmp	r2, #0
  40bbc4:	f340 80b0 	ble.w	40bd28 <_svfprintf_r+0x13a8>
  40bbc8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40bbcc:	9308      	str	r3, [sp, #32]
  40bbce:	2367      	movs	r3, #103	; 0x67
  40bbd0:	9311      	str	r3, [sp, #68]	; 0x44
  40bbd2:	e671      	b.n	40b8b8 <_svfprintf_r+0xf38>
  40bbd4:	2b00      	cmp	r3, #0
  40bbd6:	f340 80c3 	ble.w	40bd60 <_svfprintf_r+0x13e0>
  40bbda:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40bbdc:	2a00      	cmp	r2, #0
  40bbde:	f040 8099 	bne.w	40bd14 <_svfprintf_r+0x1394>
  40bbe2:	f01b 0f01 	tst.w	fp, #1
  40bbe6:	f040 8095 	bne.w	40bd14 <_svfprintf_r+0x1394>
  40bbea:	9308      	str	r3, [sp, #32]
  40bbec:	930e      	str	r3, [sp, #56]	; 0x38
  40bbee:	e663      	b.n	40b8b8 <_svfprintf_r+0xf38>
  40bbf0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40bbf2:	9308      	str	r3, [sp, #32]
  40bbf4:	930e      	str	r3, [sp, #56]	; 0x38
  40bbf6:	900a      	str	r0, [sp, #40]	; 0x28
  40bbf8:	950f      	str	r5, [sp, #60]	; 0x3c
  40bbfa:	f8cd b01c 	str.w	fp, [sp, #28]
  40bbfe:	9012      	str	r0, [sp, #72]	; 0x48
  40bc00:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40bc04:	f7fe bfd4 	b.w	40abb0 <_svfprintf_r+0x230>
  40bc08:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40bc0a:	2b47      	cmp	r3, #71	; 0x47
  40bc0c:	f47f ae20 	bne.w	40b850 <_svfprintf_r+0xed0>
  40bc10:	f01b 0f01 	tst.w	fp, #1
  40bc14:	f47f aeee 	bne.w	40b9f4 <_svfprintf_r+0x1074>
  40bc18:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40bc1a:	1b9b      	subs	r3, r3, r6
  40bc1c:	9313      	str	r3, [sp, #76]	; 0x4c
  40bc1e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40bc20:	2b47      	cmp	r3, #71	; 0x47
  40bc22:	f43f af18 	beq.w	40ba56 <_svfprintf_r+0x10d6>
  40bc26:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40bc28:	9312      	str	r3, [sp, #72]	; 0x48
  40bc2a:	e721      	b.n	40ba70 <_svfprintf_r+0x10f0>
  40bc2c:	424f      	negs	r7, r1
  40bc2e:	3110      	adds	r1, #16
  40bc30:	4d48      	ldr	r5, [pc, #288]	; (40bd54 <_svfprintf_r+0x13d4>)
  40bc32:	da2f      	bge.n	40bc94 <_svfprintf_r+0x1314>
  40bc34:	2410      	movs	r4, #16
  40bc36:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  40bc3a:	e004      	b.n	40bc46 <_svfprintf_r+0x12c6>
  40bc3c:	f108 0808 	add.w	r8, r8, #8
  40bc40:	3f10      	subs	r7, #16
  40bc42:	2f10      	cmp	r7, #16
  40bc44:	dd26      	ble.n	40bc94 <_svfprintf_r+0x1314>
  40bc46:	3301      	adds	r3, #1
  40bc48:	3210      	adds	r2, #16
  40bc4a:	2b07      	cmp	r3, #7
  40bc4c:	9227      	str	r2, [sp, #156]	; 0x9c
  40bc4e:	9326      	str	r3, [sp, #152]	; 0x98
  40bc50:	f8c8 5000 	str.w	r5, [r8]
  40bc54:	f8c8 4004 	str.w	r4, [r8, #4]
  40bc58:	ddf0      	ble.n	40bc3c <_svfprintf_r+0x12bc>
  40bc5a:	aa25      	add	r2, sp, #148	; 0x94
  40bc5c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40bc5e:	4658      	mov	r0, fp
  40bc60:	f001 fef6 	bl	40da50 <__ssprint_r>
  40bc64:	2800      	cmp	r0, #0
  40bc66:	f47e af5d 	bne.w	40ab24 <_svfprintf_r+0x1a4>
  40bc6a:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40bc6c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40bc6e:	46c8      	mov	r8, r9
  40bc70:	e7e6      	b.n	40bc40 <_svfprintf_r+0x12c0>
  40bc72:	aa25      	add	r2, sp, #148	; 0x94
  40bc74:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40bc76:	980c      	ldr	r0, [sp, #48]	; 0x30
  40bc78:	f001 feea 	bl	40da50 <__ssprint_r>
  40bc7c:	2800      	cmp	r0, #0
  40bc7e:	f47e af51 	bne.w	40ab24 <_svfprintf_r+0x1a4>
  40bc82:	991f      	ldr	r1, [sp, #124]	; 0x7c
  40bc84:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40bc86:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40bc88:	46c8      	mov	r8, r9
  40bc8a:	e667      	b.n	40b95c <_svfprintf_r+0xfdc>
  40bc8c:	2000      	movs	r0, #0
  40bc8e:	900a      	str	r0, [sp, #40]	; 0x28
  40bc90:	f7fe bed0 	b.w	40aa34 <_svfprintf_r+0xb4>
  40bc94:	3301      	adds	r3, #1
  40bc96:	443a      	add	r2, r7
  40bc98:	2b07      	cmp	r3, #7
  40bc9a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40bc9e:	9227      	str	r2, [sp, #156]	; 0x9c
  40bca0:	9326      	str	r3, [sp, #152]	; 0x98
  40bca2:	f108 0808 	add.w	r8, r8, #8
  40bca6:	f77f ae5c 	ble.w	40b962 <_svfprintf_r+0xfe2>
  40bcaa:	aa25      	add	r2, sp, #148	; 0x94
  40bcac:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40bcae:	980c      	ldr	r0, [sp, #48]	; 0x30
  40bcb0:	f001 fece 	bl	40da50 <__ssprint_r>
  40bcb4:	2800      	cmp	r0, #0
  40bcb6:	f47e af35 	bne.w	40ab24 <_svfprintf_r+0x1a4>
  40bcba:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40bcbc:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40bcbe:	46c8      	mov	r8, r9
  40bcc0:	e64f      	b.n	40b962 <_svfprintf_r+0xfe2>
  40bcc2:	3330      	adds	r3, #48	; 0x30
  40bcc4:	2230      	movs	r2, #48	; 0x30
  40bcc6:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  40bcca:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  40bcce:	ab22      	add	r3, sp, #136	; 0x88
  40bcd0:	e70f      	b.n	40baf2 <_svfprintf_r+0x1172>
  40bcd2:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40bcd4:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40bcd6:	4413      	add	r3, r2
  40bcd8:	930e      	str	r3, [sp, #56]	; 0x38
  40bcda:	e775      	b.n	40bbc8 <_svfprintf_r+0x1248>
  40bcdc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40bcde:	e5cb      	b.n	40b878 <_svfprintf_r+0xef8>
  40bce0:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40bce2:	4e1d      	ldr	r6, [pc, #116]	; (40bd58 <_svfprintf_r+0x13d8>)
  40bce4:	2b00      	cmp	r3, #0
  40bce6:	bfb6      	itet	lt
  40bce8:	272d      	movlt	r7, #45	; 0x2d
  40bcea:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  40bcee:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  40bcf2:	4b1a      	ldr	r3, [pc, #104]	; (40bd5c <_svfprintf_r+0x13dc>)
  40bcf4:	f7ff ba2f 	b.w	40b156 <_svfprintf_r+0x7d6>
  40bcf8:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40bcfa:	9808      	ldr	r0, [sp, #32]
  40bcfc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40bcfe:	4639      	mov	r1, r7
  40bd00:	f002 ff3a 	bl	40eb78 <__aeabi_dcmpeq>
  40bd04:	2800      	cmp	r0, #0
  40bd06:	f47f ae7f 	bne.w	40ba08 <_svfprintf_r+0x1088>
  40bd0a:	f1c5 0501 	rsb	r5, r5, #1
  40bd0e:	951f      	str	r5, [sp, #124]	; 0x7c
  40bd10:	442c      	add	r4, r5
  40bd12:	e59e      	b.n	40b852 <_svfprintf_r+0xed2>
  40bd14:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40bd16:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40bd18:	4413      	add	r3, r2
  40bd1a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40bd1c:	441a      	add	r2, r3
  40bd1e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40bd22:	920e      	str	r2, [sp, #56]	; 0x38
  40bd24:	9308      	str	r3, [sp, #32]
  40bd26:	e5c7      	b.n	40b8b8 <_svfprintf_r+0xf38>
  40bd28:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40bd2a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40bd2c:	f1c3 0301 	rsb	r3, r3, #1
  40bd30:	441a      	add	r2, r3
  40bd32:	4613      	mov	r3, r2
  40bd34:	e7d0      	b.n	40bcd8 <_svfprintf_r+0x1358>
  40bd36:	f01b 0301 	ands.w	r3, fp, #1
  40bd3a:	9312      	str	r3, [sp, #72]	; 0x48
  40bd3c:	f47f aee2 	bne.w	40bb04 <_svfprintf_r+0x1184>
  40bd40:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40bd42:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40bd46:	9308      	str	r3, [sp, #32]
  40bd48:	e5b6      	b.n	40b8b8 <_svfprintf_r+0xf38>
  40bd4a:	bf00      	nop
  40bd4c:	66666667 	.word	0x66666667
  40bd50:	0040fc3c 	.word	0x0040fc3c
  40bd54:	0040fc58 	.word	0x0040fc58
  40bd58:	0040fc10 	.word	0x0040fc10
  40bd5c:	0040fc0c 	.word	0x0040fc0c
  40bd60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40bd62:	b913      	cbnz	r3, 40bd6a <_svfprintf_r+0x13ea>
  40bd64:	f01b 0f01 	tst.w	fp, #1
  40bd68:	d002      	beq.n	40bd70 <_svfprintf_r+0x13f0>
  40bd6a:	9b19      	ldr	r3, [sp, #100]	; 0x64
  40bd6c:	3301      	adds	r3, #1
  40bd6e:	e7d4      	b.n	40bd1a <_svfprintf_r+0x139a>
  40bd70:	2301      	movs	r3, #1
  40bd72:	e73a      	b.n	40bbea <_svfprintf_r+0x126a>
  40bd74:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40bd76:	f89a 3001 	ldrb.w	r3, [sl, #1]
  40bd7a:	6828      	ldr	r0, [r5, #0]
  40bd7c:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  40bd80:	900a      	str	r0, [sp, #40]	; 0x28
  40bd82:	4628      	mov	r0, r5
  40bd84:	3004      	adds	r0, #4
  40bd86:	46a2      	mov	sl, r4
  40bd88:	900f      	str	r0, [sp, #60]	; 0x3c
  40bd8a:	f7fe be51 	b.w	40aa30 <_svfprintf_r+0xb0>
  40bd8e:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40bd92:	f7ff b867 	b.w	40ae64 <_svfprintf_r+0x4e4>
  40bd96:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40bd9a:	f7ff ba15 	b.w	40b1c8 <_svfprintf_r+0x848>
  40bd9e:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  40bda2:	e6a6      	b.n	40baf2 <_svfprintf_r+0x1172>
  40bda4:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40bda8:	f7ff b8eb 	b.w	40af82 <_svfprintf_r+0x602>
  40bdac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40bdae:	230c      	movs	r3, #12
  40bdb0:	6013      	str	r3, [r2, #0]
  40bdb2:	f04f 33ff 	mov.w	r3, #4294967295
  40bdb6:	9309      	str	r3, [sp, #36]	; 0x24
  40bdb8:	f7fe bebd 	b.w	40ab36 <_svfprintf_r+0x1b6>
  40bdbc:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40bdc0:	f7ff b99a 	b.w	40b0f8 <_svfprintf_r+0x778>
  40bdc4:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40bdc8:	f7ff b976 	b.w	40b0b8 <_svfprintf_r+0x738>
  40bdcc:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40bdd0:	f7ff b959 	b.w	40b086 <_svfprintf_r+0x706>
  40bdd4:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40bdd8:	f7ff b912 	b.w	40b000 <_svfprintf_r+0x680>

0040bddc <_vsprintf_r>:
  40bddc:	b5f0      	push	{r4, r5, r6, r7, lr}
  40bdde:	b09b      	sub	sp, #108	; 0x6c
  40bde0:	460d      	mov	r5, r1
  40bde2:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  40bde6:	f44f 7702 	mov.w	r7, #520	; 0x208
  40bdea:	f64f 76ff 	movw	r6, #65535	; 0xffff
  40bdee:	4669      	mov	r1, sp
  40bdf0:	9500      	str	r5, [sp, #0]
  40bdf2:	9504      	str	r5, [sp, #16]
  40bdf4:	f8ad 700c 	strh.w	r7, [sp, #12]
  40bdf8:	9402      	str	r4, [sp, #8]
  40bdfa:	9405      	str	r4, [sp, #20]
  40bdfc:	f8ad 600e 	strh.w	r6, [sp, #14]
  40be00:	f7fe fdbe 	bl	40a980 <_svfprintf_r>
  40be04:	9b00      	ldr	r3, [sp, #0]
  40be06:	2200      	movs	r2, #0
  40be08:	701a      	strb	r2, [r3, #0]
  40be0a:	b01b      	add	sp, #108	; 0x6c
  40be0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40be0e:	bf00      	nop

0040be10 <vsprintf>:
  40be10:	b410      	push	{r4}
  40be12:	4c04      	ldr	r4, [pc, #16]	; (40be24 <vsprintf+0x14>)
  40be14:	4613      	mov	r3, r2
  40be16:	460a      	mov	r2, r1
  40be18:	4601      	mov	r1, r0
  40be1a:	6820      	ldr	r0, [r4, #0]
  40be1c:	bc10      	pop	{r4}
  40be1e:	f7ff bfdd 	b.w	40bddc <_vsprintf_r>
  40be22:	bf00      	nop
  40be24:	20000020 	.word	0x20000020

0040be28 <register_fini>:
  40be28:	4b02      	ldr	r3, [pc, #8]	; (40be34 <register_fini+0xc>)
  40be2a:	b113      	cbz	r3, 40be32 <register_fini+0xa>
  40be2c:	4802      	ldr	r0, [pc, #8]	; (40be38 <register_fini+0x10>)
  40be2e:	f000 b805 	b.w	40be3c <atexit>
  40be32:	4770      	bx	lr
  40be34:	00000000 	.word	0x00000000
  40be38:	0040cdc5 	.word	0x0040cdc5

0040be3c <atexit>:
  40be3c:	2300      	movs	r3, #0
  40be3e:	4601      	mov	r1, r0
  40be40:	461a      	mov	r2, r3
  40be42:	4618      	mov	r0, r3
  40be44:	f001 be82 	b.w	40db4c <__register_exitproc>

0040be48 <quorem>:
  40be48:	6902      	ldr	r2, [r0, #16]
  40be4a:	690b      	ldr	r3, [r1, #16]
  40be4c:	4293      	cmp	r3, r2
  40be4e:	f300 808d 	bgt.w	40bf6c <quorem+0x124>
  40be52:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40be56:	f103 38ff 	add.w	r8, r3, #4294967295
  40be5a:	f101 0714 	add.w	r7, r1, #20
  40be5e:	f100 0b14 	add.w	fp, r0, #20
  40be62:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  40be66:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  40be6a:	ea4f 0488 	mov.w	r4, r8, lsl #2
  40be6e:	b083      	sub	sp, #12
  40be70:	3201      	adds	r2, #1
  40be72:	fbb3 f9f2 	udiv	r9, r3, r2
  40be76:	eb0b 0304 	add.w	r3, fp, r4
  40be7a:	9400      	str	r4, [sp, #0]
  40be7c:	eb07 0a04 	add.w	sl, r7, r4
  40be80:	9301      	str	r3, [sp, #4]
  40be82:	f1b9 0f00 	cmp.w	r9, #0
  40be86:	d039      	beq.n	40befc <quorem+0xb4>
  40be88:	2500      	movs	r5, #0
  40be8a:	462e      	mov	r6, r5
  40be8c:	46bc      	mov	ip, r7
  40be8e:	46de      	mov	lr, fp
  40be90:	f85c 4b04 	ldr.w	r4, [ip], #4
  40be94:	f8de 3000 	ldr.w	r3, [lr]
  40be98:	b2a2      	uxth	r2, r4
  40be9a:	fb09 5502 	mla	r5, r9, r2, r5
  40be9e:	0c22      	lsrs	r2, r4, #16
  40bea0:	0c2c      	lsrs	r4, r5, #16
  40bea2:	fb09 4202 	mla	r2, r9, r2, r4
  40bea6:	b2ad      	uxth	r5, r5
  40bea8:	1b75      	subs	r5, r6, r5
  40beaa:	b296      	uxth	r6, r2
  40beac:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  40beb0:	fa15 f383 	uxtah	r3, r5, r3
  40beb4:	eb06 4623 	add.w	r6, r6, r3, asr #16
  40beb8:	b29b      	uxth	r3, r3
  40beba:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  40bebe:	45e2      	cmp	sl, ip
  40bec0:	ea4f 4512 	mov.w	r5, r2, lsr #16
  40bec4:	f84e 3b04 	str.w	r3, [lr], #4
  40bec8:	ea4f 4626 	mov.w	r6, r6, asr #16
  40becc:	d2e0      	bcs.n	40be90 <quorem+0x48>
  40bece:	9b00      	ldr	r3, [sp, #0]
  40bed0:	f85b 3003 	ldr.w	r3, [fp, r3]
  40bed4:	b993      	cbnz	r3, 40befc <quorem+0xb4>
  40bed6:	9c01      	ldr	r4, [sp, #4]
  40bed8:	1f23      	subs	r3, r4, #4
  40beda:	459b      	cmp	fp, r3
  40bedc:	d20c      	bcs.n	40bef8 <quorem+0xb0>
  40bede:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40bee2:	b94b      	cbnz	r3, 40bef8 <quorem+0xb0>
  40bee4:	f1a4 0308 	sub.w	r3, r4, #8
  40bee8:	e002      	b.n	40bef0 <quorem+0xa8>
  40beea:	681a      	ldr	r2, [r3, #0]
  40beec:	3b04      	subs	r3, #4
  40beee:	b91a      	cbnz	r2, 40bef8 <quorem+0xb0>
  40bef0:	459b      	cmp	fp, r3
  40bef2:	f108 38ff 	add.w	r8, r8, #4294967295
  40bef6:	d3f8      	bcc.n	40beea <quorem+0xa2>
  40bef8:	f8c0 8010 	str.w	r8, [r0, #16]
  40befc:	4604      	mov	r4, r0
  40befe:	f001 fc99 	bl	40d834 <__mcmp>
  40bf02:	2800      	cmp	r0, #0
  40bf04:	db2e      	blt.n	40bf64 <quorem+0x11c>
  40bf06:	f109 0901 	add.w	r9, r9, #1
  40bf0a:	465d      	mov	r5, fp
  40bf0c:	2300      	movs	r3, #0
  40bf0e:	f857 1b04 	ldr.w	r1, [r7], #4
  40bf12:	6828      	ldr	r0, [r5, #0]
  40bf14:	b28a      	uxth	r2, r1
  40bf16:	1a9a      	subs	r2, r3, r2
  40bf18:	0c0b      	lsrs	r3, r1, #16
  40bf1a:	fa12 f280 	uxtah	r2, r2, r0
  40bf1e:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  40bf22:	eb03 4322 	add.w	r3, r3, r2, asr #16
  40bf26:	b292      	uxth	r2, r2
  40bf28:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  40bf2c:	45ba      	cmp	sl, r7
  40bf2e:	f845 2b04 	str.w	r2, [r5], #4
  40bf32:	ea4f 4323 	mov.w	r3, r3, asr #16
  40bf36:	d2ea      	bcs.n	40bf0e <quorem+0xc6>
  40bf38:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  40bf3c:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  40bf40:	b982      	cbnz	r2, 40bf64 <quorem+0x11c>
  40bf42:	1f1a      	subs	r2, r3, #4
  40bf44:	4593      	cmp	fp, r2
  40bf46:	d20b      	bcs.n	40bf60 <quorem+0x118>
  40bf48:	f853 2c04 	ldr.w	r2, [r3, #-4]
  40bf4c:	b942      	cbnz	r2, 40bf60 <quorem+0x118>
  40bf4e:	3b08      	subs	r3, #8
  40bf50:	e002      	b.n	40bf58 <quorem+0x110>
  40bf52:	681a      	ldr	r2, [r3, #0]
  40bf54:	3b04      	subs	r3, #4
  40bf56:	b91a      	cbnz	r2, 40bf60 <quorem+0x118>
  40bf58:	459b      	cmp	fp, r3
  40bf5a:	f108 38ff 	add.w	r8, r8, #4294967295
  40bf5e:	d3f8      	bcc.n	40bf52 <quorem+0x10a>
  40bf60:	f8c4 8010 	str.w	r8, [r4, #16]
  40bf64:	4648      	mov	r0, r9
  40bf66:	b003      	add	sp, #12
  40bf68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40bf6c:	2000      	movs	r0, #0
  40bf6e:	4770      	bx	lr

0040bf70 <_dtoa_r>:
  40bf70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40bf74:	6c01      	ldr	r1, [r0, #64]	; 0x40
  40bf76:	b09b      	sub	sp, #108	; 0x6c
  40bf78:	4604      	mov	r4, r0
  40bf7a:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  40bf7c:	4692      	mov	sl, r2
  40bf7e:	469b      	mov	fp, r3
  40bf80:	b141      	cbz	r1, 40bf94 <_dtoa_r+0x24>
  40bf82:	6c42      	ldr	r2, [r0, #68]	; 0x44
  40bf84:	604a      	str	r2, [r1, #4]
  40bf86:	2301      	movs	r3, #1
  40bf88:	4093      	lsls	r3, r2
  40bf8a:	608b      	str	r3, [r1, #8]
  40bf8c:	f001 fa7a 	bl	40d484 <_Bfree>
  40bf90:	2300      	movs	r3, #0
  40bf92:	6423      	str	r3, [r4, #64]	; 0x40
  40bf94:	f1bb 0f00 	cmp.w	fp, #0
  40bf98:	465d      	mov	r5, fp
  40bf9a:	db35      	blt.n	40c008 <_dtoa_r+0x98>
  40bf9c:	2300      	movs	r3, #0
  40bf9e:	6033      	str	r3, [r6, #0]
  40bfa0:	4b9d      	ldr	r3, [pc, #628]	; (40c218 <_dtoa_r+0x2a8>)
  40bfa2:	43ab      	bics	r3, r5
  40bfa4:	d015      	beq.n	40bfd2 <_dtoa_r+0x62>
  40bfa6:	4650      	mov	r0, sl
  40bfa8:	4659      	mov	r1, fp
  40bfaa:	2200      	movs	r2, #0
  40bfac:	2300      	movs	r3, #0
  40bfae:	f002 fde3 	bl	40eb78 <__aeabi_dcmpeq>
  40bfb2:	4680      	mov	r8, r0
  40bfb4:	2800      	cmp	r0, #0
  40bfb6:	d02d      	beq.n	40c014 <_dtoa_r+0xa4>
  40bfb8:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40bfba:	2301      	movs	r3, #1
  40bfbc:	6013      	str	r3, [r2, #0]
  40bfbe:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  40bfc0:	2b00      	cmp	r3, #0
  40bfc2:	f000 80bd 	beq.w	40c140 <_dtoa_r+0x1d0>
  40bfc6:	4895      	ldr	r0, [pc, #596]	; (40c21c <_dtoa_r+0x2ac>)
  40bfc8:	6018      	str	r0, [r3, #0]
  40bfca:	3801      	subs	r0, #1
  40bfcc:	b01b      	add	sp, #108	; 0x6c
  40bfce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40bfd2:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40bfd4:	f242 730f 	movw	r3, #9999	; 0x270f
  40bfd8:	6013      	str	r3, [r2, #0]
  40bfda:	f1ba 0f00 	cmp.w	sl, #0
  40bfde:	d10d      	bne.n	40bffc <_dtoa_r+0x8c>
  40bfe0:	f3c5 0513 	ubfx	r5, r5, #0, #20
  40bfe4:	b955      	cbnz	r5, 40bffc <_dtoa_r+0x8c>
  40bfe6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  40bfe8:	488d      	ldr	r0, [pc, #564]	; (40c220 <_dtoa_r+0x2b0>)
  40bfea:	2b00      	cmp	r3, #0
  40bfec:	d0ee      	beq.n	40bfcc <_dtoa_r+0x5c>
  40bfee:	f100 0308 	add.w	r3, r0, #8
  40bff2:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  40bff4:	6013      	str	r3, [r2, #0]
  40bff6:	b01b      	add	sp, #108	; 0x6c
  40bff8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40bffc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  40bffe:	4889      	ldr	r0, [pc, #548]	; (40c224 <_dtoa_r+0x2b4>)
  40c000:	2b00      	cmp	r3, #0
  40c002:	d0e3      	beq.n	40bfcc <_dtoa_r+0x5c>
  40c004:	1cc3      	adds	r3, r0, #3
  40c006:	e7f4      	b.n	40bff2 <_dtoa_r+0x82>
  40c008:	2301      	movs	r3, #1
  40c00a:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  40c00e:	6033      	str	r3, [r6, #0]
  40c010:	46ab      	mov	fp, r5
  40c012:	e7c5      	b.n	40bfa0 <_dtoa_r+0x30>
  40c014:	aa18      	add	r2, sp, #96	; 0x60
  40c016:	ab19      	add	r3, sp, #100	; 0x64
  40c018:	9201      	str	r2, [sp, #4]
  40c01a:	9300      	str	r3, [sp, #0]
  40c01c:	4652      	mov	r2, sl
  40c01e:	465b      	mov	r3, fp
  40c020:	4620      	mov	r0, r4
  40c022:	f001 fca7 	bl	40d974 <__d2b>
  40c026:	0d2b      	lsrs	r3, r5, #20
  40c028:	4681      	mov	r9, r0
  40c02a:	d071      	beq.n	40c110 <_dtoa_r+0x1a0>
  40c02c:	f3cb 0213 	ubfx	r2, fp, #0, #20
  40c030:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  40c034:	9f18      	ldr	r7, [sp, #96]	; 0x60
  40c036:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  40c03a:	4650      	mov	r0, sl
  40c03c:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  40c040:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  40c044:	2200      	movs	r2, #0
  40c046:	4b78      	ldr	r3, [pc, #480]	; (40c228 <_dtoa_r+0x2b8>)
  40c048:	f002 f97a 	bl	40e340 <__aeabi_dsub>
  40c04c:	a36c      	add	r3, pc, #432	; (adr r3, 40c200 <_dtoa_r+0x290>)
  40c04e:	e9d3 2300 	ldrd	r2, r3, [r3]
  40c052:	f002 fb29 	bl	40e6a8 <__aeabi_dmul>
  40c056:	a36c      	add	r3, pc, #432	; (adr r3, 40c208 <_dtoa_r+0x298>)
  40c058:	e9d3 2300 	ldrd	r2, r3, [r3]
  40c05c:	f002 f972 	bl	40e344 <__adddf3>
  40c060:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40c064:	4630      	mov	r0, r6
  40c066:	f002 fab9 	bl	40e5dc <__aeabi_i2d>
  40c06a:	a369      	add	r3, pc, #420	; (adr r3, 40c210 <_dtoa_r+0x2a0>)
  40c06c:	e9d3 2300 	ldrd	r2, r3, [r3]
  40c070:	f002 fb1a 	bl	40e6a8 <__aeabi_dmul>
  40c074:	4602      	mov	r2, r0
  40c076:	460b      	mov	r3, r1
  40c078:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40c07c:	f002 f962 	bl	40e344 <__adddf3>
  40c080:	e9cd 0104 	strd	r0, r1, [sp, #16]
  40c084:	f002 fdc0 	bl	40ec08 <__aeabi_d2iz>
  40c088:	2200      	movs	r2, #0
  40c08a:	9002      	str	r0, [sp, #8]
  40c08c:	2300      	movs	r3, #0
  40c08e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40c092:	f002 fd7b 	bl	40eb8c <__aeabi_dcmplt>
  40c096:	2800      	cmp	r0, #0
  40c098:	f040 8173 	bne.w	40c382 <_dtoa_r+0x412>
  40c09c:	9d02      	ldr	r5, [sp, #8]
  40c09e:	2d16      	cmp	r5, #22
  40c0a0:	f200 815d 	bhi.w	40c35e <_dtoa_r+0x3ee>
  40c0a4:	4b61      	ldr	r3, [pc, #388]	; (40c22c <_dtoa_r+0x2bc>)
  40c0a6:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  40c0aa:	e9d3 0100 	ldrd	r0, r1, [r3]
  40c0ae:	4652      	mov	r2, sl
  40c0b0:	465b      	mov	r3, fp
  40c0b2:	f002 fd89 	bl	40ebc8 <__aeabi_dcmpgt>
  40c0b6:	2800      	cmp	r0, #0
  40c0b8:	f000 81c5 	beq.w	40c446 <_dtoa_r+0x4d6>
  40c0bc:	1e6b      	subs	r3, r5, #1
  40c0be:	9302      	str	r3, [sp, #8]
  40c0c0:	2300      	movs	r3, #0
  40c0c2:	930e      	str	r3, [sp, #56]	; 0x38
  40c0c4:	1bbf      	subs	r7, r7, r6
  40c0c6:	1e7b      	subs	r3, r7, #1
  40c0c8:	9306      	str	r3, [sp, #24]
  40c0ca:	f100 8154 	bmi.w	40c376 <_dtoa_r+0x406>
  40c0ce:	2300      	movs	r3, #0
  40c0d0:	9308      	str	r3, [sp, #32]
  40c0d2:	9b02      	ldr	r3, [sp, #8]
  40c0d4:	2b00      	cmp	r3, #0
  40c0d6:	f2c0 8145 	blt.w	40c364 <_dtoa_r+0x3f4>
  40c0da:	9a06      	ldr	r2, [sp, #24]
  40c0dc:	930d      	str	r3, [sp, #52]	; 0x34
  40c0de:	4611      	mov	r1, r2
  40c0e0:	4419      	add	r1, r3
  40c0e2:	2300      	movs	r3, #0
  40c0e4:	9106      	str	r1, [sp, #24]
  40c0e6:	930c      	str	r3, [sp, #48]	; 0x30
  40c0e8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40c0ea:	2b09      	cmp	r3, #9
  40c0ec:	d82a      	bhi.n	40c144 <_dtoa_r+0x1d4>
  40c0ee:	2b05      	cmp	r3, #5
  40c0f0:	f340 865b 	ble.w	40cdaa <_dtoa_r+0xe3a>
  40c0f4:	3b04      	subs	r3, #4
  40c0f6:	9324      	str	r3, [sp, #144]	; 0x90
  40c0f8:	2500      	movs	r5, #0
  40c0fa:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40c0fc:	3b02      	subs	r3, #2
  40c0fe:	2b03      	cmp	r3, #3
  40c100:	f200 8642 	bhi.w	40cd88 <_dtoa_r+0xe18>
  40c104:	e8df f013 	tbh	[pc, r3, lsl #1]
  40c108:	02c903d4 	.word	0x02c903d4
  40c10c:	046103df 	.word	0x046103df
  40c110:	9f18      	ldr	r7, [sp, #96]	; 0x60
  40c112:	9e19      	ldr	r6, [sp, #100]	; 0x64
  40c114:	443e      	add	r6, r7
  40c116:	f206 4332 	addw	r3, r6, #1074	; 0x432
  40c11a:	2b20      	cmp	r3, #32
  40c11c:	f340 818e 	ble.w	40c43c <_dtoa_r+0x4cc>
  40c120:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  40c124:	f206 4012 	addw	r0, r6, #1042	; 0x412
  40c128:	409d      	lsls	r5, r3
  40c12a:	fa2a f000 	lsr.w	r0, sl, r0
  40c12e:	4328      	orrs	r0, r5
  40c130:	f002 fa44 	bl	40e5bc <__aeabi_ui2d>
  40c134:	2301      	movs	r3, #1
  40c136:	3e01      	subs	r6, #1
  40c138:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  40c13c:	9314      	str	r3, [sp, #80]	; 0x50
  40c13e:	e781      	b.n	40c044 <_dtoa_r+0xd4>
  40c140:	483b      	ldr	r0, [pc, #236]	; (40c230 <_dtoa_r+0x2c0>)
  40c142:	e743      	b.n	40bfcc <_dtoa_r+0x5c>
  40c144:	2100      	movs	r1, #0
  40c146:	6461      	str	r1, [r4, #68]	; 0x44
  40c148:	4620      	mov	r0, r4
  40c14a:	9125      	str	r1, [sp, #148]	; 0x94
  40c14c:	f001 f974 	bl	40d438 <_Balloc>
  40c150:	f04f 33ff 	mov.w	r3, #4294967295
  40c154:	930a      	str	r3, [sp, #40]	; 0x28
  40c156:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40c158:	930f      	str	r3, [sp, #60]	; 0x3c
  40c15a:	2301      	movs	r3, #1
  40c15c:	9004      	str	r0, [sp, #16]
  40c15e:	6420      	str	r0, [r4, #64]	; 0x40
  40c160:	9224      	str	r2, [sp, #144]	; 0x90
  40c162:	930b      	str	r3, [sp, #44]	; 0x2c
  40c164:	9b19      	ldr	r3, [sp, #100]	; 0x64
  40c166:	2b00      	cmp	r3, #0
  40c168:	f2c0 80d9 	blt.w	40c31e <_dtoa_r+0x3ae>
  40c16c:	9a02      	ldr	r2, [sp, #8]
  40c16e:	2a0e      	cmp	r2, #14
  40c170:	f300 80d5 	bgt.w	40c31e <_dtoa_r+0x3ae>
  40c174:	4b2d      	ldr	r3, [pc, #180]	; (40c22c <_dtoa_r+0x2bc>)
  40c176:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40c17a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40c17e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  40c182:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40c184:	2b00      	cmp	r3, #0
  40c186:	f2c0 83ba 	blt.w	40c8fe <_dtoa_r+0x98e>
  40c18a:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  40c18e:	4650      	mov	r0, sl
  40c190:	462a      	mov	r2, r5
  40c192:	4633      	mov	r3, r6
  40c194:	4659      	mov	r1, fp
  40c196:	f002 fbb1 	bl	40e8fc <__aeabi_ddiv>
  40c19a:	f002 fd35 	bl	40ec08 <__aeabi_d2iz>
  40c19e:	4680      	mov	r8, r0
  40c1a0:	f002 fa1c 	bl	40e5dc <__aeabi_i2d>
  40c1a4:	462a      	mov	r2, r5
  40c1a6:	4633      	mov	r3, r6
  40c1a8:	f002 fa7e 	bl	40e6a8 <__aeabi_dmul>
  40c1ac:	460b      	mov	r3, r1
  40c1ae:	4602      	mov	r2, r0
  40c1b0:	4659      	mov	r1, fp
  40c1b2:	4650      	mov	r0, sl
  40c1b4:	f002 f8c4 	bl	40e340 <__aeabi_dsub>
  40c1b8:	9d04      	ldr	r5, [sp, #16]
  40c1ba:	f108 0330 	add.w	r3, r8, #48	; 0x30
  40c1be:	702b      	strb	r3, [r5, #0]
  40c1c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40c1c2:	2b01      	cmp	r3, #1
  40c1c4:	4606      	mov	r6, r0
  40c1c6:	460f      	mov	r7, r1
  40c1c8:	f105 0501 	add.w	r5, r5, #1
  40c1cc:	d068      	beq.n	40c2a0 <_dtoa_r+0x330>
  40c1ce:	2200      	movs	r2, #0
  40c1d0:	4b18      	ldr	r3, [pc, #96]	; (40c234 <_dtoa_r+0x2c4>)
  40c1d2:	f002 fa69 	bl	40e6a8 <__aeabi_dmul>
  40c1d6:	2200      	movs	r2, #0
  40c1d8:	2300      	movs	r3, #0
  40c1da:	4606      	mov	r6, r0
  40c1dc:	460f      	mov	r7, r1
  40c1de:	f002 fccb 	bl	40eb78 <__aeabi_dcmpeq>
  40c1e2:	2800      	cmp	r0, #0
  40c1e4:	f040 8088 	bne.w	40c2f8 <_dtoa_r+0x388>
  40c1e8:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  40c1ec:	f04f 0a00 	mov.w	sl, #0
  40c1f0:	f8df b040 	ldr.w	fp, [pc, #64]	; 40c234 <_dtoa_r+0x2c4>
  40c1f4:	940c      	str	r4, [sp, #48]	; 0x30
  40c1f6:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  40c1fa:	e028      	b.n	40c24e <_dtoa_r+0x2de>
  40c1fc:	f3af 8000 	nop.w
  40c200:	636f4361 	.word	0x636f4361
  40c204:	3fd287a7 	.word	0x3fd287a7
  40c208:	8b60c8b3 	.word	0x8b60c8b3
  40c20c:	3fc68a28 	.word	0x3fc68a28
  40c210:	509f79fb 	.word	0x509f79fb
  40c214:	3fd34413 	.word	0x3fd34413
  40c218:	7ff00000 	.word	0x7ff00000
  40c21c:	0040fc45 	.word	0x0040fc45
  40c220:	0040fc68 	.word	0x0040fc68
  40c224:	0040fc74 	.word	0x0040fc74
  40c228:	3ff80000 	.word	0x3ff80000
  40c22c:	0040fca0 	.word	0x0040fca0
  40c230:	0040fc44 	.word	0x0040fc44
  40c234:	40240000 	.word	0x40240000
  40c238:	f002 fa36 	bl	40e6a8 <__aeabi_dmul>
  40c23c:	2200      	movs	r2, #0
  40c23e:	2300      	movs	r3, #0
  40c240:	4606      	mov	r6, r0
  40c242:	460f      	mov	r7, r1
  40c244:	f002 fc98 	bl	40eb78 <__aeabi_dcmpeq>
  40c248:	2800      	cmp	r0, #0
  40c24a:	f040 83c1 	bne.w	40c9d0 <_dtoa_r+0xa60>
  40c24e:	4642      	mov	r2, r8
  40c250:	464b      	mov	r3, r9
  40c252:	4630      	mov	r0, r6
  40c254:	4639      	mov	r1, r7
  40c256:	f002 fb51 	bl	40e8fc <__aeabi_ddiv>
  40c25a:	f002 fcd5 	bl	40ec08 <__aeabi_d2iz>
  40c25e:	4604      	mov	r4, r0
  40c260:	f002 f9bc 	bl	40e5dc <__aeabi_i2d>
  40c264:	4642      	mov	r2, r8
  40c266:	464b      	mov	r3, r9
  40c268:	f002 fa1e 	bl	40e6a8 <__aeabi_dmul>
  40c26c:	4602      	mov	r2, r0
  40c26e:	460b      	mov	r3, r1
  40c270:	4630      	mov	r0, r6
  40c272:	4639      	mov	r1, r7
  40c274:	f002 f864 	bl	40e340 <__aeabi_dsub>
  40c278:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  40c27c:	9e04      	ldr	r6, [sp, #16]
  40c27e:	f805 eb01 	strb.w	lr, [r5], #1
  40c282:	eba5 0e06 	sub.w	lr, r5, r6
  40c286:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  40c288:	45b6      	cmp	lr, r6
  40c28a:	e9cd 0106 	strd	r0, r1, [sp, #24]
  40c28e:	4652      	mov	r2, sl
  40c290:	465b      	mov	r3, fp
  40c292:	d1d1      	bne.n	40c238 <_dtoa_r+0x2c8>
  40c294:	46a0      	mov	r8, r4
  40c296:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  40c29a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40c29c:	4606      	mov	r6, r0
  40c29e:	460f      	mov	r7, r1
  40c2a0:	4632      	mov	r2, r6
  40c2a2:	463b      	mov	r3, r7
  40c2a4:	4630      	mov	r0, r6
  40c2a6:	4639      	mov	r1, r7
  40c2a8:	f002 f84c 	bl	40e344 <__adddf3>
  40c2ac:	4606      	mov	r6, r0
  40c2ae:	460f      	mov	r7, r1
  40c2b0:	4602      	mov	r2, r0
  40c2b2:	460b      	mov	r3, r1
  40c2b4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40c2b8:	f002 fc68 	bl	40eb8c <__aeabi_dcmplt>
  40c2bc:	b948      	cbnz	r0, 40c2d2 <_dtoa_r+0x362>
  40c2be:	4632      	mov	r2, r6
  40c2c0:	463b      	mov	r3, r7
  40c2c2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40c2c6:	f002 fc57 	bl	40eb78 <__aeabi_dcmpeq>
  40c2ca:	b1a8      	cbz	r0, 40c2f8 <_dtoa_r+0x388>
  40c2cc:	f018 0f01 	tst.w	r8, #1
  40c2d0:	d012      	beq.n	40c2f8 <_dtoa_r+0x388>
  40c2d2:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40c2d6:	9a04      	ldr	r2, [sp, #16]
  40c2d8:	1e6b      	subs	r3, r5, #1
  40c2da:	e004      	b.n	40c2e6 <_dtoa_r+0x376>
  40c2dc:	429a      	cmp	r2, r3
  40c2de:	f000 8401 	beq.w	40cae4 <_dtoa_r+0xb74>
  40c2e2:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  40c2e6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  40c2ea:	f103 0501 	add.w	r5, r3, #1
  40c2ee:	d0f5      	beq.n	40c2dc <_dtoa_r+0x36c>
  40c2f0:	f108 0801 	add.w	r8, r8, #1
  40c2f4:	f883 8000 	strb.w	r8, [r3]
  40c2f8:	4649      	mov	r1, r9
  40c2fa:	4620      	mov	r0, r4
  40c2fc:	f001 f8c2 	bl	40d484 <_Bfree>
  40c300:	2200      	movs	r2, #0
  40c302:	9b02      	ldr	r3, [sp, #8]
  40c304:	702a      	strb	r2, [r5, #0]
  40c306:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40c308:	3301      	adds	r3, #1
  40c30a:	6013      	str	r3, [r2, #0]
  40c30c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  40c30e:	2b00      	cmp	r3, #0
  40c310:	f000 839e 	beq.w	40ca50 <_dtoa_r+0xae0>
  40c314:	9804      	ldr	r0, [sp, #16]
  40c316:	601d      	str	r5, [r3, #0]
  40c318:	b01b      	add	sp, #108	; 0x6c
  40c31a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40c31e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40c320:	2a00      	cmp	r2, #0
  40c322:	d03e      	beq.n	40c3a2 <_dtoa_r+0x432>
  40c324:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40c326:	2a01      	cmp	r2, #1
  40c328:	f340 8311 	ble.w	40c94e <_dtoa_r+0x9de>
  40c32c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40c32e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40c330:	1e5f      	subs	r7, r3, #1
  40c332:	42ba      	cmp	r2, r7
  40c334:	f2c0 838f 	blt.w	40ca56 <_dtoa_r+0xae6>
  40c338:	1bd7      	subs	r7, r2, r7
  40c33a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40c33c:	2b00      	cmp	r3, #0
  40c33e:	f2c0 848b 	blt.w	40cc58 <_dtoa_r+0xce8>
  40c342:	9d08      	ldr	r5, [sp, #32]
  40c344:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40c346:	9a08      	ldr	r2, [sp, #32]
  40c348:	441a      	add	r2, r3
  40c34a:	9208      	str	r2, [sp, #32]
  40c34c:	9a06      	ldr	r2, [sp, #24]
  40c34e:	2101      	movs	r1, #1
  40c350:	441a      	add	r2, r3
  40c352:	4620      	mov	r0, r4
  40c354:	9206      	str	r2, [sp, #24]
  40c356:	f001 f92f 	bl	40d5b8 <__i2b>
  40c35a:	4606      	mov	r6, r0
  40c35c:	e024      	b.n	40c3a8 <_dtoa_r+0x438>
  40c35e:	2301      	movs	r3, #1
  40c360:	930e      	str	r3, [sp, #56]	; 0x38
  40c362:	e6af      	b.n	40c0c4 <_dtoa_r+0x154>
  40c364:	9a08      	ldr	r2, [sp, #32]
  40c366:	9b02      	ldr	r3, [sp, #8]
  40c368:	1ad2      	subs	r2, r2, r3
  40c36a:	425b      	negs	r3, r3
  40c36c:	930c      	str	r3, [sp, #48]	; 0x30
  40c36e:	2300      	movs	r3, #0
  40c370:	9208      	str	r2, [sp, #32]
  40c372:	930d      	str	r3, [sp, #52]	; 0x34
  40c374:	e6b8      	b.n	40c0e8 <_dtoa_r+0x178>
  40c376:	f1c7 0301 	rsb	r3, r7, #1
  40c37a:	9308      	str	r3, [sp, #32]
  40c37c:	2300      	movs	r3, #0
  40c37e:	9306      	str	r3, [sp, #24]
  40c380:	e6a7      	b.n	40c0d2 <_dtoa_r+0x162>
  40c382:	9d02      	ldr	r5, [sp, #8]
  40c384:	4628      	mov	r0, r5
  40c386:	f002 f929 	bl	40e5dc <__aeabi_i2d>
  40c38a:	4602      	mov	r2, r0
  40c38c:	460b      	mov	r3, r1
  40c38e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40c392:	f002 fbf1 	bl	40eb78 <__aeabi_dcmpeq>
  40c396:	2800      	cmp	r0, #0
  40c398:	f47f ae80 	bne.w	40c09c <_dtoa_r+0x12c>
  40c39c:	1e6b      	subs	r3, r5, #1
  40c39e:	9302      	str	r3, [sp, #8]
  40c3a0:	e67c      	b.n	40c09c <_dtoa_r+0x12c>
  40c3a2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40c3a4:	9d08      	ldr	r5, [sp, #32]
  40c3a6:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  40c3a8:	2d00      	cmp	r5, #0
  40c3aa:	dd0c      	ble.n	40c3c6 <_dtoa_r+0x456>
  40c3ac:	9906      	ldr	r1, [sp, #24]
  40c3ae:	2900      	cmp	r1, #0
  40c3b0:	460b      	mov	r3, r1
  40c3b2:	dd08      	ble.n	40c3c6 <_dtoa_r+0x456>
  40c3b4:	42a9      	cmp	r1, r5
  40c3b6:	9a08      	ldr	r2, [sp, #32]
  40c3b8:	bfa8      	it	ge
  40c3ba:	462b      	movge	r3, r5
  40c3bc:	1ad2      	subs	r2, r2, r3
  40c3be:	1aed      	subs	r5, r5, r3
  40c3c0:	1acb      	subs	r3, r1, r3
  40c3c2:	9208      	str	r2, [sp, #32]
  40c3c4:	9306      	str	r3, [sp, #24]
  40c3c6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40c3c8:	b1d3      	cbz	r3, 40c400 <_dtoa_r+0x490>
  40c3ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40c3cc:	2b00      	cmp	r3, #0
  40c3ce:	f000 82b7 	beq.w	40c940 <_dtoa_r+0x9d0>
  40c3d2:	2f00      	cmp	r7, #0
  40c3d4:	dd10      	ble.n	40c3f8 <_dtoa_r+0x488>
  40c3d6:	4631      	mov	r1, r6
  40c3d8:	463a      	mov	r2, r7
  40c3da:	4620      	mov	r0, r4
  40c3dc:	f001 f988 	bl	40d6f0 <__pow5mult>
  40c3e0:	464a      	mov	r2, r9
  40c3e2:	4601      	mov	r1, r0
  40c3e4:	4606      	mov	r6, r0
  40c3e6:	4620      	mov	r0, r4
  40c3e8:	f001 f8f0 	bl	40d5cc <__multiply>
  40c3ec:	4649      	mov	r1, r9
  40c3ee:	4680      	mov	r8, r0
  40c3f0:	4620      	mov	r0, r4
  40c3f2:	f001 f847 	bl	40d484 <_Bfree>
  40c3f6:	46c1      	mov	r9, r8
  40c3f8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40c3fa:	1bda      	subs	r2, r3, r7
  40c3fc:	f040 82a1 	bne.w	40c942 <_dtoa_r+0x9d2>
  40c400:	2101      	movs	r1, #1
  40c402:	4620      	mov	r0, r4
  40c404:	f001 f8d8 	bl	40d5b8 <__i2b>
  40c408:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40c40a:	2b00      	cmp	r3, #0
  40c40c:	4680      	mov	r8, r0
  40c40e:	dd1c      	ble.n	40c44a <_dtoa_r+0x4da>
  40c410:	4601      	mov	r1, r0
  40c412:	461a      	mov	r2, r3
  40c414:	4620      	mov	r0, r4
  40c416:	f001 f96b 	bl	40d6f0 <__pow5mult>
  40c41a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40c41c:	2b01      	cmp	r3, #1
  40c41e:	4680      	mov	r8, r0
  40c420:	f340 8254 	ble.w	40c8cc <_dtoa_r+0x95c>
  40c424:	2300      	movs	r3, #0
  40c426:	930c      	str	r3, [sp, #48]	; 0x30
  40c428:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40c42c:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  40c430:	6918      	ldr	r0, [r3, #16]
  40c432:	f001 f871 	bl	40d518 <__hi0bits>
  40c436:	f1c0 0020 	rsb	r0, r0, #32
  40c43a:	e010      	b.n	40c45e <_dtoa_r+0x4ee>
  40c43c:	f1c3 0520 	rsb	r5, r3, #32
  40c440:	fa0a f005 	lsl.w	r0, sl, r5
  40c444:	e674      	b.n	40c130 <_dtoa_r+0x1c0>
  40c446:	900e      	str	r0, [sp, #56]	; 0x38
  40c448:	e63c      	b.n	40c0c4 <_dtoa_r+0x154>
  40c44a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40c44c:	2b01      	cmp	r3, #1
  40c44e:	f340 8287 	ble.w	40c960 <_dtoa_r+0x9f0>
  40c452:	2300      	movs	r3, #0
  40c454:	930c      	str	r3, [sp, #48]	; 0x30
  40c456:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40c458:	2001      	movs	r0, #1
  40c45a:	2b00      	cmp	r3, #0
  40c45c:	d1e4      	bne.n	40c428 <_dtoa_r+0x4b8>
  40c45e:	9a06      	ldr	r2, [sp, #24]
  40c460:	4410      	add	r0, r2
  40c462:	f010 001f 	ands.w	r0, r0, #31
  40c466:	f000 80a1 	beq.w	40c5ac <_dtoa_r+0x63c>
  40c46a:	f1c0 0320 	rsb	r3, r0, #32
  40c46e:	2b04      	cmp	r3, #4
  40c470:	f340 849e 	ble.w	40cdb0 <_dtoa_r+0xe40>
  40c474:	9b08      	ldr	r3, [sp, #32]
  40c476:	f1c0 001c 	rsb	r0, r0, #28
  40c47a:	4403      	add	r3, r0
  40c47c:	9308      	str	r3, [sp, #32]
  40c47e:	4613      	mov	r3, r2
  40c480:	4403      	add	r3, r0
  40c482:	4405      	add	r5, r0
  40c484:	9306      	str	r3, [sp, #24]
  40c486:	9b08      	ldr	r3, [sp, #32]
  40c488:	2b00      	cmp	r3, #0
  40c48a:	dd05      	ble.n	40c498 <_dtoa_r+0x528>
  40c48c:	4649      	mov	r1, r9
  40c48e:	461a      	mov	r2, r3
  40c490:	4620      	mov	r0, r4
  40c492:	f001 f97d 	bl	40d790 <__lshift>
  40c496:	4681      	mov	r9, r0
  40c498:	9b06      	ldr	r3, [sp, #24]
  40c49a:	2b00      	cmp	r3, #0
  40c49c:	dd05      	ble.n	40c4aa <_dtoa_r+0x53a>
  40c49e:	4641      	mov	r1, r8
  40c4a0:	461a      	mov	r2, r3
  40c4a2:	4620      	mov	r0, r4
  40c4a4:	f001 f974 	bl	40d790 <__lshift>
  40c4a8:	4680      	mov	r8, r0
  40c4aa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40c4ac:	2b00      	cmp	r3, #0
  40c4ae:	f040 8086 	bne.w	40c5be <_dtoa_r+0x64e>
  40c4b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40c4b4:	2b00      	cmp	r3, #0
  40c4b6:	f340 8266 	ble.w	40c986 <_dtoa_r+0xa16>
  40c4ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40c4bc:	2b00      	cmp	r3, #0
  40c4be:	f000 8098 	beq.w	40c5f2 <_dtoa_r+0x682>
  40c4c2:	2d00      	cmp	r5, #0
  40c4c4:	dd05      	ble.n	40c4d2 <_dtoa_r+0x562>
  40c4c6:	4631      	mov	r1, r6
  40c4c8:	462a      	mov	r2, r5
  40c4ca:	4620      	mov	r0, r4
  40c4cc:	f001 f960 	bl	40d790 <__lshift>
  40c4d0:	4606      	mov	r6, r0
  40c4d2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40c4d4:	2b00      	cmp	r3, #0
  40c4d6:	f040 8337 	bne.w	40cb48 <_dtoa_r+0xbd8>
  40c4da:	9606      	str	r6, [sp, #24]
  40c4dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40c4de:	9a04      	ldr	r2, [sp, #16]
  40c4e0:	f8dd b018 	ldr.w	fp, [sp, #24]
  40c4e4:	3b01      	subs	r3, #1
  40c4e6:	18d3      	adds	r3, r2, r3
  40c4e8:	930b      	str	r3, [sp, #44]	; 0x2c
  40c4ea:	f00a 0301 	and.w	r3, sl, #1
  40c4ee:	930c      	str	r3, [sp, #48]	; 0x30
  40c4f0:	4617      	mov	r7, r2
  40c4f2:	46c2      	mov	sl, r8
  40c4f4:	4651      	mov	r1, sl
  40c4f6:	4648      	mov	r0, r9
  40c4f8:	f7ff fca6 	bl	40be48 <quorem>
  40c4fc:	4631      	mov	r1, r6
  40c4fe:	4605      	mov	r5, r0
  40c500:	4648      	mov	r0, r9
  40c502:	f001 f997 	bl	40d834 <__mcmp>
  40c506:	465a      	mov	r2, fp
  40c508:	900a      	str	r0, [sp, #40]	; 0x28
  40c50a:	4651      	mov	r1, sl
  40c50c:	4620      	mov	r0, r4
  40c50e:	f001 f9ad 	bl	40d86c <__mdiff>
  40c512:	68c2      	ldr	r2, [r0, #12]
  40c514:	4680      	mov	r8, r0
  40c516:	f105 0330 	add.w	r3, r5, #48	; 0x30
  40c51a:	2a00      	cmp	r2, #0
  40c51c:	f040 822b 	bne.w	40c976 <_dtoa_r+0xa06>
  40c520:	4601      	mov	r1, r0
  40c522:	4648      	mov	r0, r9
  40c524:	9308      	str	r3, [sp, #32]
  40c526:	f001 f985 	bl	40d834 <__mcmp>
  40c52a:	4641      	mov	r1, r8
  40c52c:	9006      	str	r0, [sp, #24]
  40c52e:	4620      	mov	r0, r4
  40c530:	f000 ffa8 	bl	40d484 <_Bfree>
  40c534:	9a06      	ldr	r2, [sp, #24]
  40c536:	9b08      	ldr	r3, [sp, #32]
  40c538:	b932      	cbnz	r2, 40c548 <_dtoa_r+0x5d8>
  40c53a:	9924      	ldr	r1, [sp, #144]	; 0x90
  40c53c:	b921      	cbnz	r1, 40c548 <_dtoa_r+0x5d8>
  40c53e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40c540:	2a00      	cmp	r2, #0
  40c542:	f000 83ef 	beq.w	40cd24 <_dtoa_r+0xdb4>
  40c546:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40c548:	990a      	ldr	r1, [sp, #40]	; 0x28
  40c54a:	2900      	cmp	r1, #0
  40c54c:	f2c0 829f 	blt.w	40ca8e <_dtoa_r+0xb1e>
  40c550:	d105      	bne.n	40c55e <_dtoa_r+0x5ee>
  40c552:	9924      	ldr	r1, [sp, #144]	; 0x90
  40c554:	b919      	cbnz	r1, 40c55e <_dtoa_r+0x5ee>
  40c556:	990c      	ldr	r1, [sp, #48]	; 0x30
  40c558:	2900      	cmp	r1, #0
  40c55a:	f000 8298 	beq.w	40ca8e <_dtoa_r+0xb1e>
  40c55e:	2a00      	cmp	r2, #0
  40c560:	f300 8306 	bgt.w	40cb70 <_dtoa_r+0xc00>
  40c564:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40c566:	703b      	strb	r3, [r7, #0]
  40c568:	f107 0801 	add.w	r8, r7, #1
  40c56c:	4297      	cmp	r7, r2
  40c56e:	4645      	mov	r5, r8
  40c570:	f000 830c 	beq.w	40cb8c <_dtoa_r+0xc1c>
  40c574:	4649      	mov	r1, r9
  40c576:	2300      	movs	r3, #0
  40c578:	220a      	movs	r2, #10
  40c57a:	4620      	mov	r0, r4
  40c57c:	f000 ff8c 	bl	40d498 <__multadd>
  40c580:	455e      	cmp	r6, fp
  40c582:	4681      	mov	r9, r0
  40c584:	4631      	mov	r1, r6
  40c586:	f04f 0300 	mov.w	r3, #0
  40c58a:	f04f 020a 	mov.w	r2, #10
  40c58e:	4620      	mov	r0, r4
  40c590:	f000 81eb 	beq.w	40c96a <_dtoa_r+0x9fa>
  40c594:	f000 ff80 	bl	40d498 <__multadd>
  40c598:	4659      	mov	r1, fp
  40c59a:	4606      	mov	r6, r0
  40c59c:	2300      	movs	r3, #0
  40c59e:	220a      	movs	r2, #10
  40c5a0:	4620      	mov	r0, r4
  40c5a2:	f000 ff79 	bl	40d498 <__multadd>
  40c5a6:	4647      	mov	r7, r8
  40c5a8:	4683      	mov	fp, r0
  40c5aa:	e7a3      	b.n	40c4f4 <_dtoa_r+0x584>
  40c5ac:	201c      	movs	r0, #28
  40c5ae:	9b08      	ldr	r3, [sp, #32]
  40c5b0:	4403      	add	r3, r0
  40c5b2:	9308      	str	r3, [sp, #32]
  40c5b4:	9b06      	ldr	r3, [sp, #24]
  40c5b6:	4403      	add	r3, r0
  40c5b8:	4405      	add	r5, r0
  40c5ba:	9306      	str	r3, [sp, #24]
  40c5bc:	e763      	b.n	40c486 <_dtoa_r+0x516>
  40c5be:	4641      	mov	r1, r8
  40c5c0:	4648      	mov	r0, r9
  40c5c2:	f001 f937 	bl	40d834 <__mcmp>
  40c5c6:	2800      	cmp	r0, #0
  40c5c8:	f6bf af73 	bge.w	40c4b2 <_dtoa_r+0x542>
  40c5cc:	9f02      	ldr	r7, [sp, #8]
  40c5ce:	4649      	mov	r1, r9
  40c5d0:	2300      	movs	r3, #0
  40c5d2:	220a      	movs	r2, #10
  40c5d4:	4620      	mov	r0, r4
  40c5d6:	3f01      	subs	r7, #1
  40c5d8:	9702      	str	r7, [sp, #8]
  40c5da:	f000 ff5d 	bl	40d498 <__multadd>
  40c5de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40c5e0:	4681      	mov	r9, r0
  40c5e2:	2b00      	cmp	r3, #0
  40c5e4:	f040 83b6 	bne.w	40cd54 <_dtoa_r+0xde4>
  40c5e8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40c5ea:	2b00      	cmp	r3, #0
  40c5ec:	f340 83bf 	ble.w	40cd6e <_dtoa_r+0xdfe>
  40c5f0:	930a      	str	r3, [sp, #40]	; 0x28
  40c5f2:	f8dd b010 	ldr.w	fp, [sp, #16]
  40c5f6:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40c5f8:	465d      	mov	r5, fp
  40c5fa:	e002      	b.n	40c602 <_dtoa_r+0x692>
  40c5fc:	f000 ff4c 	bl	40d498 <__multadd>
  40c600:	4681      	mov	r9, r0
  40c602:	4641      	mov	r1, r8
  40c604:	4648      	mov	r0, r9
  40c606:	f7ff fc1f 	bl	40be48 <quorem>
  40c60a:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  40c60e:	f805 ab01 	strb.w	sl, [r5], #1
  40c612:	eba5 030b 	sub.w	r3, r5, fp
  40c616:	42bb      	cmp	r3, r7
  40c618:	f04f 020a 	mov.w	r2, #10
  40c61c:	f04f 0300 	mov.w	r3, #0
  40c620:	4649      	mov	r1, r9
  40c622:	4620      	mov	r0, r4
  40c624:	dbea      	blt.n	40c5fc <_dtoa_r+0x68c>
  40c626:	9b04      	ldr	r3, [sp, #16]
  40c628:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40c62a:	2a01      	cmp	r2, #1
  40c62c:	bfac      	ite	ge
  40c62e:	189b      	addge	r3, r3, r2
  40c630:	3301      	addlt	r3, #1
  40c632:	461d      	mov	r5, r3
  40c634:	f04f 0b00 	mov.w	fp, #0
  40c638:	4649      	mov	r1, r9
  40c63a:	2201      	movs	r2, #1
  40c63c:	4620      	mov	r0, r4
  40c63e:	f001 f8a7 	bl	40d790 <__lshift>
  40c642:	4641      	mov	r1, r8
  40c644:	4681      	mov	r9, r0
  40c646:	f001 f8f5 	bl	40d834 <__mcmp>
  40c64a:	2800      	cmp	r0, #0
  40c64c:	f340 823d 	ble.w	40caca <_dtoa_r+0xb5a>
  40c650:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  40c654:	9904      	ldr	r1, [sp, #16]
  40c656:	1e6b      	subs	r3, r5, #1
  40c658:	e004      	b.n	40c664 <_dtoa_r+0x6f4>
  40c65a:	428b      	cmp	r3, r1
  40c65c:	f000 81ae 	beq.w	40c9bc <_dtoa_r+0xa4c>
  40c660:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  40c664:	2a39      	cmp	r2, #57	; 0x39
  40c666:	f103 0501 	add.w	r5, r3, #1
  40c66a:	d0f6      	beq.n	40c65a <_dtoa_r+0x6ea>
  40c66c:	3201      	adds	r2, #1
  40c66e:	701a      	strb	r2, [r3, #0]
  40c670:	4641      	mov	r1, r8
  40c672:	4620      	mov	r0, r4
  40c674:	f000 ff06 	bl	40d484 <_Bfree>
  40c678:	2e00      	cmp	r6, #0
  40c67a:	f43f ae3d 	beq.w	40c2f8 <_dtoa_r+0x388>
  40c67e:	f1bb 0f00 	cmp.w	fp, #0
  40c682:	d005      	beq.n	40c690 <_dtoa_r+0x720>
  40c684:	45b3      	cmp	fp, r6
  40c686:	d003      	beq.n	40c690 <_dtoa_r+0x720>
  40c688:	4659      	mov	r1, fp
  40c68a:	4620      	mov	r0, r4
  40c68c:	f000 fefa 	bl	40d484 <_Bfree>
  40c690:	4631      	mov	r1, r6
  40c692:	4620      	mov	r0, r4
  40c694:	f000 fef6 	bl	40d484 <_Bfree>
  40c698:	e62e      	b.n	40c2f8 <_dtoa_r+0x388>
  40c69a:	2300      	movs	r3, #0
  40c69c:	930b      	str	r3, [sp, #44]	; 0x2c
  40c69e:	9b02      	ldr	r3, [sp, #8]
  40c6a0:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40c6a2:	4413      	add	r3, r2
  40c6a4:	930f      	str	r3, [sp, #60]	; 0x3c
  40c6a6:	3301      	adds	r3, #1
  40c6a8:	2b01      	cmp	r3, #1
  40c6aa:	461f      	mov	r7, r3
  40c6ac:	461e      	mov	r6, r3
  40c6ae:	930a      	str	r3, [sp, #40]	; 0x28
  40c6b0:	bfb8      	it	lt
  40c6b2:	2701      	movlt	r7, #1
  40c6b4:	2100      	movs	r1, #0
  40c6b6:	2f17      	cmp	r7, #23
  40c6b8:	6461      	str	r1, [r4, #68]	; 0x44
  40c6ba:	d90a      	bls.n	40c6d2 <_dtoa_r+0x762>
  40c6bc:	2201      	movs	r2, #1
  40c6be:	2304      	movs	r3, #4
  40c6c0:	005b      	lsls	r3, r3, #1
  40c6c2:	f103 0014 	add.w	r0, r3, #20
  40c6c6:	4287      	cmp	r7, r0
  40c6c8:	4611      	mov	r1, r2
  40c6ca:	f102 0201 	add.w	r2, r2, #1
  40c6ce:	d2f7      	bcs.n	40c6c0 <_dtoa_r+0x750>
  40c6d0:	6461      	str	r1, [r4, #68]	; 0x44
  40c6d2:	4620      	mov	r0, r4
  40c6d4:	f000 feb0 	bl	40d438 <_Balloc>
  40c6d8:	2e0e      	cmp	r6, #14
  40c6da:	9004      	str	r0, [sp, #16]
  40c6dc:	6420      	str	r0, [r4, #64]	; 0x40
  40c6de:	f63f ad41 	bhi.w	40c164 <_dtoa_r+0x1f4>
  40c6e2:	2d00      	cmp	r5, #0
  40c6e4:	f43f ad3e 	beq.w	40c164 <_dtoa_r+0x1f4>
  40c6e8:	9902      	ldr	r1, [sp, #8]
  40c6ea:	2900      	cmp	r1, #0
  40c6ec:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  40c6f0:	f340 8202 	ble.w	40caf8 <_dtoa_r+0xb88>
  40c6f4:	4bb8      	ldr	r3, [pc, #736]	; (40c9d8 <_dtoa_r+0xa68>)
  40c6f6:	f001 020f 	and.w	r2, r1, #15
  40c6fa:	110d      	asrs	r5, r1, #4
  40c6fc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40c700:	06e9      	lsls	r1, r5, #27
  40c702:	e9d3 6700 	ldrd	r6, r7, [r3]
  40c706:	f140 81ae 	bpl.w	40ca66 <_dtoa_r+0xaf6>
  40c70a:	4bb4      	ldr	r3, [pc, #720]	; (40c9dc <_dtoa_r+0xa6c>)
  40c70c:	4650      	mov	r0, sl
  40c70e:	4659      	mov	r1, fp
  40c710:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  40c714:	f002 f8f2 	bl	40e8fc <__aeabi_ddiv>
  40c718:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  40c71c:	f005 050f 	and.w	r5, r5, #15
  40c720:	f04f 0a03 	mov.w	sl, #3
  40c724:	b18d      	cbz	r5, 40c74a <_dtoa_r+0x7da>
  40c726:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 40c9dc <_dtoa_r+0xa6c>
  40c72a:	07ea      	lsls	r2, r5, #31
  40c72c:	d509      	bpl.n	40c742 <_dtoa_r+0x7d2>
  40c72e:	4630      	mov	r0, r6
  40c730:	4639      	mov	r1, r7
  40c732:	e9d8 2300 	ldrd	r2, r3, [r8]
  40c736:	f001 ffb7 	bl	40e6a8 <__aeabi_dmul>
  40c73a:	f10a 0a01 	add.w	sl, sl, #1
  40c73e:	4606      	mov	r6, r0
  40c740:	460f      	mov	r7, r1
  40c742:	106d      	asrs	r5, r5, #1
  40c744:	f108 0808 	add.w	r8, r8, #8
  40c748:	d1ef      	bne.n	40c72a <_dtoa_r+0x7ba>
  40c74a:	463b      	mov	r3, r7
  40c74c:	4632      	mov	r2, r6
  40c74e:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40c752:	f002 f8d3 	bl	40e8fc <__aeabi_ddiv>
  40c756:	4607      	mov	r7, r0
  40c758:	4688      	mov	r8, r1
  40c75a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40c75c:	b143      	cbz	r3, 40c770 <_dtoa_r+0x800>
  40c75e:	2200      	movs	r2, #0
  40c760:	4b9f      	ldr	r3, [pc, #636]	; (40c9e0 <_dtoa_r+0xa70>)
  40c762:	4638      	mov	r0, r7
  40c764:	4641      	mov	r1, r8
  40c766:	f002 fa11 	bl	40eb8c <__aeabi_dcmplt>
  40c76a:	2800      	cmp	r0, #0
  40c76c:	f040 8286 	bne.w	40cc7c <_dtoa_r+0xd0c>
  40c770:	4650      	mov	r0, sl
  40c772:	f001 ff33 	bl	40e5dc <__aeabi_i2d>
  40c776:	463a      	mov	r2, r7
  40c778:	4643      	mov	r3, r8
  40c77a:	f001 ff95 	bl	40e6a8 <__aeabi_dmul>
  40c77e:	4b99      	ldr	r3, [pc, #612]	; (40c9e4 <_dtoa_r+0xa74>)
  40c780:	2200      	movs	r2, #0
  40c782:	f001 fddf 	bl	40e344 <__adddf3>
  40c786:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40c788:	4605      	mov	r5, r0
  40c78a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  40c78e:	2b00      	cmp	r3, #0
  40c790:	f000 813e 	beq.w	40ca10 <_dtoa_r+0xaa0>
  40c794:	9b02      	ldr	r3, [sp, #8]
  40c796:	9315      	str	r3, [sp, #84]	; 0x54
  40c798:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40c79a:	9312      	str	r3, [sp, #72]	; 0x48
  40c79c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40c79e:	2b00      	cmp	r3, #0
  40c7a0:	f000 81fa 	beq.w	40cb98 <_dtoa_r+0xc28>
  40c7a4:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40c7a6:	4b8c      	ldr	r3, [pc, #560]	; (40c9d8 <_dtoa_r+0xa68>)
  40c7a8:	498f      	ldr	r1, [pc, #572]	; (40c9e8 <_dtoa_r+0xa78>)
  40c7aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40c7ae:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  40c7b2:	2000      	movs	r0, #0
  40c7b4:	f002 f8a2 	bl	40e8fc <__aeabi_ddiv>
  40c7b8:	462a      	mov	r2, r5
  40c7ba:	4633      	mov	r3, r6
  40c7bc:	f001 fdc0 	bl	40e340 <__aeabi_dsub>
  40c7c0:	4682      	mov	sl, r0
  40c7c2:	468b      	mov	fp, r1
  40c7c4:	4638      	mov	r0, r7
  40c7c6:	4641      	mov	r1, r8
  40c7c8:	f002 fa1e 	bl	40ec08 <__aeabi_d2iz>
  40c7cc:	4605      	mov	r5, r0
  40c7ce:	f001 ff05 	bl	40e5dc <__aeabi_i2d>
  40c7d2:	4602      	mov	r2, r0
  40c7d4:	460b      	mov	r3, r1
  40c7d6:	4638      	mov	r0, r7
  40c7d8:	4641      	mov	r1, r8
  40c7da:	f001 fdb1 	bl	40e340 <__aeabi_dsub>
  40c7de:	3530      	adds	r5, #48	; 0x30
  40c7e0:	fa5f f885 	uxtb.w	r8, r5
  40c7e4:	9d04      	ldr	r5, [sp, #16]
  40c7e6:	4606      	mov	r6, r0
  40c7e8:	460f      	mov	r7, r1
  40c7ea:	f885 8000 	strb.w	r8, [r5]
  40c7ee:	4602      	mov	r2, r0
  40c7f0:	460b      	mov	r3, r1
  40c7f2:	4650      	mov	r0, sl
  40c7f4:	4659      	mov	r1, fp
  40c7f6:	3501      	adds	r5, #1
  40c7f8:	f002 f9e6 	bl	40ebc8 <__aeabi_dcmpgt>
  40c7fc:	2800      	cmp	r0, #0
  40c7fe:	d154      	bne.n	40c8aa <_dtoa_r+0x93a>
  40c800:	4632      	mov	r2, r6
  40c802:	463b      	mov	r3, r7
  40c804:	2000      	movs	r0, #0
  40c806:	4976      	ldr	r1, [pc, #472]	; (40c9e0 <_dtoa_r+0xa70>)
  40c808:	f001 fd9a 	bl	40e340 <__aeabi_dsub>
  40c80c:	4602      	mov	r2, r0
  40c80e:	460b      	mov	r3, r1
  40c810:	4650      	mov	r0, sl
  40c812:	4659      	mov	r1, fp
  40c814:	f002 f9d8 	bl	40ebc8 <__aeabi_dcmpgt>
  40c818:	2800      	cmp	r0, #0
  40c81a:	f040 8270 	bne.w	40ccfe <_dtoa_r+0xd8e>
  40c81e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40c820:	2a01      	cmp	r2, #1
  40c822:	f000 8111 	beq.w	40ca48 <_dtoa_r+0xad8>
  40c826:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40c828:	9a04      	ldr	r2, [sp, #16]
  40c82a:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  40c82e:	4413      	add	r3, r2
  40c830:	4699      	mov	r9, r3
  40c832:	e00d      	b.n	40c850 <_dtoa_r+0x8e0>
  40c834:	2000      	movs	r0, #0
  40c836:	496a      	ldr	r1, [pc, #424]	; (40c9e0 <_dtoa_r+0xa70>)
  40c838:	f001 fd82 	bl	40e340 <__aeabi_dsub>
  40c83c:	4652      	mov	r2, sl
  40c83e:	465b      	mov	r3, fp
  40c840:	f002 f9a4 	bl	40eb8c <__aeabi_dcmplt>
  40c844:	2800      	cmp	r0, #0
  40c846:	f040 8258 	bne.w	40ccfa <_dtoa_r+0xd8a>
  40c84a:	454d      	cmp	r5, r9
  40c84c:	f000 80fa 	beq.w	40ca44 <_dtoa_r+0xad4>
  40c850:	4650      	mov	r0, sl
  40c852:	4659      	mov	r1, fp
  40c854:	2200      	movs	r2, #0
  40c856:	4b65      	ldr	r3, [pc, #404]	; (40c9ec <_dtoa_r+0xa7c>)
  40c858:	f001 ff26 	bl	40e6a8 <__aeabi_dmul>
  40c85c:	2200      	movs	r2, #0
  40c85e:	4b63      	ldr	r3, [pc, #396]	; (40c9ec <_dtoa_r+0xa7c>)
  40c860:	4682      	mov	sl, r0
  40c862:	468b      	mov	fp, r1
  40c864:	4630      	mov	r0, r6
  40c866:	4639      	mov	r1, r7
  40c868:	f001 ff1e 	bl	40e6a8 <__aeabi_dmul>
  40c86c:	460f      	mov	r7, r1
  40c86e:	4606      	mov	r6, r0
  40c870:	f002 f9ca 	bl	40ec08 <__aeabi_d2iz>
  40c874:	4680      	mov	r8, r0
  40c876:	f001 feb1 	bl	40e5dc <__aeabi_i2d>
  40c87a:	4602      	mov	r2, r0
  40c87c:	460b      	mov	r3, r1
  40c87e:	4630      	mov	r0, r6
  40c880:	4639      	mov	r1, r7
  40c882:	f001 fd5d 	bl	40e340 <__aeabi_dsub>
  40c886:	f108 0830 	add.w	r8, r8, #48	; 0x30
  40c88a:	fa5f f888 	uxtb.w	r8, r8
  40c88e:	4652      	mov	r2, sl
  40c890:	465b      	mov	r3, fp
  40c892:	f805 8b01 	strb.w	r8, [r5], #1
  40c896:	4606      	mov	r6, r0
  40c898:	460f      	mov	r7, r1
  40c89a:	f002 f977 	bl	40eb8c <__aeabi_dcmplt>
  40c89e:	4632      	mov	r2, r6
  40c8a0:	463b      	mov	r3, r7
  40c8a2:	2800      	cmp	r0, #0
  40c8a4:	d0c6      	beq.n	40c834 <_dtoa_r+0x8c4>
  40c8a6:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40c8aa:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40c8ac:	9302      	str	r3, [sp, #8]
  40c8ae:	e523      	b.n	40c2f8 <_dtoa_r+0x388>
  40c8b0:	2300      	movs	r3, #0
  40c8b2:	930b      	str	r3, [sp, #44]	; 0x2c
  40c8b4:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40c8b6:	2b00      	cmp	r3, #0
  40c8b8:	f340 80dc 	ble.w	40ca74 <_dtoa_r+0xb04>
  40c8bc:	461f      	mov	r7, r3
  40c8be:	461e      	mov	r6, r3
  40c8c0:	930f      	str	r3, [sp, #60]	; 0x3c
  40c8c2:	930a      	str	r3, [sp, #40]	; 0x28
  40c8c4:	e6f6      	b.n	40c6b4 <_dtoa_r+0x744>
  40c8c6:	2301      	movs	r3, #1
  40c8c8:	930b      	str	r3, [sp, #44]	; 0x2c
  40c8ca:	e7f3      	b.n	40c8b4 <_dtoa_r+0x944>
  40c8cc:	f1ba 0f00 	cmp.w	sl, #0
  40c8d0:	f47f ada8 	bne.w	40c424 <_dtoa_r+0x4b4>
  40c8d4:	f3cb 0313 	ubfx	r3, fp, #0, #20
  40c8d8:	2b00      	cmp	r3, #0
  40c8da:	f47f adba 	bne.w	40c452 <_dtoa_r+0x4e2>
  40c8de:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  40c8e2:	0d3f      	lsrs	r7, r7, #20
  40c8e4:	053f      	lsls	r7, r7, #20
  40c8e6:	2f00      	cmp	r7, #0
  40c8e8:	f000 820d 	beq.w	40cd06 <_dtoa_r+0xd96>
  40c8ec:	9b08      	ldr	r3, [sp, #32]
  40c8ee:	3301      	adds	r3, #1
  40c8f0:	9308      	str	r3, [sp, #32]
  40c8f2:	9b06      	ldr	r3, [sp, #24]
  40c8f4:	3301      	adds	r3, #1
  40c8f6:	9306      	str	r3, [sp, #24]
  40c8f8:	2301      	movs	r3, #1
  40c8fa:	930c      	str	r3, [sp, #48]	; 0x30
  40c8fc:	e5ab      	b.n	40c456 <_dtoa_r+0x4e6>
  40c8fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40c900:	2b00      	cmp	r3, #0
  40c902:	f73f ac42 	bgt.w	40c18a <_dtoa_r+0x21a>
  40c906:	f040 8221 	bne.w	40cd4c <_dtoa_r+0xddc>
  40c90a:	2200      	movs	r2, #0
  40c90c:	4b38      	ldr	r3, [pc, #224]	; (40c9f0 <_dtoa_r+0xa80>)
  40c90e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40c912:	f001 fec9 	bl	40e6a8 <__aeabi_dmul>
  40c916:	4652      	mov	r2, sl
  40c918:	465b      	mov	r3, fp
  40c91a:	f002 f94b 	bl	40ebb4 <__aeabi_dcmpge>
  40c91e:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  40c922:	4646      	mov	r6, r8
  40c924:	2800      	cmp	r0, #0
  40c926:	d041      	beq.n	40c9ac <_dtoa_r+0xa3c>
  40c928:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40c92a:	9d04      	ldr	r5, [sp, #16]
  40c92c:	43db      	mvns	r3, r3
  40c92e:	9302      	str	r3, [sp, #8]
  40c930:	4641      	mov	r1, r8
  40c932:	4620      	mov	r0, r4
  40c934:	f000 fda6 	bl	40d484 <_Bfree>
  40c938:	2e00      	cmp	r6, #0
  40c93a:	f43f acdd 	beq.w	40c2f8 <_dtoa_r+0x388>
  40c93e:	e6a7      	b.n	40c690 <_dtoa_r+0x720>
  40c940:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40c942:	4649      	mov	r1, r9
  40c944:	4620      	mov	r0, r4
  40c946:	f000 fed3 	bl	40d6f0 <__pow5mult>
  40c94a:	4681      	mov	r9, r0
  40c94c:	e558      	b.n	40c400 <_dtoa_r+0x490>
  40c94e:	9a14      	ldr	r2, [sp, #80]	; 0x50
  40c950:	2a00      	cmp	r2, #0
  40c952:	f000 8187 	beq.w	40cc64 <_dtoa_r+0xcf4>
  40c956:	f203 4333 	addw	r3, r3, #1075	; 0x433
  40c95a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40c95c:	9d08      	ldr	r5, [sp, #32]
  40c95e:	e4f2      	b.n	40c346 <_dtoa_r+0x3d6>
  40c960:	f1ba 0f00 	cmp.w	sl, #0
  40c964:	f47f ad75 	bne.w	40c452 <_dtoa_r+0x4e2>
  40c968:	e7b4      	b.n	40c8d4 <_dtoa_r+0x964>
  40c96a:	f000 fd95 	bl	40d498 <__multadd>
  40c96e:	4647      	mov	r7, r8
  40c970:	4606      	mov	r6, r0
  40c972:	4683      	mov	fp, r0
  40c974:	e5be      	b.n	40c4f4 <_dtoa_r+0x584>
  40c976:	4601      	mov	r1, r0
  40c978:	4620      	mov	r0, r4
  40c97a:	9306      	str	r3, [sp, #24]
  40c97c:	f000 fd82 	bl	40d484 <_Bfree>
  40c980:	2201      	movs	r2, #1
  40c982:	9b06      	ldr	r3, [sp, #24]
  40c984:	e5e0      	b.n	40c548 <_dtoa_r+0x5d8>
  40c986:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40c988:	2b02      	cmp	r3, #2
  40c98a:	f77f ad96 	ble.w	40c4ba <_dtoa_r+0x54a>
  40c98e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40c990:	2b00      	cmp	r3, #0
  40c992:	d1c9      	bne.n	40c928 <_dtoa_r+0x9b8>
  40c994:	4641      	mov	r1, r8
  40c996:	2205      	movs	r2, #5
  40c998:	4620      	mov	r0, r4
  40c99a:	f000 fd7d 	bl	40d498 <__multadd>
  40c99e:	4601      	mov	r1, r0
  40c9a0:	4680      	mov	r8, r0
  40c9a2:	4648      	mov	r0, r9
  40c9a4:	f000 ff46 	bl	40d834 <__mcmp>
  40c9a8:	2800      	cmp	r0, #0
  40c9aa:	ddbd      	ble.n	40c928 <_dtoa_r+0x9b8>
  40c9ac:	9a02      	ldr	r2, [sp, #8]
  40c9ae:	9904      	ldr	r1, [sp, #16]
  40c9b0:	2331      	movs	r3, #49	; 0x31
  40c9b2:	3201      	adds	r2, #1
  40c9b4:	9202      	str	r2, [sp, #8]
  40c9b6:	700b      	strb	r3, [r1, #0]
  40c9b8:	1c4d      	adds	r5, r1, #1
  40c9ba:	e7b9      	b.n	40c930 <_dtoa_r+0x9c0>
  40c9bc:	9a02      	ldr	r2, [sp, #8]
  40c9be:	3201      	adds	r2, #1
  40c9c0:	9202      	str	r2, [sp, #8]
  40c9c2:	9a04      	ldr	r2, [sp, #16]
  40c9c4:	2331      	movs	r3, #49	; 0x31
  40c9c6:	7013      	strb	r3, [r2, #0]
  40c9c8:	e652      	b.n	40c670 <_dtoa_r+0x700>
  40c9ca:	2301      	movs	r3, #1
  40c9cc:	930b      	str	r3, [sp, #44]	; 0x2c
  40c9ce:	e666      	b.n	40c69e <_dtoa_r+0x72e>
  40c9d0:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  40c9d4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40c9d6:	e48f      	b.n	40c2f8 <_dtoa_r+0x388>
  40c9d8:	0040fca0 	.word	0x0040fca0
  40c9dc:	0040fc78 	.word	0x0040fc78
  40c9e0:	3ff00000 	.word	0x3ff00000
  40c9e4:	401c0000 	.word	0x401c0000
  40c9e8:	3fe00000 	.word	0x3fe00000
  40c9ec:	40240000 	.word	0x40240000
  40c9f0:	40140000 	.word	0x40140000
  40c9f4:	4650      	mov	r0, sl
  40c9f6:	f001 fdf1 	bl	40e5dc <__aeabi_i2d>
  40c9fa:	463a      	mov	r2, r7
  40c9fc:	4643      	mov	r3, r8
  40c9fe:	f001 fe53 	bl	40e6a8 <__aeabi_dmul>
  40ca02:	2200      	movs	r2, #0
  40ca04:	4bc1      	ldr	r3, [pc, #772]	; (40cd0c <_dtoa_r+0xd9c>)
  40ca06:	f001 fc9d 	bl	40e344 <__adddf3>
  40ca0a:	4605      	mov	r5, r0
  40ca0c:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  40ca10:	4641      	mov	r1, r8
  40ca12:	2200      	movs	r2, #0
  40ca14:	4bbe      	ldr	r3, [pc, #760]	; (40cd10 <_dtoa_r+0xda0>)
  40ca16:	4638      	mov	r0, r7
  40ca18:	f001 fc92 	bl	40e340 <__aeabi_dsub>
  40ca1c:	462a      	mov	r2, r5
  40ca1e:	4633      	mov	r3, r6
  40ca20:	4682      	mov	sl, r0
  40ca22:	468b      	mov	fp, r1
  40ca24:	f002 f8d0 	bl	40ebc8 <__aeabi_dcmpgt>
  40ca28:	4680      	mov	r8, r0
  40ca2a:	2800      	cmp	r0, #0
  40ca2c:	f040 8110 	bne.w	40cc50 <_dtoa_r+0xce0>
  40ca30:	462a      	mov	r2, r5
  40ca32:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  40ca36:	4650      	mov	r0, sl
  40ca38:	4659      	mov	r1, fp
  40ca3a:	f002 f8a7 	bl	40eb8c <__aeabi_dcmplt>
  40ca3e:	b118      	cbz	r0, 40ca48 <_dtoa_r+0xad8>
  40ca40:	4646      	mov	r6, r8
  40ca42:	e771      	b.n	40c928 <_dtoa_r+0x9b8>
  40ca44:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40ca48:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  40ca4c:	f7ff bb8a 	b.w	40c164 <_dtoa_r+0x1f4>
  40ca50:	9804      	ldr	r0, [sp, #16]
  40ca52:	f7ff babb 	b.w	40bfcc <_dtoa_r+0x5c>
  40ca56:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40ca58:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40ca5a:	970c      	str	r7, [sp, #48]	; 0x30
  40ca5c:	1afb      	subs	r3, r7, r3
  40ca5e:	441a      	add	r2, r3
  40ca60:	920d      	str	r2, [sp, #52]	; 0x34
  40ca62:	2700      	movs	r7, #0
  40ca64:	e469      	b.n	40c33a <_dtoa_r+0x3ca>
  40ca66:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  40ca6a:	f04f 0a02 	mov.w	sl, #2
  40ca6e:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  40ca72:	e657      	b.n	40c724 <_dtoa_r+0x7b4>
  40ca74:	2100      	movs	r1, #0
  40ca76:	2301      	movs	r3, #1
  40ca78:	6461      	str	r1, [r4, #68]	; 0x44
  40ca7a:	4620      	mov	r0, r4
  40ca7c:	9325      	str	r3, [sp, #148]	; 0x94
  40ca7e:	f000 fcdb 	bl	40d438 <_Balloc>
  40ca82:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40ca84:	9004      	str	r0, [sp, #16]
  40ca86:	6420      	str	r0, [r4, #64]	; 0x40
  40ca88:	930a      	str	r3, [sp, #40]	; 0x28
  40ca8a:	930f      	str	r3, [sp, #60]	; 0x3c
  40ca8c:	e629      	b.n	40c6e2 <_dtoa_r+0x772>
  40ca8e:	2a00      	cmp	r2, #0
  40ca90:	46d0      	mov	r8, sl
  40ca92:	f8cd b018 	str.w	fp, [sp, #24]
  40ca96:	469a      	mov	sl, r3
  40ca98:	dd11      	ble.n	40cabe <_dtoa_r+0xb4e>
  40ca9a:	4649      	mov	r1, r9
  40ca9c:	2201      	movs	r2, #1
  40ca9e:	4620      	mov	r0, r4
  40caa0:	f000 fe76 	bl	40d790 <__lshift>
  40caa4:	4641      	mov	r1, r8
  40caa6:	4681      	mov	r9, r0
  40caa8:	f000 fec4 	bl	40d834 <__mcmp>
  40caac:	2800      	cmp	r0, #0
  40caae:	f340 8146 	ble.w	40cd3e <_dtoa_r+0xdce>
  40cab2:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  40cab6:	f000 8106 	beq.w	40ccc6 <_dtoa_r+0xd56>
  40caba:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  40cabe:	46b3      	mov	fp, r6
  40cac0:	f887 a000 	strb.w	sl, [r7]
  40cac4:	1c7d      	adds	r5, r7, #1
  40cac6:	9e06      	ldr	r6, [sp, #24]
  40cac8:	e5d2      	b.n	40c670 <_dtoa_r+0x700>
  40caca:	d104      	bne.n	40cad6 <_dtoa_r+0xb66>
  40cacc:	f01a 0f01 	tst.w	sl, #1
  40cad0:	d001      	beq.n	40cad6 <_dtoa_r+0xb66>
  40cad2:	e5bd      	b.n	40c650 <_dtoa_r+0x6e0>
  40cad4:	4615      	mov	r5, r2
  40cad6:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40cada:	2b30      	cmp	r3, #48	; 0x30
  40cadc:	f105 32ff 	add.w	r2, r5, #4294967295
  40cae0:	d0f8      	beq.n	40cad4 <_dtoa_r+0xb64>
  40cae2:	e5c5      	b.n	40c670 <_dtoa_r+0x700>
  40cae4:	9904      	ldr	r1, [sp, #16]
  40cae6:	2230      	movs	r2, #48	; 0x30
  40cae8:	700a      	strb	r2, [r1, #0]
  40caea:	9a02      	ldr	r2, [sp, #8]
  40caec:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40caf0:	3201      	adds	r2, #1
  40caf2:	9202      	str	r2, [sp, #8]
  40caf4:	f7ff bbfc 	b.w	40c2f0 <_dtoa_r+0x380>
  40caf8:	f000 80bb 	beq.w	40cc72 <_dtoa_r+0xd02>
  40cafc:	9b02      	ldr	r3, [sp, #8]
  40cafe:	425d      	negs	r5, r3
  40cb00:	4b84      	ldr	r3, [pc, #528]	; (40cd14 <_dtoa_r+0xda4>)
  40cb02:	f005 020f 	and.w	r2, r5, #15
  40cb06:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40cb0a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40cb0e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  40cb12:	f001 fdc9 	bl	40e6a8 <__aeabi_dmul>
  40cb16:	112d      	asrs	r5, r5, #4
  40cb18:	4607      	mov	r7, r0
  40cb1a:	4688      	mov	r8, r1
  40cb1c:	f000 812c 	beq.w	40cd78 <_dtoa_r+0xe08>
  40cb20:	4e7d      	ldr	r6, [pc, #500]	; (40cd18 <_dtoa_r+0xda8>)
  40cb22:	f04f 0a02 	mov.w	sl, #2
  40cb26:	07eb      	lsls	r3, r5, #31
  40cb28:	d509      	bpl.n	40cb3e <_dtoa_r+0xbce>
  40cb2a:	4638      	mov	r0, r7
  40cb2c:	4641      	mov	r1, r8
  40cb2e:	e9d6 2300 	ldrd	r2, r3, [r6]
  40cb32:	f001 fdb9 	bl	40e6a8 <__aeabi_dmul>
  40cb36:	f10a 0a01 	add.w	sl, sl, #1
  40cb3a:	4607      	mov	r7, r0
  40cb3c:	4688      	mov	r8, r1
  40cb3e:	106d      	asrs	r5, r5, #1
  40cb40:	f106 0608 	add.w	r6, r6, #8
  40cb44:	d1ef      	bne.n	40cb26 <_dtoa_r+0xbb6>
  40cb46:	e608      	b.n	40c75a <_dtoa_r+0x7ea>
  40cb48:	6871      	ldr	r1, [r6, #4]
  40cb4a:	4620      	mov	r0, r4
  40cb4c:	f000 fc74 	bl	40d438 <_Balloc>
  40cb50:	6933      	ldr	r3, [r6, #16]
  40cb52:	3302      	adds	r3, #2
  40cb54:	009a      	lsls	r2, r3, #2
  40cb56:	4605      	mov	r5, r0
  40cb58:	f106 010c 	add.w	r1, r6, #12
  40cb5c:	300c      	adds	r0, #12
  40cb5e:	f7fd fd47 	bl	40a5f0 <memcpy>
  40cb62:	4629      	mov	r1, r5
  40cb64:	2201      	movs	r2, #1
  40cb66:	4620      	mov	r0, r4
  40cb68:	f000 fe12 	bl	40d790 <__lshift>
  40cb6c:	9006      	str	r0, [sp, #24]
  40cb6e:	e4b5      	b.n	40c4dc <_dtoa_r+0x56c>
  40cb70:	2b39      	cmp	r3, #57	; 0x39
  40cb72:	f8cd b018 	str.w	fp, [sp, #24]
  40cb76:	46d0      	mov	r8, sl
  40cb78:	f000 80a5 	beq.w	40ccc6 <_dtoa_r+0xd56>
  40cb7c:	f103 0a01 	add.w	sl, r3, #1
  40cb80:	46b3      	mov	fp, r6
  40cb82:	f887 a000 	strb.w	sl, [r7]
  40cb86:	1c7d      	adds	r5, r7, #1
  40cb88:	9e06      	ldr	r6, [sp, #24]
  40cb8a:	e571      	b.n	40c670 <_dtoa_r+0x700>
  40cb8c:	465a      	mov	r2, fp
  40cb8e:	46d0      	mov	r8, sl
  40cb90:	46b3      	mov	fp, r6
  40cb92:	469a      	mov	sl, r3
  40cb94:	4616      	mov	r6, r2
  40cb96:	e54f      	b.n	40c638 <_dtoa_r+0x6c8>
  40cb98:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40cb9a:	495e      	ldr	r1, [pc, #376]	; (40cd14 <_dtoa_r+0xda4>)
  40cb9c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  40cba0:	462a      	mov	r2, r5
  40cba2:	4633      	mov	r3, r6
  40cba4:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  40cba8:	f001 fd7e 	bl	40e6a8 <__aeabi_dmul>
  40cbac:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  40cbb0:	4638      	mov	r0, r7
  40cbb2:	4641      	mov	r1, r8
  40cbb4:	f002 f828 	bl	40ec08 <__aeabi_d2iz>
  40cbb8:	4605      	mov	r5, r0
  40cbba:	f001 fd0f 	bl	40e5dc <__aeabi_i2d>
  40cbbe:	460b      	mov	r3, r1
  40cbc0:	4602      	mov	r2, r0
  40cbc2:	4641      	mov	r1, r8
  40cbc4:	4638      	mov	r0, r7
  40cbc6:	f001 fbbb 	bl	40e340 <__aeabi_dsub>
  40cbca:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40cbcc:	460f      	mov	r7, r1
  40cbce:	9904      	ldr	r1, [sp, #16]
  40cbd0:	3530      	adds	r5, #48	; 0x30
  40cbd2:	2b01      	cmp	r3, #1
  40cbd4:	700d      	strb	r5, [r1, #0]
  40cbd6:	4606      	mov	r6, r0
  40cbd8:	f101 0501 	add.w	r5, r1, #1
  40cbdc:	d026      	beq.n	40cc2c <_dtoa_r+0xcbc>
  40cbde:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40cbe0:	9a04      	ldr	r2, [sp, #16]
  40cbe2:	f8df b13c 	ldr.w	fp, [pc, #316]	; 40cd20 <_dtoa_r+0xdb0>
  40cbe6:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  40cbea:	4413      	add	r3, r2
  40cbec:	f04f 0a00 	mov.w	sl, #0
  40cbf0:	4699      	mov	r9, r3
  40cbf2:	4652      	mov	r2, sl
  40cbf4:	465b      	mov	r3, fp
  40cbf6:	4630      	mov	r0, r6
  40cbf8:	4639      	mov	r1, r7
  40cbfa:	f001 fd55 	bl	40e6a8 <__aeabi_dmul>
  40cbfe:	460f      	mov	r7, r1
  40cc00:	4606      	mov	r6, r0
  40cc02:	f002 f801 	bl	40ec08 <__aeabi_d2iz>
  40cc06:	4680      	mov	r8, r0
  40cc08:	f001 fce8 	bl	40e5dc <__aeabi_i2d>
  40cc0c:	f108 0830 	add.w	r8, r8, #48	; 0x30
  40cc10:	4602      	mov	r2, r0
  40cc12:	460b      	mov	r3, r1
  40cc14:	4630      	mov	r0, r6
  40cc16:	4639      	mov	r1, r7
  40cc18:	f001 fb92 	bl	40e340 <__aeabi_dsub>
  40cc1c:	f805 8b01 	strb.w	r8, [r5], #1
  40cc20:	454d      	cmp	r5, r9
  40cc22:	4606      	mov	r6, r0
  40cc24:	460f      	mov	r7, r1
  40cc26:	d1e4      	bne.n	40cbf2 <_dtoa_r+0xc82>
  40cc28:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40cc2c:	4b3b      	ldr	r3, [pc, #236]	; (40cd1c <_dtoa_r+0xdac>)
  40cc2e:	2200      	movs	r2, #0
  40cc30:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40cc34:	f001 fb86 	bl	40e344 <__adddf3>
  40cc38:	4632      	mov	r2, r6
  40cc3a:	463b      	mov	r3, r7
  40cc3c:	f001 ffa6 	bl	40eb8c <__aeabi_dcmplt>
  40cc40:	2800      	cmp	r0, #0
  40cc42:	d046      	beq.n	40ccd2 <_dtoa_r+0xd62>
  40cc44:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40cc46:	9302      	str	r3, [sp, #8]
  40cc48:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40cc4c:	f7ff bb43 	b.w	40c2d6 <_dtoa_r+0x366>
  40cc50:	f04f 0800 	mov.w	r8, #0
  40cc54:	4646      	mov	r6, r8
  40cc56:	e6a9      	b.n	40c9ac <_dtoa_r+0xa3c>
  40cc58:	9b08      	ldr	r3, [sp, #32]
  40cc5a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40cc5c:	1a9d      	subs	r5, r3, r2
  40cc5e:	2300      	movs	r3, #0
  40cc60:	f7ff bb71 	b.w	40c346 <_dtoa_r+0x3d6>
  40cc64:	9b18      	ldr	r3, [sp, #96]	; 0x60
  40cc66:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40cc68:	9d08      	ldr	r5, [sp, #32]
  40cc6a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  40cc6e:	f7ff bb6a 	b.w	40c346 <_dtoa_r+0x3d6>
  40cc72:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  40cc76:	f04f 0a02 	mov.w	sl, #2
  40cc7a:	e56e      	b.n	40c75a <_dtoa_r+0x7ea>
  40cc7c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40cc7e:	2b00      	cmp	r3, #0
  40cc80:	f43f aeb8 	beq.w	40c9f4 <_dtoa_r+0xa84>
  40cc84:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40cc86:	2b00      	cmp	r3, #0
  40cc88:	f77f aede 	ble.w	40ca48 <_dtoa_r+0xad8>
  40cc8c:	2200      	movs	r2, #0
  40cc8e:	4b24      	ldr	r3, [pc, #144]	; (40cd20 <_dtoa_r+0xdb0>)
  40cc90:	4638      	mov	r0, r7
  40cc92:	4641      	mov	r1, r8
  40cc94:	f001 fd08 	bl	40e6a8 <__aeabi_dmul>
  40cc98:	4607      	mov	r7, r0
  40cc9a:	4688      	mov	r8, r1
  40cc9c:	f10a 0001 	add.w	r0, sl, #1
  40cca0:	f001 fc9c 	bl	40e5dc <__aeabi_i2d>
  40cca4:	463a      	mov	r2, r7
  40cca6:	4643      	mov	r3, r8
  40cca8:	f001 fcfe 	bl	40e6a8 <__aeabi_dmul>
  40ccac:	2200      	movs	r2, #0
  40ccae:	4b17      	ldr	r3, [pc, #92]	; (40cd0c <_dtoa_r+0xd9c>)
  40ccb0:	f001 fb48 	bl	40e344 <__adddf3>
  40ccb4:	9a02      	ldr	r2, [sp, #8]
  40ccb6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40ccb8:	9312      	str	r3, [sp, #72]	; 0x48
  40ccba:	3a01      	subs	r2, #1
  40ccbc:	4605      	mov	r5, r0
  40ccbe:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  40ccc2:	9215      	str	r2, [sp, #84]	; 0x54
  40ccc4:	e56a      	b.n	40c79c <_dtoa_r+0x82c>
  40ccc6:	2239      	movs	r2, #57	; 0x39
  40ccc8:	46b3      	mov	fp, r6
  40ccca:	703a      	strb	r2, [r7, #0]
  40cccc:	9e06      	ldr	r6, [sp, #24]
  40ccce:	1c7d      	adds	r5, r7, #1
  40ccd0:	e4c0      	b.n	40c654 <_dtoa_r+0x6e4>
  40ccd2:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  40ccd6:	2000      	movs	r0, #0
  40ccd8:	4910      	ldr	r1, [pc, #64]	; (40cd1c <_dtoa_r+0xdac>)
  40ccda:	f001 fb31 	bl	40e340 <__aeabi_dsub>
  40ccde:	4632      	mov	r2, r6
  40cce0:	463b      	mov	r3, r7
  40cce2:	f001 ff71 	bl	40ebc8 <__aeabi_dcmpgt>
  40cce6:	b908      	cbnz	r0, 40ccec <_dtoa_r+0xd7c>
  40cce8:	e6ae      	b.n	40ca48 <_dtoa_r+0xad8>
  40ccea:	4615      	mov	r5, r2
  40ccec:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40ccf0:	2b30      	cmp	r3, #48	; 0x30
  40ccf2:	f105 32ff 	add.w	r2, r5, #4294967295
  40ccf6:	d0f8      	beq.n	40ccea <_dtoa_r+0xd7a>
  40ccf8:	e5d7      	b.n	40c8aa <_dtoa_r+0x93a>
  40ccfa:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40ccfe:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40cd00:	9302      	str	r3, [sp, #8]
  40cd02:	f7ff bae8 	b.w	40c2d6 <_dtoa_r+0x366>
  40cd06:	970c      	str	r7, [sp, #48]	; 0x30
  40cd08:	f7ff bba5 	b.w	40c456 <_dtoa_r+0x4e6>
  40cd0c:	401c0000 	.word	0x401c0000
  40cd10:	40140000 	.word	0x40140000
  40cd14:	0040fca0 	.word	0x0040fca0
  40cd18:	0040fc78 	.word	0x0040fc78
  40cd1c:	3fe00000 	.word	0x3fe00000
  40cd20:	40240000 	.word	0x40240000
  40cd24:	2b39      	cmp	r3, #57	; 0x39
  40cd26:	f8cd b018 	str.w	fp, [sp, #24]
  40cd2a:	46d0      	mov	r8, sl
  40cd2c:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  40cd30:	469a      	mov	sl, r3
  40cd32:	d0c8      	beq.n	40ccc6 <_dtoa_r+0xd56>
  40cd34:	f1bb 0f00 	cmp.w	fp, #0
  40cd38:	f73f aebf 	bgt.w	40caba <_dtoa_r+0xb4a>
  40cd3c:	e6bf      	b.n	40cabe <_dtoa_r+0xb4e>
  40cd3e:	f47f aebe 	bne.w	40cabe <_dtoa_r+0xb4e>
  40cd42:	f01a 0f01 	tst.w	sl, #1
  40cd46:	f43f aeba 	beq.w	40cabe <_dtoa_r+0xb4e>
  40cd4a:	e6b2      	b.n	40cab2 <_dtoa_r+0xb42>
  40cd4c:	f04f 0800 	mov.w	r8, #0
  40cd50:	4646      	mov	r6, r8
  40cd52:	e5e9      	b.n	40c928 <_dtoa_r+0x9b8>
  40cd54:	4631      	mov	r1, r6
  40cd56:	2300      	movs	r3, #0
  40cd58:	220a      	movs	r2, #10
  40cd5a:	4620      	mov	r0, r4
  40cd5c:	f000 fb9c 	bl	40d498 <__multadd>
  40cd60:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40cd62:	2b00      	cmp	r3, #0
  40cd64:	4606      	mov	r6, r0
  40cd66:	dd0a      	ble.n	40cd7e <_dtoa_r+0xe0e>
  40cd68:	930a      	str	r3, [sp, #40]	; 0x28
  40cd6a:	f7ff bbaa 	b.w	40c4c2 <_dtoa_r+0x552>
  40cd6e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40cd70:	2b02      	cmp	r3, #2
  40cd72:	dc23      	bgt.n	40cdbc <_dtoa_r+0xe4c>
  40cd74:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40cd76:	e43b      	b.n	40c5f0 <_dtoa_r+0x680>
  40cd78:	f04f 0a02 	mov.w	sl, #2
  40cd7c:	e4ed      	b.n	40c75a <_dtoa_r+0x7ea>
  40cd7e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40cd80:	2b02      	cmp	r3, #2
  40cd82:	dc1b      	bgt.n	40cdbc <_dtoa_r+0xe4c>
  40cd84:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40cd86:	e7ef      	b.n	40cd68 <_dtoa_r+0xdf8>
  40cd88:	2500      	movs	r5, #0
  40cd8a:	6465      	str	r5, [r4, #68]	; 0x44
  40cd8c:	4629      	mov	r1, r5
  40cd8e:	4620      	mov	r0, r4
  40cd90:	f000 fb52 	bl	40d438 <_Balloc>
  40cd94:	f04f 33ff 	mov.w	r3, #4294967295
  40cd98:	930a      	str	r3, [sp, #40]	; 0x28
  40cd9a:	930f      	str	r3, [sp, #60]	; 0x3c
  40cd9c:	2301      	movs	r3, #1
  40cd9e:	9004      	str	r0, [sp, #16]
  40cda0:	9525      	str	r5, [sp, #148]	; 0x94
  40cda2:	6420      	str	r0, [r4, #64]	; 0x40
  40cda4:	930b      	str	r3, [sp, #44]	; 0x2c
  40cda6:	f7ff b9dd 	b.w	40c164 <_dtoa_r+0x1f4>
  40cdaa:	2501      	movs	r5, #1
  40cdac:	f7ff b9a5 	b.w	40c0fa <_dtoa_r+0x18a>
  40cdb0:	f43f ab69 	beq.w	40c486 <_dtoa_r+0x516>
  40cdb4:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  40cdb8:	f7ff bbf9 	b.w	40c5ae <_dtoa_r+0x63e>
  40cdbc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40cdbe:	930a      	str	r3, [sp, #40]	; 0x28
  40cdc0:	e5e5      	b.n	40c98e <_dtoa_r+0xa1e>
  40cdc2:	bf00      	nop

0040cdc4 <__libc_fini_array>:
  40cdc4:	b538      	push	{r3, r4, r5, lr}
  40cdc6:	4c0a      	ldr	r4, [pc, #40]	; (40cdf0 <__libc_fini_array+0x2c>)
  40cdc8:	4d0a      	ldr	r5, [pc, #40]	; (40cdf4 <__libc_fini_array+0x30>)
  40cdca:	1b64      	subs	r4, r4, r5
  40cdcc:	10a4      	asrs	r4, r4, #2
  40cdce:	d00a      	beq.n	40cde6 <__libc_fini_array+0x22>
  40cdd0:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  40cdd4:	3b01      	subs	r3, #1
  40cdd6:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  40cdda:	3c01      	subs	r4, #1
  40cddc:	f855 3904 	ldr.w	r3, [r5], #-4
  40cde0:	4798      	blx	r3
  40cde2:	2c00      	cmp	r4, #0
  40cde4:	d1f9      	bne.n	40cdda <__libc_fini_array+0x16>
  40cde6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40cdea:	f003 b857 	b.w	40fe9c <_fini>
  40cdee:	bf00      	nop
  40cdf0:	0040feac 	.word	0x0040feac
  40cdf4:	0040fea8 	.word	0x0040fea8

0040cdf8 <_localeconv_r>:
  40cdf8:	4a04      	ldr	r2, [pc, #16]	; (40ce0c <_localeconv_r+0x14>)
  40cdfa:	4b05      	ldr	r3, [pc, #20]	; (40ce10 <_localeconv_r+0x18>)
  40cdfc:	6812      	ldr	r2, [r2, #0]
  40cdfe:	6b50      	ldr	r0, [r2, #52]	; 0x34
  40ce00:	2800      	cmp	r0, #0
  40ce02:	bf08      	it	eq
  40ce04:	4618      	moveq	r0, r3
  40ce06:	30f0      	adds	r0, #240	; 0xf0
  40ce08:	4770      	bx	lr
  40ce0a:	bf00      	nop
  40ce0c:	20000020 	.word	0x20000020
  40ce10:	20000864 	.word	0x20000864

0040ce14 <__retarget_lock_acquire_recursive>:
  40ce14:	4770      	bx	lr
  40ce16:	bf00      	nop

0040ce18 <__retarget_lock_release_recursive>:
  40ce18:	4770      	bx	lr
  40ce1a:	bf00      	nop

0040ce1c <_malloc_r>:
  40ce1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40ce20:	f101 060b 	add.w	r6, r1, #11
  40ce24:	2e16      	cmp	r6, #22
  40ce26:	b083      	sub	sp, #12
  40ce28:	4605      	mov	r5, r0
  40ce2a:	f240 809e 	bls.w	40cf6a <_malloc_r+0x14e>
  40ce2e:	f036 0607 	bics.w	r6, r6, #7
  40ce32:	f100 80bd 	bmi.w	40cfb0 <_malloc_r+0x194>
  40ce36:	42b1      	cmp	r1, r6
  40ce38:	f200 80ba 	bhi.w	40cfb0 <_malloc_r+0x194>
  40ce3c:	f000 faf0 	bl	40d420 <__malloc_lock>
  40ce40:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  40ce44:	f0c0 8293 	bcc.w	40d36e <_malloc_r+0x552>
  40ce48:	0a73      	lsrs	r3, r6, #9
  40ce4a:	f000 80b8 	beq.w	40cfbe <_malloc_r+0x1a2>
  40ce4e:	2b04      	cmp	r3, #4
  40ce50:	f200 8179 	bhi.w	40d146 <_malloc_r+0x32a>
  40ce54:	09b3      	lsrs	r3, r6, #6
  40ce56:	f103 0039 	add.w	r0, r3, #57	; 0x39
  40ce5a:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  40ce5e:	00c3      	lsls	r3, r0, #3
  40ce60:	4fbf      	ldr	r7, [pc, #764]	; (40d160 <_malloc_r+0x344>)
  40ce62:	443b      	add	r3, r7
  40ce64:	f1a3 0108 	sub.w	r1, r3, #8
  40ce68:	685c      	ldr	r4, [r3, #4]
  40ce6a:	42a1      	cmp	r1, r4
  40ce6c:	d106      	bne.n	40ce7c <_malloc_r+0x60>
  40ce6e:	e00c      	b.n	40ce8a <_malloc_r+0x6e>
  40ce70:	2a00      	cmp	r2, #0
  40ce72:	f280 80aa 	bge.w	40cfca <_malloc_r+0x1ae>
  40ce76:	68e4      	ldr	r4, [r4, #12]
  40ce78:	42a1      	cmp	r1, r4
  40ce7a:	d006      	beq.n	40ce8a <_malloc_r+0x6e>
  40ce7c:	6863      	ldr	r3, [r4, #4]
  40ce7e:	f023 0303 	bic.w	r3, r3, #3
  40ce82:	1b9a      	subs	r2, r3, r6
  40ce84:	2a0f      	cmp	r2, #15
  40ce86:	ddf3      	ble.n	40ce70 <_malloc_r+0x54>
  40ce88:	4670      	mov	r0, lr
  40ce8a:	693c      	ldr	r4, [r7, #16]
  40ce8c:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 40d174 <_malloc_r+0x358>
  40ce90:	4574      	cmp	r4, lr
  40ce92:	f000 81ab 	beq.w	40d1ec <_malloc_r+0x3d0>
  40ce96:	6863      	ldr	r3, [r4, #4]
  40ce98:	f023 0303 	bic.w	r3, r3, #3
  40ce9c:	1b9a      	subs	r2, r3, r6
  40ce9e:	2a0f      	cmp	r2, #15
  40cea0:	f300 8190 	bgt.w	40d1c4 <_malloc_r+0x3a8>
  40cea4:	2a00      	cmp	r2, #0
  40cea6:	f8c7 e014 	str.w	lr, [r7, #20]
  40ceaa:	f8c7 e010 	str.w	lr, [r7, #16]
  40ceae:	f280 809d 	bge.w	40cfec <_malloc_r+0x1d0>
  40ceb2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40ceb6:	f080 8161 	bcs.w	40d17c <_malloc_r+0x360>
  40ceba:	08db      	lsrs	r3, r3, #3
  40cebc:	f103 0c01 	add.w	ip, r3, #1
  40cec0:	1099      	asrs	r1, r3, #2
  40cec2:	687a      	ldr	r2, [r7, #4]
  40cec4:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  40cec8:	f8c4 8008 	str.w	r8, [r4, #8]
  40cecc:	2301      	movs	r3, #1
  40cece:	408b      	lsls	r3, r1
  40ced0:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  40ced4:	4313      	orrs	r3, r2
  40ced6:	3908      	subs	r1, #8
  40ced8:	60e1      	str	r1, [r4, #12]
  40ceda:	607b      	str	r3, [r7, #4]
  40cedc:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  40cee0:	f8c8 400c 	str.w	r4, [r8, #12]
  40cee4:	1082      	asrs	r2, r0, #2
  40cee6:	2401      	movs	r4, #1
  40cee8:	4094      	lsls	r4, r2
  40ceea:	429c      	cmp	r4, r3
  40ceec:	f200 808b 	bhi.w	40d006 <_malloc_r+0x1ea>
  40cef0:	421c      	tst	r4, r3
  40cef2:	d106      	bne.n	40cf02 <_malloc_r+0xe6>
  40cef4:	f020 0003 	bic.w	r0, r0, #3
  40cef8:	0064      	lsls	r4, r4, #1
  40cefa:	421c      	tst	r4, r3
  40cefc:	f100 0004 	add.w	r0, r0, #4
  40cf00:	d0fa      	beq.n	40cef8 <_malloc_r+0xdc>
  40cf02:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  40cf06:	46cc      	mov	ip, r9
  40cf08:	4680      	mov	r8, r0
  40cf0a:	f8dc 300c 	ldr.w	r3, [ip, #12]
  40cf0e:	459c      	cmp	ip, r3
  40cf10:	d107      	bne.n	40cf22 <_malloc_r+0x106>
  40cf12:	e16d      	b.n	40d1f0 <_malloc_r+0x3d4>
  40cf14:	2a00      	cmp	r2, #0
  40cf16:	f280 817b 	bge.w	40d210 <_malloc_r+0x3f4>
  40cf1a:	68db      	ldr	r3, [r3, #12]
  40cf1c:	459c      	cmp	ip, r3
  40cf1e:	f000 8167 	beq.w	40d1f0 <_malloc_r+0x3d4>
  40cf22:	6859      	ldr	r1, [r3, #4]
  40cf24:	f021 0103 	bic.w	r1, r1, #3
  40cf28:	1b8a      	subs	r2, r1, r6
  40cf2a:	2a0f      	cmp	r2, #15
  40cf2c:	ddf2      	ble.n	40cf14 <_malloc_r+0xf8>
  40cf2e:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  40cf32:	f8d3 8008 	ldr.w	r8, [r3, #8]
  40cf36:	9300      	str	r3, [sp, #0]
  40cf38:	199c      	adds	r4, r3, r6
  40cf3a:	4628      	mov	r0, r5
  40cf3c:	f046 0601 	orr.w	r6, r6, #1
  40cf40:	f042 0501 	orr.w	r5, r2, #1
  40cf44:	605e      	str	r6, [r3, #4]
  40cf46:	f8c8 c00c 	str.w	ip, [r8, #12]
  40cf4a:	f8cc 8008 	str.w	r8, [ip, #8]
  40cf4e:	617c      	str	r4, [r7, #20]
  40cf50:	613c      	str	r4, [r7, #16]
  40cf52:	f8c4 e00c 	str.w	lr, [r4, #12]
  40cf56:	f8c4 e008 	str.w	lr, [r4, #8]
  40cf5a:	6065      	str	r5, [r4, #4]
  40cf5c:	505a      	str	r2, [r3, r1]
  40cf5e:	f000 fa65 	bl	40d42c <__malloc_unlock>
  40cf62:	9b00      	ldr	r3, [sp, #0]
  40cf64:	f103 0408 	add.w	r4, r3, #8
  40cf68:	e01e      	b.n	40cfa8 <_malloc_r+0x18c>
  40cf6a:	2910      	cmp	r1, #16
  40cf6c:	d820      	bhi.n	40cfb0 <_malloc_r+0x194>
  40cf6e:	f000 fa57 	bl	40d420 <__malloc_lock>
  40cf72:	2610      	movs	r6, #16
  40cf74:	2318      	movs	r3, #24
  40cf76:	2002      	movs	r0, #2
  40cf78:	4f79      	ldr	r7, [pc, #484]	; (40d160 <_malloc_r+0x344>)
  40cf7a:	443b      	add	r3, r7
  40cf7c:	f1a3 0208 	sub.w	r2, r3, #8
  40cf80:	685c      	ldr	r4, [r3, #4]
  40cf82:	4294      	cmp	r4, r2
  40cf84:	f000 813d 	beq.w	40d202 <_malloc_r+0x3e6>
  40cf88:	6863      	ldr	r3, [r4, #4]
  40cf8a:	68e1      	ldr	r1, [r4, #12]
  40cf8c:	68a6      	ldr	r6, [r4, #8]
  40cf8e:	f023 0303 	bic.w	r3, r3, #3
  40cf92:	4423      	add	r3, r4
  40cf94:	4628      	mov	r0, r5
  40cf96:	685a      	ldr	r2, [r3, #4]
  40cf98:	60f1      	str	r1, [r6, #12]
  40cf9a:	f042 0201 	orr.w	r2, r2, #1
  40cf9e:	608e      	str	r6, [r1, #8]
  40cfa0:	605a      	str	r2, [r3, #4]
  40cfa2:	f000 fa43 	bl	40d42c <__malloc_unlock>
  40cfa6:	3408      	adds	r4, #8
  40cfa8:	4620      	mov	r0, r4
  40cfaa:	b003      	add	sp, #12
  40cfac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40cfb0:	2400      	movs	r4, #0
  40cfb2:	230c      	movs	r3, #12
  40cfb4:	4620      	mov	r0, r4
  40cfb6:	602b      	str	r3, [r5, #0]
  40cfb8:	b003      	add	sp, #12
  40cfba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40cfbe:	2040      	movs	r0, #64	; 0x40
  40cfc0:	f44f 7300 	mov.w	r3, #512	; 0x200
  40cfc4:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  40cfc8:	e74a      	b.n	40ce60 <_malloc_r+0x44>
  40cfca:	4423      	add	r3, r4
  40cfcc:	68e1      	ldr	r1, [r4, #12]
  40cfce:	685a      	ldr	r2, [r3, #4]
  40cfd0:	68a6      	ldr	r6, [r4, #8]
  40cfd2:	f042 0201 	orr.w	r2, r2, #1
  40cfd6:	60f1      	str	r1, [r6, #12]
  40cfd8:	4628      	mov	r0, r5
  40cfda:	608e      	str	r6, [r1, #8]
  40cfdc:	605a      	str	r2, [r3, #4]
  40cfde:	f000 fa25 	bl	40d42c <__malloc_unlock>
  40cfe2:	3408      	adds	r4, #8
  40cfe4:	4620      	mov	r0, r4
  40cfe6:	b003      	add	sp, #12
  40cfe8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40cfec:	4423      	add	r3, r4
  40cfee:	4628      	mov	r0, r5
  40cff0:	685a      	ldr	r2, [r3, #4]
  40cff2:	f042 0201 	orr.w	r2, r2, #1
  40cff6:	605a      	str	r2, [r3, #4]
  40cff8:	f000 fa18 	bl	40d42c <__malloc_unlock>
  40cffc:	3408      	adds	r4, #8
  40cffe:	4620      	mov	r0, r4
  40d000:	b003      	add	sp, #12
  40d002:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40d006:	68bc      	ldr	r4, [r7, #8]
  40d008:	6863      	ldr	r3, [r4, #4]
  40d00a:	f023 0803 	bic.w	r8, r3, #3
  40d00e:	45b0      	cmp	r8, r6
  40d010:	d304      	bcc.n	40d01c <_malloc_r+0x200>
  40d012:	eba8 0306 	sub.w	r3, r8, r6
  40d016:	2b0f      	cmp	r3, #15
  40d018:	f300 8085 	bgt.w	40d126 <_malloc_r+0x30a>
  40d01c:	f8df 9158 	ldr.w	r9, [pc, #344]	; 40d178 <_malloc_r+0x35c>
  40d020:	4b50      	ldr	r3, [pc, #320]	; (40d164 <_malloc_r+0x348>)
  40d022:	f8d9 2000 	ldr.w	r2, [r9]
  40d026:	681b      	ldr	r3, [r3, #0]
  40d028:	3201      	adds	r2, #1
  40d02a:	4433      	add	r3, r6
  40d02c:	eb04 0a08 	add.w	sl, r4, r8
  40d030:	f000 8155 	beq.w	40d2de <_malloc_r+0x4c2>
  40d034:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  40d038:	330f      	adds	r3, #15
  40d03a:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  40d03e:	f02b 0b0f 	bic.w	fp, fp, #15
  40d042:	4659      	mov	r1, fp
  40d044:	4628      	mov	r0, r5
  40d046:	f000 fcf1 	bl	40da2c <_sbrk_r>
  40d04a:	1c41      	adds	r1, r0, #1
  40d04c:	4602      	mov	r2, r0
  40d04e:	f000 80fc 	beq.w	40d24a <_malloc_r+0x42e>
  40d052:	4582      	cmp	sl, r0
  40d054:	f200 80f7 	bhi.w	40d246 <_malloc_r+0x42a>
  40d058:	4b43      	ldr	r3, [pc, #268]	; (40d168 <_malloc_r+0x34c>)
  40d05a:	6819      	ldr	r1, [r3, #0]
  40d05c:	4459      	add	r1, fp
  40d05e:	6019      	str	r1, [r3, #0]
  40d060:	f000 814d 	beq.w	40d2fe <_malloc_r+0x4e2>
  40d064:	f8d9 0000 	ldr.w	r0, [r9]
  40d068:	3001      	adds	r0, #1
  40d06a:	bf1b      	ittet	ne
  40d06c:	eba2 0a0a 	subne.w	sl, r2, sl
  40d070:	4451      	addne	r1, sl
  40d072:	f8c9 2000 	streq.w	r2, [r9]
  40d076:	6019      	strne	r1, [r3, #0]
  40d078:	f012 0107 	ands.w	r1, r2, #7
  40d07c:	f000 8115 	beq.w	40d2aa <_malloc_r+0x48e>
  40d080:	f1c1 0008 	rsb	r0, r1, #8
  40d084:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  40d088:	4402      	add	r2, r0
  40d08a:	3108      	adds	r1, #8
  40d08c:	eb02 090b 	add.w	r9, r2, fp
  40d090:	f3c9 090b 	ubfx	r9, r9, #0, #12
  40d094:	eba1 0909 	sub.w	r9, r1, r9
  40d098:	4649      	mov	r1, r9
  40d09a:	4628      	mov	r0, r5
  40d09c:	9301      	str	r3, [sp, #4]
  40d09e:	9200      	str	r2, [sp, #0]
  40d0a0:	f000 fcc4 	bl	40da2c <_sbrk_r>
  40d0a4:	1c43      	adds	r3, r0, #1
  40d0a6:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40d0aa:	f000 8143 	beq.w	40d334 <_malloc_r+0x518>
  40d0ae:	1a80      	subs	r0, r0, r2
  40d0b0:	4448      	add	r0, r9
  40d0b2:	f040 0001 	orr.w	r0, r0, #1
  40d0b6:	6819      	ldr	r1, [r3, #0]
  40d0b8:	60ba      	str	r2, [r7, #8]
  40d0ba:	4449      	add	r1, r9
  40d0bc:	42bc      	cmp	r4, r7
  40d0be:	6050      	str	r0, [r2, #4]
  40d0c0:	6019      	str	r1, [r3, #0]
  40d0c2:	d017      	beq.n	40d0f4 <_malloc_r+0x2d8>
  40d0c4:	f1b8 0f0f 	cmp.w	r8, #15
  40d0c8:	f240 80fb 	bls.w	40d2c2 <_malloc_r+0x4a6>
  40d0cc:	6860      	ldr	r0, [r4, #4]
  40d0ce:	f1a8 020c 	sub.w	r2, r8, #12
  40d0d2:	f022 0207 	bic.w	r2, r2, #7
  40d0d6:	eb04 0e02 	add.w	lr, r4, r2
  40d0da:	f000 0001 	and.w	r0, r0, #1
  40d0de:	f04f 0c05 	mov.w	ip, #5
  40d0e2:	4310      	orrs	r0, r2
  40d0e4:	2a0f      	cmp	r2, #15
  40d0e6:	6060      	str	r0, [r4, #4]
  40d0e8:	f8ce c004 	str.w	ip, [lr, #4]
  40d0ec:	f8ce c008 	str.w	ip, [lr, #8]
  40d0f0:	f200 8117 	bhi.w	40d322 <_malloc_r+0x506>
  40d0f4:	4b1d      	ldr	r3, [pc, #116]	; (40d16c <_malloc_r+0x350>)
  40d0f6:	68bc      	ldr	r4, [r7, #8]
  40d0f8:	681a      	ldr	r2, [r3, #0]
  40d0fa:	4291      	cmp	r1, r2
  40d0fc:	bf88      	it	hi
  40d0fe:	6019      	strhi	r1, [r3, #0]
  40d100:	4b1b      	ldr	r3, [pc, #108]	; (40d170 <_malloc_r+0x354>)
  40d102:	681a      	ldr	r2, [r3, #0]
  40d104:	4291      	cmp	r1, r2
  40d106:	6862      	ldr	r2, [r4, #4]
  40d108:	bf88      	it	hi
  40d10a:	6019      	strhi	r1, [r3, #0]
  40d10c:	f022 0203 	bic.w	r2, r2, #3
  40d110:	4296      	cmp	r6, r2
  40d112:	eba2 0306 	sub.w	r3, r2, r6
  40d116:	d801      	bhi.n	40d11c <_malloc_r+0x300>
  40d118:	2b0f      	cmp	r3, #15
  40d11a:	dc04      	bgt.n	40d126 <_malloc_r+0x30a>
  40d11c:	4628      	mov	r0, r5
  40d11e:	f000 f985 	bl	40d42c <__malloc_unlock>
  40d122:	2400      	movs	r4, #0
  40d124:	e740      	b.n	40cfa8 <_malloc_r+0x18c>
  40d126:	19a2      	adds	r2, r4, r6
  40d128:	f043 0301 	orr.w	r3, r3, #1
  40d12c:	f046 0601 	orr.w	r6, r6, #1
  40d130:	6066      	str	r6, [r4, #4]
  40d132:	4628      	mov	r0, r5
  40d134:	60ba      	str	r2, [r7, #8]
  40d136:	6053      	str	r3, [r2, #4]
  40d138:	f000 f978 	bl	40d42c <__malloc_unlock>
  40d13c:	3408      	adds	r4, #8
  40d13e:	4620      	mov	r0, r4
  40d140:	b003      	add	sp, #12
  40d142:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40d146:	2b14      	cmp	r3, #20
  40d148:	d971      	bls.n	40d22e <_malloc_r+0x412>
  40d14a:	2b54      	cmp	r3, #84	; 0x54
  40d14c:	f200 80a3 	bhi.w	40d296 <_malloc_r+0x47a>
  40d150:	0b33      	lsrs	r3, r6, #12
  40d152:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  40d156:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  40d15a:	00c3      	lsls	r3, r0, #3
  40d15c:	e680      	b.n	40ce60 <_malloc_r+0x44>
  40d15e:	bf00      	nop
  40d160:	20000454 	.word	0x20000454
  40d164:	2000aee4 	.word	0x2000aee4
  40d168:	2000aeb4 	.word	0x2000aeb4
  40d16c:	2000aedc 	.word	0x2000aedc
  40d170:	2000aee0 	.word	0x2000aee0
  40d174:	2000045c 	.word	0x2000045c
  40d178:	2000085c 	.word	0x2000085c
  40d17c:	0a5a      	lsrs	r2, r3, #9
  40d17e:	2a04      	cmp	r2, #4
  40d180:	d95b      	bls.n	40d23a <_malloc_r+0x41e>
  40d182:	2a14      	cmp	r2, #20
  40d184:	f200 80ae 	bhi.w	40d2e4 <_malloc_r+0x4c8>
  40d188:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  40d18c:	00c9      	lsls	r1, r1, #3
  40d18e:	325b      	adds	r2, #91	; 0x5b
  40d190:	eb07 0c01 	add.w	ip, r7, r1
  40d194:	5879      	ldr	r1, [r7, r1]
  40d196:	f1ac 0c08 	sub.w	ip, ip, #8
  40d19a:	458c      	cmp	ip, r1
  40d19c:	f000 8088 	beq.w	40d2b0 <_malloc_r+0x494>
  40d1a0:	684a      	ldr	r2, [r1, #4]
  40d1a2:	f022 0203 	bic.w	r2, r2, #3
  40d1a6:	4293      	cmp	r3, r2
  40d1a8:	d273      	bcs.n	40d292 <_malloc_r+0x476>
  40d1aa:	6889      	ldr	r1, [r1, #8]
  40d1ac:	458c      	cmp	ip, r1
  40d1ae:	d1f7      	bne.n	40d1a0 <_malloc_r+0x384>
  40d1b0:	f8dc 200c 	ldr.w	r2, [ip, #12]
  40d1b4:	687b      	ldr	r3, [r7, #4]
  40d1b6:	60e2      	str	r2, [r4, #12]
  40d1b8:	f8c4 c008 	str.w	ip, [r4, #8]
  40d1bc:	6094      	str	r4, [r2, #8]
  40d1be:	f8cc 400c 	str.w	r4, [ip, #12]
  40d1c2:	e68f      	b.n	40cee4 <_malloc_r+0xc8>
  40d1c4:	19a1      	adds	r1, r4, r6
  40d1c6:	f046 0c01 	orr.w	ip, r6, #1
  40d1ca:	f042 0601 	orr.w	r6, r2, #1
  40d1ce:	f8c4 c004 	str.w	ip, [r4, #4]
  40d1d2:	4628      	mov	r0, r5
  40d1d4:	6179      	str	r1, [r7, #20]
  40d1d6:	6139      	str	r1, [r7, #16]
  40d1d8:	f8c1 e00c 	str.w	lr, [r1, #12]
  40d1dc:	f8c1 e008 	str.w	lr, [r1, #8]
  40d1e0:	604e      	str	r6, [r1, #4]
  40d1e2:	50e2      	str	r2, [r4, r3]
  40d1e4:	f000 f922 	bl	40d42c <__malloc_unlock>
  40d1e8:	3408      	adds	r4, #8
  40d1ea:	e6dd      	b.n	40cfa8 <_malloc_r+0x18c>
  40d1ec:	687b      	ldr	r3, [r7, #4]
  40d1ee:	e679      	b.n	40cee4 <_malloc_r+0xc8>
  40d1f0:	f108 0801 	add.w	r8, r8, #1
  40d1f4:	f018 0f03 	tst.w	r8, #3
  40d1f8:	f10c 0c08 	add.w	ip, ip, #8
  40d1fc:	f47f ae85 	bne.w	40cf0a <_malloc_r+0xee>
  40d200:	e02d      	b.n	40d25e <_malloc_r+0x442>
  40d202:	68dc      	ldr	r4, [r3, #12]
  40d204:	42a3      	cmp	r3, r4
  40d206:	bf08      	it	eq
  40d208:	3002      	addeq	r0, #2
  40d20a:	f43f ae3e 	beq.w	40ce8a <_malloc_r+0x6e>
  40d20e:	e6bb      	b.n	40cf88 <_malloc_r+0x16c>
  40d210:	4419      	add	r1, r3
  40d212:	461c      	mov	r4, r3
  40d214:	684a      	ldr	r2, [r1, #4]
  40d216:	68db      	ldr	r3, [r3, #12]
  40d218:	f854 6f08 	ldr.w	r6, [r4, #8]!
  40d21c:	f042 0201 	orr.w	r2, r2, #1
  40d220:	604a      	str	r2, [r1, #4]
  40d222:	4628      	mov	r0, r5
  40d224:	60f3      	str	r3, [r6, #12]
  40d226:	609e      	str	r6, [r3, #8]
  40d228:	f000 f900 	bl	40d42c <__malloc_unlock>
  40d22c:	e6bc      	b.n	40cfa8 <_malloc_r+0x18c>
  40d22e:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  40d232:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  40d236:	00c3      	lsls	r3, r0, #3
  40d238:	e612      	b.n	40ce60 <_malloc_r+0x44>
  40d23a:	099a      	lsrs	r2, r3, #6
  40d23c:	f102 0139 	add.w	r1, r2, #57	; 0x39
  40d240:	00c9      	lsls	r1, r1, #3
  40d242:	3238      	adds	r2, #56	; 0x38
  40d244:	e7a4      	b.n	40d190 <_malloc_r+0x374>
  40d246:	42bc      	cmp	r4, r7
  40d248:	d054      	beq.n	40d2f4 <_malloc_r+0x4d8>
  40d24a:	68bc      	ldr	r4, [r7, #8]
  40d24c:	6862      	ldr	r2, [r4, #4]
  40d24e:	f022 0203 	bic.w	r2, r2, #3
  40d252:	e75d      	b.n	40d110 <_malloc_r+0x2f4>
  40d254:	f859 3908 	ldr.w	r3, [r9], #-8
  40d258:	4599      	cmp	r9, r3
  40d25a:	f040 8086 	bne.w	40d36a <_malloc_r+0x54e>
  40d25e:	f010 0f03 	tst.w	r0, #3
  40d262:	f100 30ff 	add.w	r0, r0, #4294967295
  40d266:	d1f5      	bne.n	40d254 <_malloc_r+0x438>
  40d268:	687b      	ldr	r3, [r7, #4]
  40d26a:	ea23 0304 	bic.w	r3, r3, r4
  40d26e:	607b      	str	r3, [r7, #4]
  40d270:	0064      	lsls	r4, r4, #1
  40d272:	429c      	cmp	r4, r3
  40d274:	f63f aec7 	bhi.w	40d006 <_malloc_r+0x1ea>
  40d278:	2c00      	cmp	r4, #0
  40d27a:	f43f aec4 	beq.w	40d006 <_malloc_r+0x1ea>
  40d27e:	421c      	tst	r4, r3
  40d280:	4640      	mov	r0, r8
  40d282:	f47f ae3e 	bne.w	40cf02 <_malloc_r+0xe6>
  40d286:	0064      	lsls	r4, r4, #1
  40d288:	421c      	tst	r4, r3
  40d28a:	f100 0004 	add.w	r0, r0, #4
  40d28e:	d0fa      	beq.n	40d286 <_malloc_r+0x46a>
  40d290:	e637      	b.n	40cf02 <_malloc_r+0xe6>
  40d292:	468c      	mov	ip, r1
  40d294:	e78c      	b.n	40d1b0 <_malloc_r+0x394>
  40d296:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40d29a:	d815      	bhi.n	40d2c8 <_malloc_r+0x4ac>
  40d29c:	0bf3      	lsrs	r3, r6, #15
  40d29e:	f103 0078 	add.w	r0, r3, #120	; 0x78
  40d2a2:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  40d2a6:	00c3      	lsls	r3, r0, #3
  40d2a8:	e5da      	b.n	40ce60 <_malloc_r+0x44>
  40d2aa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40d2ae:	e6ed      	b.n	40d08c <_malloc_r+0x270>
  40d2b0:	687b      	ldr	r3, [r7, #4]
  40d2b2:	1092      	asrs	r2, r2, #2
  40d2b4:	2101      	movs	r1, #1
  40d2b6:	fa01 f202 	lsl.w	r2, r1, r2
  40d2ba:	4313      	orrs	r3, r2
  40d2bc:	607b      	str	r3, [r7, #4]
  40d2be:	4662      	mov	r2, ip
  40d2c0:	e779      	b.n	40d1b6 <_malloc_r+0x39a>
  40d2c2:	2301      	movs	r3, #1
  40d2c4:	6053      	str	r3, [r2, #4]
  40d2c6:	e729      	b.n	40d11c <_malloc_r+0x300>
  40d2c8:	f240 5254 	movw	r2, #1364	; 0x554
  40d2cc:	4293      	cmp	r3, r2
  40d2ce:	d822      	bhi.n	40d316 <_malloc_r+0x4fa>
  40d2d0:	0cb3      	lsrs	r3, r6, #18
  40d2d2:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  40d2d6:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  40d2da:	00c3      	lsls	r3, r0, #3
  40d2dc:	e5c0      	b.n	40ce60 <_malloc_r+0x44>
  40d2de:	f103 0b10 	add.w	fp, r3, #16
  40d2e2:	e6ae      	b.n	40d042 <_malloc_r+0x226>
  40d2e4:	2a54      	cmp	r2, #84	; 0x54
  40d2e6:	d829      	bhi.n	40d33c <_malloc_r+0x520>
  40d2e8:	0b1a      	lsrs	r2, r3, #12
  40d2ea:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  40d2ee:	00c9      	lsls	r1, r1, #3
  40d2f0:	326e      	adds	r2, #110	; 0x6e
  40d2f2:	e74d      	b.n	40d190 <_malloc_r+0x374>
  40d2f4:	4b20      	ldr	r3, [pc, #128]	; (40d378 <_malloc_r+0x55c>)
  40d2f6:	6819      	ldr	r1, [r3, #0]
  40d2f8:	4459      	add	r1, fp
  40d2fa:	6019      	str	r1, [r3, #0]
  40d2fc:	e6b2      	b.n	40d064 <_malloc_r+0x248>
  40d2fe:	f3ca 000b 	ubfx	r0, sl, #0, #12
  40d302:	2800      	cmp	r0, #0
  40d304:	f47f aeae 	bne.w	40d064 <_malloc_r+0x248>
  40d308:	eb08 030b 	add.w	r3, r8, fp
  40d30c:	68ba      	ldr	r2, [r7, #8]
  40d30e:	f043 0301 	orr.w	r3, r3, #1
  40d312:	6053      	str	r3, [r2, #4]
  40d314:	e6ee      	b.n	40d0f4 <_malloc_r+0x2d8>
  40d316:	207f      	movs	r0, #127	; 0x7f
  40d318:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  40d31c:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  40d320:	e59e      	b.n	40ce60 <_malloc_r+0x44>
  40d322:	f104 0108 	add.w	r1, r4, #8
  40d326:	4628      	mov	r0, r5
  40d328:	9300      	str	r3, [sp, #0]
  40d32a:	f000 fcf1 	bl	40dd10 <_free_r>
  40d32e:	9b00      	ldr	r3, [sp, #0]
  40d330:	6819      	ldr	r1, [r3, #0]
  40d332:	e6df      	b.n	40d0f4 <_malloc_r+0x2d8>
  40d334:	2001      	movs	r0, #1
  40d336:	f04f 0900 	mov.w	r9, #0
  40d33a:	e6bc      	b.n	40d0b6 <_malloc_r+0x29a>
  40d33c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40d340:	d805      	bhi.n	40d34e <_malloc_r+0x532>
  40d342:	0bda      	lsrs	r2, r3, #15
  40d344:	f102 0178 	add.w	r1, r2, #120	; 0x78
  40d348:	00c9      	lsls	r1, r1, #3
  40d34a:	3277      	adds	r2, #119	; 0x77
  40d34c:	e720      	b.n	40d190 <_malloc_r+0x374>
  40d34e:	f240 5154 	movw	r1, #1364	; 0x554
  40d352:	428a      	cmp	r2, r1
  40d354:	d805      	bhi.n	40d362 <_malloc_r+0x546>
  40d356:	0c9a      	lsrs	r2, r3, #18
  40d358:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  40d35c:	00c9      	lsls	r1, r1, #3
  40d35e:	327c      	adds	r2, #124	; 0x7c
  40d360:	e716      	b.n	40d190 <_malloc_r+0x374>
  40d362:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  40d366:	227e      	movs	r2, #126	; 0x7e
  40d368:	e712      	b.n	40d190 <_malloc_r+0x374>
  40d36a:	687b      	ldr	r3, [r7, #4]
  40d36c:	e780      	b.n	40d270 <_malloc_r+0x454>
  40d36e:	08f0      	lsrs	r0, r6, #3
  40d370:	f106 0308 	add.w	r3, r6, #8
  40d374:	e600      	b.n	40cf78 <_malloc_r+0x15c>
  40d376:	bf00      	nop
  40d378:	2000aeb4 	.word	0x2000aeb4
  40d37c:	00000000 	.word	0x00000000

0040d380 <memchr>:
  40d380:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40d384:	2a10      	cmp	r2, #16
  40d386:	db2b      	blt.n	40d3e0 <memchr+0x60>
  40d388:	f010 0f07 	tst.w	r0, #7
  40d38c:	d008      	beq.n	40d3a0 <memchr+0x20>
  40d38e:	f810 3b01 	ldrb.w	r3, [r0], #1
  40d392:	3a01      	subs	r2, #1
  40d394:	428b      	cmp	r3, r1
  40d396:	d02d      	beq.n	40d3f4 <memchr+0x74>
  40d398:	f010 0f07 	tst.w	r0, #7
  40d39c:	b342      	cbz	r2, 40d3f0 <memchr+0x70>
  40d39e:	d1f6      	bne.n	40d38e <memchr+0xe>
  40d3a0:	b4f0      	push	{r4, r5, r6, r7}
  40d3a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  40d3a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40d3aa:	f022 0407 	bic.w	r4, r2, #7
  40d3ae:	f07f 0700 	mvns.w	r7, #0
  40d3b2:	2300      	movs	r3, #0
  40d3b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  40d3b8:	3c08      	subs	r4, #8
  40d3ba:	ea85 0501 	eor.w	r5, r5, r1
  40d3be:	ea86 0601 	eor.w	r6, r6, r1
  40d3c2:	fa85 f547 	uadd8	r5, r5, r7
  40d3c6:	faa3 f587 	sel	r5, r3, r7
  40d3ca:	fa86 f647 	uadd8	r6, r6, r7
  40d3ce:	faa5 f687 	sel	r6, r5, r7
  40d3d2:	b98e      	cbnz	r6, 40d3f8 <memchr+0x78>
  40d3d4:	d1ee      	bne.n	40d3b4 <memchr+0x34>
  40d3d6:	bcf0      	pop	{r4, r5, r6, r7}
  40d3d8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40d3dc:	f002 0207 	and.w	r2, r2, #7
  40d3e0:	b132      	cbz	r2, 40d3f0 <memchr+0x70>
  40d3e2:	f810 3b01 	ldrb.w	r3, [r0], #1
  40d3e6:	3a01      	subs	r2, #1
  40d3e8:	ea83 0301 	eor.w	r3, r3, r1
  40d3ec:	b113      	cbz	r3, 40d3f4 <memchr+0x74>
  40d3ee:	d1f8      	bne.n	40d3e2 <memchr+0x62>
  40d3f0:	2000      	movs	r0, #0
  40d3f2:	4770      	bx	lr
  40d3f4:	3801      	subs	r0, #1
  40d3f6:	4770      	bx	lr
  40d3f8:	2d00      	cmp	r5, #0
  40d3fa:	bf06      	itte	eq
  40d3fc:	4635      	moveq	r5, r6
  40d3fe:	3803      	subeq	r0, #3
  40d400:	3807      	subne	r0, #7
  40d402:	f015 0f01 	tst.w	r5, #1
  40d406:	d107      	bne.n	40d418 <memchr+0x98>
  40d408:	3001      	adds	r0, #1
  40d40a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40d40e:	bf02      	ittt	eq
  40d410:	3001      	addeq	r0, #1
  40d412:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  40d416:	3001      	addeq	r0, #1
  40d418:	bcf0      	pop	{r4, r5, r6, r7}
  40d41a:	3801      	subs	r0, #1
  40d41c:	4770      	bx	lr
  40d41e:	bf00      	nop

0040d420 <__malloc_lock>:
  40d420:	4801      	ldr	r0, [pc, #4]	; (40d428 <__malloc_lock+0x8>)
  40d422:	f7ff bcf7 	b.w	40ce14 <__retarget_lock_acquire_recursive>
  40d426:	bf00      	nop
  40d428:	2000af0c 	.word	0x2000af0c

0040d42c <__malloc_unlock>:
  40d42c:	4801      	ldr	r0, [pc, #4]	; (40d434 <__malloc_unlock+0x8>)
  40d42e:	f7ff bcf3 	b.w	40ce18 <__retarget_lock_release_recursive>
  40d432:	bf00      	nop
  40d434:	2000af0c 	.word	0x2000af0c

0040d438 <_Balloc>:
  40d438:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40d43a:	b570      	push	{r4, r5, r6, lr}
  40d43c:	4605      	mov	r5, r0
  40d43e:	460c      	mov	r4, r1
  40d440:	b14b      	cbz	r3, 40d456 <_Balloc+0x1e>
  40d442:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  40d446:	b180      	cbz	r0, 40d46a <_Balloc+0x32>
  40d448:	6802      	ldr	r2, [r0, #0]
  40d44a:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  40d44e:	2300      	movs	r3, #0
  40d450:	6103      	str	r3, [r0, #16]
  40d452:	60c3      	str	r3, [r0, #12]
  40d454:	bd70      	pop	{r4, r5, r6, pc}
  40d456:	2221      	movs	r2, #33	; 0x21
  40d458:	2104      	movs	r1, #4
  40d45a:	f000 fbd9 	bl	40dc10 <_calloc_r>
  40d45e:	64e8      	str	r0, [r5, #76]	; 0x4c
  40d460:	4603      	mov	r3, r0
  40d462:	2800      	cmp	r0, #0
  40d464:	d1ed      	bne.n	40d442 <_Balloc+0xa>
  40d466:	2000      	movs	r0, #0
  40d468:	bd70      	pop	{r4, r5, r6, pc}
  40d46a:	2101      	movs	r1, #1
  40d46c:	fa01 f604 	lsl.w	r6, r1, r4
  40d470:	1d72      	adds	r2, r6, #5
  40d472:	4628      	mov	r0, r5
  40d474:	0092      	lsls	r2, r2, #2
  40d476:	f000 fbcb 	bl	40dc10 <_calloc_r>
  40d47a:	2800      	cmp	r0, #0
  40d47c:	d0f3      	beq.n	40d466 <_Balloc+0x2e>
  40d47e:	6044      	str	r4, [r0, #4]
  40d480:	6086      	str	r6, [r0, #8]
  40d482:	e7e4      	b.n	40d44e <_Balloc+0x16>

0040d484 <_Bfree>:
  40d484:	b131      	cbz	r1, 40d494 <_Bfree+0x10>
  40d486:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40d488:	684a      	ldr	r2, [r1, #4]
  40d48a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  40d48e:	6008      	str	r0, [r1, #0]
  40d490:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  40d494:	4770      	bx	lr
  40d496:	bf00      	nop

0040d498 <__multadd>:
  40d498:	b5f0      	push	{r4, r5, r6, r7, lr}
  40d49a:	690c      	ldr	r4, [r1, #16]
  40d49c:	b083      	sub	sp, #12
  40d49e:	460d      	mov	r5, r1
  40d4a0:	4606      	mov	r6, r0
  40d4a2:	f101 0e14 	add.w	lr, r1, #20
  40d4a6:	2700      	movs	r7, #0
  40d4a8:	f8de 0000 	ldr.w	r0, [lr]
  40d4ac:	b281      	uxth	r1, r0
  40d4ae:	fb02 3301 	mla	r3, r2, r1, r3
  40d4b2:	0c01      	lsrs	r1, r0, #16
  40d4b4:	0c18      	lsrs	r0, r3, #16
  40d4b6:	fb02 0101 	mla	r1, r2, r1, r0
  40d4ba:	b29b      	uxth	r3, r3
  40d4bc:	3701      	adds	r7, #1
  40d4be:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  40d4c2:	42bc      	cmp	r4, r7
  40d4c4:	f84e 3b04 	str.w	r3, [lr], #4
  40d4c8:	ea4f 4311 	mov.w	r3, r1, lsr #16
  40d4cc:	dcec      	bgt.n	40d4a8 <__multadd+0x10>
  40d4ce:	b13b      	cbz	r3, 40d4e0 <__multadd+0x48>
  40d4d0:	68aa      	ldr	r2, [r5, #8]
  40d4d2:	4294      	cmp	r4, r2
  40d4d4:	da07      	bge.n	40d4e6 <__multadd+0x4e>
  40d4d6:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  40d4da:	3401      	adds	r4, #1
  40d4dc:	6153      	str	r3, [r2, #20]
  40d4de:	612c      	str	r4, [r5, #16]
  40d4e0:	4628      	mov	r0, r5
  40d4e2:	b003      	add	sp, #12
  40d4e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40d4e6:	6869      	ldr	r1, [r5, #4]
  40d4e8:	9301      	str	r3, [sp, #4]
  40d4ea:	3101      	adds	r1, #1
  40d4ec:	4630      	mov	r0, r6
  40d4ee:	f7ff ffa3 	bl	40d438 <_Balloc>
  40d4f2:	692a      	ldr	r2, [r5, #16]
  40d4f4:	3202      	adds	r2, #2
  40d4f6:	f105 010c 	add.w	r1, r5, #12
  40d4fa:	4607      	mov	r7, r0
  40d4fc:	0092      	lsls	r2, r2, #2
  40d4fe:	300c      	adds	r0, #12
  40d500:	f7fd f876 	bl	40a5f0 <memcpy>
  40d504:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  40d506:	6869      	ldr	r1, [r5, #4]
  40d508:	9b01      	ldr	r3, [sp, #4]
  40d50a:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  40d50e:	6028      	str	r0, [r5, #0]
  40d510:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  40d514:	463d      	mov	r5, r7
  40d516:	e7de      	b.n	40d4d6 <__multadd+0x3e>

0040d518 <__hi0bits>:
  40d518:	0c02      	lsrs	r2, r0, #16
  40d51a:	0412      	lsls	r2, r2, #16
  40d51c:	4603      	mov	r3, r0
  40d51e:	b9b2      	cbnz	r2, 40d54e <__hi0bits+0x36>
  40d520:	0403      	lsls	r3, r0, #16
  40d522:	2010      	movs	r0, #16
  40d524:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  40d528:	bf04      	itt	eq
  40d52a:	021b      	lsleq	r3, r3, #8
  40d52c:	3008      	addeq	r0, #8
  40d52e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  40d532:	bf04      	itt	eq
  40d534:	011b      	lsleq	r3, r3, #4
  40d536:	3004      	addeq	r0, #4
  40d538:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  40d53c:	bf04      	itt	eq
  40d53e:	009b      	lsleq	r3, r3, #2
  40d540:	3002      	addeq	r0, #2
  40d542:	2b00      	cmp	r3, #0
  40d544:	db02      	blt.n	40d54c <__hi0bits+0x34>
  40d546:	005b      	lsls	r3, r3, #1
  40d548:	d403      	bmi.n	40d552 <__hi0bits+0x3a>
  40d54a:	2020      	movs	r0, #32
  40d54c:	4770      	bx	lr
  40d54e:	2000      	movs	r0, #0
  40d550:	e7e8      	b.n	40d524 <__hi0bits+0xc>
  40d552:	3001      	adds	r0, #1
  40d554:	4770      	bx	lr
  40d556:	bf00      	nop

0040d558 <__lo0bits>:
  40d558:	6803      	ldr	r3, [r0, #0]
  40d55a:	f013 0207 	ands.w	r2, r3, #7
  40d55e:	4601      	mov	r1, r0
  40d560:	d007      	beq.n	40d572 <__lo0bits+0x1a>
  40d562:	07da      	lsls	r2, r3, #31
  40d564:	d421      	bmi.n	40d5aa <__lo0bits+0x52>
  40d566:	0798      	lsls	r0, r3, #30
  40d568:	d421      	bmi.n	40d5ae <__lo0bits+0x56>
  40d56a:	089b      	lsrs	r3, r3, #2
  40d56c:	600b      	str	r3, [r1, #0]
  40d56e:	2002      	movs	r0, #2
  40d570:	4770      	bx	lr
  40d572:	b298      	uxth	r0, r3
  40d574:	b198      	cbz	r0, 40d59e <__lo0bits+0x46>
  40d576:	4610      	mov	r0, r2
  40d578:	f013 0fff 	tst.w	r3, #255	; 0xff
  40d57c:	bf04      	itt	eq
  40d57e:	0a1b      	lsreq	r3, r3, #8
  40d580:	3008      	addeq	r0, #8
  40d582:	071a      	lsls	r2, r3, #28
  40d584:	bf04      	itt	eq
  40d586:	091b      	lsreq	r3, r3, #4
  40d588:	3004      	addeq	r0, #4
  40d58a:	079a      	lsls	r2, r3, #30
  40d58c:	bf04      	itt	eq
  40d58e:	089b      	lsreq	r3, r3, #2
  40d590:	3002      	addeq	r0, #2
  40d592:	07da      	lsls	r2, r3, #31
  40d594:	d407      	bmi.n	40d5a6 <__lo0bits+0x4e>
  40d596:	085b      	lsrs	r3, r3, #1
  40d598:	d104      	bne.n	40d5a4 <__lo0bits+0x4c>
  40d59a:	2020      	movs	r0, #32
  40d59c:	4770      	bx	lr
  40d59e:	0c1b      	lsrs	r3, r3, #16
  40d5a0:	2010      	movs	r0, #16
  40d5a2:	e7e9      	b.n	40d578 <__lo0bits+0x20>
  40d5a4:	3001      	adds	r0, #1
  40d5a6:	600b      	str	r3, [r1, #0]
  40d5a8:	4770      	bx	lr
  40d5aa:	2000      	movs	r0, #0
  40d5ac:	4770      	bx	lr
  40d5ae:	085b      	lsrs	r3, r3, #1
  40d5b0:	600b      	str	r3, [r1, #0]
  40d5b2:	2001      	movs	r0, #1
  40d5b4:	4770      	bx	lr
  40d5b6:	bf00      	nop

0040d5b8 <__i2b>:
  40d5b8:	b510      	push	{r4, lr}
  40d5ba:	460c      	mov	r4, r1
  40d5bc:	2101      	movs	r1, #1
  40d5be:	f7ff ff3b 	bl	40d438 <_Balloc>
  40d5c2:	2201      	movs	r2, #1
  40d5c4:	6144      	str	r4, [r0, #20]
  40d5c6:	6102      	str	r2, [r0, #16]
  40d5c8:	bd10      	pop	{r4, pc}
  40d5ca:	bf00      	nop

0040d5cc <__multiply>:
  40d5cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40d5d0:	690c      	ldr	r4, [r1, #16]
  40d5d2:	6915      	ldr	r5, [r2, #16]
  40d5d4:	42ac      	cmp	r4, r5
  40d5d6:	b083      	sub	sp, #12
  40d5d8:	468b      	mov	fp, r1
  40d5da:	4616      	mov	r6, r2
  40d5dc:	da04      	bge.n	40d5e8 <__multiply+0x1c>
  40d5de:	4622      	mov	r2, r4
  40d5e0:	46b3      	mov	fp, r6
  40d5e2:	462c      	mov	r4, r5
  40d5e4:	460e      	mov	r6, r1
  40d5e6:	4615      	mov	r5, r2
  40d5e8:	f8db 3008 	ldr.w	r3, [fp, #8]
  40d5ec:	f8db 1004 	ldr.w	r1, [fp, #4]
  40d5f0:	eb04 0805 	add.w	r8, r4, r5
  40d5f4:	4598      	cmp	r8, r3
  40d5f6:	bfc8      	it	gt
  40d5f8:	3101      	addgt	r1, #1
  40d5fa:	f7ff ff1d 	bl	40d438 <_Balloc>
  40d5fe:	f100 0914 	add.w	r9, r0, #20
  40d602:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  40d606:	45d1      	cmp	r9, sl
  40d608:	9000      	str	r0, [sp, #0]
  40d60a:	d205      	bcs.n	40d618 <__multiply+0x4c>
  40d60c:	464b      	mov	r3, r9
  40d60e:	2100      	movs	r1, #0
  40d610:	f843 1b04 	str.w	r1, [r3], #4
  40d614:	459a      	cmp	sl, r3
  40d616:	d8fb      	bhi.n	40d610 <__multiply+0x44>
  40d618:	f106 0c14 	add.w	ip, r6, #20
  40d61c:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  40d620:	f10b 0b14 	add.w	fp, fp, #20
  40d624:	459c      	cmp	ip, r3
  40d626:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  40d62a:	d24c      	bcs.n	40d6c6 <__multiply+0xfa>
  40d62c:	f8cd a004 	str.w	sl, [sp, #4]
  40d630:	469a      	mov	sl, r3
  40d632:	f8dc 5000 	ldr.w	r5, [ip]
  40d636:	b2af      	uxth	r7, r5
  40d638:	b1ef      	cbz	r7, 40d676 <__multiply+0xaa>
  40d63a:	2100      	movs	r1, #0
  40d63c:	464d      	mov	r5, r9
  40d63e:	465e      	mov	r6, fp
  40d640:	460c      	mov	r4, r1
  40d642:	f856 2b04 	ldr.w	r2, [r6], #4
  40d646:	6828      	ldr	r0, [r5, #0]
  40d648:	b293      	uxth	r3, r2
  40d64a:	b281      	uxth	r1, r0
  40d64c:	fb07 1303 	mla	r3, r7, r3, r1
  40d650:	0c12      	lsrs	r2, r2, #16
  40d652:	0c01      	lsrs	r1, r0, #16
  40d654:	4423      	add	r3, r4
  40d656:	fb07 1102 	mla	r1, r7, r2, r1
  40d65a:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  40d65e:	b29b      	uxth	r3, r3
  40d660:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  40d664:	45b6      	cmp	lr, r6
  40d666:	f845 3b04 	str.w	r3, [r5], #4
  40d66a:	ea4f 4411 	mov.w	r4, r1, lsr #16
  40d66e:	d8e8      	bhi.n	40d642 <__multiply+0x76>
  40d670:	602c      	str	r4, [r5, #0]
  40d672:	f8dc 5000 	ldr.w	r5, [ip]
  40d676:	0c2d      	lsrs	r5, r5, #16
  40d678:	d01d      	beq.n	40d6b6 <__multiply+0xea>
  40d67a:	f8d9 3000 	ldr.w	r3, [r9]
  40d67e:	4648      	mov	r0, r9
  40d680:	461c      	mov	r4, r3
  40d682:	4659      	mov	r1, fp
  40d684:	2200      	movs	r2, #0
  40d686:	880e      	ldrh	r6, [r1, #0]
  40d688:	0c24      	lsrs	r4, r4, #16
  40d68a:	fb05 4406 	mla	r4, r5, r6, r4
  40d68e:	4422      	add	r2, r4
  40d690:	b29b      	uxth	r3, r3
  40d692:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  40d696:	f840 3b04 	str.w	r3, [r0], #4
  40d69a:	f851 3b04 	ldr.w	r3, [r1], #4
  40d69e:	6804      	ldr	r4, [r0, #0]
  40d6a0:	0c1b      	lsrs	r3, r3, #16
  40d6a2:	b2a6      	uxth	r6, r4
  40d6a4:	fb05 6303 	mla	r3, r5, r3, r6
  40d6a8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  40d6ac:	458e      	cmp	lr, r1
  40d6ae:	ea4f 4213 	mov.w	r2, r3, lsr #16
  40d6b2:	d8e8      	bhi.n	40d686 <__multiply+0xba>
  40d6b4:	6003      	str	r3, [r0, #0]
  40d6b6:	f10c 0c04 	add.w	ip, ip, #4
  40d6ba:	45e2      	cmp	sl, ip
  40d6bc:	f109 0904 	add.w	r9, r9, #4
  40d6c0:	d8b7      	bhi.n	40d632 <__multiply+0x66>
  40d6c2:	f8dd a004 	ldr.w	sl, [sp, #4]
  40d6c6:	f1b8 0f00 	cmp.w	r8, #0
  40d6ca:	dd0b      	ble.n	40d6e4 <__multiply+0x118>
  40d6cc:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  40d6d0:	f1aa 0a04 	sub.w	sl, sl, #4
  40d6d4:	b11b      	cbz	r3, 40d6de <__multiply+0x112>
  40d6d6:	e005      	b.n	40d6e4 <__multiply+0x118>
  40d6d8:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  40d6dc:	b913      	cbnz	r3, 40d6e4 <__multiply+0x118>
  40d6de:	f1b8 0801 	subs.w	r8, r8, #1
  40d6e2:	d1f9      	bne.n	40d6d8 <__multiply+0x10c>
  40d6e4:	9800      	ldr	r0, [sp, #0]
  40d6e6:	f8c0 8010 	str.w	r8, [r0, #16]
  40d6ea:	b003      	add	sp, #12
  40d6ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040d6f0 <__pow5mult>:
  40d6f0:	f012 0303 	ands.w	r3, r2, #3
  40d6f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40d6f8:	4614      	mov	r4, r2
  40d6fa:	4607      	mov	r7, r0
  40d6fc:	d12e      	bne.n	40d75c <__pow5mult+0x6c>
  40d6fe:	460d      	mov	r5, r1
  40d700:	10a4      	asrs	r4, r4, #2
  40d702:	d01c      	beq.n	40d73e <__pow5mult+0x4e>
  40d704:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  40d706:	b396      	cbz	r6, 40d76e <__pow5mult+0x7e>
  40d708:	07e3      	lsls	r3, r4, #31
  40d70a:	f04f 0800 	mov.w	r8, #0
  40d70e:	d406      	bmi.n	40d71e <__pow5mult+0x2e>
  40d710:	1064      	asrs	r4, r4, #1
  40d712:	d014      	beq.n	40d73e <__pow5mult+0x4e>
  40d714:	6830      	ldr	r0, [r6, #0]
  40d716:	b1a8      	cbz	r0, 40d744 <__pow5mult+0x54>
  40d718:	4606      	mov	r6, r0
  40d71a:	07e3      	lsls	r3, r4, #31
  40d71c:	d5f8      	bpl.n	40d710 <__pow5mult+0x20>
  40d71e:	4632      	mov	r2, r6
  40d720:	4629      	mov	r1, r5
  40d722:	4638      	mov	r0, r7
  40d724:	f7ff ff52 	bl	40d5cc <__multiply>
  40d728:	b1b5      	cbz	r5, 40d758 <__pow5mult+0x68>
  40d72a:	686a      	ldr	r2, [r5, #4]
  40d72c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40d72e:	1064      	asrs	r4, r4, #1
  40d730:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40d734:	6029      	str	r1, [r5, #0]
  40d736:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  40d73a:	4605      	mov	r5, r0
  40d73c:	d1ea      	bne.n	40d714 <__pow5mult+0x24>
  40d73e:	4628      	mov	r0, r5
  40d740:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40d744:	4632      	mov	r2, r6
  40d746:	4631      	mov	r1, r6
  40d748:	4638      	mov	r0, r7
  40d74a:	f7ff ff3f 	bl	40d5cc <__multiply>
  40d74e:	6030      	str	r0, [r6, #0]
  40d750:	f8c0 8000 	str.w	r8, [r0]
  40d754:	4606      	mov	r6, r0
  40d756:	e7e0      	b.n	40d71a <__pow5mult+0x2a>
  40d758:	4605      	mov	r5, r0
  40d75a:	e7d9      	b.n	40d710 <__pow5mult+0x20>
  40d75c:	1e5a      	subs	r2, r3, #1
  40d75e:	4d0b      	ldr	r5, [pc, #44]	; (40d78c <__pow5mult+0x9c>)
  40d760:	2300      	movs	r3, #0
  40d762:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  40d766:	f7ff fe97 	bl	40d498 <__multadd>
  40d76a:	4605      	mov	r5, r0
  40d76c:	e7c8      	b.n	40d700 <__pow5mult+0x10>
  40d76e:	2101      	movs	r1, #1
  40d770:	4638      	mov	r0, r7
  40d772:	f7ff fe61 	bl	40d438 <_Balloc>
  40d776:	f240 2171 	movw	r1, #625	; 0x271
  40d77a:	2201      	movs	r2, #1
  40d77c:	2300      	movs	r3, #0
  40d77e:	6141      	str	r1, [r0, #20]
  40d780:	6102      	str	r2, [r0, #16]
  40d782:	4606      	mov	r6, r0
  40d784:	64b8      	str	r0, [r7, #72]	; 0x48
  40d786:	6003      	str	r3, [r0, #0]
  40d788:	e7be      	b.n	40d708 <__pow5mult+0x18>
  40d78a:	bf00      	nop
  40d78c:	0040fd68 	.word	0x0040fd68

0040d790 <__lshift>:
  40d790:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40d794:	4691      	mov	r9, r2
  40d796:	690a      	ldr	r2, [r1, #16]
  40d798:	688b      	ldr	r3, [r1, #8]
  40d79a:	ea4f 1469 	mov.w	r4, r9, asr #5
  40d79e:	eb04 0802 	add.w	r8, r4, r2
  40d7a2:	f108 0501 	add.w	r5, r8, #1
  40d7a6:	429d      	cmp	r5, r3
  40d7a8:	460e      	mov	r6, r1
  40d7aa:	4607      	mov	r7, r0
  40d7ac:	6849      	ldr	r1, [r1, #4]
  40d7ae:	dd04      	ble.n	40d7ba <__lshift+0x2a>
  40d7b0:	005b      	lsls	r3, r3, #1
  40d7b2:	429d      	cmp	r5, r3
  40d7b4:	f101 0101 	add.w	r1, r1, #1
  40d7b8:	dcfa      	bgt.n	40d7b0 <__lshift+0x20>
  40d7ba:	4638      	mov	r0, r7
  40d7bc:	f7ff fe3c 	bl	40d438 <_Balloc>
  40d7c0:	2c00      	cmp	r4, #0
  40d7c2:	f100 0314 	add.w	r3, r0, #20
  40d7c6:	dd06      	ble.n	40d7d6 <__lshift+0x46>
  40d7c8:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  40d7cc:	2100      	movs	r1, #0
  40d7ce:	f843 1b04 	str.w	r1, [r3], #4
  40d7d2:	429a      	cmp	r2, r3
  40d7d4:	d1fb      	bne.n	40d7ce <__lshift+0x3e>
  40d7d6:	6934      	ldr	r4, [r6, #16]
  40d7d8:	f106 0114 	add.w	r1, r6, #20
  40d7dc:	f019 091f 	ands.w	r9, r9, #31
  40d7e0:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  40d7e4:	d01d      	beq.n	40d822 <__lshift+0x92>
  40d7e6:	f1c9 0c20 	rsb	ip, r9, #32
  40d7ea:	2200      	movs	r2, #0
  40d7ec:	680c      	ldr	r4, [r1, #0]
  40d7ee:	fa04 f409 	lsl.w	r4, r4, r9
  40d7f2:	4314      	orrs	r4, r2
  40d7f4:	f843 4b04 	str.w	r4, [r3], #4
  40d7f8:	f851 2b04 	ldr.w	r2, [r1], #4
  40d7fc:	458e      	cmp	lr, r1
  40d7fe:	fa22 f20c 	lsr.w	r2, r2, ip
  40d802:	d8f3      	bhi.n	40d7ec <__lshift+0x5c>
  40d804:	601a      	str	r2, [r3, #0]
  40d806:	b10a      	cbz	r2, 40d80c <__lshift+0x7c>
  40d808:	f108 0502 	add.w	r5, r8, #2
  40d80c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40d80e:	6872      	ldr	r2, [r6, #4]
  40d810:	3d01      	subs	r5, #1
  40d812:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40d816:	6105      	str	r5, [r0, #16]
  40d818:	6031      	str	r1, [r6, #0]
  40d81a:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  40d81e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40d822:	3b04      	subs	r3, #4
  40d824:	f851 2b04 	ldr.w	r2, [r1], #4
  40d828:	f843 2f04 	str.w	r2, [r3, #4]!
  40d82c:	458e      	cmp	lr, r1
  40d82e:	d8f9      	bhi.n	40d824 <__lshift+0x94>
  40d830:	e7ec      	b.n	40d80c <__lshift+0x7c>
  40d832:	bf00      	nop

0040d834 <__mcmp>:
  40d834:	b430      	push	{r4, r5}
  40d836:	690b      	ldr	r3, [r1, #16]
  40d838:	4605      	mov	r5, r0
  40d83a:	6900      	ldr	r0, [r0, #16]
  40d83c:	1ac0      	subs	r0, r0, r3
  40d83e:	d10f      	bne.n	40d860 <__mcmp+0x2c>
  40d840:	009b      	lsls	r3, r3, #2
  40d842:	3514      	adds	r5, #20
  40d844:	3114      	adds	r1, #20
  40d846:	4419      	add	r1, r3
  40d848:	442b      	add	r3, r5
  40d84a:	e001      	b.n	40d850 <__mcmp+0x1c>
  40d84c:	429d      	cmp	r5, r3
  40d84e:	d207      	bcs.n	40d860 <__mcmp+0x2c>
  40d850:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  40d854:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  40d858:	4294      	cmp	r4, r2
  40d85a:	d0f7      	beq.n	40d84c <__mcmp+0x18>
  40d85c:	d302      	bcc.n	40d864 <__mcmp+0x30>
  40d85e:	2001      	movs	r0, #1
  40d860:	bc30      	pop	{r4, r5}
  40d862:	4770      	bx	lr
  40d864:	f04f 30ff 	mov.w	r0, #4294967295
  40d868:	e7fa      	b.n	40d860 <__mcmp+0x2c>
  40d86a:	bf00      	nop

0040d86c <__mdiff>:
  40d86c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40d870:	690f      	ldr	r7, [r1, #16]
  40d872:	460e      	mov	r6, r1
  40d874:	6911      	ldr	r1, [r2, #16]
  40d876:	1a7f      	subs	r7, r7, r1
  40d878:	2f00      	cmp	r7, #0
  40d87a:	4690      	mov	r8, r2
  40d87c:	d117      	bne.n	40d8ae <__mdiff+0x42>
  40d87e:	0089      	lsls	r1, r1, #2
  40d880:	f106 0514 	add.w	r5, r6, #20
  40d884:	f102 0e14 	add.w	lr, r2, #20
  40d888:	186b      	adds	r3, r5, r1
  40d88a:	4471      	add	r1, lr
  40d88c:	e001      	b.n	40d892 <__mdiff+0x26>
  40d88e:	429d      	cmp	r5, r3
  40d890:	d25c      	bcs.n	40d94c <__mdiff+0xe0>
  40d892:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  40d896:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  40d89a:	42a2      	cmp	r2, r4
  40d89c:	d0f7      	beq.n	40d88e <__mdiff+0x22>
  40d89e:	d25e      	bcs.n	40d95e <__mdiff+0xf2>
  40d8a0:	4633      	mov	r3, r6
  40d8a2:	462c      	mov	r4, r5
  40d8a4:	4646      	mov	r6, r8
  40d8a6:	4675      	mov	r5, lr
  40d8a8:	4698      	mov	r8, r3
  40d8aa:	2701      	movs	r7, #1
  40d8ac:	e005      	b.n	40d8ba <__mdiff+0x4e>
  40d8ae:	db58      	blt.n	40d962 <__mdiff+0xf6>
  40d8b0:	f106 0514 	add.w	r5, r6, #20
  40d8b4:	f108 0414 	add.w	r4, r8, #20
  40d8b8:	2700      	movs	r7, #0
  40d8ba:	6871      	ldr	r1, [r6, #4]
  40d8bc:	f7ff fdbc 	bl	40d438 <_Balloc>
  40d8c0:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40d8c4:	6936      	ldr	r6, [r6, #16]
  40d8c6:	60c7      	str	r7, [r0, #12]
  40d8c8:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  40d8cc:	46a6      	mov	lr, r4
  40d8ce:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  40d8d2:	f100 0414 	add.w	r4, r0, #20
  40d8d6:	2300      	movs	r3, #0
  40d8d8:	f85e 1b04 	ldr.w	r1, [lr], #4
  40d8dc:	f855 8b04 	ldr.w	r8, [r5], #4
  40d8e0:	b28a      	uxth	r2, r1
  40d8e2:	fa13 f388 	uxtah	r3, r3, r8
  40d8e6:	0c09      	lsrs	r1, r1, #16
  40d8e8:	1a9a      	subs	r2, r3, r2
  40d8ea:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  40d8ee:	eb03 4322 	add.w	r3, r3, r2, asr #16
  40d8f2:	b292      	uxth	r2, r2
  40d8f4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  40d8f8:	45f4      	cmp	ip, lr
  40d8fa:	f844 2b04 	str.w	r2, [r4], #4
  40d8fe:	ea4f 4323 	mov.w	r3, r3, asr #16
  40d902:	d8e9      	bhi.n	40d8d8 <__mdiff+0x6c>
  40d904:	42af      	cmp	r7, r5
  40d906:	d917      	bls.n	40d938 <__mdiff+0xcc>
  40d908:	46a4      	mov	ip, r4
  40d90a:	46ae      	mov	lr, r5
  40d90c:	f85e 2b04 	ldr.w	r2, [lr], #4
  40d910:	fa13 f382 	uxtah	r3, r3, r2
  40d914:	1419      	asrs	r1, r3, #16
  40d916:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  40d91a:	b29b      	uxth	r3, r3
  40d91c:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  40d920:	4577      	cmp	r7, lr
  40d922:	f84c 2b04 	str.w	r2, [ip], #4
  40d926:	ea4f 4321 	mov.w	r3, r1, asr #16
  40d92a:	d8ef      	bhi.n	40d90c <__mdiff+0xa0>
  40d92c:	43ed      	mvns	r5, r5
  40d92e:	442f      	add	r7, r5
  40d930:	f027 0703 	bic.w	r7, r7, #3
  40d934:	3704      	adds	r7, #4
  40d936:	443c      	add	r4, r7
  40d938:	3c04      	subs	r4, #4
  40d93a:	b922      	cbnz	r2, 40d946 <__mdiff+0xda>
  40d93c:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  40d940:	3e01      	subs	r6, #1
  40d942:	2b00      	cmp	r3, #0
  40d944:	d0fa      	beq.n	40d93c <__mdiff+0xd0>
  40d946:	6106      	str	r6, [r0, #16]
  40d948:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40d94c:	2100      	movs	r1, #0
  40d94e:	f7ff fd73 	bl	40d438 <_Balloc>
  40d952:	2201      	movs	r2, #1
  40d954:	2300      	movs	r3, #0
  40d956:	6102      	str	r2, [r0, #16]
  40d958:	6143      	str	r3, [r0, #20]
  40d95a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40d95e:	4674      	mov	r4, lr
  40d960:	e7ab      	b.n	40d8ba <__mdiff+0x4e>
  40d962:	4633      	mov	r3, r6
  40d964:	f106 0414 	add.w	r4, r6, #20
  40d968:	f102 0514 	add.w	r5, r2, #20
  40d96c:	4616      	mov	r6, r2
  40d96e:	2701      	movs	r7, #1
  40d970:	4698      	mov	r8, r3
  40d972:	e7a2      	b.n	40d8ba <__mdiff+0x4e>

0040d974 <__d2b>:
  40d974:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40d978:	b082      	sub	sp, #8
  40d97a:	2101      	movs	r1, #1
  40d97c:	461c      	mov	r4, r3
  40d97e:	f3c3 570a 	ubfx	r7, r3, #20, #11
  40d982:	4615      	mov	r5, r2
  40d984:	9e08      	ldr	r6, [sp, #32]
  40d986:	f7ff fd57 	bl	40d438 <_Balloc>
  40d98a:	f3c4 0413 	ubfx	r4, r4, #0, #20
  40d98e:	4680      	mov	r8, r0
  40d990:	b10f      	cbz	r7, 40d996 <__d2b+0x22>
  40d992:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  40d996:	9401      	str	r4, [sp, #4]
  40d998:	b31d      	cbz	r5, 40d9e2 <__d2b+0x6e>
  40d99a:	a802      	add	r0, sp, #8
  40d99c:	f840 5d08 	str.w	r5, [r0, #-8]!
  40d9a0:	f7ff fdda 	bl	40d558 <__lo0bits>
  40d9a4:	2800      	cmp	r0, #0
  40d9a6:	d134      	bne.n	40da12 <__d2b+0x9e>
  40d9a8:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40d9ac:	f8c8 2014 	str.w	r2, [r8, #20]
  40d9b0:	2b00      	cmp	r3, #0
  40d9b2:	bf0c      	ite	eq
  40d9b4:	2101      	moveq	r1, #1
  40d9b6:	2102      	movne	r1, #2
  40d9b8:	f8c8 3018 	str.w	r3, [r8, #24]
  40d9bc:	f8c8 1010 	str.w	r1, [r8, #16]
  40d9c0:	b9df      	cbnz	r7, 40d9fa <__d2b+0x86>
  40d9c2:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  40d9c6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  40d9ca:	6030      	str	r0, [r6, #0]
  40d9cc:	6918      	ldr	r0, [r3, #16]
  40d9ce:	f7ff fda3 	bl	40d518 <__hi0bits>
  40d9d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40d9d4:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  40d9d8:	6018      	str	r0, [r3, #0]
  40d9da:	4640      	mov	r0, r8
  40d9dc:	b002      	add	sp, #8
  40d9de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40d9e2:	a801      	add	r0, sp, #4
  40d9e4:	f7ff fdb8 	bl	40d558 <__lo0bits>
  40d9e8:	9b01      	ldr	r3, [sp, #4]
  40d9ea:	f8c8 3014 	str.w	r3, [r8, #20]
  40d9ee:	2101      	movs	r1, #1
  40d9f0:	3020      	adds	r0, #32
  40d9f2:	f8c8 1010 	str.w	r1, [r8, #16]
  40d9f6:	2f00      	cmp	r7, #0
  40d9f8:	d0e3      	beq.n	40d9c2 <__d2b+0x4e>
  40d9fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40d9fc:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  40da00:	4407      	add	r7, r0
  40da02:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  40da06:	6037      	str	r7, [r6, #0]
  40da08:	6018      	str	r0, [r3, #0]
  40da0a:	4640      	mov	r0, r8
  40da0c:	b002      	add	sp, #8
  40da0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40da12:	e89d 000a 	ldmia.w	sp, {r1, r3}
  40da16:	f1c0 0220 	rsb	r2, r0, #32
  40da1a:	fa03 f202 	lsl.w	r2, r3, r2
  40da1e:	430a      	orrs	r2, r1
  40da20:	40c3      	lsrs	r3, r0
  40da22:	9301      	str	r3, [sp, #4]
  40da24:	f8c8 2014 	str.w	r2, [r8, #20]
  40da28:	e7c2      	b.n	40d9b0 <__d2b+0x3c>
  40da2a:	bf00      	nop

0040da2c <_sbrk_r>:
  40da2c:	b538      	push	{r3, r4, r5, lr}
  40da2e:	4c07      	ldr	r4, [pc, #28]	; (40da4c <_sbrk_r+0x20>)
  40da30:	2300      	movs	r3, #0
  40da32:	4605      	mov	r5, r0
  40da34:	4608      	mov	r0, r1
  40da36:	6023      	str	r3, [r4, #0]
  40da38:	f7f8 fc48 	bl	4062cc <_sbrk>
  40da3c:	1c43      	adds	r3, r0, #1
  40da3e:	d000      	beq.n	40da42 <_sbrk_r+0x16>
  40da40:	bd38      	pop	{r3, r4, r5, pc}
  40da42:	6823      	ldr	r3, [r4, #0]
  40da44:	2b00      	cmp	r3, #0
  40da46:	d0fb      	beq.n	40da40 <_sbrk_r+0x14>
  40da48:	602b      	str	r3, [r5, #0]
  40da4a:	bd38      	pop	{r3, r4, r5, pc}
  40da4c:	2000af20 	.word	0x2000af20

0040da50 <__ssprint_r>:
  40da50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40da54:	6893      	ldr	r3, [r2, #8]
  40da56:	b083      	sub	sp, #12
  40da58:	4690      	mov	r8, r2
  40da5a:	2b00      	cmp	r3, #0
  40da5c:	d070      	beq.n	40db40 <__ssprint_r+0xf0>
  40da5e:	4682      	mov	sl, r0
  40da60:	460c      	mov	r4, r1
  40da62:	6817      	ldr	r7, [r2, #0]
  40da64:	688d      	ldr	r5, [r1, #8]
  40da66:	6808      	ldr	r0, [r1, #0]
  40da68:	e042      	b.n	40daf0 <__ssprint_r+0xa0>
  40da6a:	89a3      	ldrh	r3, [r4, #12]
  40da6c:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40da70:	d02e      	beq.n	40dad0 <__ssprint_r+0x80>
  40da72:	6965      	ldr	r5, [r4, #20]
  40da74:	6921      	ldr	r1, [r4, #16]
  40da76:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  40da7a:	eba0 0b01 	sub.w	fp, r0, r1
  40da7e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  40da82:	f10b 0001 	add.w	r0, fp, #1
  40da86:	106d      	asrs	r5, r5, #1
  40da88:	4430      	add	r0, r6
  40da8a:	42a8      	cmp	r0, r5
  40da8c:	462a      	mov	r2, r5
  40da8e:	bf84      	itt	hi
  40da90:	4605      	movhi	r5, r0
  40da92:	462a      	movhi	r2, r5
  40da94:	055b      	lsls	r3, r3, #21
  40da96:	d538      	bpl.n	40db0a <__ssprint_r+0xba>
  40da98:	4611      	mov	r1, r2
  40da9a:	4650      	mov	r0, sl
  40da9c:	f7ff f9be 	bl	40ce1c <_malloc_r>
  40daa0:	2800      	cmp	r0, #0
  40daa2:	d03c      	beq.n	40db1e <__ssprint_r+0xce>
  40daa4:	465a      	mov	r2, fp
  40daa6:	6921      	ldr	r1, [r4, #16]
  40daa8:	9001      	str	r0, [sp, #4]
  40daaa:	f7fc fda1 	bl	40a5f0 <memcpy>
  40daae:	89a2      	ldrh	r2, [r4, #12]
  40dab0:	9b01      	ldr	r3, [sp, #4]
  40dab2:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  40dab6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  40daba:	81a2      	strh	r2, [r4, #12]
  40dabc:	eba5 020b 	sub.w	r2, r5, fp
  40dac0:	eb03 000b 	add.w	r0, r3, fp
  40dac4:	6165      	str	r5, [r4, #20]
  40dac6:	6123      	str	r3, [r4, #16]
  40dac8:	6020      	str	r0, [r4, #0]
  40daca:	60a2      	str	r2, [r4, #8]
  40dacc:	4635      	mov	r5, r6
  40dace:	46b3      	mov	fp, r6
  40dad0:	465a      	mov	r2, fp
  40dad2:	4649      	mov	r1, r9
  40dad4:	f000 fa18 	bl	40df08 <memmove>
  40dad8:	f8d8 3008 	ldr.w	r3, [r8, #8]
  40dadc:	68a2      	ldr	r2, [r4, #8]
  40dade:	6820      	ldr	r0, [r4, #0]
  40dae0:	1b55      	subs	r5, r2, r5
  40dae2:	4458      	add	r0, fp
  40dae4:	1b9e      	subs	r6, r3, r6
  40dae6:	60a5      	str	r5, [r4, #8]
  40dae8:	6020      	str	r0, [r4, #0]
  40daea:	f8c8 6008 	str.w	r6, [r8, #8]
  40daee:	b33e      	cbz	r6, 40db40 <__ssprint_r+0xf0>
  40daf0:	687e      	ldr	r6, [r7, #4]
  40daf2:	463b      	mov	r3, r7
  40daf4:	3708      	adds	r7, #8
  40daf6:	2e00      	cmp	r6, #0
  40daf8:	d0fa      	beq.n	40daf0 <__ssprint_r+0xa0>
  40dafa:	42ae      	cmp	r6, r5
  40dafc:	f8d3 9000 	ldr.w	r9, [r3]
  40db00:	46ab      	mov	fp, r5
  40db02:	d2b2      	bcs.n	40da6a <__ssprint_r+0x1a>
  40db04:	4635      	mov	r5, r6
  40db06:	46b3      	mov	fp, r6
  40db08:	e7e2      	b.n	40dad0 <__ssprint_r+0x80>
  40db0a:	4650      	mov	r0, sl
  40db0c:	f000 fa60 	bl	40dfd0 <_realloc_r>
  40db10:	4603      	mov	r3, r0
  40db12:	2800      	cmp	r0, #0
  40db14:	d1d2      	bne.n	40dabc <__ssprint_r+0x6c>
  40db16:	6921      	ldr	r1, [r4, #16]
  40db18:	4650      	mov	r0, sl
  40db1a:	f000 f8f9 	bl	40dd10 <_free_r>
  40db1e:	230c      	movs	r3, #12
  40db20:	f8ca 3000 	str.w	r3, [sl]
  40db24:	89a3      	ldrh	r3, [r4, #12]
  40db26:	2200      	movs	r2, #0
  40db28:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40db2c:	f04f 30ff 	mov.w	r0, #4294967295
  40db30:	81a3      	strh	r3, [r4, #12]
  40db32:	f8c8 2008 	str.w	r2, [r8, #8]
  40db36:	f8c8 2004 	str.w	r2, [r8, #4]
  40db3a:	b003      	add	sp, #12
  40db3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40db40:	2000      	movs	r0, #0
  40db42:	f8c8 0004 	str.w	r0, [r8, #4]
  40db46:	b003      	add	sp, #12
  40db48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040db4c <__register_exitproc>:
  40db4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40db50:	4d2c      	ldr	r5, [pc, #176]	; (40dc04 <__register_exitproc+0xb8>)
  40db52:	4606      	mov	r6, r0
  40db54:	6828      	ldr	r0, [r5, #0]
  40db56:	4698      	mov	r8, r3
  40db58:	460f      	mov	r7, r1
  40db5a:	4691      	mov	r9, r2
  40db5c:	f7ff f95a 	bl	40ce14 <__retarget_lock_acquire_recursive>
  40db60:	4b29      	ldr	r3, [pc, #164]	; (40dc08 <__register_exitproc+0xbc>)
  40db62:	681c      	ldr	r4, [r3, #0]
  40db64:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  40db68:	2b00      	cmp	r3, #0
  40db6a:	d03e      	beq.n	40dbea <__register_exitproc+0x9e>
  40db6c:	685a      	ldr	r2, [r3, #4]
  40db6e:	2a1f      	cmp	r2, #31
  40db70:	dc1c      	bgt.n	40dbac <__register_exitproc+0x60>
  40db72:	f102 0e01 	add.w	lr, r2, #1
  40db76:	b176      	cbz	r6, 40db96 <__register_exitproc+0x4a>
  40db78:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  40db7c:	2401      	movs	r4, #1
  40db7e:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40db82:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  40db86:	4094      	lsls	r4, r2
  40db88:	4320      	orrs	r0, r4
  40db8a:	2e02      	cmp	r6, #2
  40db8c:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  40db90:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  40db94:	d023      	beq.n	40dbde <__register_exitproc+0x92>
  40db96:	3202      	adds	r2, #2
  40db98:	f8c3 e004 	str.w	lr, [r3, #4]
  40db9c:	6828      	ldr	r0, [r5, #0]
  40db9e:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40dba2:	f7ff f939 	bl	40ce18 <__retarget_lock_release_recursive>
  40dba6:	2000      	movs	r0, #0
  40dba8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40dbac:	4b17      	ldr	r3, [pc, #92]	; (40dc0c <__register_exitproc+0xc0>)
  40dbae:	b30b      	cbz	r3, 40dbf4 <__register_exitproc+0xa8>
  40dbb0:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40dbb4:	f3af 8000 	nop.w
  40dbb8:	4603      	mov	r3, r0
  40dbba:	b1d8      	cbz	r0, 40dbf4 <__register_exitproc+0xa8>
  40dbbc:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  40dbc0:	6002      	str	r2, [r0, #0]
  40dbc2:	2100      	movs	r1, #0
  40dbc4:	6041      	str	r1, [r0, #4]
  40dbc6:	460a      	mov	r2, r1
  40dbc8:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  40dbcc:	f04f 0e01 	mov.w	lr, #1
  40dbd0:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  40dbd4:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  40dbd8:	2e00      	cmp	r6, #0
  40dbda:	d0dc      	beq.n	40db96 <__register_exitproc+0x4a>
  40dbdc:	e7cc      	b.n	40db78 <__register_exitproc+0x2c>
  40dbde:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40dbe2:	430c      	orrs	r4, r1
  40dbe4:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  40dbe8:	e7d5      	b.n	40db96 <__register_exitproc+0x4a>
  40dbea:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40dbee:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40dbf2:	e7bb      	b.n	40db6c <__register_exitproc+0x20>
  40dbf4:	6828      	ldr	r0, [r5, #0]
  40dbf6:	f7ff f90f 	bl	40ce18 <__retarget_lock_release_recursive>
  40dbfa:	f04f 30ff 	mov.w	r0, #4294967295
  40dbfe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40dc02:	bf00      	nop
  40dc04:	20000450 	.word	0x20000450
  40dc08:	0040fc00 	.word	0x0040fc00
  40dc0c:	00000000 	.word	0x00000000

0040dc10 <_calloc_r>:
  40dc10:	b510      	push	{r4, lr}
  40dc12:	fb02 f101 	mul.w	r1, r2, r1
  40dc16:	f7ff f901 	bl	40ce1c <_malloc_r>
  40dc1a:	4604      	mov	r4, r0
  40dc1c:	b1d8      	cbz	r0, 40dc56 <_calloc_r+0x46>
  40dc1e:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40dc22:	f022 0203 	bic.w	r2, r2, #3
  40dc26:	3a04      	subs	r2, #4
  40dc28:	2a24      	cmp	r2, #36	; 0x24
  40dc2a:	d818      	bhi.n	40dc5e <_calloc_r+0x4e>
  40dc2c:	2a13      	cmp	r2, #19
  40dc2e:	d914      	bls.n	40dc5a <_calloc_r+0x4a>
  40dc30:	2300      	movs	r3, #0
  40dc32:	2a1b      	cmp	r2, #27
  40dc34:	6003      	str	r3, [r0, #0]
  40dc36:	6043      	str	r3, [r0, #4]
  40dc38:	d916      	bls.n	40dc68 <_calloc_r+0x58>
  40dc3a:	2a24      	cmp	r2, #36	; 0x24
  40dc3c:	6083      	str	r3, [r0, #8]
  40dc3e:	60c3      	str	r3, [r0, #12]
  40dc40:	bf11      	iteee	ne
  40dc42:	f100 0210 	addne.w	r2, r0, #16
  40dc46:	6103      	streq	r3, [r0, #16]
  40dc48:	6143      	streq	r3, [r0, #20]
  40dc4a:	f100 0218 	addeq.w	r2, r0, #24
  40dc4e:	2300      	movs	r3, #0
  40dc50:	6013      	str	r3, [r2, #0]
  40dc52:	6053      	str	r3, [r2, #4]
  40dc54:	6093      	str	r3, [r2, #8]
  40dc56:	4620      	mov	r0, r4
  40dc58:	bd10      	pop	{r4, pc}
  40dc5a:	4602      	mov	r2, r0
  40dc5c:	e7f7      	b.n	40dc4e <_calloc_r+0x3e>
  40dc5e:	2100      	movs	r1, #0
  40dc60:	f7fc fd60 	bl	40a724 <memset>
  40dc64:	4620      	mov	r0, r4
  40dc66:	bd10      	pop	{r4, pc}
  40dc68:	f100 0208 	add.w	r2, r0, #8
  40dc6c:	e7ef      	b.n	40dc4e <_calloc_r+0x3e>
  40dc6e:	bf00      	nop

0040dc70 <_malloc_trim_r>:
  40dc70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40dc72:	4f24      	ldr	r7, [pc, #144]	; (40dd04 <_malloc_trim_r+0x94>)
  40dc74:	460c      	mov	r4, r1
  40dc76:	4606      	mov	r6, r0
  40dc78:	f7ff fbd2 	bl	40d420 <__malloc_lock>
  40dc7c:	68bb      	ldr	r3, [r7, #8]
  40dc7e:	685d      	ldr	r5, [r3, #4]
  40dc80:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  40dc84:	310f      	adds	r1, #15
  40dc86:	f025 0503 	bic.w	r5, r5, #3
  40dc8a:	4429      	add	r1, r5
  40dc8c:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40dc90:	f021 010f 	bic.w	r1, r1, #15
  40dc94:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  40dc98:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  40dc9c:	db07      	blt.n	40dcae <_malloc_trim_r+0x3e>
  40dc9e:	2100      	movs	r1, #0
  40dca0:	4630      	mov	r0, r6
  40dca2:	f7ff fec3 	bl	40da2c <_sbrk_r>
  40dca6:	68bb      	ldr	r3, [r7, #8]
  40dca8:	442b      	add	r3, r5
  40dcaa:	4298      	cmp	r0, r3
  40dcac:	d004      	beq.n	40dcb8 <_malloc_trim_r+0x48>
  40dcae:	4630      	mov	r0, r6
  40dcb0:	f7ff fbbc 	bl	40d42c <__malloc_unlock>
  40dcb4:	2000      	movs	r0, #0
  40dcb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40dcb8:	4261      	negs	r1, r4
  40dcba:	4630      	mov	r0, r6
  40dcbc:	f7ff feb6 	bl	40da2c <_sbrk_r>
  40dcc0:	3001      	adds	r0, #1
  40dcc2:	d00d      	beq.n	40dce0 <_malloc_trim_r+0x70>
  40dcc4:	4b10      	ldr	r3, [pc, #64]	; (40dd08 <_malloc_trim_r+0x98>)
  40dcc6:	68ba      	ldr	r2, [r7, #8]
  40dcc8:	6819      	ldr	r1, [r3, #0]
  40dcca:	1b2d      	subs	r5, r5, r4
  40dccc:	f045 0501 	orr.w	r5, r5, #1
  40dcd0:	4630      	mov	r0, r6
  40dcd2:	1b09      	subs	r1, r1, r4
  40dcd4:	6055      	str	r5, [r2, #4]
  40dcd6:	6019      	str	r1, [r3, #0]
  40dcd8:	f7ff fba8 	bl	40d42c <__malloc_unlock>
  40dcdc:	2001      	movs	r0, #1
  40dcde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40dce0:	2100      	movs	r1, #0
  40dce2:	4630      	mov	r0, r6
  40dce4:	f7ff fea2 	bl	40da2c <_sbrk_r>
  40dce8:	68ba      	ldr	r2, [r7, #8]
  40dcea:	1a83      	subs	r3, r0, r2
  40dcec:	2b0f      	cmp	r3, #15
  40dcee:	ddde      	ble.n	40dcae <_malloc_trim_r+0x3e>
  40dcf0:	4c06      	ldr	r4, [pc, #24]	; (40dd0c <_malloc_trim_r+0x9c>)
  40dcf2:	4905      	ldr	r1, [pc, #20]	; (40dd08 <_malloc_trim_r+0x98>)
  40dcf4:	6824      	ldr	r4, [r4, #0]
  40dcf6:	f043 0301 	orr.w	r3, r3, #1
  40dcfa:	1b00      	subs	r0, r0, r4
  40dcfc:	6053      	str	r3, [r2, #4]
  40dcfe:	6008      	str	r0, [r1, #0]
  40dd00:	e7d5      	b.n	40dcae <_malloc_trim_r+0x3e>
  40dd02:	bf00      	nop
  40dd04:	20000454 	.word	0x20000454
  40dd08:	2000aeb4 	.word	0x2000aeb4
  40dd0c:	2000085c 	.word	0x2000085c

0040dd10 <_free_r>:
  40dd10:	2900      	cmp	r1, #0
  40dd12:	d044      	beq.n	40dd9e <_free_r+0x8e>
  40dd14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40dd18:	460d      	mov	r5, r1
  40dd1a:	4680      	mov	r8, r0
  40dd1c:	f7ff fb80 	bl	40d420 <__malloc_lock>
  40dd20:	f855 7c04 	ldr.w	r7, [r5, #-4]
  40dd24:	4969      	ldr	r1, [pc, #420]	; (40decc <_free_r+0x1bc>)
  40dd26:	f027 0301 	bic.w	r3, r7, #1
  40dd2a:	f1a5 0408 	sub.w	r4, r5, #8
  40dd2e:	18e2      	adds	r2, r4, r3
  40dd30:	688e      	ldr	r6, [r1, #8]
  40dd32:	6850      	ldr	r0, [r2, #4]
  40dd34:	42b2      	cmp	r2, r6
  40dd36:	f020 0003 	bic.w	r0, r0, #3
  40dd3a:	d05e      	beq.n	40ddfa <_free_r+0xea>
  40dd3c:	07fe      	lsls	r6, r7, #31
  40dd3e:	6050      	str	r0, [r2, #4]
  40dd40:	d40b      	bmi.n	40dd5a <_free_r+0x4a>
  40dd42:	f855 7c08 	ldr.w	r7, [r5, #-8]
  40dd46:	1be4      	subs	r4, r4, r7
  40dd48:	f101 0e08 	add.w	lr, r1, #8
  40dd4c:	68a5      	ldr	r5, [r4, #8]
  40dd4e:	4575      	cmp	r5, lr
  40dd50:	443b      	add	r3, r7
  40dd52:	d06d      	beq.n	40de30 <_free_r+0x120>
  40dd54:	68e7      	ldr	r7, [r4, #12]
  40dd56:	60ef      	str	r7, [r5, #12]
  40dd58:	60bd      	str	r5, [r7, #8]
  40dd5a:	1815      	adds	r5, r2, r0
  40dd5c:	686d      	ldr	r5, [r5, #4]
  40dd5e:	07ed      	lsls	r5, r5, #31
  40dd60:	d53e      	bpl.n	40dde0 <_free_r+0xd0>
  40dd62:	f043 0201 	orr.w	r2, r3, #1
  40dd66:	6062      	str	r2, [r4, #4]
  40dd68:	50e3      	str	r3, [r4, r3]
  40dd6a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40dd6e:	d217      	bcs.n	40dda0 <_free_r+0x90>
  40dd70:	08db      	lsrs	r3, r3, #3
  40dd72:	1c58      	adds	r0, r3, #1
  40dd74:	109a      	asrs	r2, r3, #2
  40dd76:	684d      	ldr	r5, [r1, #4]
  40dd78:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  40dd7c:	60a7      	str	r7, [r4, #8]
  40dd7e:	2301      	movs	r3, #1
  40dd80:	4093      	lsls	r3, r2
  40dd82:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  40dd86:	432b      	orrs	r3, r5
  40dd88:	3a08      	subs	r2, #8
  40dd8a:	60e2      	str	r2, [r4, #12]
  40dd8c:	604b      	str	r3, [r1, #4]
  40dd8e:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  40dd92:	60fc      	str	r4, [r7, #12]
  40dd94:	4640      	mov	r0, r8
  40dd96:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40dd9a:	f7ff bb47 	b.w	40d42c <__malloc_unlock>
  40dd9e:	4770      	bx	lr
  40dda0:	0a5a      	lsrs	r2, r3, #9
  40dda2:	2a04      	cmp	r2, #4
  40dda4:	d852      	bhi.n	40de4c <_free_r+0x13c>
  40dda6:	099a      	lsrs	r2, r3, #6
  40dda8:	f102 0739 	add.w	r7, r2, #57	; 0x39
  40ddac:	00ff      	lsls	r7, r7, #3
  40ddae:	f102 0538 	add.w	r5, r2, #56	; 0x38
  40ddb2:	19c8      	adds	r0, r1, r7
  40ddb4:	59ca      	ldr	r2, [r1, r7]
  40ddb6:	3808      	subs	r0, #8
  40ddb8:	4290      	cmp	r0, r2
  40ddba:	d04f      	beq.n	40de5c <_free_r+0x14c>
  40ddbc:	6851      	ldr	r1, [r2, #4]
  40ddbe:	f021 0103 	bic.w	r1, r1, #3
  40ddc2:	428b      	cmp	r3, r1
  40ddc4:	d232      	bcs.n	40de2c <_free_r+0x11c>
  40ddc6:	6892      	ldr	r2, [r2, #8]
  40ddc8:	4290      	cmp	r0, r2
  40ddca:	d1f7      	bne.n	40ddbc <_free_r+0xac>
  40ddcc:	68c3      	ldr	r3, [r0, #12]
  40ddce:	60a0      	str	r0, [r4, #8]
  40ddd0:	60e3      	str	r3, [r4, #12]
  40ddd2:	609c      	str	r4, [r3, #8]
  40ddd4:	60c4      	str	r4, [r0, #12]
  40ddd6:	4640      	mov	r0, r8
  40ddd8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40dddc:	f7ff bb26 	b.w	40d42c <__malloc_unlock>
  40dde0:	6895      	ldr	r5, [r2, #8]
  40dde2:	4f3b      	ldr	r7, [pc, #236]	; (40ded0 <_free_r+0x1c0>)
  40dde4:	42bd      	cmp	r5, r7
  40dde6:	4403      	add	r3, r0
  40dde8:	d040      	beq.n	40de6c <_free_r+0x15c>
  40ddea:	68d0      	ldr	r0, [r2, #12]
  40ddec:	60e8      	str	r0, [r5, #12]
  40ddee:	f043 0201 	orr.w	r2, r3, #1
  40ddf2:	6085      	str	r5, [r0, #8]
  40ddf4:	6062      	str	r2, [r4, #4]
  40ddf6:	50e3      	str	r3, [r4, r3]
  40ddf8:	e7b7      	b.n	40dd6a <_free_r+0x5a>
  40ddfa:	07ff      	lsls	r7, r7, #31
  40ddfc:	4403      	add	r3, r0
  40ddfe:	d407      	bmi.n	40de10 <_free_r+0x100>
  40de00:	f855 2c08 	ldr.w	r2, [r5, #-8]
  40de04:	1aa4      	subs	r4, r4, r2
  40de06:	4413      	add	r3, r2
  40de08:	68a0      	ldr	r0, [r4, #8]
  40de0a:	68e2      	ldr	r2, [r4, #12]
  40de0c:	60c2      	str	r2, [r0, #12]
  40de0e:	6090      	str	r0, [r2, #8]
  40de10:	4a30      	ldr	r2, [pc, #192]	; (40ded4 <_free_r+0x1c4>)
  40de12:	6812      	ldr	r2, [r2, #0]
  40de14:	f043 0001 	orr.w	r0, r3, #1
  40de18:	4293      	cmp	r3, r2
  40de1a:	6060      	str	r0, [r4, #4]
  40de1c:	608c      	str	r4, [r1, #8]
  40de1e:	d3b9      	bcc.n	40dd94 <_free_r+0x84>
  40de20:	4b2d      	ldr	r3, [pc, #180]	; (40ded8 <_free_r+0x1c8>)
  40de22:	4640      	mov	r0, r8
  40de24:	6819      	ldr	r1, [r3, #0]
  40de26:	f7ff ff23 	bl	40dc70 <_malloc_trim_r>
  40de2a:	e7b3      	b.n	40dd94 <_free_r+0x84>
  40de2c:	4610      	mov	r0, r2
  40de2e:	e7cd      	b.n	40ddcc <_free_r+0xbc>
  40de30:	1811      	adds	r1, r2, r0
  40de32:	6849      	ldr	r1, [r1, #4]
  40de34:	07c9      	lsls	r1, r1, #31
  40de36:	d444      	bmi.n	40dec2 <_free_r+0x1b2>
  40de38:	6891      	ldr	r1, [r2, #8]
  40de3a:	68d2      	ldr	r2, [r2, #12]
  40de3c:	60ca      	str	r2, [r1, #12]
  40de3e:	4403      	add	r3, r0
  40de40:	f043 0001 	orr.w	r0, r3, #1
  40de44:	6091      	str	r1, [r2, #8]
  40de46:	6060      	str	r0, [r4, #4]
  40de48:	50e3      	str	r3, [r4, r3]
  40de4a:	e7a3      	b.n	40dd94 <_free_r+0x84>
  40de4c:	2a14      	cmp	r2, #20
  40de4e:	d816      	bhi.n	40de7e <_free_r+0x16e>
  40de50:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  40de54:	00ff      	lsls	r7, r7, #3
  40de56:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  40de5a:	e7aa      	b.n	40ddb2 <_free_r+0xa2>
  40de5c:	10aa      	asrs	r2, r5, #2
  40de5e:	2301      	movs	r3, #1
  40de60:	684d      	ldr	r5, [r1, #4]
  40de62:	4093      	lsls	r3, r2
  40de64:	432b      	orrs	r3, r5
  40de66:	604b      	str	r3, [r1, #4]
  40de68:	4603      	mov	r3, r0
  40de6a:	e7b0      	b.n	40ddce <_free_r+0xbe>
  40de6c:	f043 0201 	orr.w	r2, r3, #1
  40de70:	614c      	str	r4, [r1, #20]
  40de72:	610c      	str	r4, [r1, #16]
  40de74:	60e5      	str	r5, [r4, #12]
  40de76:	60a5      	str	r5, [r4, #8]
  40de78:	6062      	str	r2, [r4, #4]
  40de7a:	50e3      	str	r3, [r4, r3]
  40de7c:	e78a      	b.n	40dd94 <_free_r+0x84>
  40de7e:	2a54      	cmp	r2, #84	; 0x54
  40de80:	d806      	bhi.n	40de90 <_free_r+0x180>
  40de82:	0b1a      	lsrs	r2, r3, #12
  40de84:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  40de88:	00ff      	lsls	r7, r7, #3
  40de8a:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40de8e:	e790      	b.n	40ddb2 <_free_r+0xa2>
  40de90:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40de94:	d806      	bhi.n	40dea4 <_free_r+0x194>
  40de96:	0bda      	lsrs	r2, r3, #15
  40de98:	f102 0778 	add.w	r7, r2, #120	; 0x78
  40de9c:	00ff      	lsls	r7, r7, #3
  40de9e:	f102 0577 	add.w	r5, r2, #119	; 0x77
  40dea2:	e786      	b.n	40ddb2 <_free_r+0xa2>
  40dea4:	f240 5054 	movw	r0, #1364	; 0x554
  40dea8:	4282      	cmp	r2, r0
  40deaa:	d806      	bhi.n	40deba <_free_r+0x1aa>
  40deac:	0c9a      	lsrs	r2, r3, #18
  40deae:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  40deb2:	00ff      	lsls	r7, r7, #3
  40deb4:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  40deb8:	e77b      	b.n	40ddb2 <_free_r+0xa2>
  40deba:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  40debe:	257e      	movs	r5, #126	; 0x7e
  40dec0:	e777      	b.n	40ddb2 <_free_r+0xa2>
  40dec2:	f043 0101 	orr.w	r1, r3, #1
  40dec6:	6061      	str	r1, [r4, #4]
  40dec8:	6013      	str	r3, [r2, #0]
  40deca:	e763      	b.n	40dd94 <_free_r+0x84>
  40decc:	20000454 	.word	0x20000454
  40ded0:	2000045c 	.word	0x2000045c
  40ded4:	20000860 	.word	0x20000860
  40ded8:	2000aee4 	.word	0x2000aee4

0040dedc <__ascii_mbtowc>:
  40dedc:	b082      	sub	sp, #8
  40dede:	b149      	cbz	r1, 40def4 <__ascii_mbtowc+0x18>
  40dee0:	b15a      	cbz	r2, 40defa <__ascii_mbtowc+0x1e>
  40dee2:	b16b      	cbz	r3, 40df00 <__ascii_mbtowc+0x24>
  40dee4:	7813      	ldrb	r3, [r2, #0]
  40dee6:	600b      	str	r3, [r1, #0]
  40dee8:	7812      	ldrb	r2, [r2, #0]
  40deea:	1c10      	adds	r0, r2, #0
  40deec:	bf18      	it	ne
  40deee:	2001      	movne	r0, #1
  40def0:	b002      	add	sp, #8
  40def2:	4770      	bx	lr
  40def4:	a901      	add	r1, sp, #4
  40def6:	2a00      	cmp	r2, #0
  40def8:	d1f3      	bne.n	40dee2 <__ascii_mbtowc+0x6>
  40defa:	4610      	mov	r0, r2
  40defc:	b002      	add	sp, #8
  40defe:	4770      	bx	lr
  40df00:	f06f 0001 	mvn.w	r0, #1
  40df04:	e7f4      	b.n	40def0 <__ascii_mbtowc+0x14>
  40df06:	bf00      	nop

0040df08 <memmove>:
  40df08:	4288      	cmp	r0, r1
  40df0a:	b5f0      	push	{r4, r5, r6, r7, lr}
  40df0c:	d90d      	bls.n	40df2a <memmove+0x22>
  40df0e:	188b      	adds	r3, r1, r2
  40df10:	4298      	cmp	r0, r3
  40df12:	d20a      	bcs.n	40df2a <memmove+0x22>
  40df14:	1884      	adds	r4, r0, r2
  40df16:	2a00      	cmp	r2, #0
  40df18:	d051      	beq.n	40dfbe <memmove+0xb6>
  40df1a:	4622      	mov	r2, r4
  40df1c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40df20:	f802 4d01 	strb.w	r4, [r2, #-1]!
  40df24:	4299      	cmp	r1, r3
  40df26:	d1f9      	bne.n	40df1c <memmove+0x14>
  40df28:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40df2a:	2a0f      	cmp	r2, #15
  40df2c:	d948      	bls.n	40dfc0 <memmove+0xb8>
  40df2e:	ea41 0300 	orr.w	r3, r1, r0
  40df32:	079b      	lsls	r3, r3, #30
  40df34:	d146      	bne.n	40dfc4 <memmove+0xbc>
  40df36:	f100 0410 	add.w	r4, r0, #16
  40df3a:	f101 0310 	add.w	r3, r1, #16
  40df3e:	4615      	mov	r5, r2
  40df40:	f853 6c10 	ldr.w	r6, [r3, #-16]
  40df44:	f844 6c10 	str.w	r6, [r4, #-16]
  40df48:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  40df4c:	f844 6c0c 	str.w	r6, [r4, #-12]
  40df50:	f853 6c08 	ldr.w	r6, [r3, #-8]
  40df54:	f844 6c08 	str.w	r6, [r4, #-8]
  40df58:	3d10      	subs	r5, #16
  40df5a:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40df5e:	f844 6c04 	str.w	r6, [r4, #-4]
  40df62:	2d0f      	cmp	r5, #15
  40df64:	f103 0310 	add.w	r3, r3, #16
  40df68:	f104 0410 	add.w	r4, r4, #16
  40df6c:	d8e8      	bhi.n	40df40 <memmove+0x38>
  40df6e:	f1a2 0310 	sub.w	r3, r2, #16
  40df72:	f023 030f 	bic.w	r3, r3, #15
  40df76:	f002 0e0f 	and.w	lr, r2, #15
  40df7a:	3310      	adds	r3, #16
  40df7c:	f1be 0f03 	cmp.w	lr, #3
  40df80:	4419      	add	r1, r3
  40df82:	4403      	add	r3, r0
  40df84:	d921      	bls.n	40dfca <memmove+0xc2>
  40df86:	1f1e      	subs	r6, r3, #4
  40df88:	460d      	mov	r5, r1
  40df8a:	4674      	mov	r4, lr
  40df8c:	3c04      	subs	r4, #4
  40df8e:	f855 7b04 	ldr.w	r7, [r5], #4
  40df92:	f846 7f04 	str.w	r7, [r6, #4]!
  40df96:	2c03      	cmp	r4, #3
  40df98:	d8f8      	bhi.n	40df8c <memmove+0x84>
  40df9a:	f1ae 0404 	sub.w	r4, lr, #4
  40df9e:	f024 0403 	bic.w	r4, r4, #3
  40dfa2:	3404      	adds	r4, #4
  40dfa4:	4421      	add	r1, r4
  40dfa6:	4423      	add	r3, r4
  40dfa8:	f002 0203 	and.w	r2, r2, #3
  40dfac:	b162      	cbz	r2, 40dfc8 <memmove+0xc0>
  40dfae:	3b01      	subs	r3, #1
  40dfb0:	440a      	add	r2, r1
  40dfb2:	f811 4b01 	ldrb.w	r4, [r1], #1
  40dfb6:	f803 4f01 	strb.w	r4, [r3, #1]!
  40dfba:	428a      	cmp	r2, r1
  40dfbc:	d1f9      	bne.n	40dfb2 <memmove+0xaa>
  40dfbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40dfc0:	4603      	mov	r3, r0
  40dfc2:	e7f3      	b.n	40dfac <memmove+0xa4>
  40dfc4:	4603      	mov	r3, r0
  40dfc6:	e7f2      	b.n	40dfae <memmove+0xa6>
  40dfc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40dfca:	4672      	mov	r2, lr
  40dfcc:	e7ee      	b.n	40dfac <memmove+0xa4>
  40dfce:	bf00      	nop

0040dfd0 <_realloc_r>:
  40dfd0:	2900      	cmp	r1, #0
  40dfd2:	f000 8095 	beq.w	40e100 <_realloc_r+0x130>
  40dfd6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40dfda:	460d      	mov	r5, r1
  40dfdc:	4616      	mov	r6, r2
  40dfde:	b083      	sub	sp, #12
  40dfe0:	4680      	mov	r8, r0
  40dfe2:	f106 070b 	add.w	r7, r6, #11
  40dfe6:	f7ff fa1b 	bl	40d420 <__malloc_lock>
  40dfea:	f855 ec04 	ldr.w	lr, [r5, #-4]
  40dfee:	2f16      	cmp	r7, #22
  40dff0:	f02e 0403 	bic.w	r4, lr, #3
  40dff4:	f1a5 0908 	sub.w	r9, r5, #8
  40dff8:	d83c      	bhi.n	40e074 <_realloc_r+0xa4>
  40dffa:	2210      	movs	r2, #16
  40dffc:	4617      	mov	r7, r2
  40dffe:	42be      	cmp	r6, r7
  40e000:	d83d      	bhi.n	40e07e <_realloc_r+0xae>
  40e002:	4294      	cmp	r4, r2
  40e004:	da43      	bge.n	40e08e <_realloc_r+0xbe>
  40e006:	4bc4      	ldr	r3, [pc, #784]	; (40e318 <_realloc_r+0x348>)
  40e008:	6899      	ldr	r1, [r3, #8]
  40e00a:	eb09 0004 	add.w	r0, r9, r4
  40e00e:	4288      	cmp	r0, r1
  40e010:	f000 80b4 	beq.w	40e17c <_realloc_r+0x1ac>
  40e014:	6843      	ldr	r3, [r0, #4]
  40e016:	f023 0101 	bic.w	r1, r3, #1
  40e01a:	4401      	add	r1, r0
  40e01c:	6849      	ldr	r1, [r1, #4]
  40e01e:	07c9      	lsls	r1, r1, #31
  40e020:	d54c      	bpl.n	40e0bc <_realloc_r+0xec>
  40e022:	f01e 0f01 	tst.w	lr, #1
  40e026:	f000 809b 	beq.w	40e160 <_realloc_r+0x190>
  40e02a:	4631      	mov	r1, r6
  40e02c:	4640      	mov	r0, r8
  40e02e:	f7fe fef5 	bl	40ce1c <_malloc_r>
  40e032:	4606      	mov	r6, r0
  40e034:	2800      	cmp	r0, #0
  40e036:	d03a      	beq.n	40e0ae <_realloc_r+0xde>
  40e038:	f855 3c04 	ldr.w	r3, [r5, #-4]
  40e03c:	f023 0301 	bic.w	r3, r3, #1
  40e040:	444b      	add	r3, r9
  40e042:	f1a0 0208 	sub.w	r2, r0, #8
  40e046:	429a      	cmp	r2, r3
  40e048:	f000 8121 	beq.w	40e28e <_realloc_r+0x2be>
  40e04c:	1f22      	subs	r2, r4, #4
  40e04e:	2a24      	cmp	r2, #36	; 0x24
  40e050:	f200 8107 	bhi.w	40e262 <_realloc_r+0x292>
  40e054:	2a13      	cmp	r2, #19
  40e056:	f200 80db 	bhi.w	40e210 <_realloc_r+0x240>
  40e05a:	4603      	mov	r3, r0
  40e05c:	462a      	mov	r2, r5
  40e05e:	6811      	ldr	r1, [r2, #0]
  40e060:	6019      	str	r1, [r3, #0]
  40e062:	6851      	ldr	r1, [r2, #4]
  40e064:	6059      	str	r1, [r3, #4]
  40e066:	6892      	ldr	r2, [r2, #8]
  40e068:	609a      	str	r2, [r3, #8]
  40e06a:	4629      	mov	r1, r5
  40e06c:	4640      	mov	r0, r8
  40e06e:	f7ff fe4f 	bl	40dd10 <_free_r>
  40e072:	e01c      	b.n	40e0ae <_realloc_r+0xde>
  40e074:	f027 0707 	bic.w	r7, r7, #7
  40e078:	2f00      	cmp	r7, #0
  40e07a:	463a      	mov	r2, r7
  40e07c:	dabf      	bge.n	40dffe <_realloc_r+0x2e>
  40e07e:	2600      	movs	r6, #0
  40e080:	230c      	movs	r3, #12
  40e082:	4630      	mov	r0, r6
  40e084:	f8c8 3000 	str.w	r3, [r8]
  40e088:	b003      	add	sp, #12
  40e08a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40e08e:	462e      	mov	r6, r5
  40e090:	1be3      	subs	r3, r4, r7
  40e092:	2b0f      	cmp	r3, #15
  40e094:	d81e      	bhi.n	40e0d4 <_realloc_r+0x104>
  40e096:	f8d9 3004 	ldr.w	r3, [r9, #4]
  40e09a:	f003 0301 	and.w	r3, r3, #1
  40e09e:	4323      	orrs	r3, r4
  40e0a0:	444c      	add	r4, r9
  40e0a2:	f8c9 3004 	str.w	r3, [r9, #4]
  40e0a6:	6863      	ldr	r3, [r4, #4]
  40e0a8:	f043 0301 	orr.w	r3, r3, #1
  40e0ac:	6063      	str	r3, [r4, #4]
  40e0ae:	4640      	mov	r0, r8
  40e0b0:	f7ff f9bc 	bl	40d42c <__malloc_unlock>
  40e0b4:	4630      	mov	r0, r6
  40e0b6:	b003      	add	sp, #12
  40e0b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40e0bc:	f023 0303 	bic.w	r3, r3, #3
  40e0c0:	18e1      	adds	r1, r4, r3
  40e0c2:	4291      	cmp	r1, r2
  40e0c4:	db1f      	blt.n	40e106 <_realloc_r+0x136>
  40e0c6:	68c3      	ldr	r3, [r0, #12]
  40e0c8:	6882      	ldr	r2, [r0, #8]
  40e0ca:	462e      	mov	r6, r5
  40e0cc:	60d3      	str	r3, [r2, #12]
  40e0ce:	460c      	mov	r4, r1
  40e0d0:	609a      	str	r2, [r3, #8]
  40e0d2:	e7dd      	b.n	40e090 <_realloc_r+0xc0>
  40e0d4:	f8d9 2004 	ldr.w	r2, [r9, #4]
  40e0d8:	eb09 0107 	add.w	r1, r9, r7
  40e0dc:	f002 0201 	and.w	r2, r2, #1
  40e0e0:	444c      	add	r4, r9
  40e0e2:	f043 0301 	orr.w	r3, r3, #1
  40e0e6:	4317      	orrs	r7, r2
  40e0e8:	f8c9 7004 	str.w	r7, [r9, #4]
  40e0ec:	604b      	str	r3, [r1, #4]
  40e0ee:	6863      	ldr	r3, [r4, #4]
  40e0f0:	f043 0301 	orr.w	r3, r3, #1
  40e0f4:	3108      	adds	r1, #8
  40e0f6:	6063      	str	r3, [r4, #4]
  40e0f8:	4640      	mov	r0, r8
  40e0fa:	f7ff fe09 	bl	40dd10 <_free_r>
  40e0fe:	e7d6      	b.n	40e0ae <_realloc_r+0xde>
  40e100:	4611      	mov	r1, r2
  40e102:	f7fe be8b 	b.w	40ce1c <_malloc_r>
  40e106:	f01e 0f01 	tst.w	lr, #1
  40e10a:	d18e      	bne.n	40e02a <_realloc_r+0x5a>
  40e10c:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40e110:	eba9 0a01 	sub.w	sl, r9, r1
  40e114:	f8da 1004 	ldr.w	r1, [sl, #4]
  40e118:	f021 0103 	bic.w	r1, r1, #3
  40e11c:	440b      	add	r3, r1
  40e11e:	4423      	add	r3, r4
  40e120:	4293      	cmp	r3, r2
  40e122:	db25      	blt.n	40e170 <_realloc_r+0x1a0>
  40e124:	68c2      	ldr	r2, [r0, #12]
  40e126:	6881      	ldr	r1, [r0, #8]
  40e128:	4656      	mov	r6, sl
  40e12a:	60ca      	str	r2, [r1, #12]
  40e12c:	6091      	str	r1, [r2, #8]
  40e12e:	f8da 100c 	ldr.w	r1, [sl, #12]
  40e132:	f856 0f08 	ldr.w	r0, [r6, #8]!
  40e136:	1f22      	subs	r2, r4, #4
  40e138:	2a24      	cmp	r2, #36	; 0x24
  40e13a:	60c1      	str	r1, [r0, #12]
  40e13c:	6088      	str	r0, [r1, #8]
  40e13e:	f200 8094 	bhi.w	40e26a <_realloc_r+0x29a>
  40e142:	2a13      	cmp	r2, #19
  40e144:	d96f      	bls.n	40e226 <_realloc_r+0x256>
  40e146:	6829      	ldr	r1, [r5, #0]
  40e148:	f8ca 1008 	str.w	r1, [sl, #8]
  40e14c:	6869      	ldr	r1, [r5, #4]
  40e14e:	f8ca 100c 	str.w	r1, [sl, #12]
  40e152:	2a1b      	cmp	r2, #27
  40e154:	f200 80a2 	bhi.w	40e29c <_realloc_r+0x2cc>
  40e158:	3508      	adds	r5, #8
  40e15a:	f10a 0210 	add.w	r2, sl, #16
  40e15e:	e063      	b.n	40e228 <_realloc_r+0x258>
  40e160:	f855 3c08 	ldr.w	r3, [r5, #-8]
  40e164:	eba9 0a03 	sub.w	sl, r9, r3
  40e168:	f8da 1004 	ldr.w	r1, [sl, #4]
  40e16c:	f021 0103 	bic.w	r1, r1, #3
  40e170:	1863      	adds	r3, r4, r1
  40e172:	4293      	cmp	r3, r2
  40e174:	f6ff af59 	blt.w	40e02a <_realloc_r+0x5a>
  40e178:	4656      	mov	r6, sl
  40e17a:	e7d8      	b.n	40e12e <_realloc_r+0x15e>
  40e17c:	6841      	ldr	r1, [r0, #4]
  40e17e:	f021 0b03 	bic.w	fp, r1, #3
  40e182:	44a3      	add	fp, r4
  40e184:	f107 0010 	add.w	r0, r7, #16
  40e188:	4583      	cmp	fp, r0
  40e18a:	da56      	bge.n	40e23a <_realloc_r+0x26a>
  40e18c:	f01e 0f01 	tst.w	lr, #1
  40e190:	f47f af4b 	bne.w	40e02a <_realloc_r+0x5a>
  40e194:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40e198:	eba9 0a01 	sub.w	sl, r9, r1
  40e19c:	f8da 1004 	ldr.w	r1, [sl, #4]
  40e1a0:	f021 0103 	bic.w	r1, r1, #3
  40e1a4:	448b      	add	fp, r1
  40e1a6:	4558      	cmp	r0, fp
  40e1a8:	dce2      	bgt.n	40e170 <_realloc_r+0x1a0>
  40e1aa:	4656      	mov	r6, sl
  40e1ac:	f8da 100c 	ldr.w	r1, [sl, #12]
  40e1b0:	f856 0f08 	ldr.w	r0, [r6, #8]!
  40e1b4:	1f22      	subs	r2, r4, #4
  40e1b6:	2a24      	cmp	r2, #36	; 0x24
  40e1b8:	60c1      	str	r1, [r0, #12]
  40e1ba:	6088      	str	r0, [r1, #8]
  40e1bc:	f200 808f 	bhi.w	40e2de <_realloc_r+0x30e>
  40e1c0:	2a13      	cmp	r2, #19
  40e1c2:	f240 808a 	bls.w	40e2da <_realloc_r+0x30a>
  40e1c6:	6829      	ldr	r1, [r5, #0]
  40e1c8:	f8ca 1008 	str.w	r1, [sl, #8]
  40e1cc:	6869      	ldr	r1, [r5, #4]
  40e1ce:	f8ca 100c 	str.w	r1, [sl, #12]
  40e1d2:	2a1b      	cmp	r2, #27
  40e1d4:	f200 808a 	bhi.w	40e2ec <_realloc_r+0x31c>
  40e1d8:	3508      	adds	r5, #8
  40e1da:	f10a 0210 	add.w	r2, sl, #16
  40e1de:	6829      	ldr	r1, [r5, #0]
  40e1e0:	6011      	str	r1, [r2, #0]
  40e1e2:	6869      	ldr	r1, [r5, #4]
  40e1e4:	6051      	str	r1, [r2, #4]
  40e1e6:	68a9      	ldr	r1, [r5, #8]
  40e1e8:	6091      	str	r1, [r2, #8]
  40e1ea:	eb0a 0107 	add.w	r1, sl, r7
  40e1ee:	ebab 0207 	sub.w	r2, fp, r7
  40e1f2:	f042 0201 	orr.w	r2, r2, #1
  40e1f6:	6099      	str	r1, [r3, #8]
  40e1f8:	604a      	str	r2, [r1, #4]
  40e1fa:	f8da 3004 	ldr.w	r3, [sl, #4]
  40e1fe:	f003 0301 	and.w	r3, r3, #1
  40e202:	431f      	orrs	r7, r3
  40e204:	4640      	mov	r0, r8
  40e206:	f8ca 7004 	str.w	r7, [sl, #4]
  40e20a:	f7ff f90f 	bl	40d42c <__malloc_unlock>
  40e20e:	e751      	b.n	40e0b4 <_realloc_r+0xe4>
  40e210:	682b      	ldr	r3, [r5, #0]
  40e212:	6003      	str	r3, [r0, #0]
  40e214:	686b      	ldr	r3, [r5, #4]
  40e216:	6043      	str	r3, [r0, #4]
  40e218:	2a1b      	cmp	r2, #27
  40e21a:	d82d      	bhi.n	40e278 <_realloc_r+0x2a8>
  40e21c:	f100 0308 	add.w	r3, r0, #8
  40e220:	f105 0208 	add.w	r2, r5, #8
  40e224:	e71b      	b.n	40e05e <_realloc_r+0x8e>
  40e226:	4632      	mov	r2, r6
  40e228:	6829      	ldr	r1, [r5, #0]
  40e22a:	6011      	str	r1, [r2, #0]
  40e22c:	6869      	ldr	r1, [r5, #4]
  40e22e:	6051      	str	r1, [r2, #4]
  40e230:	68a9      	ldr	r1, [r5, #8]
  40e232:	6091      	str	r1, [r2, #8]
  40e234:	461c      	mov	r4, r3
  40e236:	46d1      	mov	r9, sl
  40e238:	e72a      	b.n	40e090 <_realloc_r+0xc0>
  40e23a:	eb09 0107 	add.w	r1, r9, r7
  40e23e:	ebab 0b07 	sub.w	fp, fp, r7
  40e242:	f04b 0201 	orr.w	r2, fp, #1
  40e246:	6099      	str	r1, [r3, #8]
  40e248:	604a      	str	r2, [r1, #4]
  40e24a:	f855 3c04 	ldr.w	r3, [r5, #-4]
  40e24e:	f003 0301 	and.w	r3, r3, #1
  40e252:	431f      	orrs	r7, r3
  40e254:	4640      	mov	r0, r8
  40e256:	f845 7c04 	str.w	r7, [r5, #-4]
  40e25a:	f7ff f8e7 	bl	40d42c <__malloc_unlock>
  40e25e:	462e      	mov	r6, r5
  40e260:	e728      	b.n	40e0b4 <_realloc_r+0xe4>
  40e262:	4629      	mov	r1, r5
  40e264:	f7ff fe50 	bl	40df08 <memmove>
  40e268:	e6ff      	b.n	40e06a <_realloc_r+0x9a>
  40e26a:	4629      	mov	r1, r5
  40e26c:	4630      	mov	r0, r6
  40e26e:	461c      	mov	r4, r3
  40e270:	46d1      	mov	r9, sl
  40e272:	f7ff fe49 	bl	40df08 <memmove>
  40e276:	e70b      	b.n	40e090 <_realloc_r+0xc0>
  40e278:	68ab      	ldr	r3, [r5, #8]
  40e27a:	6083      	str	r3, [r0, #8]
  40e27c:	68eb      	ldr	r3, [r5, #12]
  40e27e:	60c3      	str	r3, [r0, #12]
  40e280:	2a24      	cmp	r2, #36	; 0x24
  40e282:	d017      	beq.n	40e2b4 <_realloc_r+0x2e4>
  40e284:	f100 0310 	add.w	r3, r0, #16
  40e288:	f105 0210 	add.w	r2, r5, #16
  40e28c:	e6e7      	b.n	40e05e <_realloc_r+0x8e>
  40e28e:	f850 3c04 	ldr.w	r3, [r0, #-4]
  40e292:	f023 0303 	bic.w	r3, r3, #3
  40e296:	441c      	add	r4, r3
  40e298:	462e      	mov	r6, r5
  40e29a:	e6f9      	b.n	40e090 <_realloc_r+0xc0>
  40e29c:	68a9      	ldr	r1, [r5, #8]
  40e29e:	f8ca 1010 	str.w	r1, [sl, #16]
  40e2a2:	68e9      	ldr	r1, [r5, #12]
  40e2a4:	f8ca 1014 	str.w	r1, [sl, #20]
  40e2a8:	2a24      	cmp	r2, #36	; 0x24
  40e2aa:	d00c      	beq.n	40e2c6 <_realloc_r+0x2f6>
  40e2ac:	3510      	adds	r5, #16
  40e2ae:	f10a 0218 	add.w	r2, sl, #24
  40e2b2:	e7b9      	b.n	40e228 <_realloc_r+0x258>
  40e2b4:	692b      	ldr	r3, [r5, #16]
  40e2b6:	6103      	str	r3, [r0, #16]
  40e2b8:	696b      	ldr	r3, [r5, #20]
  40e2ba:	6143      	str	r3, [r0, #20]
  40e2bc:	f105 0218 	add.w	r2, r5, #24
  40e2c0:	f100 0318 	add.w	r3, r0, #24
  40e2c4:	e6cb      	b.n	40e05e <_realloc_r+0x8e>
  40e2c6:	692a      	ldr	r2, [r5, #16]
  40e2c8:	f8ca 2018 	str.w	r2, [sl, #24]
  40e2cc:	696a      	ldr	r2, [r5, #20]
  40e2ce:	f8ca 201c 	str.w	r2, [sl, #28]
  40e2d2:	3518      	adds	r5, #24
  40e2d4:	f10a 0220 	add.w	r2, sl, #32
  40e2d8:	e7a6      	b.n	40e228 <_realloc_r+0x258>
  40e2da:	4632      	mov	r2, r6
  40e2dc:	e77f      	b.n	40e1de <_realloc_r+0x20e>
  40e2de:	4629      	mov	r1, r5
  40e2e0:	4630      	mov	r0, r6
  40e2e2:	9301      	str	r3, [sp, #4]
  40e2e4:	f7ff fe10 	bl	40df08 <memmove>
  40e2e8:	9b01      	ldr	r3, [sp, #4]
  40e2ea:	e77e      	b.n	40e1ea <_realloc_r+0x21a>
  40e2ec:	68a9      	ldr	r1, [r5, #8]
  40e2ee:	f8ca 1010 	str.w	r1, [sl, #16]
  40e2f2:	68e9      	ldr	r1, [r5, #12]
  40e2f4:	f8ca 1014 	str.w	r1, [sl, #20]
  40e2f8:	2a24      	cmp	r2, #36	; 0x24
  40e2fa:	d003      	beq.n	40e304 <_realloc_r+0x334>
  40e2fc:	3510      	adds	r5, #16
  40e2fe:	f10a 0218 	add.w	r2, sl, #24
  40e302:	e76c      	b.n	40e1de <_realloc_r+0x20e>
  40e304:	692a      	ldr	r2, [r5, #16]
  40e306:	f8ca 2018 	str.w	r2, [sl, #24]
  40e30a:	696a      	ldr	r2, [r5, #20]
  40e30c:	f8ca 201c 	str.w	r2, [sl, #28]
  40e310:	3518      	adds	r5, #24
  40e312:	f10a 0220 	add.w	r2, sl, #32
  40e316:	e762      	b.n	40e1de <_realloc_r+0x20e>
  40e318:	20000454 	.word	0x20000454

0040e31c <__ascii_wctomb>:
  40e31c:	b121      	cbz	r1, 40e328 <__ascii_wctomb+0xc>
  40e31e:	2aff      	cmp	r2, #255	; 0xff
  40e320:	d804      	bhi.n	40e32c <__ascii_wctomb+0x10>
  40e322:	700a      	strb	r2, [r1, #0]
  40e324:	2001      	movs	r0, #1
  40e326:	4770      	bx	lr
  40e328:	4608      	mov	r0, r1
  40e32a:	4770      	bx	lr
  40e32c:	238a      	movs	r3, #138	; 0x8a
  40e32e:	6003      	str	r3, [r0, #0]
  40e330:	f04f 30ff 	mov.w	r0, #4294967295
  40e334:	4770      	bx	lr
  40e336:	bf00      	nop

0040e338 <__aeabi_drsub>:
  40e338:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  40e33c:	e002      	b.n	40e344 <__adddf3>
  40e33e:	bf00      	nop

0040e340 <__aeabi_dsub>:
  40e340:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0040e344 <__adddf3>:
  40e344:	b530      	push	{r4, r5, lr}
  40e346:	ea4f 0441 	mov.w	r4, r1, lsl #1
  40e34a:	ea4f 0543 	mov.w	r5, r3, lsl #1
  40e34e:	ea94 0f05 	teq	r4, r5
  40e352:	bf08      	it	eq
  40e354:	ea90 0f02 	teqeq	r0, r2
  40e358:	bf1f      	itttt	ne
  40e35a:	ea54 0c00 	orrsne.w	ip, r4, r0
  40e35e:	ea55 0c02 	orrsne.w	ip, r5, r2
  40e362:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  40e366:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40e36a:	f000 80e2 	beq.w	40e532 <__adddf3+0x1ee>
  40e36e:	ea4f 5454 	mov.w	r4, r4, lsr #21
  40e372:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  40e376:	bfb8      	it	lt
  40e378:	426d      	neglt	r5, r5
  40e37a:	dd0c      	ble.n	40e396 <__adddf3+0x52>
  40e37c:	442c      	add	r4, r5
  40e37e:	ea80 0202 	eor.w	r2, r0, r2
  40e382:	ea81 0303 	eor.w	r3, r1, r3
  40e386:	ea82 0000 	eor.w	r0, r2, r0
  40e38a:	ea83 0101 	eor.w	r1, r3, r1
  40e38e:	ea80 0202 	eor.w	r2, r0, r2
  40e392:	ea81 0303 	eor.w	r3, r1, r3
  40e396:	2d36      	cmp	r5, #54	; 0x36
  40e398:	bf88      	it	hi
  40e39a:	bd30      	pophi	{r4, r5, pc}
  40e39c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40e3a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40e3a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  40e3a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  40e3ac:	d002      	beq.n	40e3b4 <__adddf3+0x70>
  40e3ae:	4240      	negs	r0, r0
  40e3b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40e3b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  40e3b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40e3bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  40e3c0:	d002      	beq.n	40e3c8 <__adddf3+0x84>
  40e3c2:	4252      	negs	r2, r2
  40e3c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40e3c8:	ea94 0f05 	teq	r4, r5
  40e3cc:	f000 80a7 	beq.w	40e51e <__adddf3+0x1da>
  40e3d0:	f1a4 0401 	sub.w	r4, r4, #1
  40e3d4:	f1d5 0e20 	rsbs	lr, r5, #32
  40e3d8:	db0d      	blt.n	40e3f6 <__adddf3+0xb2>
  40e3da:	fa02 fc0e 	lsl.w	ip, r2, lr
  40e3de:	fa22 f205 	lsr.w	r2, r2, r5
  40e3e2:	1880      	adds	r0, r0, r2
  40e3e4:	f141 0100 	adc.w	r1, r1, #0
  40e3e8:	fa03 f20e 	lsl.w	r2, r3, lr
  40e3ec:	1880      	adds	r0, r0, r2
  40e3ee:	fa43 f305 	asr.w	r3, r3, r5
  40e3f2:	4159      	adcs	r1, r3
  40e3f4:	e00e      	b.n	40e414 <__adddf3+0xd0>
  40e3f6:	f1a5 0520 	sub.w	r5, r5, #32
  40e3fa:	f10e 0e20 	add.w	lr, lr, #32
  40e3fe:	2a01      	cmp	r2, #1
  40e400:	fa03 fc0e 	lsl.w	ip, r3, lr
  40e404:	bf28      	it	cs
  40e406:	f04c 0c02 	orrcs.w	ip, ip, #2
  40e40a:	fa43 f305 	asr.w	r3, r3, r5
  40e40e:	18c0      	adds	r0, r0, r3
  40e410:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  40e414:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40e418:	d507      	bpl.n	40e42a <__adddf3+0xe6>
  40e41a:	f04f 0e00 	mov.w	lr, #0
  40e41e:	f1dc 0c00 	rsbs	ip, ip, #0
  40e422:	eb7e 0000 	sbcs.w	r0, lr, r0
  40e426:	eb6e 0101 	sbc.w	r1, lr, r1
  40e42a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40e42e:	d31b      	bcc.n	40e468 <__adddf3+0x124>
  40e430:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  40e434:	d30c      	bcc.n	40e450 <__adddf3+0x10c>
  40e436:	0849      	lsrs	r1, r1, #1
  40e438:	ea5f 0030 	movs.w	r0, r0, rrx
  40e43c:	ea4f 0c3c 	mov.w	ip, ip, rrx
  40e440:	f104 0401 	add.w	r4, r4, #1
  40e444:	ea4f 5244 	mov.w	r2, r4, lsl #21
  40e448:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  40e44c:	f080 809a 	bcs.w	40e584 <__adddf3+0x240>
  40e450:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  40e454:	bf08      	it	eq
  40e456:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40e45a:	f150 0000 	adcs.w	r0, r0, #0
  40e45e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40e462:	ea41 0105 	orr.w	r1, r1, r5
  40e466:	bd30      	pop	{r4, r5, pc}
  40e468:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  40e46c:	4140      	adcs	r0, r0
  40e46e:	eb41 0101 	adc.w	r1, r1, r1
  40e472:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40e476:	f1a4 0401 	sub.w	r4, r4, #1
  40e47a:	d1e9      	bne.n	40e450 <__adddf3+0x10c>
  40e47c:	f091 0f00 	teq	r1, #0
  40e480:	bf04      	itt	eq
  40e482:	4601      	moveq	r1, r0
  40e484:	2000      	moveq	r0, #0
  40e486:	fab1 f381 	clz	r3, r1
  40e48a:	bf08      	it	eq
  40e48c:	3320      	addeq	r3, #32
  40e48e:	f1a3 030b 	sub.w	r3, r3, #11
  40e492:	f1b3 0220 	subs.w	r2, r3, #32
  40e496:	da0c      	bge.n	40e4b2 <__adddf3+0x16e>
  40e498:	320c      	adds	r2, #12
  40e49a:	dd08      	ble.n	40e4ae <__adddf3+0x16a>
  40e49c:	f102 0c14 	add.w	ip, r2, #20
  40e4a0:	f1c2 020c 	rsb	r2, r2, #12
  40e4a4:	fa01 f00c 	lsl.w	r0, r1, ip
  40e4a8:	fa21 f102 	lsr.w	r1, r1, r2
  40e4ac:	e00c      	b.n	40e4c8 <__adddf3+0x184>
  40e4ae:	f102 0214 	add.w	r2, r2, #20
  40e4b2:	bfd8      	it	le
  40e4b4:	f1c2 0c20 	rsble	ip, r2, #32
  40e4b8:	fa01 f102 	lsl.w	r1, r1, r2
  40e4bc:	fa20 fc0c 	lsr.w	ip, r0, ip
  40e4c0:	bfdc      	itt	le
  40e4c2:	ea41 010c 	orrle.w	r1, r1, ip
  40e4c6:	4090      	lslle	r0, r2
  40e4c8:	1ae4      	subs	r4, r4, r3
  40e4ca:	bfa2      	ittt	ge
  40e4cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  40e4d0:	4329      	orrge	r1, r5
  40e4d2:	bd30      	popge	{r4, r5, pc}
  40e4d4:	ea6f 0404 	mvn.w	r4, r4
  40e4d8:	3c1f      	subs	r4, #31
  40e4da:	da1c      	bge.n	40e516 <__adddf3+0x1d2>
  40e4dc:	340c      	adds	r4, #12
  40e4de:	dc0e      	bgt.n	40e4fe <__adddf3+0x1ba>
  40e4e0:	f104 0414 	add.w	r4, r4, #20
  40e4e4:	f1c4 0220 	rsb	r2, r4, #32
  40e4e8:	fa20 f004 	lsr.w	r0, r0, r4
  40e4ec:	fa01 f302 	lsl.w	r3, r1, r2
  40e4f0:	ea40 0003 	orr.w	r0, r0, r3
  40e4f4:	fa21 f304 	lsr.w	r3, r1, r4
  40e4f8:	ea45 0103 	orr.w	r1, r5, r3
  40e4fc:	bd30      	pop	{r4, r5, pc}
  40e4fe:	f1c4 040c 	rsb	r4, r4, #12
  40e502:	f1c4 0220 	rsb	r2, r4, #32
  40e506:	fa20 f002 	lsr.w	r0, r0, r2
  40e50a:	fa01 f304 	lsl.w	r3, r1, r4
  40e50e:	ea40 0003 	orr.w	r0, r0, r3
  40e512:	4629      	mov	r1, r5
  40e514:	bd30      	pop	{r4, r5, pc}
  40e516:	fa21 f004 	lsr.w	r0, r1, r4
  40e51a:	4629      	mov	r1, r5
  40e51c:	bd30      	pop	{r4, r5, pc}
  40e51e:	f094 0f00 	teq	r4, #0
  40e522:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  40e526:	bf06      	itte	eq
  40e528:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  40e52c:	3401      	addeq	r4, #1
  40e52e:	3d01      	subne	r5, #1
  40e530:	e74e      	b.n	40e3d0 <__adddf3+0x8c>
  40e532:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40e536:	bf18      	it	ne
  40e538:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40e53c:	d029      	beq.n	40e592 <__adddf3+0x24e>
  40e53e:	ea94 0f05 	teq	r4, r5
  40e542:	bf08      	it	eq
  40e544:	ea90 0f02 	teqeq	r0, r2
  40e548:	d005      	beq.n	40e556 <__adddf3+0x212>
  40e54a:	ea54 0c00 	orrs.w	ip, r4, r0
  40e54e:	bf04      	itt	eq
  40e550:	4619      	moveq	r1, r3
  40e552:	4610      	moveq	r0, r2
  40e554:	bd30      	pop	{r4, r5, pc}
  40e556:	ea91 0f03 	teq	r1, r3
  40e55a:	bf1e      	ittt	ne
  40e55c:	2100      	movne	r1, #0
  40e55e:	2000      	movne	r0, #0
  40e560:	bd30      	popne	{r4, r5, pc}
  40e562:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  40e566:	d105      	bne.n	40e574 <__adddf3+0x230>
  40e568:	0040      	lsls	r0, r0, #1
  40e56a:	4149      	adcs	r1, r1
  40e56c:	bf28      	it	cs
  40e56e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  40e572:	bd30      	pop	{r4, r5, pc}
  40e574:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  40e578:	bf3c      	itt	cc
  40e57a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  40e57e:	bd30      	popcc	{r4, r5, pc}
  40e580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40e584:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  40e588:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40e58c:	f04f 0000 	mov.w	r0, #0
  40e590:	bd30      	pop	{r4, r5, pc}
  40e592:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40e596:	bf1a      	itte	ne
  40e598:	4619      	movne	r1, r3
  40e59a:	4610      	movne	r0, r2
  40e59c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  40e5a0:	bf1c      	itt	ne
  40e5a2:	460b      	movne	r3, r1
  40e5a4:	4602      	movne	r2, r0
  40e5a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40e5aa:	bf06      	itte	eq
  40e5ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  40e5b0:	ea91 0f03 	teqeq	r1, r3
  40e5b4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  40e5b8:	bd30      	pop	{r4, r5, pc}
  40e5ba:	bf00      	nop

0040e5bc <__aeabi_ui2d>:
  40e5bc:	f090 0f00 	teq	r0, #0
  40e5c0:	bf04      	itt	eq
  40e5c2:	2100      	moveq	r1, #0
  40e5c4:	4770      	bxeq	lr
  40e5c6:	b530      	push	{r4, r5, lr}
  40e5c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40e5cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40e5d0:	f04f 0500 	mov.w	r5, #0
  40e5d4:	f04f 0100 	mov.w	r1, #0
  40e5d8:	e750      	b.n	40e47c <__adddf3+0x138>
  40e5da:	bf00      	nop

0040e5dc <__aeabi_i2d>:
  40e5dc:	f090 0f00 	teq	r0, #0
  40e5e0:	bf04      	itt	eq
  40e5e2:	2100      	moveq	r1, #0
  40e5e4:	4770      	bxeq	lr
  40e5e6:	b530      	push	{r4, r5, lr}
  40e5e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40e5ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40e5f0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  40e5f4:	bf48      	it	mi
  40e5f6:	4240      	negmi	r0, r0
  40e5f8:	f04f 0100 	mov.w	r1, #0
  40e5fc:	e73e      	b.n	40e47c <__adddf3+0x138>
  40e5fe:	bf00      	nop

0040e600 <__aeabi_f2d>:
  40e600:	0042      	lsls	r2, r0, #1
  40e602:	ea4f 01e2 	mov.w	r1, r2, asr #3
  40e606:	ea4f 0131 	mov.w	r1, r1, rrx
  40e60a:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40e60e:	bf1f      	itttt	ne
  40e610:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  40e614:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40e618:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  40e61c:	4770      	bxne	lr
  40e61e:	f092 0f00 	teq	r2, #0
  40e622:	bf14      	ite	ne
  40e624:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40e628:	4770      	bxeq	lr
  40e62a:	b530      	push	{r4, r5, lr}
  40e62c:	f44f 7460 	mov.w	r4, #896	; 0x380
  40e630:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40e634:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40e638:	e720      	b.n	40e47c <__adddf3+0x138>
  40e63a:	bf00      	nop

0040e63c <__aeabi_ul2d>:
  40e63c:	ea50 0201 	orrs.w	r2, r0, r1
  40e640:	bf08      	it	eq
  40e642:	4770      	bxeq	lr
  40e644:	b530      	push	{r4, r5, lr}
  40e646:	f04f 0500 	mov.w	r5, #0
  40e64a:	e00a      	b.n	40e662 <__aeabi_l2d+0x16>

0040e64c <__aeabi_l2d>:
  40e64c:	ea50 0201 	orrs.w	r2, r0, r1
  40e650:	bf08      	it	eq
  40e652:	4770      	bxeq	lr
  40e654:	b530      	push	{r4, r5, lr}
  40e656:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  40e65a:	d502      	bpl.n	40e662 <__aeabi_l2d+0x16>
  40e65c:	4240      	negs	r0, r0
  40e65e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40e662:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40e666:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40e66a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  40e66e:	f43f aedc 	beq.w	40e42a <__adddf3+0xe6>
  40e672:	f04f 0203 	mov.w	r2, #3
  40e676:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40e67a:	bf18      	it	ne
  40e67c:	3203      	addne	r2, #3
  40e67e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40e682:	bf18      	it	ne
  40e684:	3203      	addne	r2, #3
  40e686:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  40e68a:	f1c2 0320 	rsb	r3, r2, #32
  40e68e:	fa00 fc03 	lsl.w	ip, r0, r3
  40e692:	fa20 f002 	lsr.w	r0, r0, r2
  40e696:	fa01 fe03 	lsl.w	lr, r1, r3
  40e69a:	ea40 000e 	orr.w	r0, r0, lr
  40e69e:	fa21 f102 	lsr.w	r1, r1, r2
  40e6a2:	4414      	add	r4, r2
  40e6a4:	e6c1      	b.n	40e42a <__adddf3+0xe6>
  40e6a6:	bf00      	nop

0040e6a8 <__aeabi_dmul>:
  40e6a8:	b570      	push	{r4, r5, r6, lr}
  40e6aa:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40e6ae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40e6b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40e6b6:	bf1d      	ittte	ne
  40e6b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40e6bc:	ea94 0f0c 	teqne	r4, ip
  40e6c0:	ea95 0f0c 	teqne	r5, ip
  40e6c4:	f000 f8de 	bleq	40e884 <__aeabi_dmul+0x1dc>
  40e6c8:	442c      	add	r4, r5
  40e6ca:	ea81 0603 	eor.w	r6, r1, r3
  40e6ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40e6d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40e6d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  40e6da:	bf18      	it	ne
  40e6dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  40e6e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40e6e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40e6e8:	d038      	beq.n	40e75c <__aeabi_dmul+0xb4>
  40e6ea:	fba0 ce02 	umull	ip, lr, r0, r2
  40e6ee:	f04f 0500 	mov.w	r5, #0
  40e6f2:	fbe1 e502 	umlal	lr, r5, r1, r2
  40e6f6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  40e6fa:	fbe0 e503 	umlal	lr, r5, r0, r3
  40e6fe:	f04f 0600 	mov.w	r6, #0
  40e702:	fbe1 5603 	umlal	r5, r6, r1, r3
  40e706:	f09c 0f00 	teq	ip, #0
  40e70a:	bf18      	it	ne
  40e70c:	f04e 0e01 	orrne.w	lr, lr, #1
  40e710:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  40e714:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  40e718:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  40e71c:	d204      	bcs.n	40e728 <__aeabi_dmul+0x80>
  40e71e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40e722:	416d      	adcs	r5, r5
  40e724:	eb46 0606 	adc.w	r6, r6, r6
  40e728:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  40e72c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  40e730:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  40e734:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  40e738:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  40e73c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40e740:	bf88      	it	hi
  40e742:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40e746:	d81e      	bhi.n	40e786 <__aeabi_dmul+0xde>
  40e748:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  40e74c:	bf08      	it	eq
  40e74e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40e752:	f150 0000 	adcs.w	r0, r0, #0
  40e756:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40e75a:	bd70      	pop	{r4, r5, r6, pc}
  40e75c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  40e760:	ea46 0101 	orr.w	r1, r6, r1
  40e764:	ea40 0002 	orr.w	r0, r0, r2
  40e768:	ea81 0103 	eor.w	r1, r1, r3
  40e76c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  40e770:	bfc2      	ittt	gt
  40e772:	ebd4 050c 	rsbsgt	r5, r4, ip
  40e776:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40e77a:	bd70      	popgt	{r4, r5, r6, pc}
  40e77c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40e780:	f04f 0e00 	mov.w	lr, #0
  40e784:	3c01      	subs	r4, #1
  40e786:	f300 80ab 	bgt.w	40e8e0 <__aeabi_dmul+0x238>
  40e78a:	f114 0f36 	cmn.w	r4, #54	; 0x36
  40e78e:	bfde      	ittt	le
  40e790:	2000      	movle	r0, #0
  40e792:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  40e796:	bd70      	pople	{r4, r5, r6, pc}
  40e798:	f1c4 0400 	rsb	r4, r4, #0
  40e79c:	3c20      	subs	r4, #32
  40e79e:	da35      	bge.n	40e80c <__aeabi_dmul+0x164>
  40e7a0:	340c      	adds	r4, #12
  40e7a2:	dc1b      	bgt.n	40e7dc <__aeabi_dmul+0x134>
  40e7a4:	f104 0414 	add.w	r4, r4, #20
  40e7a8:	f1c4 0520 	rsb	r5, r4, #32
  40e7ac:	fa00 f305 	lsl.w	r3, r0, r5
  40e7b0:	fa20 f004 	lsr.w	r0, r0, r4
  40e7b4:	fa01 f205 	lsl.w	r2, r1, r5
  40e7b8:	ea40 0002 	orr.w	r0, r0, r2
  40e7bc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  40e7c0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40e7c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40e7c8:	fa21 f604 	lsr.w	r6, r1, r4
  40e7cc:	eb42 0106 	adc.w	r1, r2, r6
  40e7d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40e7d4:	bf08      	it	eq
  40e7d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40e7da:	bd70      	pop	{r4, r5, r6, pc}
  40e7dc:	f1c4 040c 	rsb	r4, r4, #12
  40e7e0:	f1c4 0520 	rsb	r5, r4, #32
  40e7e4:	fa00 f304 	lsl.w	r3, r0, r4
  40e7e8:	fa20 f005 	lsr.w	r0, r0, r5
  40e7ec:	fa01 f204 	lsl.w	r2, r1, r4
  40e7f0:	ea40 0002 	orr.w	r0, r0, r2
  40e7f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40e7f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40e7fc:	f141 0100 	adc.w	r1, r1, #0
  40e800:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40e804:	bf08      	it	eq
  40e806:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40e80a:	bd70      	pop	{r4, r5, r6, pc}
  40e80c:	f1c4 0520 	rsb	r5, r4, #32
  40e810:	fa00 f205 	lsl.w	r2, r0, r5
  40e814:	ea4e 0e02 	orr.w	lr, lr, r2
  40e818:	fa20 f304 	lsr.w	r3, r0, r4
  40e81c:	fa01 f205 	lsl.w	r2, r1, r5
  40e820:	ea43 0302 	orr.w	r3, r3, r2
  40e824:	fa21 f004 	lsr.w	r0, r1, r4
  40e828:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40e82c:	fa21 f204 	lsr.w	r2, r1, r4
  40e830:	ea20 0002 	bic.w	r0, r0, r2
  40e834:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  40e838:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40e83c:	bf08      	it	eq
  40e83e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40e842:	bd70      	pop	{r4, r5, r6, pc}
  40e844:	f094 0f00 	teq	r4, #0
  40e848:	d10f      	bne.n	40e86a <__aeabi_dmul+0x1c2>
  40e84a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40e84e:	0040      	lsls	r0, r0, #1
  40e850:	eb41 0101 	adc.w	r1, r1, r1
  40e854:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40e858:	bf08      	it	eq
  40e85a:	3c01      	subeq	r4, #1
  40e85c:	d0f7      	beq.n	40e84e <__aeabi_dmul+0x1a6>
  40e85e:	ea41 0106 	orr.w	r1, r1, r6
  40e862:	f095 0f00 	teq	r5, #0
  40e866:	bf18      	it	ne
  40e868:	4770      	bxne	lr
  40e86a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  40e86e:	0052      	lsls	r2, r2, #1
  40e870:	eb43 0303 	adc.w	r3, r3, r3
  40e874:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  40e878:	bf08      	it	eq
  40e87a:	3d01      	subeq	r5, #1
  40e87c:	d0f7      	beq.n	40e86e <__aeabi_dmul+0x1c6>
  40e87e:	ea43 0306 	orr.w	r3, r3, r6
  40e882:	4770      	bx	lr
  40e884:	ea94 0f0c 	teq	r4, ip
  40e888:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40e88c:	bf18      	it	ne
  40e88e:	ea95 0f0c 	teqne	r5, ip
  40e892:	d00c      	beq.n	40e8ae <__aeabi_dmul+0x206>
  40e894:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40e898:	bf18      	it	ne
  40e89a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40e89e:	d1d1      	bne.n	40e844 <__aeabi_dmul+0x19c>
  40e8a0:	ea81 0103 	eor.w	r1, r1, r3
  40e8a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40e8a8:	f04f 0000 	mov.w	r0, #0
  40e8ac:	bd70      	pop	{r4, r5, r6, pc}
  40e8ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40e8b2:	bf06      	itte	eq
  40e8b4:	4610      	moveq	r0, r2
  40e8b6:	4619      	moveq	r1, r3
  40e8b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40e8bc:	d019      	beq.n	40e8f2 <__aeabi_dmul+0x24a>
  40e8be:	ea94 0f0c 	teq	r4, ip
  40e8c2:	d102      	bne.n	40e8ca <__aeabi_dmul+0x222>
  40e8c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  40e8c8:	d113      	bne.n	40e8f2 <__aeabi_dmul+0x24a>
  40e8ca:	ea95 0f0c 	teq	r5, ip
  40e8ce:	d105      	bne.n	40e8dc <__aeabi_dmul+0x234>
  40e8d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  40e8d4:	bf1c      	itt	ne
  40e8d6:	4610      	movne	r0, r2
  40e8d8:	4619      	movne	r1, r3
  40e8da:	d10a      	bne.n	40e8f2 <__aeabi_dmul+0x24a>
  40e8dc:	ea81 0103 	eor.w	r1, r1, r3
  40e8e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40e8e4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40e8e8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40e8ec:	f04f 0000 	mov.w	r0, #0
  40e8f0:	bd70      	pop	{r4, r5, r6, pc}
  40e8f2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40e8f6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  40e8fa:	bd70      	pop	{r4, r5, r6, pc}

0040e8fc <__aeabi_ddiv>:
  40e8fc:	b570      	push	{r4, r5, r6, lr}
  40e8fe:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40e902:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40e906:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40e90a:	bf1d      	ittte	ne
  40e90c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40e910:	ea94 0f0c 	teqne	r4, ip
  40e914:	ea95 0f0c 	teqne	r5, ip
  40e918:	f000 f8a7 	bleq	40ea6a <__aeabi_ddiv+0x16e>
  40e91c:	eba4 0405 	sub.w	r4, r4, r5
  40e920:	ea81 0e03 	eor.w	lr, r1, r3
  40e924:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40e928:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40e92c:	f000 8088 	beq.w	40ea40 <__aeabi_ddiv+0x144>
  40e930:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40e934:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  40e938:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  40e93c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  40e940:	ea4f 2202 	mov.w	r2, r2, lsl #8
  40e944:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  40e948:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  40e94c:	ea4f 2600 	mov.w	r6, r0, lsl #8
  40e950:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  40e954:	429d      	cmp	r5, r3
  40e956:	bf08      	it	eq
  40e958:	4296      	cmpeq	r6, r2
  40e95a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  40e95e:	f504 7440 	add.w	r4, r4, #768	; 0x300
  40e962:	d202      	bcs.n	40e96a <__aeabi_ddiv+0x6e>
  40e964:	085b      	lsrs	r3, r3, #1
  40e966:	ea4f 0232 	mov.w	r2, r2, rrx
  40e96a:	1ab6      	subs	r6, r6, r2
  40e96c:	eb65 0503 	sbc.w	r5, r5, r3
  40e970:	085b      	lsrs	r3, r3, #1
  40e972:	ea4f 0232 	mov.w	r2, r2, rrx
  40e976:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  40e97a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40e97e:	ebb6 0e02 	subs.w	lr, r6, r2
  40e982:	eb75 0e03 	sbcs.w	lr, r5, r3
  40e986:	bf22      	ittt	cs
  40e988:	1ab6      	subcs	r6, r6, r2
  40e98a:	4675      	movcs	r5, lr
  40e98c:	ea40 000c 	orrcs.w	r0, r0, ip
  40e990:	085b      	lsrs	r3, r3, #1
  40e992:	ea4f 0232 	mov.w	r2, r2, rrx
  40e996:	ebb6 0e02 	subs.w	lr, r6, r2
  40e99a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40e99e:	bf22      	ittt	cs
  40e9a0:	1ab6      	subcs	r6, r6, r2
  40e9a2:	4675      	movcs	r5, lr
  40e9a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  40e9a8:	085b      	lsrs	r3, r3, #1
  40e9aa:	ea4f 0232 	mov.w	r2, r2, rrx
  40e9ae:	ebb6 0e02 	subs.w	lr, r6, r2
  40e9b2:	eb75 0e03 	sbcs.w	lr, r5, r3
  40e9b6:	bf22      	ittt	cs
  40e9b8:	1ab6      	subcs	r6, r6, r2
  40e9ba:	4675      	movcs	r5, lr
  40e9bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  40e9c0:	085b      	lsrs	r3, r3, #1
  40e9c2:	ea4f 0232 	mov.w	r2, r2, rrx
  40e9c6:	ebb6 0e02 	subs.w	lr, r6, r2
  40e9ca:	eb75 0e03 	sbcs.w	lr, r5, r3
  40e9ce:	bf22      	ittt	cs
  40e9d0:	1ab6      	subcs	r6, r6, r2
  40e9d2:	4675      	movcs	r5, lr
  40e9d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  40e9d8:	ea55 0e06 	orrs.w	lr, r5, r6
  40e9dc:	d018      	beq.n	40ea10 <__aeabi_ddiv+0x114>
  40e9de:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40e9e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  40e9e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
  40e9ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40e9ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40e9f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  40e9f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  40e9fa:	d1c0      	bne.n	40e97e <__aeabi_ddiv+0x82>
  40e9fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40ea00:	d10b      	bne.n	40ea1a <__aeabi_ddiv+0x11e>
  40ea02:	ea41 0100 	orr.w	r1, r1, r0
  40ea06:	f04f 0000 	mov.w	r0, #0
  40ea0a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40ea0e:	e7b6      	b.n	40e97e <__aeabi_ddiv+0x82>
  40ea10:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40ea14:	bf04      	itt	eq
  40ea16:	4301      	orreq	r1, r0
  40ea18:	2000      	moveq	r0, #0
  40ea1a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40ea1e:	bf88      	it	hi
  40ea20:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40ea24:	f63f aeaf 	bhi.w	40e786 <__aeabi_dmul+0xde>
  40ea28:	ebb5 0c03 	subs.w	ip, r5, r3
  40ea2c:	bf04      	itt	eq
  40ea2e:	ebb6 0c02 	subseq.w	ip, r6, r2
  40ea32:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40ea36:	f150 0000 	adcs.w	r0, r0, #0
  40ea3a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40ea3e:	bd70      	pop	{r4, r5, r6, pc}
  40ea40:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  40ea44:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  40ea48:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  40ea4c:	bfc2      	ittt	gt
  40ea4e:	ebd4 050c 	rsbsgt	r5, r4, ip
  40ea52:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40ea56:	bd70      	popgt	{r4, r5, r6, pc}
  40ea58:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40ea5c:	f04f 0e00 	mov.w	lr, #0
  40ea60:	3c01      	subs	r4, #1
  40ea62:	e690      	b.n	40e786 <__aeabi_dmul+0xde>
  40ea64:	ea45 0e06 	orr.w	lr, r5, r6
  40ea68:	e68d      	b.n	40e786 <__aeabi_dmul+0xde>
  40ea6a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40ea6e:	ea94 0f0c 	teq	r4, ip
  40ea72:	bf08      	it	eq
  40ea74:	ea95 0f0c 	teqeq	r5, ip
  40ea78:	f43f af3b 	beq.w	40e8f2 <__aeabi_dmul+0x24a>
  40ea7c:	ea94 0f0c 	teq	r4, ip
  40ea80:	d10a      	bne.n	40ea98 <__aeabi_ddiv+0x19c>
  40ea82:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40ea86:	f47f af34 	bne.w	40e8f2 <__aeabi_dmul+0x24a>
  40ea8a:	ea95 0f0c 	teq	r5, ip
  40ea8e:	f47f af25 	bne.w	40e8dc <__aeabi_dmul+0x234>
  40ea92:	4610      	mov	r0, r2
  40ea94:	4619      	mov	r1, r3
  40ea96:	e72c      	b.n	40e8f2 <__aeabi_dmul+0x24a>
  40ea98:	ea95 0f0c 	teq	r5, ip
  40ea9c:	d106      	bne.n	40eaac <__aeabi_ddiv+0x1b0>
  40ea9e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40eaa2:	f43f aefd 	beq.w	40e8a0 <__aeabi_dmul+0x1f8>
  40eaa6:	4610      	mov	r0, r2
  40eaa8:	4619      	mov	r1, r3
  40eaaa:	e722      	b.n	40e8f2 <__aeabi_dmul+0x24a>
  40eaac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40eab0:	bf18      	it	ne
  40eab2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40eab6:	f47f aec5 	bne.w	40e844 <__aeabi_dmul+0x19c>
  40eaba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40eabe:	f47f af0d 	bne.w	40e8dc <__aeabi_dmul+0x234>
  40eac2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  40eac6:	f47f aeeb 	bne.w	40e8a0 <__aeabi_dmul+0x1f8>
  40eaca:	e712      	b.n	40e8f2 <__aeabi_dmul+0x24a>

0040eacc <__gedf2>:
  40eacc:	f04f 3cff 	mov.w	ip, #4294967295
  40ead0:	e006      	b.n	40eae0 <__cmpdf2+0x4>
  40ead2:	bf00      	nop

0040ead4 <__ledf2>:
  40ead4:	f04f 0c01 	mov.w	ip, #1
  40ead8:	e002      	b.n	40eae0 <__cmpdf2+0x4>
  40eada:	bf00      	nop

0040eadc <__cmpdf2>:
  40eadc:	f04f 0c01 	mov.w	ip, #1
  40eae0:	f84d cd04 	str.w	ip, [sp, #-4]!
  40eae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40eae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40eaec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40eaf0:	bf18      	it	ne
  40eaf2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40eaf6:	d01b      	beq.n	40eb30 <__cmpdf2+0x54>
  40eaf8:	b001      	add	sp, #4
  40eafa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40eafe:	bf0c      	ite	eq
  40eb00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  40eb04:	ea91 0f03 	teqne	r1, r3
  40eb08:	bf02      	ittt	eq
  40eb0a:	ea90 0f02 	teqeq	r0, r2
  40eb0e:	2000      	moveq	r0, #0
  40eb10:	4770      	bxeq	lr
  40eb12:	f110 0f00 	cmn.w	r0, #0
  40eb16:	ea91 0f03 	teq	r1, r3
  40eb1a:	bf58      	it	pl
  40eb1c:	4299      	cmppl	r1, r3
  40eb1e:	bf08      	it	eq
  40eb20:	4290      	cmpeq	r0, r2
  40eb22:	bf2c      	ite	cs
  40eb24:	17d8      	asrcs	r0, r3, #31
  40eb26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  40eb2a:	f040 0001 	orr.w	r0, r0, #1
  40eb2e:	4770      	bx	lr
  40eb30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40eb34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40eb38:	d102      	bne.n	40eb40 <__cmpdf2+0x64>
  40eb3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40eb3e:	d107      	bne.n	40eb50 <__cmpdf2+0x74>
  40eb40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40eb44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40eb48:	d1d6      	bne.n	40eaf8 <__cmpdf2+0x1c>
  40eb4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40eb4e:	d0d3      	beq.n	40eaf8 <__cmpdf2+0x1c>
  40eb50:	f85d 0b04 	ldr.w	r0, [sp], #4
  40eb54:	4770      	bx	lr
  40eb56:	bf00      	nop

0040eb58 <__aeabi_cdrcmple>:
  40eb58:	4684      	mov	ip, r0
  40eb5a:	4610      	mov	r0, r2
  40eb5c:	4662      	mov	r2, ip
  40eb5e:	468c      	mov	ip, r1
  40eb60:	4619      	mov	r1, r3
  40eb62:	4663      	mov	r3, ip
  40eb64:	e000      	b.n	40eb68 <__aeabi_cdcmpeq>
  40eb66:	bf00      	nop

0040eb68 <__aeabi_cdcmpeq>:
  40eb68:	b501      	push	{r0, lr}
  40eb6a:	f7ff ffb7 	bl	40eadc <__cmpdf2>
  40eb6e:	2800      	cmp	r0, #0
  40eb70:	bf48      	it	mi
  40eb72:	f110 0f00 	cmnmi.w	r0, #0
  40eb76:	bd01      	pop	{r0, pc}

0040eb78 <__aeabi_dcmpeq>:
  40eb78:	f84d ed08 	str.w	lr, [sp, #-8]!
  40eb7c:	f7ff fff4 	bl	40eb68 <__aeabi_cdcmpeq>
  40eb80:	bf0c      	ite	eq
  40eb82:	2001      	moveq	r0, #1
  40eb84:	2000      	movne	r0, #0
  40eb86:	f85d fb08 	ldr.w	pc, [sp], #8
  40eb8a:	bf00      	nop

0040eb8c <__aeabi_dcmplt>:
  40eb8c:	f84d ed08 	str.w	lr, [sp, #-8]!
  40eb90:	f7ff ffea 	bl	40eb68 <__aeabi_cdcmpeq>
  40eb94:	bf34      	ite	cc
  40eb96:	2001      	movcc	r0, #1
  40eb98:	2000      	movcs	r0, #0
  40eb9a:	f85d fb08 	ldr.w	pc, [sp], #8
  40eb9e:	bf00      	nop

0040eba0 <__aeabi_dcmple>:
  40eba0:	f84d ed08 	str.w	lr, [sp, #-8]!
  40eba4:	f7ff ffe0 	bl	40eb68 <__aeabi_cdcmpeq>
  40eba8:	bf94      	ite	ls
  40ebaa:	2001      	movls	r0, #1
  40ebac:	2000      	movhi	r0, #0
  40ebae:	f85d fb08 	ldr.w	pc, [sp], #8
  40ebb2:	bf00      	nop

0040ebb4 <__aeabi_dcmpge>:
  40ebb4:	f84d ed08 	str.w	lr, [sp, #-8]!
  40ebb8:	f7ff ffce 	bl	40eb58 <__aeabi_cdrcmple>
  40ebbc:	bf94      	ite	ls
  40ebbe:	2001      	movls	r0, #1
  40ebc0:	2000      	movhi	r0, #0
  40ebc2:	f85d fb08 	ldr.w	pc, [sp], #8
  40ebc6:	bf00      	nop

0040ebc8 <__aeabi_dcmpgt>:
  40ebc8:	f84d ed08 	str.w	lr, [sp, #-8]!
  40ebcc:	f7ff ffc4 	bl	40eb58 <__aeabi_cdrcmple>
  40ebd0:	bf34      	ite	cc
  40ebd2:	2001      	movcc	r0, #1
  40ebd4:	2000      	movcs	r0, #0
  40ebd6:	f85d fb08 	ldr.w	pc, [sp], #8
  40ebda:	bf00      	nop

0040ebdc <__aeabi_dcmpun>:
  40ebdc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40ebe0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40ebe4:	d102      	bne.n	40ebec <__aeabi_dcmpun+0x10>
  40ebe6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40ebea:	d10a      	bne.n	40ec02 <__aeabi_dcmpun+0x26>
  40ebec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40ebf0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40ebf4:	d102      	bne.n	40ebfc <__aeabi_dcmpun+0x20>
  40ebf6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40ebfa:	d102      	bne.n	40ec02 <__aeabi_dcmpun+0x26>
  40ebfc:	f04f 0000 	mov.w	r0, #0
  40ec00:	4770      	bx	lr
  40ec02:	f04f 0001 	mov.w	r0, #1
  40ec06:	4770      	bx	lr

0040ec08 <__aeabi_d2iz>:
  40ec08:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40ec0c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40ec10:	d215      	bcs.n	40ec3e <__aeabi_d2iz+0x36>
  40ec12:	d511      	bpl.n	40ec38 <__aeabi_d2iz+0x30>
  40ec14:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  40ec18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  40ec1c:	d912      	bls.n	40ec44 <__aeabi_d2iz+0x3c>
  40ec1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40ec22:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40ec26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40ec2a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40ec2e:	fa23 f002 	lsr.w	r0, r3, r2
  40ec32:	bf18      	it	ne
  40ec34:	4240      	negne	r0, r0
  40ec36:	4770      	bx	lr
  40ec38:	f04f 0000 	mov.w	r0, #0
  40ec3c:	4770      	bx	lr
  40ec3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40ec42:	d105      	bne.n	40ec50 <__aeabi_d2iz+0x48>
  40ec44:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  40ec48:	bf08      	it	eq
  40ec4a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40ec4e:	4770      	bx	lr
  40ec50:	f04f 0000 	mov.w	r0, #0
  40ec54:	4770      	bx	lr
  40ec56:	bf00      	nop
  40ec58:	454c4449 	.word	0x454c4449
  40ec5c:	00000000 	.word	0x00000000
  40ec60:	00000a0d 	.word	0x00000a0d
  40ec64:	09097325 	.word	0x09097325
  40ec68:	25096325 	.word	0x25096325
  40ec6c:	75250975 	.word	0x75250975
  40ec70:	0d752509 	.word	0x0d752509
  40ec74:	0000000a 	.word	0x0000000a
  40ec78:	20726d54 	.word	0x20726d54
  40ec7c:	00637653 	.word	0x00637653

0040ec80 <IO_SENSOR>:
	...
  40ec90:	00000001 400e1000 0000000a 00004000     .......@.....@..
  40eca0:	0000002e 00000001 400e1000 0000000a     ...........@....
  40ecb0:	00002000 0000002d 00000001 400e1400     . ..-..........@
  40ecc0:	0000000c 00000001 00000060 00000001     ........`.......
  40ecd0:	400e1400 0000000c 80000000 0000007f     ...@............
  40ece0:	00000001 400e1600 0000000d 00000008     .......@........
  40ecf0:	00000083 00000001 400e1600 0000000d     ...........@....
  40ed00:	00000001 00000080 00000001 400e1600     ...............@
  40ed10:	0000000d 00000002 00000081 00000001     ................
  40ed20:	400e1600 0000000d 00000004 00000082     ...@............
  40ed30:	00000001 400e1200 0000000b 08000000     .......@........
  40ed40:	0000005b 00000001 400e1200 0000000b     [..........@....
  40ed50:	00000001 00000040 00000001 400e1200     ....@..........@
  40ed60:	0000000b 04000000 0000005a 00000001     ........Z.......
  40ed70:	400e1200 0000000b 80000000 0000005f     ...@........_...
  40ed80:	00000001 400e1200 0000000b 40000000     .......@.......@
  40ed90:	0000005e 00000001 400e1200 0000000b     ^..........@....
  40eda0:	20000000 0000005d 00000001 400e1200     ... ]..........@
  40edb0:	0000000b 00002000 0000004d 00000001     ..... ..M.......
  40edc0:	400e1000 0000000a 00000001 00000020     ...@........ ...
  40edd0:	00000001 400e1000 0000000a 00000002     .......@........
  40ede0:	00000021 00000001 400e0e00 00000009     !..........@....
  40edf0:	00100000 00000014 00000001 400e0e00     ...............@
  40ee00:	00000009 00020000 00000011 00000001     ................
  40ee10:	400e1600 0000000d 00000010 00000084     ...@............
  40ee20:	00000001 400e0e00 00000009 00080000     .......@........
  40ee30:	00000013 00000001 400e1600 0000000d     ...........@....
  40ee40:	00000020 00000085 00000001 400e1000      ..............@
  40ee50:	0000000a 00000004 00000022 00000001     ........".......
  40ee60:	400e0e00 00000009 00040000 00000012     ...@............
  40ee70:	00000001 400e0e00 00000009 00200000     .......@...... .
  40ee80:	00000015 00000001 400e1000 0000000a     ...........@....
  40ee90:	00000008 00000023 00000001 400e1400     ....#..........@
  40eea0:	0000000c 04000000 0000007a 00000001     ........z.......
  40eeb0:	400e1400 0000000c 40000000 0000007e     ...@.......@~...
  40eec0:	00000001 400e0e00 00000009 00800000     .......@........
  40eed0:	00000017 00000001 400e0e00 00000009     ...........@....
  40eee0:	00004000 0000000e 00000001 400e1400     .@.............@
  40eef0:	0000000c 00200000 00000075 00000001     ...... .u.......
  40ef00:	400e1400 0000000c 02000000 00000079     ...@........y...
  40ef10:	00000001 400e0e00 00000009 00010000     .......@........
  40ef20:	00000010 00000001 400e1400 0000000c     ...........@....
  40ef30:	00100000 00000074 00000001 400e0e00     ....t..........@
  40ef40:	00000009 00008000 0000000f 00000001     ................
  40ef50:	400e1200 0000000b 00000080 00000047     ...@........G...
  40ef60:	00000001 400e1400 0000000c 08000000     .......@........
  40ef70:	0000007b 00000001 400e0e00 00000009     {..........@....
  40ef80:	00400000 00000016 00000001 400e1200     ..@............@
  40ef90:	0000000b 00000002 00000041 00000001     ........A.......
  40efa0:	400e1200 0000000b 00000004 00000042     ...@........B...
  40efb0:	00000001 400e1200 0000000b 00000008     .......@........
  40efc0:	00000043 00000001 400e1200 0000000b     C..........@....
  40efd0:	00000010 00000044 00000001 400e0e00     ....D..........@
  40efe0:	00000009 00002000 0000000d 00000001     ..... ..........
  40eff0:	400e1200 0000000b 00000020 00000045     ...@.... ...E...
  40f000:	00000001 400e1200 0000000b 00000040     .......@....@...
  40f010:	00000046 00000001 400e1400 0000000c     F..........@....
  40f020:	01000000 00000078 00000001 400e0e00     ....x..........@
  40f030:	00000009 01000000 00000018 00000001     ................
  40f040:	400e1400 0000000c 00800000 00000077     ...@........w...
  40f050:	00000001 400e0e00 00000009 02000000     .......@........
  40f060:	00000019 00000001 400e1400 0000000c     ...........@....
  40f070:	00400000 00000076 00000001 400e1400     ..@.v..........@
  40f080:	0000000c 00080000 00000073 00000001     ........s.......
  40f090:	400e0e00 00000009 00001000 0000000c     ...@............
  40f0a0:	00000001 400e1400 0000000c 00040000     .......@........
  40f0b0:	00000072 00000001 400e0e00 00000009     r..........@....
  40f0c0:	00000800 0000000b 00000001 400e1400     ...............@
  40f0d0:	0000000c 00002000 0000006d 00000001     ..... ..m.......
  40f0e0:	400e1200 0000000b 00000200 00000049     ...@........I...
  40f0f0:	00000001 400e1400 0000000c 00004000     .......@.....@..
  40f100:	0000006e 00000001 400e1400 0000000c     n..........@....
  40f110:	10000000 0000007c 00000001 400e1200     ....|..........@
  40f120:	0000000b 10000000 0000005c 00000001     ........\.......
  40f130:	400e1000 0000000a 00000040 00000026     ...@....@...&...
  40f140:	00000001 400e0e00 00000009 00000020     .......@.... ...
  40f150:	00000005 00000001 400e1400 0000000c     ...........@....
  40f160:	00020000 00000071 00000001 400e1400     ....q..........@
  40f170:	0000000c 00010000 00000070 00000001     ........p.......
  40f180:	400e1200 0000000b 00000100 00000048     ...@........H...
  40f190:	00000001 400e1400 0000000c 00001000     .......@........
  40f1a0:	0000006c 00000001 400e1200 0000000b     l..........@....
  40f1b0:	00000800 0000004b 00000001 400e0e00     ....K..........@
  40f1c0:	00000009 00000004 00000002 00000001     ................
  40f1d0:	400e1000 0000000a 00001000 0000002c     ...@........,...
  40f1e0:	00000001 400e1200 0000000b 00004000     .......@.....@..
  40f1f0:	0000004e 00000001 400e1400 0000000c     N..........@....
  40f200:	00000080 00000067 00000001 400e1000     ....g..........@
  40f210:	0000000a 00000080 00000027 00000001     ........'.......
  40f220:	400e1200 0000000b 00000400 0000004a     ...@........J...
  40f230:	00000001 400e1400 0000000c 00000800     .......@........
  40f240:	0000006b 00000001 400e0e00 00000009     k..........@....
  40f250:	00000002 00000001 00000001 400e1200     ...............@
  40f260:	0000000b 00010000 00000050 00000001     ........P.......
  40f270:	400e1400 0000000c 00000400 0000006a     ...@........j...
  40f280:	00000001 400e0e00 00000009 00000001     .......@........
  40f290:	00000000 00000001 400e1200 0000000b     ...........@....
  40f2a0:	00020000 00000051 00000001 400e1200     ....Q..........@
  40f2b0:	0000000b 00080000 00000053 00000001     ........S.......
  40f2c0:	400e1000 0000000a 00000010 00000024     ...@........$...
  40f2d0:	00000001 400e1400 0000000c 00008000     .......@........
  40f2e0:	0000006f 00000001 400e1400 0000000c     o..........@....
  40f2f0:	20000000 0000007d 00000001 400e1000     ... }..........@
  40f300:	0000000a 00000020 00000025 00000001     .... ...%.......
  40f310:	400e1400 0000000c 00000200 00000069     ...@........i...
  40f320:	00000001 400e1200 0000000b 00040000     .......@........
  40f330:	00000052 00000001 400e1400 0000000c     R..........@....
  40f340:	00000100 00000068 00000001 400e0e00     ....h..........@
  40f350:	00000009 00000040 00000006 00000001     ....@...........
  40f360:	400e1200 0000000b 00100000 00000054     ...@........T...
  40f370:	00000001 400e1200 0000000b 00400000     .......@......@.
  40f380:	00000056 00000001 400e1400 0000000c     V..........@....
  40f390:	00000040 00000066 00000001 400e1200     @...f..........@
  40f3a0:	0000000b 00200000 00000055 00000001     ...... .U.......
  40f3b0:	400e1200 0000000b 01000000 00000058     ...@........X...
  40f3c0:	00000001 400e1400 0000000c 00000020     .......@.... ...
  40f3d0:	00000065 00000001 400e1400 0000000c     e..........@....
  40f3e0:	00000010 00000064 00000001 400e1200     ....d..........@
  40f3f0:	0000000b 00800000 00000057 00000001     ........W.......
  40f400:	400e1400 0000000c 00000004 00000062     ...@........b...
  40f410:	00000001 400e1400 0000000c 00000008     .......@........
  40f420:	00000063 00000001 400e1400 0000000c     c..........@....
  40f430:	00000002 00000061 00000001 400e1200     ....a..........@
  40f440:	0000000b 02000000 00000059 00000000     ........Y.......
  40f450:	64323025 64323025 64323025 3230253a     %02d%02d%02d:%02
  40f460:	32302564 32302564 00000064              d%02d%02d...

0040f46c <SSD1311_CFG_SCRIPT>:
  40f46c:	08020000 71022a02 72020003 79020003     .....*.q...r...y
  40f47c:	7f028102 6002d502 7802d902 1002da02     .......`...x....
  40f48c:	4002db02 0302dc02 78027804 06020902     ...@.....x.x....
  40f49c:	01022802 06020202 05040c02 00000101     .(..............
  40f4ac:	74737953 75526d65 0000006e 736e6553     SystemRun...Sens
  40f4bc:	6544726f 74636574 6b736154 00000000     orDetectTask....
  40f4cc:	736e6553 6148726f 656c646e 6b736154     SensorHandleTask
  40f4dc:	00000000 203a7325 30255343 00006432     ....%s: CS%02d..
  40f4ec:	203a7325 30255243 00006432 203a7325     %s: CR%02d..%s: 
  40f4fc:	32255343 00000a64 203a7325 32255243     CS%2d...%s: CR%2
  40f50c:	00000a64 65733a30 726f736e 6576655f     d...0:sensor_eve
  40f51c:	2e73746e 00676f6c                       nts.log.

0040f524 <sd_mmc_trans_units>:
  40f524:	0000000a 00000064 000003e8 00002710     ....d........'..
	...

0040f540 <sd_trans_multipliers>:
  40f540:	00000000 0000000a 0000000c 0000000d     ................
  40f550:	0000000f 00000014 00000019 0000001e     ................
  40f560:	00000023 00000028 0000002d 00000032     #...(...-...2...
  40f570:	00000037 0000003c 00000046 00000050     7...<...F...P...

0040f580 <mmc_trans_multipliers>:
  40f580:	00000000 0000000a 0000000c 0000000d     ................
  40f590:	0000000f 00000014 0000001a 0000001e     ................
  40f5a0:	00000023 00000028 0000002d 00000034     #...(...-...4...
  40f5b0:	00000037 0000003c 00000046 00000050     7...<...F...P...
  40f5c0:	2f445322 20434d4d 64726143 6f6c5320     "SD/MMC Card Slo
  40f5d0:	22302074 00000000 2f445322 20434d4d     t 0"...."SD/MMC 
  40f5e0:	64726143 6f6c5320 22312074 00000000     Card Slot 1"....

0040f5f0 <lun_desc>:
  40f5f0:	00404bd5 00404c35 00404ca1 00404d09     .K@.5L@..L@..M@.
  40f600:	00404d49 00404dd9 00404e89 0040f5c0     IM@..M@..N@...@.
  40f610:	00404be9 00404c55 00404cc5 00404d1d     .K@.UL@..L@..M@.
  40f620:	00404d5d 00404dfd 00404ead 0040f5d8     ]M@..M@..N@...@.

0040f630 <LfnOfs>:
  40f630:	07050301 12100e09 1c181614 0000001e     ................
  40f640:	3c3a2a22 7f7c3f3e 00000000 3d3b2c2b     "*:<>?|.....+,;=
  40f650:	00005d5b                                []..

0040f654 <excvt.5682>:
  40f654:	b6909a80 808fb78e d8d4d3d2 8f8eded7     ................
  40f664:	e2929290 ebeae399 9d9a9959 9f9e9d9c     ........Y.......
  40f674:	e9e0d6b5 a7a6a5a5 abaaa9a8 afae21ac     .............!..
  40f684:	b3b2b1b0 b7b6b5b4 bbbab9b8 bfbebdbc     ................
  40f694:	c3c2c1c0 c7c7c5c4 cbcac9c8 cfcecdcc     ................
  40f6a4:	d3d2d1d0 d7d6d5d4 dbdad9d8 dfdedddc     ................
  40f6b4:	e3e2e1e0 e7e6e5e5 ebeae9e7 efeeeded     ................
  40f6c4:	f3f2f1f0 f7f6f5f4 fbfaf9f8 fffefdfc     ................

0040f6d4 <Tbl>:
  40f6d4:	00fc00c7 00e200e9 00e000e4 00e700e5     ................
  40f6e4:	00eb00ea 00ef00e8 00ec00ee 00c500c4     ................
  40f6f4:	00e600c9 00f400c6 00f200f6 00f900fb     ................
  40f704:	00d600ff 00f800dc 00d800a3 019200d7     ................
  40f714:	00ed00e1 00fa00f3 00d100f1 00ba00aa     ................
  40f724:	00ae00bf 00bd00ac 00a100bc 00bb00ab     ................
  40f734:	25922591 25022593 00c12524 00c000c2     .%.%.%.%$%......
  40f744:	256300a9 25572551 00a2255d 251000a5     ..c%Q%W%]%.....%
  40f754:	25342514 251c252c 253c2500 00c300e3     .%4%,%.%.%<%....
  40f764:	2554255a 25662569 25502560 00a4256c     Z%T%i%f%`%P%l%..
  40f774:	00d000f0 00cb00ca 013100c8 00ce00cd     ..........1.....
  40f784:	251800cf 2588250c 00a62584 258000cc     ...%.%.%.%.....%
  40f794:	00df00d3 00d200d4 00d500f5 00fe00b5     ................
  40f7a4:	00da00de 00d900db 00dd00fd 00b400af     ................
  40f7b4:	00b100ad 00be2017 00a700b6 00b800f7     ..... ..........
  40f7c4:	00a800b0 00b900b7 00b200b3 00a025a0     .............%..

0040f7d4 <tbl_lower.5432>:
  40f7d4:	00620061 00640063 00660065 00680067     a.b.c.d.e.f.g.h.
  40f7e4:	006a0069 006c006b 006e006d 0070006f     i.j.k.l.m.n.o.p.
  40f7f4:	00720071 00740073 00760075 00780077     q.r.s.t.u.v.w.x.
  40f804:	007a0079 00a200a1 00a500a3 00af00ac     y.z.............
  40f814:	00e100e0 00e300e2 00e500e4 00e700e6     ................
  40f824:	00e900e8 00eb00ea 00ed00ec 00ef00ee     ................
  40f834:	00f100f0 00f300f2 00f500f4 00f800f6     ................
  40f844:	00fa00f9 00fc00fb 00fe00fd 010100ff     ................
  40f854:	01050103 01090107 010d010b 0111010f     ................
  40f864:	01150113 01190117 011d011b 0121011f     ..............!.
  40f874:	01250123 01290127 012d012b 0131012f     #.%.'.).+.-./.1.
  40f884:	01350133 013a0137 013e013c 01420140     3.5.7.:.<.>.@.B.
  40f894:	01460144 014b0148 014f014d 01530151     D.F.H.K.M.O.Q.S.
  40f8a4:	01570155 015b0159 015f015d 01630161     U.W.Y.[.]._.a.c.
  40f8b4:	01670165 016b0169 016f016d 01730171     e.g.i.k.m.o.q.s.
  40f8c4:	01770175 017c017a 0192017e 03b203b1     u.w.z.|.~.......
  40f8d4:	03b403b3 03b603b5 03b803b7 03ba03b9     ................
  40f8e4:	03bc03bb 03be03bd 03c003bf 03c303c1     ................
  40f8f4:	03c503c4 03c703c6 03c903c8 043003ca     ..............0.
  40f904:	04320431 04340433 04360435 04380437     1.2.3.4.5.6.7.8.
  40f914:	043a0439 043c043b 043e043d 0440043f     9.:.;.<.=.>.?.@.
  40f924:	04420441 04440443 04460445 04480447     A.B.C.D.E.F.G.H.
  40f934:	044a0449 044c044b 044e044d 0451044f     I.J.K.L.M.N.O.Q.
  40f944:	04530452 04550454 04570456 04590458     R.S.T.U.V.W.X.Y.
  40f954:	045b045a 045e045c 2170045f 21722171     Z.[.\.^._.p!q!r!
  40f964:	21742173 21762175 21782177 217a2179     s!t!u!v!w!x!y!z!
  40f974:	217c217b 217e217d ff41217f ff43ff42     {!|!}!~!.!A.B.C.
  40f984:	ff45ff44 ff47ff46 ff49ff48 ff4bff4a     D.E.F.G.H.I.J.K.
  40f994:	ff4dff4c ff4fff4e ff51ff50 ff53ff52     L.M.N.O.P.Q.R.S.
  40f9a4:	ff55ff54 ff57ff56 ff59ff58 0000ff5a     T.U.V.W.X.Y.Z...

0040f9b4 <tbl_upper.5433>:
  40f9b4:	00420041 00440043 00460045 00480047     A.B.C.D.E.F.G.H.
  40f9c4:	004a0049 004c004b 004e004d 0050004f     I.J.K.L.M.N.O.P.
  40f9d4:	00520051 00540053 00560055 00580057     Q.R.S.T.U.V.W.X.
  40f9e4:	005a0059 ffe00021 ffe5ffe1 ffe3ffe2     Y.Z.!...........
  40f9f4:	00c100c0 00c300c2 00c500c4 00c700c6     ................
  40fa04:	00c900c8 00cb00ca 00cd00cc 00cf00ce     ................
  40fa14:	00d100d0 00d300d2 00d500d4 00d800d6     ................
  40fa24:	00da00d9 00dc00db 00de00dd 01000178     ............x...
  40fa34:	01040102 01080106 010c010a 0110010e     ................
  40fa44:	01140112 01180116 011c011a 0120011e     .............. .
  40fa54:	01240122 01280126 012c012a 0130012e     ".$.&.(.*.,...0.
  40fa64:	01340132 01390136 013d013b 0141013f     2.4.6.9.;.=.?.A.
  40fa74:	01450143 014a0147 014e014c 01520150     C.E.G.J.L.N.P.R.
  40fa84:	01560154 015a0158 015e015c 01620160     T.V.X.Z.\.^.`.b.
  40fa94:	01660164 016a0168 016e016c 01720170     d.f.h.j.l.n.p.r.
  40faa4:	01760174 017b0179 0191017d 03920391     t.v.y.{.}.......
  40fab4:	03940393 03960395 03980397 039a0399     ................
  40fac4:	039c039b 039e039d 03a0039f 03a303a1     ................
  40fad4:	03a503a4 03a703a6 03a903a8 041003aa     ................
  40fae4:	04120411 04140413 04160415 04180417     ................
  40faf4:	041a0419 041c041b 041e041d 0420041f     .............. .
  40fb04:	04220421 04240423 04260425 04280427     !.".#.$.%.&.'.(.
  40fb14:	042a0429 042c042b 042e042d 0401042f     ).*.+.,.-.../...
  40fb24:	04030402 04050404 04070406 04090408     ................
  40fb34:	040b040a 040e040c 2160040f 21622161     ..........`!a!b!
  40fb44:	21642163 21662165 21682167 216a2169     c!d!e!f!g!h!i!j!
  40fb54:	216c216b 216e216d ff21216f ff23ff22     k!l!m!n!o!!.".#.
  40fb64:	ff25ff24 ff27ff26 ff29ff28 ff2bff2a     $.%.&.'.(.).*.+.
  40fb74:	ff2dff2c ff2fff2e ff31ff30 ff33ff32     ,.-.../.0.1.2.3.
  40fb84:	ff35ff34 ff37ff36 ff39ff38 0000ff3a     4.5.6.7.8.9.:...

0040fb94 <can_bit_time>:
  40fb94:	02020308 02094b03 43020303 0303030a     .....K.....C....
  40fba4:	040b4603 48040303 0404030c 040d4304     .F.....H.....C..
  40fbb4:	4d040404 0504040e 040f4004 43040505     ...M.....@.....C
  40fbc4:	05050510 06114504 47040505 06060512     .....E.....G....
  40fbd4:	06134304 44040606 06060714 08154604     .C.....D.....F..
  40fbe4:	47040606 07070716 08174404 46040708     ...G.....D.....F
  40fbf4:	08080718 08194304 44040808              .....C.....D

0040fc00 <_global_impure_ptr>:
  40fc00:	20000028 00464e49 00666e69 004e414e     (.. INF.inf.NAN.
  40fc10:	006e616e 33323130 37363534 42413938     nan.0123456789AB
  40fc20:	46454443 00000000 33323130 37363534     CDEF....01234567
  40fc30:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  40fc40:	0000296c 00000030                       l)..0...

0040fc48 <blanks.7223>:
  40fc48:	20202020 20202020 20202020 20202020                     

0040fc58 <zeroes.7224>:
  40fc58:	30303030 30303030 30303030 30303030     0000000000000000
  40fc68:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.

0040fc78 <__mprec_bigtens>:
  40fc78:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  40fc88:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  40fc98:	7f73bf3c 75154fdd                       <.s..O.u

0040fca0 <__mprec_tens>:
  40fca0:	00000000 3ff00000 00000000 40240000     .......?......$@
  40fcb0:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  40fcc0:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  40fcd0:	00000000 412e8480 00000000 416312d0     .......A......cA
  40fce0:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  40fcf0:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  40fd00:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  40fd10:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  40fd20:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  40fd30:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  40fd40:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  40fd50:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  40fd60:	79d99db4 44ea7843                       ...yCx.D

0040fd68 <p05.6055>:
  40fd68:	00000005 00000019 0000007d 00000043     ........}...C...
  40fd78:	49534f50 00000058 0000002e              POSIX.......

0040fd84 <_ctype_>:
  40fd84:	20202000 20202020 28282020 20282828     .         ((((( 
  40fd94:	20202020 20202020 20202020 20202020                     
  40fda4:	10108820 10101010 10101010 10101010      ...............
  40fdb4:	04040410 04040404 10040404 10101010     ................
  40fdc4:	41411010 41414141 01010101 01010101     ..AAAAAA........
  40fdd4:	01010101 01010101 01010101 10101010     ................
  40fde4:	42421010 42424242 02020202 02020202     ..BBBBBB........
  40fdf4:	02020202 02020202 02020202 10101010     ................
  40fe04:	00000020 00000000 00000000 00000000      ...............
	...

0040fe88 <_init>:
  40fe88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40fe8a:	bf00      	nop
  40fe8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40fe8e:	bc08      	pop	{r3}
  40fe90:	469e      	mov	lr, r3
  40fe92:	4770      	bx	lr

0040fe94 <__init_array_start>:
  40fe94:	0040be29 	.word	0x0040be29

0040fe98 <__frame_dummy_init_array_entry>:
  40fe98:	0040011d                                ..@.

0040fe9c <_fini>:
  40fe9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40fe9e:	bf00      	nop
  40fea0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40fea2:	bc08      	pop	{r3}
  40fea4:	469e      	mov	lr, r3
  40fea6:	4770      	bx	lr

0040fea8 <__fini_array_start>:
  40fea8:	004000f9 	.word	0x004000f9

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	d1fb      	bne.n	20000000 <portable_delay_cycles>
20000008:	4770      	bx	lr
	...

2000000c <uxCriticalNesting>:
2000000c:	aaaa aaaa                                   ....

20000010 <xFreeBytesRemaining>:
20000010:	a000 0000                                   ....

20000014 <xNextTaskUnblockTime>:
20000014:	ffff ffff                                   ....

20000018 <g_interrupt_enabled>:
20000018:	0001 0000                                   ....

2000001c <SystemCoreClock>:
2000001c:	0900 003d                                   ..=.

20000020 <_impure_ptr>:
20000020:	0028 2000 0000 0000                         (.. ....

20000028 <impure_data>:
20000028:	0000 0000 0314 2000 037c 2000 03e4 2000     ....... |.. ... 
	...
200000d0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
200000e0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20000450 <__atexit_recursive_mutex>:
20000450:	aefc 2000                                   ... 

20000454 <__malloc_av_>:
	...
2000045c:	0454 2000 0454 2000 045c 2000 045c 2000     T.. T.. \.. \.. 
2000046c:	0464 2000 0464 2000 046c 2000 046c 2000     d.. d.. l.. l.. 
2000047c:	0474 2000 0474 2000 047c 2000 047c 2000     t.. t.. |.. |.. 
2000048c:	0484 2000 0484 2000 048c 2000 048c 2000     ... ... ... ... 
2000049c:	0494 2000 0494 2000 049c 2000 049c 2000     ... ... ... ... 
200004ac:	04a4 2000 04a4 2000 04ac 2000 04ac 2000     ... ... ... ... 
200004bc:	04b4 2000 04b4 2000 04bc 2000 04bc 2000     ... ... ... ... 
200004cc:	04c4 2000 04c4 2000 04cc 2000 04cc 2000     ... ... ... ... 
200004dc:	04d4 2000 04d4 2000 04dc 2000 04dc 2000     ... ... ... ... 
200004ec:	04e4 2000 04e4 2000 04ec 2000 04ec 2000     ... ... ... ... 
200004fc:	04f4 2000 04f4 2000 04fc 2000 04fc 2000     ... ... ... ... 
2000050c:	0504 2000 0504 2000 050c 2000 050c 2000     ... ... ... ... 
2000051c:	0514 2000 0514 2000 051c 2000 051c 2000     ... ... ... ... 
2000052c:	0524 2000 0524 2000 052c 2000 052c 2000     $.. $.. ,.. ,.. 
2000053c:	0534 2000 0534 2000 053c 2000 053c 2000     4.. 4.. <.. <.. 
2000054c:	0544 2000 0544 2000 054c 2000 054c 2000     D.. D.. L.. L.. 
2000055c:	0554 2000 0554 2000 055c 2000 055c 2000     T.. T.. \.. \.. 
2000056c:	0564 2000 0564 2000 056c 2000 056c 2000     d.. d.. l.. l.. 
2000057c:	0574 2000 0574 2000 057c 2000 057c 2000     t.. t.. |.. |.. 
2000058c:	0584 2000 0584 2000 058c 2000 058c 2000     ... ... ... ... 
2000059c:	0594 2000 0594 2000 059c 2000 059c 2000     ... ... ... ... 
200005ac:	05a4 2000 05a4 2000 05ac 2000 05ac 2000     ... ... ... ... 
200005bc:	05b4 2000 05b4 2000 05bc 2000 05bc 2000     ... ... ... ... 
200005cc:	05c4 2000 05c4 2000 05cc 2000 05cc 2000     ... ... ... ... 
200005dc:	05d4 2000 05d4 2000 05dc 2000 05dc 2000     ... ... ... ... 
200005ec:	05e4 2000 05e4 2000 05ec 2000 05ec 2000     ... ... ... ... 
200005fc:	05f4 2000 05f4 2000 05fc 2000 05fc 2000     ... ... ... ... 
2000060c:	0604 2000 0604 2000 060c 2000 060c 2000     ... ... ... ... 
2000061c:	0614 2000 0614 2000 061c 2000 061c 2000     ... ... ... ... 
2000062c:	0624 2000 0624 2000 062c 2000 062c 2000     $.. $.. ,.. ,.. 
2000063c:	0634 2000 0634 2000 063c 2000 063c 2000     4.. 4.. <.. <.. 
2000064c:	0644 2000 0644 2000 064c 2000 064c 2000     D.. D.. L.. L.. 
2000065c:	0654 2000 0654 2000 065c 2000 065c 2000     T.. T.. \.. \.. 
2000066c:	0664 2000 0664 2000 066c 2000 066c 2000     d.. d.. l.. l.. 
2000067c:	0674 2000 0674 2000 067c 2000 067c 2000     t.. t.. |.. |.. 
2000068c:	0684 2000 0684 2000 068c 2000 068c 2000     ... ... ... ... 
2000069c:	0694 2000 0694 2000 069c 2000 069c 2000     ... ... ... ... 
200006ac:	06a4 2000 06a4 2000 06ac 2000 06ac 2000     ... ... ... ... 
200006bc:	06b4 2000 06b4 2000 06bc 2000 06bc 2000     ... ... ... ... 
200006cc:	06c4 2000 06c4 2000 06cc 2000 06cc 2000     ... ... ... ... 
200006dc:	06d4 2000 06d4 2000 06dc 2000 06dc 2000     ... ... ... ... 
200006ec:	06e4 2000 06e4 2000 06ec 2000 06ec 2000     ... ... ... ... 
200006fc:	06f4 2000 06f4 2000 06fc 2000 06fc 2000     ... ... ... ... 
2000070c:	0704 2000 0704 2000 070c 2000 070c 2000     ... ... ... ... 
2000071c:	0714 2000 0714 2000 071c 2000 071c 2000     ... ... ... ... 
2000072c:	0724 2000 0724 2000 072c 2000 072c 2000     $.. $.. ,.. ,.. 
2000073c:	0734 2000 0734 2000 073c 2000 073c 2000     4.. 4.. <.. <.. 
2000074c:	0744 2000 0744 2000 074c 2000 074c 2000     D.. D.. L.. L.. 
2000075c:	0754 2000 0754 2000 075c 2000 075c 2000     T.. T.. \.. \.. 
2000076c:	0764 2000 0764 2000 076c 2000 076c 2000     d.. d.. l.. l.. 
2000077c:	0774 2000 0774 2000 077c 2000 077c 2000     t.. t.. |.. |.. 
2000078c:	0784 2000 0784 2000 078c 2000 078c 2000     ... ... ... ... 
2000079c:	0794 2000 0794 2000 079c 2000 079c 2000     ... ... ... ... 
200007ac:	07a4 2000 07a4 2000 07ac 2000 07ac 2000     ... ... ... ... 
200007bc:	07b4 2000 07b4 2000 07bc 2000 07bc 2000     ... ... ... ... 
200007cc:	07c4 2000 07c4 2000 07cc 2000 07cc 2000     ... ... ... ... 
200007dc:	07d4 2000 07d4 2000 07dc 2000 07dc 2000     ... ... ... ... 
200007ec:	07e4 2000 07e4 2000 07ec 2000 07ec 2000     ... ... ... ... 
200007fc:	07f4 2000 07f4 2000 07fc 2000 07fc 2000     ... ... ... ... 
2000080c:	0804 2000 0804 2000 080c 2000 080c 2000     ... ... ... ... 
2000081c:	0814 2000 0814 2000 081c 2000 081c 2000     ... ... ... ... 
2000082c:	0824 2000 0824 2000 082c 2000 082c 2000     $.. $.. ,.. ,.. 
2000083c:	0834 2000 0834 2000 083c 2000 083c 2000     4.. 4.. <.. <.. 
2000084c:	0844 2000 0844 2000 084c 2000 084c 2000     D.. D.. L.. L.. 

2000085c <__malloc_sbrk_base>:
2000085c:	ffff ffff                                   ....

20000860 <__malloc_trim_threshold>:
20000860:	0000 0002                                   ....

20000864 <__global_locale>:
20000864:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000884:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200008a4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200008c4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200008e4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000904:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000924:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000944:	e31d 0040 dedd 0040 0000 0000 fd84 0040     ..@...@.......@.
20000954:	fd80 0040 fc24 0040 fc24 0040 fc24 0040     ..@.$.@.$.@.$.@.
20000964:	fc24 0040 fc24 0040 fc24 0040 fc24 0040     $.@.$.@.$.@.$.@.
20000974:	fc24 0040 fc24 0040 ffff ffff ffff ffff     $.@.$.@.........
20000984:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
200009ac:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
