library verilog;
use verilog.vl_types.all;
entity std_selection is
    port(
        select_section_coefficients_stdev_4_porty: in     vl_logic_vector(31 downto 0);
        select_section_coefficients_stdev_3_porty: in     vl_logic_vector(31 downto 0);
        select_section_coefficients_stdev_2_porty: in     vl_logic_vector(31 downto 0);
        select_section_coefficients_stdev_1_porty: in     vl_logic_vector(31 downto 0);
        adc_section     : in     vl_logic_vector(1 downto 0);
        std_o           : out    vl_logic_vector(31 downto 0)
    );
end std_selection;
