# Compile of dcf77_decoder.v was successful.
# Compile of GenClockDCF.v was successful.
# Compile of tb_dcf77signal.v was successful.
# 3 compiles, 0 failed with no errors.
vsim -gui work.tb_dcf77signal
# vsim -gui work.tb_dcf77signal 
# Start time: 15:10:08 on Nov 05,2024
# Loading work.tb_dcf77signal
# Loading work.GenClockDCF
# Loading work.dcf77_decoder
add wave -position insertpoint sim:/tb_dcf77signal/DUT/*
run -all
#                    0 << Starting the Simulation >>
# Break key hit
# Break in Module tb_dcf77signal at C:/Users/HP/sciebo - Lin, Pei Yu (FF34Q3@rwth-aachen.de)@rwth-aachen.sciebo.de/RWTH Course/FPGA Lab/Exp2-5/red FPGA/experiment4/tb_dcf77signal.v line 39
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
#                    0 << Starting the Simulation >>
# Break key hit
# Simulation stop requested.
restart
run
# GetModuleFileName: 找不到指定的模組。
# 
# 
#                    0 << Starting the Simulation >>
# Compile of dcf77_decoder.v was successful.
# Compile of GenClockDCF.v was successful.
# Compile of tb_dcf77signal.v was successful.
# 3 compiles, 0 failed with no errors.
vsim -gui work.tb_dcf77signal
# End time: 15:19:01 on Nov 05,2024, Elapsed time: 0:08:53
# Errors: 0, Warnings: 2
# vsim -gui work.tb_dcf77signal 
# Start time: 15:19:01 on Nov 05,2024
# Loading work.tb_dcf77signal
# Loading work.GenClockDCF
# Loading work.dcf77_decoder
add wave -position insertpoint sim:/tb_dcf77signal/DUT/*
run -all
#                    0 << Starting the Simulation >>
# Break key hit
# Break in Module tb_dcf77signal at C:/Users/HP/sciebo - Lin, Pei Yu (FF34Q3@rwth-aachen.de)@rwth-aachen.sciebo.de/RWTH Course/FPGA Lab/Exp2-5/red FPGA/experiment4/tb_dcf77signal.v line 39
restart
run
#                    0 << Starting the Simulation >>
# Compile of dcf77_decoder.v was successful.
# Compile of GenClockDCF.v was successful.
# Compile of tb_dcf77signal.v was successful.
# 3 compiles, 0 failed with no errors.
vsim -gui work.tb_dcf77signal
# End time: 22:17:37 on Nov 05,2024, Elapsed time: 6:58:36
# Errors: 0, Warnings: 2
# vsim -gui work.tb_dcf77signal 
# Start time: 22:17:37 on Nov 05,2024
# Loading work.tb_dcf77signal
# Loading work.GenClockDCF
# Loading work.dcf77_decoder
add wave -position insertpoint sim:/tb_dcf77signal/DUT/*
run -all
#                    0 << Starting the Simulation >>
# Break key hit
# Simulation stop requested.
# Compile of dcf77_decoder.v was successful.
# Compile of GenClockDCF.v was successful.
# Compile of tb_dcf77signal.v was successful.
# 3 compiles, 0 failed with no errors.
vsim -gui work.tb_dcf77signal
# End time: 22:22:00 on Nov 05,2024, Elapsed time: 0:04:23
# Errors: 0, Warnings: 2
# vsim -gui work.tb_dcf77signal 
# Start time: 22:22:00 on Nov 05,2024
# Loading work.tb_dcf77signal
# Loading work.GenClockDCF
# Loading work.dcf77_decoder
add wave -position insertpoint sim:/tb_dcf77signal/DUT/*
run
#                    0 << Starting the Simulation >>
# Compile of dcf77_decoder.v failed with 1 errors.
# Compile of GenClockDCF.v was successful.
# Compile of tb_dcf77signal.v was successful.
# 3 compiles, 1 failed with 1 error.
# Compile of dcf77_decoder.v was successful.
# Compile of GenClockDCF.v was successful.
# Compile of tb_dcf77signal.v was successful.
# 3 compiles, 0 failed with no errors.
vsim -gui work.tb_dcf77signal
# End time: 22:30:23 on Nov 05,2024, Elapsed time: 0:08:23
# Errors: 0, Warnings: 3
# vsim -gui work.tb_dcf77signal 
# Start time: 22:30:23 on Nov 05,2024
# Loading work.tb_dcf77signal
# Loading work.GenClockDCF
# Loading work.dcf77_decoder
add wave -position insertpoint sim:/tb_dcf77signal/DUT/*
run
#                    0 << Starting the Simulation >>
vsim -gui work.tb_dcf77signal
# End time: 22:34:55 on Nov 05,2024, Elapsed time: 0:04:32
# Errors: 0, Warnings: 1
# vsim -gui work.tb_dcf77signal 
# Start time: 22:34:55 on Nov 05,2024
# Loading work.tb_dcf77signal
# Loading work.GenClockDCF
# Loading work.dcf77_decoder
add wave -position insertpoint sim:/tb_dcf77signal/DUT/*
run
#                    0 << Starting the Simulation >>
# Break key hit
# Simulation stop requested.
# Compile of dcf77_decoder.v failed with 2 errors.
# Compile of GenClockDCF.v was successful.
# Compile of tb_dcf77signal.v was successful.
# 3 compiles, 1 failed with 2 errors.
# Compile of dcf77_decoder.v was successful.
# Compile of GenClockDCF.v was successful.
# Compile of tb_dcf77signal.v was successful.
# 3 compiles, 0 failed with no errors.
vsim -gui work.tb_dcf77signal
# End time: 22:38:25 on Nov 05,2024, Elapsed time: 0:03:30
# Errors: 0, Warnings: 3
# vsim -gui work.tb_dcf77signal 
# Start time: 22:38:25 on Nov 05,2024
# Loading work.tb_dcf77signal
# Loading work.GenClockDCF
# Loading work.dcf77_decoder
add wave -position insertpoint sim:/tb_dcf77signal/DUT/*
run
#                    0 << Starting the Simulation >>
# Break key hit
# Simulation stop requested.
restart
run
# GetModuleFileName: 找不到指定的模組。
# 
# 
#                    0 << Starting the Simulation >>
# Compile of dcf77_decoder.v was successful.
# Compile of GenClockDCF.v was successful.
# Compile of tb_dcf77signal.v was successful.
# 3 compiles, 0 failed with no errors.
vsim -gui work.tb_dcf77signal
# End time: 22:42:17 on Nov 05,2024, Elapsed time: 0:03:52
# Errors: 0, Warnings: 2
# vsim -gui work.tb_dcf77signal 
# Start time: 22:42:17 on Nov 05,2024
# Loading work.tb_dcf77signal
# Loading work.GenClockDCF
# Loading work.dcf77_decoder
add wave -position insertpoint sim:/tb_dcf77signal/DUT/*
run
#                    0 << Starting the Simulation >>
# Compile of dcf77_decoder.v was successful.
# Compile of GenClockDCF.v was successful.
# Compile of tb_dcf77signal.v was successful.
# 3 compiles, 0 failed with no errors.
vsim -gui work.tb_dcf77signal
# End time: 22:48:31 on Nov 05,2024, Elapsed time: 0:06:14
# Errors: 0, Warnings: 2
# vsim -gui work.tb_dcf77signal 
# Start time: 22:48:31 on Nov 05,2024
# Loading work.tb_dcf77signal
# Loading work.GenClockDCF
# Loading work.dcf77_decoder
add wave -position insertpoint sim:/tb_dcf77signal/DUT/*
run
#                    0 << Starting the Simulation >>
# Compile of dcf77_decoder.v was successful.
# Compile of GenClockDCF.v was successful.
# Compile of tb_dcf77signal.v was successful.
# 3 compiles, 0 failed with no errors.
vsim -gui work.tb_dcf77signal
# End time: 22:52:21 on Nov 05,2024, Elapsed time: 0:03:50
# Errors: 0, Warnings: 2
# vsim -gui work.tb_dcf77signal 
# Start time: 22:52:21 on Nov 05,2024
# Loading work.tb_dcf77signal
# Loading work.GenClockDCF
# Loading work.dcf77_decoder
add wave -position insertpoint sim:/tb_dcf77signal/DUT/*
run
#                    0 << Starting the Simulation >>
# Compile of dcf77_decoder.v was successful.
# Compile of GenClockDCF.v was successful.
# Compile of tb_dcf77signal.v was successful.
# 3 compiles, 0 failed with no errors.
vsim -gui work.tb_dcf77signal
# End time: 22:55:02 on Nov 05,2024, Elapsed time: 0:02:41
# Errors: 0, Warnings: 2
# vsim -gui work.tb_dcf77signal 
# Start time: 22:55:02 on Nov 05,2024
# Loading work.tb_dcf77signal
# Loading work.GenClockDCF
# Loading work.dcf77_decoder
add wave -position insertpoint sim:/tb_dcf77signal/DUT/*
run
#                    0 << Starting the Simulation >>
# Compile of dcf77_decoder.v was successful.
# Compile of GenClockDCF.v was successful.
# Compile of tb_dcf77signal.v was successful.
# 3 compiles, 0 failed with no errors.
vsim -gui work.tb_dcf77signal
# End time: 22:56:42 on Nov 05,2024, Elapsed time: 0:01:40
# Errors: 0, Warnings: 2
# vsim -gui work.tb_dcf77signal 
# Start time: 22:56:42 on Nov 05,2024
# Loading work.tb_dcf77signal
# Loading work.GenClockDCF
# Loading work.dcf77_decoder
add wave -position insertpoint sim:/tb_dcf77signal/DUT/*
run
#                    0 << Starting the Simulation >>
# Compile of dcf77_decoder.v was successful.
# Compile of GenClockDCF.v was successful.
# Compile of tb_dcf77signal.v was successful.
# 3 compiles, 0 failed with no errors.
vsim -gui work.tb_dcf77signal
# End time: 22:58:53 on Nov 05,2024, Elapsed time: 0:02:11
# Errors: 0, Warnings: 2
# vsim -gui work.tb_dcf77signal 
# Start time: 22:58:53 on Nov 05,2024
# Loading work.tb_dcf77signal
# Loading work.GenClockDCF
# Loading work.dcf77_decoder
add wave -position insertpoint sim:/tb_dcf77signal/DUT/*
restart
run
#                    0 << Starting the Simulation >>
# Compile of dcf77_decoder.v was successful.
# Compile of GenClockDCF.v was successful.
# Compile of tb_dcf77signal.v was successful.
# 3 compiles, 0 failed with no errors.
vsim -gui work.tb_dcf77signal
# End time: 23:08:22 on Nov 05,2024, Elapsed time: 0:09:29
# Errors: 0, Warnings: 2
# vsim -gui work.tb_dcf77signal 
# Start time: 23:08:22 on Nov 05,2024
# Loading work.tb_dcf77signal
# Loading work.GenClockDCF
# Loading work.dcf77_decoder
add wave -position insertpoint sim:/tb_dcf77signal/DUT/*
run
#                    0 << Starting the Simulation >>
# Compile of dcf77_decoder.v was successful.
# Compile of GenClockDCF.v was successful.
# Compile of tb_dcf77signal.v was successful.
# 3 compiles, 0 failed with no errors.
vsim -gui work.tb_dcf77signal
# End time: 23:09:28 on Nov 05,2024, Elapsed time: 0:01:06
# Errors: 0, Warnings: 2
# vsim -gui work.tb_dcf77signal 
# Start time: 23:09:28 on Nov 05,2024
# Loading work.tb_dcf77signal
# Loading work.GenClockDCF
# Loading work.dcf77_decoder
add wave -position insertpoint sim:/tb_dcf77signal/DUT/*
run -all
#                    0 << Starting the Simulation >>
# Break key hit
# Break in Module dcf77_decoder at C:/Users/HP/sciebo - Lin, Pei Yu (FF34Q3@rwth-aachen.de)@rwth-aachen.sciebo.de/RWTH Course/FPGA Lab/Exp2-5/red FPGA/experiment4/dcf77_decoder.v line 42
# Compile of dcf77_decoder.v was successful.
# Compile of GenClockDCF.v was successful.
# Compile of tb_dcf77signal.v was successful.
# 3 compiles, 0 failed with no errors.
vsim -gui work.tb_dcf77signal
# End time: 23:10:01 on Nov 05,2024, Elapsed time: 0:00:33
# Errors: 0, Warnings: 2
# vsim -gui work.tb_dcf77signal 
# Start time: 23:10:01 on Nov 05,2024
# Loading work.tb_dcf77signal
# Loading work.GenClockDCF
# Loading work.dcf77_decoder
add wave -position insertpoint sim:/tb_dcf77signal/DUT/*
run
#                    0 << Starting the Simulation >>
# Compile of dcf77_decoder.v failed with 3 errors.
# Compile of GenClockDCF.v was successful.
# Compile of tb_dcf77signal.v was successful.
# 3 compiles, 1 failed with 3 errors.
# Compile of dcf77_decoder.v failed with 1 errors.
# Compile of GenClockDCF.v was successful.
# Compile of tb_dcf77signal.v was successful.
# 3 compiles, 1 failed with 1 error.
# Compile of dcf77_decoder.v was successful.
# Compile of GenClockDCF.v was successful.
# Compile of tb_dcf77signal.v was successful.
# 3 compiles, 0 failed with no errors.
vsim -gui work.tb_dcf77signal
# End time: 23:12:13 on Nov 05,2024, Elapsed time: 0:02:12
# Errors: 0, Warnings: 4
# vsim -gui work.tb_dcf77signal 
# Start time: 23:12:13 on Nov 05,2024
# Loading work.tb_dcf77signal
# Loading work.GenClockDCF
# Loading work.dcf77_decoder
add wave -position insertpoint sim:/tb_dcf77signal/DUT/*
run
#                    0 << Starting the Simulation >>
# Compile of dcf77_decoder.v failed with 3 errors.
# Compile of GenClockDCF.v was successful.
# Compile of tb_dcf77signal.v was successful.
# 3 compiles, 1 failed with 3 errors.
# Compile of dcf77_decoder.v was successful.
# Compile of GenClockDCF.v was successful.
# Compile of tb_dcf77signal.v was successful.
# 3 compiles, 0 failed with no errors.
vsim -gui work.tb_dcf77signal
# End time: 23:14:57 on Nov 05,2024, Elapsed time: 0:02:44
# Errors: 0, Warnings: 3
# vsim -gui work.tb_dcf77signal 
# Start time: 23:14:57 on Nov 05,2024
# Loading work.tb_dcf77signal
# Loading work.GenClockDCF
# Loading work.dcf77_decoder
add wave -position insertpoint sim:/tb_dcf77signal/DUT/*
run
#                    0 << Starting the Simulation >>
# Compile of dcf77_decoder.v was successful.
# Compile of GenClockDCF.v was successful.
# Compile of tb_dcf77signal.v was successful.
# 3 compiles, 0 failed with no errors.
vsim -gui work.tb_dcf77signal
# End time: 23:16:41 on Nov 05,2024, Elapsed time: 0:01:44
# Errors: 0, Warnings: 2
# vsim -gui work.tb_dcf77signal 
# Start time: 23:16:41 on Nov 05,2024
# Loading work.tb_dcf77signal
# Loading work.GenClockDCF
# Loading work.dcf77_decoder
add wave -position insertpoint sim:/tb_dcf77signal/DUT/*
run
#                    0 << Starting the Simulation >>
# Compile of dcf77_decoder.v failed with 1 errors.
# Compile of GenClockDCF.v was successful.
# Compile of tb_dcf77signal.v was successful.
# 3 compiles, 1 failed with 1 error.
vsim -gui work.tb_dcf77signal
# End time: 23:18:00 on Nov 05,2024, Elapsed time: 0:01:19
# Errors: 0, Warnings: 2
# vsim -gui work.tb_dcf77signal 
# Start time: 23:18:00 on Nov 05,2024
# Loading work.tb_dcf77signal
# Loading work.GenClockDCF
# Loading work.dcf77_decoder
add wave -position insertpoint sim:/tb_dcf77signal/DUT/*
run
#                    0 << Starting the Simulation >>
# Compile of dcf77_decoder.v failed with 3 errors.
# Compile of GenClockDCF.v was successful.
# Compile of tb_dcf77signal.v was successful.
# 3 compiles, 1 failed with 3 errors.
# Compile of dcf77_decoder.v was successful.
# Compile of GenClockDCF.v was successful.
# Compile of tb_dcf77signal.v was successful.
# 3 compiles, 0 failed with no errors.
vsim -gui work.tb_dcf77signal
# End time: 23:19:49 on Nov 05,2024, Elapsed time: 0:01:49
# Errors: 0, Warnings: 3
# vsim -gui work.tb_dcf77signal 
# Start time: 23:19:49 on Nov 05,2024
# Loading work.tb_dcf77signal
# Loading work.GenClockDCF
# Loading work.dcf77_decoder
add wave -position insertpoint sim:/tb_dcf77signal/DUT/*
run
#                    0 << Starting the Simulation >>
# Compile of dcf77_decoder.v was successful.
# Compile of GenClockDCF.v was successful.
# Compile of tb_dcf77signal.v was successful.
# 3 compiles, 0 failed with no errors.
vsim -gui work.tb_dcf77signal
# End time: 23:20:24 on Nov 05,2024, Elapsed time: 0:00:35
# Errors: 0, Warnings: 2
# vsim -gui work.tb_dcf77signal 
# Start time: 23:20:24 on Nov 05,2024
# Loading work.tb_dcf77signal
# Loading work.GenClockDCF
# Loading work.dcf77_decoder
add wave -position insertpoint sim:/tb_dcf77signal/DUT/*
run
#                    0 << Starting the Simulation >>
# Compile of dcf77_decoder.v was successful.
# Compile of GenClockDCF.v was successful.
# Compile of tb_dcf77signal.v was successful.
# 3 compiles, 0 failed with no errors.
vsim -gui work.tb_dcf77signal
# End time: 23:21:24 on Nov 05,2024, Elapsed time: 0:01:00
# Errors: 0, Warnings: 2
# vsim -gui work.tb_dcf77signal 
# Start time: 23:21:24 on Nov 05,2024
# Loading work.tb_dcf77signal
# Loading work.GenClockDCF
# Loading work.dcf77_decoder
add wave -position insertpoint sim:/tb_dcf77signal/DUT/*
run
#                    0 << Starting the Simulation >>
# Compile of dcf77_decoder.v was successful.
# Compile of GenClockDCF.v was successful.
# Compile of tb_dcf77signal.v was successful.
# 3 compiles, 0 failed with no errors.
vsim -gui work.tb_dcf77signal
# End time: 23:30:32 on Nov 05,2024, Elapsed time: 0:09:08
# Errors: 0, Warnings: 2
# vsim -gui work.tb_dcf77signal 
# Start time: 23:30:32 on Nov 05,2024
# Loading work.tb_dcf77signal
# Loading work.GenClockDCF
# Loading work.dcf77_decoder
# ** Error (suppressible): (vsim-3389) Port 'dcf_value' not found in the connected module (8th connection).
#    Time: 0 ps  Iteration: 0  Instance: /tb_dcf77signal/DUT File: C:/Users/HP/sciebo - Lin, Pei Yu (FF34Q3@rwth-aachen.de)@rwth-aachen.sciebo.de/RWTH Course/FPGA Lab/Exp2-5/red FPGA/experiment4/tb_dcf77signal.v Line: 305
# Error loading design
# End time: 23:30:32 on Nov 05,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
