// Seed: 1856063970
module module_0 (
    input  tri1 id_0,
    input  wor  id_1,
    output tri  id_2,
    output wand id_3,
    output wire id_4
    , id_6
);
endmodule
module module_1 #(
    parameter id_4 = 32'd31
) (
    input wand id_0,
    input tri id_1,
    input supply0 id_2,
    input uwire id_3,
    output uwire _id_4,
    output uwire id_5,
    input wire id_6,
    input uwire id_7,
    output wand id_8,
    input tri1 id_9,
    output wire id_10,
    input uwire id_11,
    output supply0 id_12,
    input tri0 id_13,
    output supply0 id_14,
    input tri1 id_15,
    input wire id_16,
    output tri1 id_17,
    input uwire id_18,
    input tri id_19
);
  logic [id_4 : -1  &  1] id_21;
  ;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_5,
      id_17,
      id_10
  );
  assign modCall_1.id_1 = 0;
endmodule
