# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../PWB.srcs/sources_1/new/Instruction Register.vhd" \
"../../../../PWB.srcs/sources_1/new/Instruction_Decoder.vhd" \
"../../../../PWB.srcs/sources_1/new/MicroprogramController.vhd" \
"../../../../PWB.srcs/sources_1/new/ProgramCounter.vhd" \
"../../../../PWB.srcs/sources_1/new/SignExtender.vhd" \
"../../../../PWB.srcs/sim_1/new/TB_InstructionRegister.vhd" \
"../../../../PWB.srcs/sim_1/imports/new/TB_ProgramCounter.vhd" \
"../../../../PWB.srcs/sources_1/new/ZeroFiller.vhd" \

# Do not sort compile order
nosort
