// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "hlsStrm2Array.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic hlsStrm2Array::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic hlsStrm2Array::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<10> hlsStrm2Array::ap_ST_fsm_state1 = "1";
const sc_lv<10> hlsStrm2Array::ap_ST_fsm_state2 = "10";
const sc_lv<10> hlsStrm2Array::ap_ST_fsm_state3 = "100";
const sc_lv<10> hlsStrm2Array::ap_ST_fsm_state4 = "1000";
const sc_lv<10> hlsStrm2Array::ap_ST_fsm_pp0_stage0 = "10000";
const sc_lv<10> hlsStrm2Array::ap_ST_fsm_state8 = "100000";
const sc_lv<10> hlsStrm2Array::ap_ST_fsm_state9 = "1000000";
const sc_lv<10> hlsStrm2Array::ap_ST_fsm_state10 = "10000000";
const sc_lv<10> hlsStrm2Array::ap_ST_fsm_state11 = "100000000";
const sc_lv<10> hlsStrm2Array::ap_ST_fsm_state12 = "1000000000";
const sc_lv<32> hlsStrm2Array::ap_const_lv32_0 = "00000000000000000000000000000000";
const bool hlsStrm2Array::ap_const_boolean_1 = true;
const sc_lv<1> hlsStrm2Array::ap_const_lv1_0 = "0";
const sc_lv<3> hlsStrm2Array::ap_const_lv3_0 = "000";
const sc_lv<2> hlsStrm2Array::ap_const_lv2_0 = "00";
const sc_lv<4> hlsStrm2Array::ap_const_lv4_0 = "0000";
const sc_lv<32> hlsStrm2Array::ap_const_lv32_4 = "100";
const bool hlsStrm2Array::ap_const_boolean_0 = false;
const sc_lv<1> hlsStrm2Array::ap_const_lv1_1 = "1";
const sc_lv<32> hlsStrm2Array::ap_const_lv32_3 = "11";
const sc_lv<32> hlsStrm2Array::ap_const_lv32_9 = "1001";
const sc_lv<32> hlsStrm2Array::ap_const_lv32_1 = "1";
const sc_lv<32> hlsStrm2Array::ap_const_lv32_2 = "10";
const sc_lv<29> hlsStrm2Array::ap_const_lv29_0 = "00000000000000000000000000000";
const sc_lv<32> hlsStrm2Array::ap_const_lv32_1C = "11100";
const sc_lv<32> hlsStrm2Array::ap_const_lv32_1F = "11111";
const sc_lv<30> hlsStrm2Array::ap_const_lv30_0 = "000000000000000000000000000000";
const sc_lv<29> hlsStrm2Array::ap_const_lv29_1 = "1";

hlsStrm2Array::hlsStrm2Array(sc_module_name name) : sc_module(name), mVcdFile(0) {

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state12);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state3);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state4);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_01001);
    sensitive << ( srcStrm_V_V_empty_n );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_10_i_i_i_reg_249 );

    SC_METHOD(thread_ap_block_pp0_stage0_11001);
    sensitive << ( srcStrm_V_V_empty_n );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_10_i_i_i_reg_249 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_state7_io );

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);
    sensitive << ( srcStrm_V_V_empty_n );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_10_i_i_i_reg_249 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_state7_io );

    SC_METHOD(thread_ap_block_state1);
    sensitive << ( ap_start );
    sensitive << ( ap_done_reg );
    sensitive << ( dstPtr_V_offset_empty_n );
    sensitive << ( srcMat_rows_empty_n );
    sensitive << ( srcMat_cols_empty_n );

    SC_METHOD(thread_ap_block_state5_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state6_pp0_stage0_iter1);
    sensitive << ( srcStrm_V_V_empty_n );
    sensitive << ( tmp_10_i_i_i_reg_249 );

    SC_METHOD(thread_ap_block_state7_io);
    sensitive << ( tmp_10_i_i_i_reg_249_pp0_iter1_reg );
    sensitive << ( ap_sig_ioackin_m_axi_dstPtr_V_WREADY );

    SC_METHOD(thread_ap_block_state7_pp0_stage0_iter2);

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state5);
    sensitive << ( tmp_10_i_i_i_fu_201_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_done_reg );
    sensitive << ( m_axi_dstPtr_V_BVALID );
    sensitive << ( ap_CS_fsm_state12 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( m_axi_dstPtr_V_BVALID );
    sensitive << ( ap_CS_fsm_state12 );

    SC_METHOD(thread_ap_sig_ioackin_m_axi_dstPtr_V_AWREADY);
    sensitive << ( m_axi_dstPtr_V_AWREADY );
    sensitive << ( ap_reg_ioackin_m_axi_dstPtr_V_AWREADY );

    SC_METHOD(thread_ap_sig_ioackin_m_axi_dstPtr_V_WREADY);
    sensitive << ( m_axi_dstPtr_V_WREADY );
    sensitive << ( ap_reg_ioackin_m_axi_dstPtr_V_WREADY );

    SC_METHOD(thread_dstPtr_V_blk_n_AW);
    sensitive << ( m_axi_dstPtr_V_AWREADY );
    sensitive << ( ap_CS_fsm_state4 );

    SC_METHOD(thread_dstPtr_V_blk_n_B);
    sensitive << ( m_axi_dstPtr_V_BVALID );
    sensitive << ( ap_CS_fsm_state12 );

    SC_METHOD(thread_dstPtr_V_blk_n_W);
    sensitive << ( m_axi_dstPtr_V_WREADY );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_10_i_i_i_reg_249_pp0_iter1_reg );

    SC_METHOD(thread_dstPtr_V_offset_blk_n);
    sensitive << ( ap_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( dstPtr_V_offset_empty_n );

    SC_METHOD(thread_dstPtr_V_offset_read);
    sensitive << ( ap_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( dstPtr_V_offset_empty_n );
    sensitive << ( srcMat_rows_empty_n );
    sensitive << ( srcMat_cols_empty_n );

    SC_METHOD(thread_i_cast_i_i_i_fu_197_p1);
    sensitive << ( i_i_i_i_reg_115 );

    SC_METHOD(thread_i_fu_206_p2);
    sensitive << ( i_i_i_i_reg_115 );

    SC_METHOD(thread_loop_count_fu_186_p3);
    sensitive << ( tmp_6_reg_238 );
    sensitive << ( p_neg_t_i_i_i_fu_180_p2 );
    sensitive << ( tmp_9_cast_i_i_i_fu_152_p1 );

    SC_METHOD(thread_m_axi_dstPtr_V_ARADDR);

    SC_METHOD(thread_m_axi_dstPtr_V_ARBURST);

    SC_METHOD(thread_m_axi_dstPtr_V_ARCACHE);

    SC_METHOD(thread_m_axi_dstPtr_V_ARID);

    SC_METHOD(thread_m_axi_dstPtr_V_ARLEN);

    SC_METHOD(thread_m_axi_dstPtr_V_ARLOCK);

    SC_METHOD(thread_m_axi_dstPtr_V_ARPROT);

    SC_METHOD(thread_m_axi_dstPtr_V_ARQOS);

    SC_METHOD(thread_m_axi_dstPtr_V_ARREGION);

    SC_METHOD(thread_m_axi_dstPtr_V_ARSIZE);

    SC_METHOD(thread_m_axi_dstPtr_V_ARUSER);

    SC_METHOD(thread_m_axi_dstPtr_V_ARVALID);

    SC_METHOD(thread_m_axi_dstPtr_V_AWADDR);
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( dstPtr_V_addr_reg_212 );
    sensitive << ( ap_reg_ioackin_m_axi_dstPtr_V_AWREADY );

    SC_METHOD(thread_m_axi_dstPtr_V_AWBURST);

    SC_METHOD(thread_m_axi_dstPtr_V_AWCACHE);

    SC_METHOD(thread_m_axi_dstPtr_V_AWID);

    SC_METHOD(thread_m_axi_dstPtr_V_AWLEN);
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( loop_count_reg_243 );
    sensitive << ( ap_reg_ioackin_m_axi_dstPtr_V_AWREADY );

    SC_METHOD(thread_m_axi_dstPtr_V_AWLOCK);

    SC_METHOD(thread_m_axi_dstPtr_V_AWPROT);

    SC_METHOD(thread_m_axi_dstPtr_V_AWQOS);

    SC_METHOD(thread_m_axi_dstPtr_V_AWREGION);

    SC_METHOD(thread_m_axi_dstPtr_V_AWSIZE);

    SC_METHOD(thread_m_axi_dstPtr_V_AWUSER);

    SC_METHOD(thread_m_axi_dstPtr_V_AWVALID);
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( ap_reg_ioackin_m_axi_dstPtr_V_AWREADY );

    SC_METHOD(thread_m_axi_dstPtr_V_BREADY);
    sensitive << ( m_axi_dstPtr_V_BVALID );
    sensitive << ( ap_CS_fsm_state12 );

    SC_METHOD(thread_m_axi_dstPtr_V_RREADY);

    SC_METHOD(thread_m_axi_dstPtr_V_WDATA);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_10_i_i_i_reg_249_pp0_iter1_reg );
    sensitive << ( tmp_V_reg_258 );
    sensitive << ( ap_reg_ioackin_m_axi_dstPtr_V_WREADY );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_m_axi_dstPtr_V_WID);

    SC_METHOD(thread_m_axi_dstPtr_V_WLAST);

    SC_METHOD(thread_m_axi_dstPtr_V_WSTRB);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_10_i_i_i_reg_249_pp0_iter1_reg );
    sensitive << ( ap_reg_ioackin_m_axi_dstPtr_V_WREADY );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_m_axi_dstPtr_V_WUSER);

    SC_METHOD(thread_m_axi_dstPtr_V_WVALID);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( tmp_10_i_i_i_reg_249_pp0_iter1_reg );
    sensitive << ( ap_reg_ioackin_m_axi_dstPtr_V_WREADY );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_p_lshr_cast_i_i_i_fu_176_p1);
    sensitive << ( tmp_4_i_fu_166_p4 );

    SC_METHOD(thread_p_neg_i_i_i_fu_160_p2);
    sensitive << ( tmp_5_fu_155_p2 );

    SC_METHOD(thread_p_neg_t_i_i_i_fu_180_p2);
    sensitive << ( p_lshr_cast_i_i_i_fu_176_p1 );

    SC_METHOD(thread_srcMat_cols_blk_n);
    sensitive << ( ap_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( srcMat_cols_empty_n );

    SC_METHOD(thread_srcMat_cols_read);
    sensitive << ( ap_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( dstPtr_V_offset_empty_n );
    sensitive << ( srcMat_rows_empty_n );
    sensitive << ( srcMat_cols_empty_n );

    SC_METHOD(thread_srcMat_rows_blk_n);
    sensitive << ( ap_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( srcMat_rows_empty_n );

    SC_METHOD(thread_srcMat_rows_read);
    sensitive << ( ap_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( dstPtr_V_offset_empty_n );
    sensitive << ( srcMat_rows_empty_n );
    sensitive << ( srcMat_cols_empty_n );

    SC_METHOD(thread_srcStrm_V_V_blk_n);
    sensitive << ( srcStrm_V_V_empty_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_10_i_i_i_reg_249 );

    SC_METHOD(thread_srcStrm_V_V_read);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_10_i_i_i_reg_249 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_tmp_10_i_i_i_fu_201_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( loop_count_reg_243 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( i_cast_i_i_i_fu_197_p1 );

    SC_METHOD(thread_tmp_1_i_i_i_fu_136_p2);
    sensitive << ( srcMat_rows_read_reg_218 );
    sensitive << ( srcMat_cols_read_reg_223 );

    SC_METHOD(thread_tmp_4_i_fu_166_p4);
    sensitive << ( p_neg_i_i_i_fu_160_p2 );

    SC_METHOD(thread_tmp_5_fu_155_p2);
    sensitive << ( tmp_1_i_i_i_reg_228 );

    SC_METHOD(thread_tmp_9_cast_i_i_i_fu_152_p1);
    sensitive << ( tmp_reg_233 );

    SC_METHOD(thread_tmp_fu_140_p1);
    sensitive << ( tmp_1_i_i_i_fu_136_p2 );

    SC_METHOD(thread_tmp_i_fu_126_p1);
    sensitive << ( dstPtr_V_offset_dout );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( m_axi_dstPtr_V_BVALID );
    sensitive << ( dstPtr_V_offset_empty_n );
    sensitive << ( srcMat_rows_empty_n );
    sensitive << ( srcMat_cols_empty_n );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_state12 );
    sensitive << ( tmp_10_i_i_i_fu_201_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_sig_ioackin_m_axi_dstPtr_V_AWREADY );
    sensitive << ( ap_block_pp0_stage0_subdone );

    ap_done_reg = SC_LOGIC_0;
    ap_CS_fsm = "0000000001";
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_reg_ioackin_m_axi_dstPtr_V_AWREADY = SC_LOGIC_0;
    ap_reg_ioackin_m_axi_dstPtr_V_WREADY = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "hlsStrm2Array_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_continue, "(port)ap_continue");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, srcStrm_V_V_dout, "(port)srcStrm_V_V_dout");
    sc_trace(mVcdFile, srcStrm_V_V_empty_n, "(port)srcStrm_V_V_empty_n");
    sc_trace(mVcdFile, srcStrm_V_V_read, "(port)srcStrm_V_V_read");
    sc_trace(mVcdFile, m_axi_dstPtr_V_AWVALID, "(port)m_axi_dstPtr_V_AWVALID");
    sc_trace(mVcdFile, m_axi_dstPtr_V_AWREADY, "(port)m_axi_dstPtr_V_AWREADY");
    sc_trace(mVcdFile, m_axi_dstPtr_V_AWADDR, "(port)m_axi_dstPtr_V_AWADDR");
    sc_trace(mVcdFile, m_axi_dstPtr_V_AWID, "(port)m_axi_dstPtr_V_AWID");
    sc_trace(mVcdFile, m_axi_dstPtr_V_AWLEN, "(port)m_axi_dstPtr_V_AWLEN");
    sc_trace(mVcdFile, m_axi_dstPtr_V_AWSIZE, "(port)m_axi_dstPtr_V_AWSIZE");
    sc_trace(mVcdFile, m_axi_dstPtr_V_AWBURST, "(port)m_axi_dstPtr_V_AWBURST");
    sc_trace(mVcdFile, m_axi_dstPtr_V_AWLOCK, "(port)m_axi_dstPtr_V_AWLOCK");
    sc_trace(mVcdFile, m_axi_dstPtr_V_AWCACHE, "(port)m_axi_dstPtr_V_AWCACHE");
    sc_trace(mVcdFile, m_axi_dstPtr_V_AWPROT, "(port)m_axi_dstPtr_V_AWPROT");
    sc_trace(mVcdFile, m_axi_dstPtr_V_AWQOS, "(port)m_axi_dstPtr_V_AWQOS");
    sc_trace(mVcdFile, m_axi_dstPtr_V_AWREGION, "(port)m_axi_dstPtr_V_AWREGION");
    sc_trace(mVcdFile, m_axi_dstPtr_V_AWUSER, "(port)m_axi_dstPtr_V_AWUSER");
    sc_trace(mVcdFile, m_axi_dstPtr_V_WVALID, "(port)m_axi_dstPtr_V_WVALID");
    sc_trace(mVcdFile, m_axi_dstPtr_V_WREADY, "(port)m_axi_dstPtr_V_WREADY");
    sc_trace(mVcdFile, m_axi_dstPtr_V_WDATA, "(port)m_axi_dstPtr_V_WDATA");
    sc_trace(mVcdFile, m_axi_dstPtr_V_WSTRB, "(port)m_axi_dstPtr_V_WSTRB");
    sc_trace(mVcdFile, m_axi_dstPtr_V_WLAST, "(port)m_axi_dstPtr_V_WLAST");
    sc_trace(mVcdFile, m_axi_dstPtr_V_WID, "(port)m_axi_dstPtr_V_WID");
    sc_trace(mVcdFile, m_axi_dstPtr_V_WUSER, "(port)m_axi_dstPtr_V_WUSER");
    sc_trace(mVcdFile, m_axi_dstPtr_V_ARVALID, "(port)m_axi_dstPtr_V_ARVALID");
    sc_trace(mVcdFile, m_axi_dstPtr_V_ARREADY, "(port)m_axi_dstPtr_V_ARREADY");
    sc_trace(mVcdFile, m_axi_dstPtr_V_ARADDR, "(port)m_axi_dstPtr_V_ARADDR");
    sc_trace(mVcdFile, m_axi_dstPtr_V_ARID, "(port)m_axi_dstPtr_V_ARID");
    sc_trace(mVcdFile, m_axi_dstPtr_V_ARLEN, "(port)m_axi_dstPtr_V_ARLEN");
    sc_trace(mVcdFile, m_axi_dstPtr_V_ARSIZE, "(port)m_axi_dstPtr_V_ARSIZE");
    sc_trace(mVcdFile, m_axi_dstPtr_V_ARBURST, "(port)m_axi_dstPtr_V_ARBURST");
    sc_trace(mVcdFile, m_axi_dstPtr_V_ARLOCK, "(port)m_axi_dstPtr_V_ARLOCK");
    sc_trace(mVcdFile, m_axi_dstPtr_V_ARCACHE, "(port)m_axi_dstPtr_V_ARCACHE");
    sc_trace(mVcdFile, m_axi_dstPtr_V_ARPROT, "(port)m_axi_dstPtr_V_ARPROT");
    sc_trace(mVcdFile, m_axi_dstPtr_V_ARQOS, "(port)m_axi_dstPtr_V_ARQOS");
    sc_trace(mVcdFile, m_axi_dstPtr_V_ARREGION, "(port)m_axi_dstPtr_V_ARREGION");
    sc_trace(mVcdFile, m_axi_dstPtr_V_ARUSER, "(port)m_axi_dstPtr_V_ARUSER");
    sc_trace(mVcdFile, m_axi_dstPtr_V_RVALID, "(port)m_axi_dstPtr_V_RVALID");
    sc_trace(mVcdFile, m_axi_dstPtr_V_RREADY, "(port)m_axi_dstPtr_V_RREADY");
    sc_trace(mVcdFile, m_axi_dstPtr_V_RDATA, "(port)m_axi_dstPtr_V_RDATA");
    sc_trace(mVcdFile, m_axi_dstPtr_V_RLAST, "(port)m_axi_dstPtr_V_RLAST");
    sc_trace(mVcdFile, m_axi_dstPtr_V_RID, "(port)m_axi_dstPtr_V_RID");
    sc_trace(mVcdFile, m_axi_dstPtr_V_RUSER, "(port)m_axi_dstPtr_V_RUSER");
    sc_trace(mVcdFile, m_axi_dstPtr_V_RRESP, "(port)m_axi_dstPtr_V_RRESP");
    sc_trace(mVcdFile, m_axi_dstPtr_V_BVALID, "(port)m_axi_dstPtr_V_BVALID");
    sc_trace(mVcdFile, m_axi_dstPtr_V_BREADY, "(port)m_axi_dstPtr_V_BREADY");
    sc_trace(mVcdFile, m_axi_dstPtr_V_BRESP, "(port)m_axi_dstPtr_V_BRESP");
    sc_trace(mVcdFile, m_axi_dstPtr_V_BID, "(port)m_axi_dstPtr_V_BID");
    sc_trace(mVcdFile, m_axi_dstPtr_V_BUSER, "(port)m_axi_dstPtr_V_BUSER");
    sc_trace(mVcdFile, dstPtr_V_offset_dout, "(port)dstPtr_V_offset_dout");
    sc_trace(mVcdFile, dstPtr_V_offset_empty_n, "(port)dstPtr_V_offset_empty_n");
    sc_trace(mVcdFile, dstPtr_V_offset_read, "(port)dstPtr_V_offset_read");
    sc_trace(mVcdFile, srcMat_rows_dout, "(port)srcMat_rows_dout");
    sc_trace(mVcdFile, srcMat_rows_empty_n, "(port)srcMat_rows_empty_n");
    sc_trace(mVcdFile, srcMat_rows_read, "(port)srcMat_rows_read");
    sc_trace(mVcdFile, srcMat_cols_dout, "(port)srcMat_cols_dout");
    sc_trace(mVcdFile, srcMat_cols_empty_n, "(port)srcMat_cols_empty_n");
    sc_trace(mVcdFile, srcMat_cols_read, "(port)srcMat_cols_read");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_done_reg, "ap_done_reg");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, srcStrm_V_V_blk_n, "srcStrm_V_V_blk_n");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, tmp_10_i_i_i_reg_249, "tmp_10_i_i_i_reg_249");
    sc_trace(mVcdFile, dstPtr_V_blk_n_AW, "dstPtr_V_blk_n_AW");
    sc_trace(mVcdFile, ap_CS_fsm_state4, "ap_CS_fsm_state4");
    sc_trace(mVcdFile, dstPtr_V_blk_n_W, "dstPtr_V_blk_n_W");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, tmp_10_i_i_i_reg_249_pp0_iter1_reg, "tmp_10_i_i_i_reg_249_pp0_iter1_reg");
    sc_trace(mVcdFile, dstPtr_V_blk_n_B, "dstPtr_V_blk_n_B");
    sc_trace(mVcdFile, ap_CS_fsm_state12, "ap_CS_fsm_state12");
    sc_trace(mVcdFile, dstPtr_V_offset_blk_n, "dstPtr_V_offset_blk_n");
    sc_trace(mVcdFile, srcMat_rows_blk_n, "srcMat_rows_blk_n");
    sc_trace(mVcdFile, srcMat_cols_blk_n, "srcMat_cols_blk_n");
    sc_trace(mVcdFile, i_i_i_i_reg_115, "i_i_i_i_reg_115");
    sc_trace(mVcdFile, dstPtr_V_addr_reg_212, "dstPtr_V_addr_reg_212");
    sc_trace(mVcdFile, ap_block_state1, "ap_block_state1");
    sc_trace(mVcdFile, srcMat_rows_read_reg_218, "srcMat_rows_read_reg_218");
    sc_trace(mVcdFile, srcMat_cols_read_reg_223, "srcMat_cols_read_reg_223");
    sc_trace(mVcdFile, tmp_1_i_i_i_fu_136_p2, "tmp_1_i_i_i_fu_136_p2");
    sc_trace(mVcdFile, tmp_1_i_i_i_reg_228, "tmp_1_i_i_i_reg_228");
    sc_trace(mVcdFile, ap_CS_fsm_state2, "ap_CS_fsm_state2");
    sc_trace(mVcdFile, tmp_fu_140_p1, "tmp_fu_140_p1");
    sc_trace(mVcdFile, tmp_reg_233, "tmp_reg_233");
    sc_trace(mVcdFile, tmp_6_reg_238, "tmp_6_reg_238");
    sc_trace(mVcdFile, loop_count_fu_186_p3, "loop_count_fu_186_p3");
    sc_trace(mVcdFile, loop_count_reg_243, "loop_count_reg_243");
    sc_trace(mVcdFile, ap_CS_fsm_state3, "ap_CS_fsm_state3");
    sc_trace(mVcdFile, tmp_10_i_i_i_fu_201_p2, "tmp_10_i_i_i_fu_201_p2");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage0_iter0, "ap_block_state5_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state6_pp0_stage0_iter1, "ap_block_state6_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state7_pp0_stage0_iter2, "ap_block_state7_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_sig_ioackin_m_axi_dstPtr_V_WREADY, "ap_sig_ioackin_m_axi_dstPtr_V_WREADY");
    sc_trace(mVcdFile, ap_block_state7_io, "ap_block_state7_io");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, i_fu_206_p2, "i_fu_206_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, tmp_V_reg_258, "tmp_V_reg_258");
    sc_trace(mVcdFile, ap_sig_ioackin_m_axi_dstPtr_V_AWREADY, "ap_sig_ioackin_m_axi_dstPtr_V_AWREADY");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state5, "ap_condition_pp0_exit_iter0_state5");
    sc_trace(mVcdFile, tmp_i_fu_126_p1, "tmp_i_fu_126_p1");
    sc_trace(mVcdFile, ap_reg_ioackin_m_axi_dstPtr_V_AWREADY, "ap_reg_ioackin_m_axi_dstPtr_V_AWREADY");
    sc_trace(mVcdFile, ap_reg_ioackin_m_axi_dstPtr_V_WREADY, "ap_reg_ioackin_m_axi_dstPtr_V_WREADY");
    sc_trace(mVcdFile, ap_block_pp0_stage0_01001, "ap_block_pp0_stage0_01001");
    sc_trace(mVcdFile, tmp_5_fu_155_p2, "tmp_5_fu_155_p2");
    sc_trace(mVcdFile, p_neg_i_i_i_fu_160_p2, "p_neg_i_i_i_fu_160_p2");
    sc_trace(mVcdFile, tmp_4_i_fu_166_p4, "tmp_4_i_fu_166_p4");
    sc_trace(mVcdFile, p_lshr_cast_i_i_i_fu_176_p1, "p_lshr_cast_i_i_i_fu_176_p1");
    sc_trace(mVcdFile, p_neg_t_i_i_i_fu_180_p2, "p_neg_t_i_i_i_fu_180_p2");
    sc_trace(mVcdFile, tmp_9_cast_i_i_i_fu_152_p1, "tmp_9_cast_i_i_i_fu_152_p1");
    sc_trace(mVcdFile, i_cast_i_i_i_fu_197_p1, "i_cast_i_i_i_fu_197_p1");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
#endif

    }
}

hlsStrm2Array::~hlsStrm2Array() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

}

void hlsStrm2Array::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_done_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_continue.read())) {
            ap_done_reg = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state12.read()) && 
                    esl_seteq<1,1,1>(m_axi_dstPtr_V_BVALID.read(), ap_const_logic_1))) {
            ap_done_reg = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state5.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && 
                    esl_seteq<1,1,1>(ap_sig_ioackin_m_axi_dstPtr_V_AWREADY.read(), ap_const_logic_1))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state5.read())) {
                ap_enable_reg_pp0_iter1 = (ap_condition_pp0_exit_iter0_state5.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && 
                    esl_seteq<1,1,1>(ap_sig_ioackin_m_axi_dstPtr_V_AWREADY.read(), ap_const_logic_1))) {
            ap_enable_reg_pp0_iter2 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_reg_ioackin_m_axi_dstPtr_V_AWREADY = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
            if (esl_seteq<1,1,1>(ap_sig_ioackin_m_axi_dstPtr_V_AWREADY.read(), ap_const_logic_1)) {
                ap_reg_ioackin_m_axi_dstPtr_V_AWREADY = ap_const_logic_0;
            } else if (esl_seteq<1,1,1>(ap_const_logic_1, m_axi_dstPtr_V_AWREADY.read())) {
                ap_reg_ioackin_m_axi_dstPtr_V_AWREADY = ap_const_logic_1;
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_reg_ioackin_m_axi_dstPtr_V_WREADY = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && esl_seteq<1,1,1>(ap_const_lv1_1, tmp_10_i_i_i_reg_249_pp0_iter1_reg.read()))) {
            if (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) {
                ap_reg_ioackin_m_axi_dstPtr_V_WREADY = ap_const_logic_0;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, m_axi_dstPtr_V_WREADY.read()) && 
                        esl_seteq<1,1,1>(ap_block_pp0_stage0_01001.read(), ap_const_boolean_0))) {
                ap_reg_ioackin_m_axi_dstPtr_V_WREADY = ap_const_logic_1;
            }
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, tmp_10_i_i_i_fu_201_p2.read()))) {
        i_i_i_i_reg_115 = i_fu_206_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && 
                esl_seteq<1,1,1>(ap_sig_ioackin_m_axi_dstPtr_V_AWREADY.read(), ap_const_logic_1))) {
        i_i_i_i_reg_115 = ap_const_lv29_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, dstPtr_V_offset_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, srcMat_rows_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, srcMat_cols_empty_n.read())))) {
        dstPtr_V_addr_reg_212 =  (sc_lv<32>) (tmp_i_fu_126_p1.read());
        srcMat_cols_read_reg_223 = srcMat_cols_dout.read();
        srcMat_rows_read_reg_218 = srcMat_rows_dout.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        loop_count_reg_243 = loop_count_fu_186_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        tmp_10_i_i_i_reg_249 = tmp_10_i_i_i_fu_201_p2.read();
        tmp_10_i_i_i_reg_249_pp0_iter1_reg = tmp_10_i_i_i_reg_249.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        tmp_1_i_i_i_reg_228 = tmp_1_i_i_i_fu_136_p2.read();
        tmp_6_reg_238 = tmp_1_i_i_i_fu_136_p2.read().range(28, 28);
        tmp_reg_233 = tmp_fu_140_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(tmp_10_i_i_i_reg_249.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        tmp_V_reg_258 = srcStrm_V_V_dout.read();
    }
}

void hlsStrm2Array::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[4];
}

void hlsStrm2Array::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void hlsStrm2Array::thread_ap_CS_fsm_state12() {
    ap_CS_fsm_state12 = ap_CS_fsm.read()[9];
}

void hlsStrm2Array::thread_ap_CS_fsm_state2() {
    ap_CS_fsm_state2 = ap_CS_fsm.read()[1];
}

void hlsStrm2Array::thread_ap_CS_fsm_state3() {
    ap_CS_fsm_state3 = ap_CS_fsm.read()[2];
}

void hlsStrm2Array::thread_ap_CS_fsm_state4() {
    ap_CS_fsm_state4 = ap_CS_fsm.read()[3];
}

void hlsStrm2Array::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void hlsStrm2Array::thread_ap_block_pp0_stage0_01001() {
    ap_block_pp0_stage0_01001 = (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(tmp_10_i_i_i_reg_249.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, srcStrm_V_V_empty_n.read()));
}

void hlsStrm2Array::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(tmp_10_i_i_i_reg_249.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, srcStrm_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(ap_const_boolean_1, ap_block_state7_io.read())));
}

void hlsStrm2Array::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(tmp_10_i_i_i_reg_249.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, srcStrm_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(ap_const_boolean_1, ap_block_state7_io.read())));
}

void hlsStrm2Array::thread_ap_block_state1() {
    ap_block_state1 = (esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, dstPtr_V_offset_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, srcMat_rows_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, srcMat_cols_empty_n.read()));
}

void hlsStrm2Array::thread_ap_block_state5_pp0_stage0_iter0() {
    ap_block_state5_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void hlsStrm2Array::thread_ap_block_state6_pp0_stage0_iter1() {
    ap_block_state6_pp0_stage0_iter1 = (esl_seteq<1,1,1>(tmp_10_i_i_i_reg_249.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, srcStrm_V_V_empty_n.read()));
}

void hlsStrm2Array::thread_ap_block_state7_io() {
    ap_block_state7_io = (esl_seteq<1,1,1>(ap_const_lv1_1, tmp_10_i_i_i_reg_249_pp0_iter1_reg.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_m_axi_dstPtr_V_WREADY.read()));
}

void hlsStrm2Array::thread_ap_block_state7_pp0_stage0_iter2() {
    ap_block_state7_pp0_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void hlsStrm2Array::thread_ap_condition_pp0_exit_iter0_state5() {
    if (esl_seteq<1,1,1>(ap_const_lv1_0, tmp_10_i_i_i_fu_201_p2.read())) {
        ap_condition_pp0_exit_iter0_state5 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state5 = ap_const_logic_0;
    }
}

void hlsStrm2Array::thread_ap_done() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state12.read()) && 
         esl_seteq<1,1,1>(m_axi_dstPtr_V_BVALID.read(), ap_const_logic_1))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_done_reg.read();
    }
}

void hlsStrm2Array::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void hlsStrm2Array::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void hlsStrm2Array::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void hlsStrm2Array::thread_ap_ready() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state12.read()) && 
         esl_seteq<1,1,1>(m_axi_dstPtr_V_BVALID.read(), ap_const_logic_1))) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void hlsStrm2Array::thread_ap_sig_ioackin_m_axi_dstPtr_V_AWREADY() {
    if (esl_seteq<1,1,1>(ap_const_logic_0, ap_reg_ioackin_m_axi_dstPtr_V_AWREADY.read())) {
        ap_sig_ioackin_m_axi_dstPtr_V_AWREADY = m_axi_dstPtr_V_AWREADY.read();
    } else {
        ap_sig_ioackin_m_axi_dstPtr_V_AWREADY = ap_const_logic_1;
    }
}

void hlsStrm2Array::thread_ap_sig_ioackin_m_axi_dstPtr_V_WREADY() {
    if (esl_seteq<1,1,1>(ap_const_logic_0, ap_reg_ioackin_m_axi_dstPtr_V_WREADY.read())) {
        ap_sig_ioackin_m_axi_dstPtr_V_WREADY = m_axi_dstPtr_V_WREADY.read();
    } else {
        ap_sig_ioackin_m_axi_dstPtr_V_WREADY = ap_const_logic_1;
    }
}

void hlsStrm2Array::thread_dstPtr_V_blk_n_AW() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        dstPtr_V_blk_n_AW = m_axi_dstPtr_V_AWREADY.read();
    } else {
        dstPtr_V_blk_n_AW = ap_const_logic_1;
    }
}

void hlsStrm2Array::thread_dstPtr_V_blk_n_B() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state12.read())) {
        dstPtr_V_blk_n_B = m_axi_dstPtr_V_BVALID.read();
    } else {
        dstPtr_V_blk_n_B = ap_const_logic_1;
    }
}

void hlsStrm2Array::thread_dstPtr_V_blk_n_W() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, tmp_10_i_i_i_reg_249_pp0_iter1_reg.read()))) {
        dstPtr_V_blk_n_W = m_axi_dstPtr_V_WREADY.read();
    } else {
        dstPtr_V_blk_n_W = ap_const_logic_1;
    }
}

void hlsStrm2Array::thread_dstPtr_V_offset_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        dstPtr_V_offset_blk_n = dstPtr_V_offset_empty_n.read();
    } else {
        dstPtr_V_offset_blk_n = ap_const_logic_1;
    }
}

void hlsStrm2Array::thread_dstPtr_V_offset_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, dstPtr_V_offset_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, srcMat_rows_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, srcMat_cols_empty_n.read())))) {
        dstPtr_V_offset_read = ap_const_logic_1;
    } else {
        dstPtr_V_offset_read = ap_const_logic_0;
    }
}

void hlsStrm2Array::thread_i_cast_i_i_i_fu_197_p1() {
    i_cast_i_i_i_fu_197_p1 = esl_zext<30,29>(i_i_i_i_reg_115.read());
}

void hlsStrm2Array::thread_i_fu_206_p2() {
    i_fu_206_p2 = (!i_i_i_i_reg_115.read().is_01() || !ap_const_lv29_1.is_01())? sc_lv<29>(): (sc_biguint<29>(i_i_i_i_reg_115.read()) + sc_biguint<29>(ap_const_lv29_1));
}

void hlsStrm2Array::thread_loop_count_fu_186_p3() {
    loop_count_fu_186_p3 = (!tmp_6_reg_238.read()[0].is_01())? sc_lv<30>(): ((tmp_6_reg_238.read()[0].to_bool())? p_neg_t_i_i_i_fu_180_p2.read(): tmp_9_cast_i_i_i_fu_152_p1.read());
}

void hlsStrm2Array::thread_m_axi_dstPtr_V_ARADDR() {
    m_axi_dstPtr_V_ARADDR = ap_const_lv32_0;
}

void hlsStrm2Array::thread_m_axi_dstPtr_V_ARBURST() {
    m_axi_dstPtr_V_ARBURST = ap_const_lv2_0;
}

void hlsStrm2Array::thread_m_axi_dstPtr_V_ARCACHE() {
    m_axi_dstPtr_V_ARCACHE = ap_const_lv4_0;
}

void hlsStrm2Array::thread_m_axi_dstPtr_V_ARID() {
    m_axi_dstPtr_V_ARID = ap_const_lv1_0;
}

void hlsStrm2Array::thread_m_axi_dstPtr_V_ARLEN() {
    m_axi_dstPtr_V_ARLEN = ap_const_lv32_0;
}

void hlsStrm2Array::thread_m_axi_dstPtr_V_ARLOCK() {
    m_axi_dstPtr_V_ARLOCK = ap_const_lv2_0;
}

void hlsStrm2Array::thread_m_axi_dstPtr_V_ARPROT() {
    m_axi_dstPtr_V_ARPROT = ap_const_lv3_0;
}

void hlsStrm2Array::thread_m_axi_dstPtr_V_ARQOS() {
    m_axi_dstPtr_V_ARQOS = ap_const_lv4_0;
}

void hlsStrm2Array::thread_m_axi_dstPtr_V_ARREGION() {
    m_axi_dstPtr_V_ARREGION = ap_const_lv4_0;
}

void hlsStrm2Array::thread_m_axi_dstPtr_V_ARSIZE() {
    m_axi_dstPtr_V_ARSIZE = ap_const_lv3_0;
}

void hlsStrm2Array::thread_m_axi_dstPtr_V_ARUSER() {
    m_axi_dstPtr_V_ARUSER = ap_const_lv1_0;
}

void hlsStrm2Array::thread_m_axi_dstPtr_V_ARVALID() {
    m_axi_dstPtr_V_ARVALID = ap_const_logic_0;
}

void hlsStrm2Array::thread_m_axi_dstPtr_V_AWADDR() {
    m_axi_dstPtr_V_AWADDR = dstPtr_V_addr_reg_212.read();
}

void hlsStrm2Array::thread_m_axi_dstPtr_V_AWBURST() {
    m_axi_dstPtr_V_AWBURST = ap_const_lv2_0;
}

void hlsStrm2Array::thread_m_axi_dstPtr_V_AWCACHE() {
    m_axi_dstPtr_V_AWCACHE = ap_const_lv4_0;
}

void hlsStrm2Array::thread_m_axi_dstPtr_V_AWID() {
    m_axi_dstPtr_V_AWID = ap_const_lv1_0;
}

void hlsStrm2Array::thread_m_axi_dstPtr_V_AWLEN() {
    m_axi_dstPtr_V_AWLEN = esl_zext<32,30>(loop_count_reg_243.read());
}

void hlsStrm2Array::thread_m_axi_dstPtr_V_AWLOCK() {
    m_axi_dstPtr_V_AWLOCK = ap_const_lv2_0;
}

void hlsStrm2Array::thread_m_axi_dstPtr_V_AWPROT() {
    m_axi_dstPtr_V_AWPROT = ap_const_lv3_0;
}

void hlsStrm2Array::thread_m_axi_dstPtr_V_AWQOS() {
    m_axi_dstPtr_V_AWQOS = ap_const_lv4_0;
}

void hlsStrm2Array::thread_m_axi_dstPtr_V_AWREGION() {
    m_axi_dstPtr_V_AWREGION = ap_const_lv4_0;
}

void hlsStrm2Array::thread_m_axi_dstPtr_V_AWSIZE() {
    m_axi_dstPtr_V_AWSIZE = ap_const_lv3_0;
}

void hlsStrm2Array::thread_m_axi_dstPtr_V_AWUSER() {
    m_axi_dstPtr_V_AWUSER = ap_const_lv1_0;
}

void hlsStrm2Array::thread_m_axi_dstPtr_V_AWVALID() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_reg_ioackin_m_axi_dstPtr_V_AWREADY.read()))) {
        m_axi_dstPtr_V_AWVALID = ap_const_logic_1;
    } else {
        m_axi_dstPtr_V_AWVALID = ap_const_logic_0;
    }
}

void hlsStrm2Array::thread_m_axi_dstPtr_V_BREADY() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state12.read()) && 
         esl_seteq<1,1,1>(m_axi_dstPtr_V_BVALID.read(), ap_const_logic_1))) {
        m_axi_dstPtr_V_BREADY = ap_const_logic_1;
    } else {
        m_axi_dstPtr_V_BREADY = ap_const_logic_0;
    }
}

void hlsStrm2Array::thread_m_axi_dstPtr_V_RREADY() {
    m_axi_dstPtr_V_RREADY = ap_const_logic_0;
}

void hlsStrm2Array::thread_m_axi_dstPtr_V_WDATA() {
    m_axi_dstPtr_V_WDATA = tmp_V_reg_258.read();
}

void hlsStrm2Array::thread_m_axi_dstPtr_V_WID() {
    m_axi_dstPtr_V_WID = ap_const_lv1_0;
}

void hlsStrm2Array::thread_m_axi_dstPtr_V_WLAST() {
    m_axi_dstPtr_V_WLAST = ap_const_logic_0;
}

void hlsStrm2Array::thread_m_axi_dstPtr_V_WSTRB() {
    m_axi_dstPtr_V_WSTRB = ap_const_lv1_1;
}

void hlsStrm2Array::thread_m_axi_dstPtr_V_WUSER() {
    m_axi_dstPtr_V_WUSER = ap_const_lv1_0;
}

void hlsStrm2Array::thread_m_axi_dstPtr_V_WVALID() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, tmp_10_i_i_i_reg_249_pp0_iter1_reg.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_01001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_reg_ioackin_m_axi_dstPtr_V_WREADY.read()))) {
        m_axi_dstPtr_V_WVALID = ap_const_logic_1;
    } else {
        m_axi_dstPtr_V_WVALID = ap_const_logic_0;
    }
}

void hlsStrm2Array::thread_p_lshr_cast_i_i_i_fu_176_p1() {
    p_lshr_cast_i_i_i_fu_176_p1 = esl_zext<30,29>(tmp_4_i_fu_166_p4.read());
}

void hlsStrm2Array::thread_p_neg_i_i_i_fu_160_p2() {
    p_neg_i_i_i_fu_160_p2 = (!ap_const_lv32_0.is_01() || !tmp_5_fu_155_p2.read().is_01())? sc_lv<32>(): (sc_biguint<32>(ap_const_lv32_0) - sc_biguint<32>(tmp_5_fu_155_p2.read()));
}

void hlsStrm2Array::thread_p_neg_t_i_i_i_fu_180_p2() {
    p_neg_t_i_i_i_fu_180_p2 = (!ap_const_lv30_0.is_01() || !p_lshr_cast_i_i_i_fu_176_p1.read().is_01())? sc_lv<30>(): (sc_biguint<30>(ap_const_lv30_0) - sc_biguint<30>(p_lshr_cast_i_i_i_fu_176_p1.read()));
}

void hlsStrm2Array::thread_srcMat_cols_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        srcMat_cols_blk_n = srcMat_cols_empty_n.read();
    } else {
        srcMat_cols_blk_n = ap_const_logic_1;
    }
}

void hlsStrm2Array::thread_srcMat_cols_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, dstPtr_V_offset_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, srcMat_rows_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, srcMat_cols_empty_n.read())))) {
        srcMat_cols_read = ap_const_logic_1;
    } else {
        srcMat_cols_read = ap_const_logic_0;
    }
}

void hlsStrm2Array::thread_srcMat_rows_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        srcMat_rows_blk_n = srcMat_rows_empty_n.read();
    } else {
        srcMat_rows_blk_n = ap_const_logic_1;
    }
}

void hlsStrm2Array::thread_srcMat_rows_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, dstPtr_V_offset_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, srcMat_rows_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, srcMat_cols_empty_n.read())))) {
        srcMat_rows_read = ap_const_logic_1;
    } else {
        srcMat_rows_read = ap_const_logic_0;
    }
}

void hlsStrm2Array::thread_srcStrm_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(tmp_10_i_i_i_reg_249.read(), ap_const_lv1_1))) {
        srcStrm_V_V_blk_n = srcStrm_V_V_empty_n.read();
    } else {
        srcStrm_V_V_blk_n = ap_const_logic_1;
    }
}

void hlsStrm2Array::thread_srcStrm_V_V_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(tmp_10_i_i_i_reg_249.read(), ap_const_lv1_1) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        srcStrm_V_V_read = ap_const_logic_1;
    } else {
        srcStrm_V_V_read = ap_const_logic_0;
    }
}

void hlsStrm2Array::thread_tmp_10_i_i_i_fu_201_p2() {
    tmp_10_i_i_i_fu_201_p2 = (!i_cast_i_i_i_fu_197_p1.read().is_01() || !loop_count_reg_243.read().is_01())? sc_lv<1>(): (sc_bigint<30>(i_cast_i_i_i_fu_197_p1.read()) < sc_bigint<30>(loop_count_reg_243.read()));
}

void hlsStrm2Array::thread_tmp_1_i_i_i_fu_136_p2() {
    tmp_1_i_i_i_fu_136_p2 = (!srcMat_cols_read_reg_223.read().is_01() || !srcMat_rows_read_reg_218.read().is_01())? sc_lv<32>(): sc_bigint<32>(srcMat_cols_read_reg_223.read()) * sc_bigint<32>(srcMat_rows_read_reg_218.read());
}

void hlsStrm2Array::thread_tmp_4_i_fu_166_p4() {
    tmp_4_i_fu_166_p4 = p_neg_i_i_i_fu_160_p2.read().range(31, 3);
}

void hlsStrm2Array::thread_tmp_5_fu_155_p2() {
    tmp_5_fu_155_p2 = (!ap_const_lv32_3.is_01())? sc_lv<32>(): tmp_1_i_i_i_reg_228.read() << (unsigned short)ap_const_lv32_3.to_uint();
}

void hlsStrm2Array::thread_tmp_9_cast_i_i_i_fu_152_p1() {
    tmp_9_cast_i_i_i_fu_152_p1 = esl_zext<30,29>(tmp_reg_233.read());
}

void hlsStrm2Array::thread_tmp_fu_140_p1() {
    tmp_fu_140_p1 = tmp_1_i_i_i_fu_136_p2.read().range(29-1, 0);
}

void hlsStrm2Array::thread_tmp_i_fu_126_p1() {
    tmp_i_fu_126_p1 = esl_sext<64,32>(dstPtr_V_offset_dout.read());
}

void hlsStrm2Array::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, dstPtr_V_offset_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, srcMat_rows_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, srcMat_cols_empty_n.read())))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            ap_NS_fsm = ap_ST_fsm_state3;
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_fsm_state4;
            break;
        case 8 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && esl_seteq<1,1,1>(ap_sig_ioackin_m_axi_dstPtr_V_AWREADY.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state4;
            }
            break;
        case 16 : 
            if ((!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, tmp_10_i_i_i_fu_201_p2.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, tmp_10_i_i_i_fu_201_p2.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state8;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 32 : 
            ap_NS_fsm = ap_ST_fsm_state9;
            break;
        case 64 : 
            ap_NS_fsm = ap_ST_fsm_state10;
            break;
        case 128 : 
            ap_NS_fsm = ap_ST_fsm_state11;
            break;
        case 256 : 
            ap_NS_fsm = ap_ST_fsm_state12;
            break;
        case 512 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state12.read()) && esl_seteq<1,1,1>(m_axi_dstPtr_V_BVALID.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_state1;
            } else {
                ap_NS_fsm = ap_ST_fsm_state12;
            }
            break;
        default : 
            ap_NS_fsm = "XXXXXXXXXX";
            break;
    }
}

}

