Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7d407092c11a4e8fb30768ae6d8ff58d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fifo_tb_behav xil_defaultlib.fifo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram(DEPTH=8,WIDTH=4,ADDR=3)
Compiling module xil_defaultlib.Write_logic(WIDTH=4,DEPTH=8,ADDR...
Compiling module xil_defaultlib.Read_logic(WIDTH=4,DEPTH=8,ADDR=...
Compiling module xil_defaultlib.FIFO_Wrapper(DEPTH=8,WIDTH=4,ADD...
Compiling module xil_defaultlib.bcd_to_hex
Compiling module xil_defaultlib.display_fifo(ADDR=3)
Compiling module xil_defaultlib.synchronizer_unit
Compiling module xil_defaultlib.Top_Module(ADDR=3)
Compiling module xil_defaultlib.fifo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_tb_behav
