============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Mon Apr 29 16:33:36 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(92)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../rtl/AHBISPSYS/demosaic.v(160)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'clk_200m', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(94)
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(115)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-5007 WARNING: redeclaration of ANSI port 'done' is not allowed in ../../../rtl/apb_sdcard/sd_reader.v(66)
HDL-5007 WARNING: identifier 'bcnt' is used before its declaration in ../../../rtl/apb_sdcard/sd_reader.v(156)
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
RUN-1001 : Project manager successfully analyzed 35 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.357481s wall, 0.812500s user + 0.046875s system = 0.859375s CPU (63.3%)

RUN-1004 : used memory is 297 MB, reserved memory is 276 MB, peak memory is 303 MB
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75694503624704"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4239132721152"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 65077344468992"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75694503624704"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net cmsdk_apb_slave_mux/PSEL2_n will be merged to another kept net GPIO_PSEL
SYN-5055 WARNING: The kept net U_APB_GPIO/PSEL will be merged to another kept net GPIO_PSEL
SYN-5055 WARNING: The kept net Interconncet/HADDR[31] will be merged to another kept net HADDR_P3[31]
SYN-5055 WARNING: The kept net Interconncet/HADDR[30] will be merged to another kept net HADDR_P3[30]
SYN-5055 WARNING: The kept net Interconncet/HADDR[29] will be merged to another kept net HADDR_P3[29]
SYN-5055 WARNING: The kept net Interconncet/HADDR[28] will be merged to another kept net HADDR_P3[28]
SYN-5055 WARNING: The kept net Interconncet/HADDR[27] will be merged to another kept net HADDR_P3[27]
SYN-5055 WARNING: The kept net Interconncet/HADDR[26] will be merged to another kept net HADDR_P3[26]
SYN-5055 WARNING: The kept net Interconncet/HADDR[25] will be merged to another kept net HADDR_P3[25]
SYN-5055 WARNING: The kept net Interconncet/HADDR[24] will be merged to another kept net HADDR_P3[24]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 24369/1 useful/useless nets, 14199/0 useful/useless insts
SYN-4016 : Net clk_gen_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc2 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_7 is refclk of pll clk_gen_inst/pll_inst.
SYN-4020 : Net clk_dup_7 is fbclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_7 as clock net
SYN-4025 : Tag rtl::Net clk_gen_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 14199 instances
RUN-0007 : 8612 luts, 2612 seqs, 1895 mslices, 955 lslices, 101 pads, 16 brams, 3 dsps
RUN-1001 : There are total 24369 nets
RUN-6004 WARNING: There are 44 nets with only 1 pin.
RUN-1001 : 14236 nets have 2 pins
RUN-1001 : 8708 nets have [3 - 5] pins
RUN-1001 : 788 nets have [6 - 10] pins
RUN-1001 : 317 nets have [11 - 20] pins
RUN-1001 : 210 nets have [21 - 99] pins
RUN-1001 : 66 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     226     
RUN-1001 :   No   |  No   |  Yes  |    1249     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     334     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |  50   |     9      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 62
PHY-3001 : Initial placement ...
PHY-3001 : design contains 14197 instances, 8612 luts, 2612 seqs, 2850 slices, 872 macros(2850 instances: 1895 mslices 955 lslices)
PHY-0007 : Cell area utilization is 73%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 78472, tnet num: 15919, tinst num: 14197, tnode num: 90649, tedge num: 128450.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 15919 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.183051s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (63.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.29802e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 14197.
PHY-3001 : Level 1 #clusters 1885.
PHY-3001 : End clustering;  0.114599s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (109.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 73%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.12487e+06, overlap = 770.281
PHY-3002 : Step(2): len = 992614, overlap = 852.062
PHY-3002 : Step(3): len = 674086, overlap = 1159.97
PHY-3002 : Step(4): len = 580191, overlap = 1254.38
PHY-3002 : Step(5): len = 455293, overlap = 1424.59
PHY-3002 : Step(6): len = 391954, overlap = 1517.16
PHY-3002 : Step(7): len = 312604, overlap = 1627.53
PHY-3002 : Step(8): len = 266327, overlap = 1666.66
PHY-3002 : Step(9): len = 220013, overlap = 1703.25
PHY-3002 : Step(10): len = 197614, overlap = 1757.09
PHY-3002 : Step(11): len = 168694, overlap = 1798.62
PHY-3002 : Step(12): len = 158554, overlap = 1805.88
PHY-3002 : Step(13): len = 140327, overlap = 1846.72
PHY-3002 : Step(14): len = 133838, overlap = 1847.62
PHY-3002 : Step(15): len = 120792, overlap = 1863.62
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.18354e-07
PHY-3002 : Step(16): len = 129261, overlap = 1864.47
PHY-3002 : Step(17): len = 149697, overlap = 1866.06
PHY-3002 : Step(18): len = 134551, overlap = 1849.38
PHY-3002 : Step(19): len = 132311, overlap = 1811.94
PHY-3002 : Step(20): len = 119246, overlap = 1818.84
PHY-3002 : Step(21): len = 116717, overlap = 1807.34
PHY-3002 : Step(22): len = 110150, overlap = 1807.88
PHY-3002 : Step(23): len = 110849, overlap = 1828.94
PHY-3002 : Step(24): len = 104218, overlap = 1840
PHY-3002 : Step(25): len = 105615, overlap = 1851.69
PHY-3002 : Step(26): len = 100443, overlap = 1835.94
PHY-3002 : Step(27): len = 101585, overlap = 1833.91
PHY-3002 : Step(28): len = 98582.9, overlap = 1826.38
PHY-3002 : Step(29): len = 99470.4, overlap = 1818.81
PHY-3002 : Step(30): len = 99032.6, overlap = 1823.88
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.36708e-07
PHY-3002 : Step(31): len = 115194, overlap = 1828.66
PHY-3002 : Step(32): len = 139380, overlap = 1811.81
PHY-3002 : Step(33): len = 141013, overlap = 1736.19
PHY-3002 : Step(34): len = 143717, overlap = 1689.66
PHY-3002 : Step(35): len = 139385, overlap = 1684.41
PHY-3002 : Step(36): len = 141621, overlap = 1650.5
PHY-3002 : Step(37): len = 139644, overlap = 1670.06
PHY-3002 : Step(38): len = 141908, overlap = 1636.16
PHY-3002 : Step(39): len = 141144, overlap = 1630.53
PHY-3002 : Step(40): len = 142474, overlap = 1644.09
PHY-3002 : Step(41): len = 140724, overlap = 1649.44
PHY-3002 : Step(42): len = 140023, overlap = 1652.06
PHY-3002 : Step(43): len = 138634, overlap = 1650.62
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.27342e-06
PHY-3002 : Step(44): len = 154390, overlap = 1664.97
PHY-3002 : Step(45): len = 164388, overlap = 1652.81
PHY-3002 : Step(46): len = 167264, overlap = 1645.59
PHY-3002 : Step(47): len = 169286, overlap = 1608.22
PHY-3002 : Step(48): len = 170446, overlap = 1588.72
PHY-3002 : Step(49): len = 172173, overlap = 1579.53
PHY-3002 : Step(50): len = 169020, overlap = 1553.16
PHY-3002 : Step(51): len = 169339, overlap = 1540.5
PHY-3002 : Step(52): len = 167397, overlap = 1541.94
PHY-3002 : Step(53): len = 168542, overlap = 1531.66
PHY-3002 : Step(54): len = 167778, overlap = 1502.47
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.54683e-06
PHY-3002 : Step(55): len = 187702, overlap = 1538.25
PHY-3002 : Step(56): len = 198352, overlap = 1529.75
PHY-3002 : Step(57): len = 200994, overlap = 1420.41
PHY-3002 : Step(58): len = 202135, overlap = 1409.88
PHY-3002 : Step(59): len = 200838, overlap = 1391.06
PHY-3002 : Step(60): len = 201872, overlap = 1416.62
PHY-3002 : Step(61): len = 200338, overlap = 1415.03
PHY-3002 : Step(62): len = 199315, overlap = 1435.75
PHY-3002 : Step(63): len = 198100, overlap = 1455.09
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.09366e-06
PHY-3002 : Step(64): len = 213164, overlap = 1352.09
PHY-3002 : Step(65): len = 222160, overlap = 1304.25
PHY-3002 : Step(66): len = 223598, overlap = 1375.66
PHY-3002 : Step(67): len = 224514, overlap = 1376.12
PHY-3002 : Step(68): len = 226765, overlap = 1322.56
PHY-3002 : Step(69): len = 229367, overlap = 1328.97
PHY-3002 : Step(70): len = 227237, overlap = 1318.78
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.01873e-05
PHY-3002 : Step(71): len = 241332, overlap = 1298.66
PHY-3002 : Step(72): len = 253654, overlap = 1280.53
PHY-3002 : Step(73): len = 255698, overlap = 1290.22
PHY-3002 : Step(74): len = 258746, overlap = 1260.94
PHY-3002 : Step(75): len = 263108, overlap = 1235.62
PHY-3002 : Step(76): len = 265164, overlap = 1232.16
PHY-3002 : Step(77): len = 264150, overlap = 1239.44
PHY-3002 : Step(78): len = 265563, overlap = 1210.19
PHY-3002 : Step(79): len = 265842, overlap = 1185.97
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 2.03746e-05
PHY-3002 : Step(80): len = 286656, overlap = 1053.25
PHY-3002 : Step(81): len = 304607, overlap = 1003.91
PHY-3002 : Step(82): len = 308961, overlap = 1000.44
PHY-3002 : Step(83): len = 311541, overlap = 986.375
PHY-3002 : Step(84): len = 316753, overlap = 922.312
PHY-3002 : Step(85): len = 320817, overlap = 864.469
PHY-3002 : Step(86): len = 317899, overlap = 843.781
PHY-3002 : Step(87): len = 317713, overlap = 834.531
PHY-3002 : Step(88): len = 317766, overlap = 847.625
PHY-3002 : Step(89): len = 318674, overlap = 817.625
PHY-3002 : Step(90): len = 316038, overlap = 828.906
PHY-3002 : Step(91): len = 315956, overlap = 841.656
PHY-3002 : Step(92): len = 315782, overlap = 826.219
PHY-3002 : Step(93): len = 315892, overlap = 817.625
PHY-3002 : Step(94): len = 313982, overlap = 828.594
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 4.07493e-05
PHY-3002 : Step(95): len = 329711, overlap = 733.875
PHY-3002 : Step(96): len = 339347, overlap = 709.344
PHY-3002 : Step(97): len = 342094, overlap = 663.344
PHY-3002 : Step(98): len = 342505, overlap = 669.562
PHY-3002 : Step(99): len = 343662, overlap = 684.375
PHY-3002 : Step(100): len = 344892, overlap = 682.625
PHY-3002 : Step(101): len = 343716, overlap = 673.156
PHY-3002 : Step(102): len = 343261, overlap = 675.531
PHY-3002 : Step(103): len = 342655, overlap = 665.844
PHY-3002 : Step(104): len = 342394, overlap = 677.906
PHY-3002 : Step(105): len = 341359, overlap = 688.188
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 8.14986e-05
PHY-3002 : Step(106): len = 352247, overlap = 672.562
PHY-3002 : Step(107): len = 359606, overlap = 650.906
PHY-3002 : Step(108): len = 361796, overlap = 609.375
PHY-3002 : Step(109): len = 362316, overlap = 588.969
PHY-3002 : Step(110): len = 363195, overlap = 577.844
PHY-3002 : Step(111): len = 364297, overlap = 575.969
PHY-3002 : Step(112): len = 364255, overlap = 593.219
PHY-3002 : Step(113): len = 365291, overlap = 579.656
PHY-3002 : Step(114): len = 366810, overlap = 569.531
PHY-3002 : Step(115): len = 367437, overlap = 572.156
PHY-3002 : Step(116): len = 366325, overlap = 588.156
PHY-3002 : Step(117): len = 365775, overlap = 601.219
PHY-3002 : Step(118): len = 365721, overlap = 602.781
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000162997
PHY-3002 : Step(119): len = 373412, overlap = 578.312
PHY-3002 : Step(120): len = 378599, overlap = 561.438
PHY-3002 : Step(121): len = 379551, overlap = 540.812
PHY-3002 : Step(122): len = 380376, overlap = 522.344
PHY-3002 : Step(123): len = 382357, overlap = 526.75
PHY-3002 : Step(124): len = 383222, overlap = 521.406
PHY-3002 : Step(125): len = 383130, overlap = 522.156
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000299901
PHY-3002 : Step(126): len = 386507, overlap = 526.781
PHY-3002 : Step(127): len = 389811, overlap = 523.438
PHY-3002 : Step(128): len = 391509, overlap = 495.062
PHY-3002 : Step(129): len = 393312, overlap = 487.75
PHY-3002 : Step(130): len = 394752, overlap = 492.188
PHY-3002 : Step(131): len = 395829, overlap = 492.312
PHY-3002 : Step(132): len = 396364, overlap = 490.625
PHY-3002 : Step(133): len = 397236, overlap = 492.438
PHY-3002 : Step(134): len = 398252, overlap = 492.938
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000554692
PHY-3002 : Step(135): len = 400075, overlap = 487.688
PHY-3002 : Step(136): len = 402216, overlap = 483.312
PHY-3002 : Step(137): len = 403353, overlap = 477.031
PHY-3002 : Step(138): len = 405041, overlap = 469
PHY-3002 : Step(139): len = 406614, overlap = 470.531
PHY-3002 : Step(140): len = 407975, overlap = 477.344
PHY-3002 : Step(141): len = 408262, overlap = 473.719
PHY-3002 : Step(142): len = 408156, overlap = 469.219
PHY-3002 : Step(143): len = 408905, overlap = 473
PHY-3002 : Step(144): len = 410094, overlap = 473.469
PHY-3002 : Step(145): len = 410292, overlap = 460.312
PHY-3002 : Step(146): len = 410063, overlap = 464.344
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012996s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 78%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/24369.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 575416, over cnt = 1688(4%), over = 14974, worst = 201
PHY-1001 : End global iterations;  0.411594s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (34.2%)

PHY-1001 : Congestion index: top1 = 145.15, top5 = 93.81, top10 = 74.76, top15 = 63.53.
PHY-3001 : End congestion estimation;  0.628002s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (39.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15919 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.504772s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (52.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.95602e-05
PHY-3002 : Step(147): len = 449694, overlap = 372.562
PHY-3002 : Step(148): len = 446656, overlap = 342.531
PHY-3002 : Step(149): len = 438086, overlap = 345.531
PHY-3002 : Step(150): len = 425194, overlap = 357.5
PHY-3002 : Step(151): len = 421297, overlap = 352.25
PHY-3002 : Step(152): len = 416753, overlap = 341.469
PHY-3002 : Step(153): len = 412422, overlap = 333.719
PHY-3002 : Step(154): len = 411540, overlap = 332.875
PHY-3002 : Step(155): len = 403795, overlap = 341.688
PHY-3002 : Step(156): len = 403836, overlap = 345.156
PHY-3002 : Step(157): len = 399444, overlap = 340.375
PHY-3002 : Step(158): len = 399444, overlap = 340.375
PHY-3002 : Step(159): len = 397489, overlap = 343.406
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00011912
PHY-3002 : Step(160): len = 406017, overlap = 341.344
PHY-3002 : Step(161): len = 408745, overlap = 343.25
PHY-3002 : Step(162): len = 413408, overlap = 339.031
PHY-3002 : Step(163): len = 415661, overlap = 331.406
PHY-3002 : Step(164): len = 416845, overlap = 325.156
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000238241
PHY-3002 : Step(165): len = 417462, overlap = 320.906
PHY-3002 : Step(166): len = 418671, overlap = 315.75
PHY-3002 : Step(167): len = 419851, overlap = 317.781
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 78%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 220/24369.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 553088, over cnt = 2207(6%), over = 15179, worst = 168
PHY-1001 : End global iterations;  0.501775s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (56.1%)

PHY-1001 : Congestion index: top1 = 110.06, top5 = 80.44, top10 = 67.76, top15 = 60.19.
PHY-3001 : End congestion estimation;  0.729780s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (66.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15919 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.375482s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (37.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.59401e-05
PHY-3002 : Step(168): len = 426448, overlap = 715.281
PHY-3002 : Step(169): len = 430619, overlap = 675.531
PHY-3002 : Step(170): len = 422427, overlap = 634.438
PHY-3002 : Step(171): len = 421518, overlap = 618.219
PHY-3002 : Step(172): len = 410972, overlap = 548
PHY-3002 : Step(173): len = 412854, overlap = 516.75
PHY-3002 : Step(174): len = 410616, overlap = 508.25
PHY-3002 : Step(175): len = 407743, overlap = 486.531
PHY-3002 : Step(176): len = 406435, overlap = 468.469
PHY-3002 : Step(177): len = 399808, overlap = 451.375
PHY-3002 : Step(178): len = 398420, overlap = 442.344
PHY-3002 : Step(179): len = 394112, overlap = 457.594
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.18801e-05
PHY-3002 : Step(180): len = 394837, overlap = 446.812
PHY-3002 : Step(181): len = 395782, overlap = 442.594
PHY-3002 : Step(182): len = 397424, overlap = 432.344
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.94298e-05
PHY-3002 : Step(183): len = 404894, overlap = 417.438
PHY-3002 : Step(184): len = 408200, overlap = 408.125
PHY-3002 : Step(185): len = 419534, overlap = 367.5
PHY-3002 : Step(186): len = 415939, overlap = 375.781
PHY-3002 : Step(187): len = 415319, overlap = 373.375
PHY-3002 : Step(188): len = 415319, overlap = 373.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00019886
PHY-3002 : Step(189): len = 422378, overlap = 346.562
PHY-3002 : Step(190): len = 425381, overlap = 337.25
PHY-3002 : Step(191): len = 432441, overlap = 300.312
PHY-3002 : Step(192): len = 434820, overlap = 300.844
PHY-3002 : Step(193): len = 433719, overlap = 288.25
PHY-3002 : Step(194): len = 432647, overlap = 290.344
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000397719
PHY-3002 : Step(195): len = 433669, overlap = 292.875
PHY-3002 : Step(196): len = 435485, overlap = 292.062
PHY-3002 : Step(197): len = 439000, overlap = 284.438
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 78472, tnet num: 15919, tinst num: 14197, tnode num: 90649, tedge num: 128450.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 861.25 peak overflow 7.03
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 491/24369.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 618872, over cnt = 2894(8%), over = 15230, worst = 56
PHY-1001 : End global iterations;  0.732167s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (55.5%)

PHY-1001 : Congestion index: top1 = 72.46, top5 = 62.71, top10 = 56.67, top15 = 52.52.
PHY-1001 : End incremental global routing;  0.938995s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (58.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15919 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.471300s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (39.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.689661s wall, 0.890625s user + 0.000000s system = 0.890625s CPU (52.7%)

OPT-1001 : Current memory(MB): used = 545, reserve = 532, peak = 563.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 16180/24369.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 618872, over cnt = 2894(8%), over = 15230, worst = 56
PHY-1002 : len = 744360, over cnt = 2584(7%), over = 7717, worst = 48
PHY-1002 : len = 837424, over cnt = 1396(3%), over = 2903, worst = 33
PHY-1002 : len = 868952, over cnt = 628(1%), over = 1244, worst = 29
PHY-1002 : len = 892920, over cnt = 59(0%), over = 183, worst = 22
PHY-1001 : End global iterations;  1.603792s wall, 1.156250s user + 0.000000s system = 1.156250s CPU (72.1%)

PHY-1001 : Congestion index: top1 = 61.53, top5 = 55.32, top10 = 51.75, top15 = 49.30.
OPT-1001 : End congestion update;  1.834989s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (71.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15919 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.298126s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (41.9%)

OPT-0007 : Start: WNS 999170 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  2.133244s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (67.4%)

OPT-1001 : Current memory(MB): used = 551, reserve = 540, peak = 563.
OPT-1001 : End physical optimization;  4.950365s wall, 2.921875s user + 0.000000s system = 2.921875s CPU (59.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8612 LUT to BLE ...
SYN-4008 : Packed 8612 LUT and 1183 SEQ to BLE.
SYN-4003 : Packing 1429 remaining SEQ's ...
SYN-4005 : Packed 1242 SEQ with LUT/SLICE
SYN-4006 : 6250 single LUT's are left
SYN-4006 : 187 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 8799/12316 primitive instances ...
PHY-3001 : End packing;  0.615904s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (66.0%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7636 instances
RUN-1001 : 3755 mslices, 3756 lslices, 101 pads, 16 brams, 3 dsps
RUN-1001 : There are total 23372 nets
RUN-6004 WARNING: There are 44 nets with only 1 pin.
RUN-1001 : 12964 nets have 2 pins
RUN-1001 : 8904 nets have [3 - 5] pins
RUN-1001 : 840 nets have [6 - 10] pins
RUN-1001 : 339 nets have [11 - 20] pins
RUN-1001 : 216 nets have [21 - 99] pins
RUN-1001 : 65 nets have 100+ pins
PHY-3001 : design contains 7634 instances, 7511 slices, 872 macros(2850 instances: 1895 mslices 955 lslices)
PHY-3001 : Cell area utilization is 81%
PHY-3001 : After packing: Len = 448416, Over = 425.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 81%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11878/23372.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 840504, over cnt = 2162(6%), over = 3662, worst = 9
PHY-1002 : len = 845648, over cnt = 1522(4%), over = 2100, worst = 7
PHY-1002 : len = 858920, over cnt = 705(2%), over = 897, worst = 7
PHY-1002 : len = 871896, over cnt = 233(0%), over = 275, worst = 5
PHY-1002 : len = 881960, over cnt = 19(0%), over = 20, worst = 2
PHY-1001 : End global iterations;  1.427692s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (44.9%)

PHY-1001 : Congestion index: top1 = 61.27, top5 = 55.00, top10 = 51.16, top15 = 48.70.
PHY-3001 : End congestion estimation;  1.737904s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (45.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 75851, tnet num: 14922, tinst num: 7634, tnode num: 86155, tedge num: 126616.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.195887s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (27.4%)

RUN-1004 : used memory is 583 MB, reserved memory is 576 MB, peak memory is 583 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14922 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.634588s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (29.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.48676e-05
PHY-3002 : Step(198): len = 434718, overlap = 440.75
PHY-3002 : Step(199): len = 431180, overlap = 440.5
PHY-3002 : Step(200): len = 424078, overlap = 449.25
PHY-3002 : Step(201): len = 421387, overlap = 459.5
PHY-3002 : Step(202): len = 416161, overlap = 477.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.97352e-05
PHY-3002 : Step(203): len = 419927, overlap = 469.75
PHY-3002 : Step(204): len = 423158, overlap = 466.5
PHY-3002 : Step(205): len = 428933, overlap = 451.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.94703e-05
PHY-3002 : Step(206): len = 438851, overlap = 422.5
PHY-3002 : Step(207): len = 445374, overlap = 407.5
PHY-3002 : Step(208): len = 457226, overlap = 387.25
PHY-3002 : Step(209): len = 458495, overlap = 379.25
PHY-3002 : Step(210): len = 458622, overlap = 380.75
PHY-3002 : Step(211): len = 456878, overlap = 379.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.443302s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Trial Legalized: Len = 614622
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 80%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 767/23372.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 832040, over cnt = 3272(9%), over = 5966, worst = 8
PHY-1002 : len = 855320, over cnt = 1940(5%), over = 3071, worst = 7
PHY-1002 : len = 881848, over cnt = 792(2%), over = 1143, worst = 6
PHY-1002 : len = 894928, over cnt = 267(0%), over = 339, worst = 6
PHY-1002 : len = 901440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.536462s wall, 1.406250s user + 0.015625s system = 1.421875s CPU (56.1%)

PHY-1001 : Congestion index: top1 = 58.12, top5 = 52.22, top10 = 49.19, top15 = 47.05.
PHY-3001 : End congestion estimation;  2.868607s wall, 1.546875s user + 0.015625s system = 1.562500s CPU (54.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14922 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.432094s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (39.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.71901e-05
PHY-3002 : Step(212): len = 537466, overlap = 141
PHY-3002 : Step(213): len = 517229, overlap = 199.75
PHY-3002 : Step(214): len = 507454, overlap = 206.75
PHY-3002 : Step(215): len = 502382, overlap = 214.25
PHY-3002 : Step(216): len = 495393, overlap = 220
PHY-3002 : Step(217): len = 493557, overlap = 223.25
PHY-3002 : Step(218): len = 491917, overlap = 218.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00015438
PHY-3002 : Step(219): len = 503637, overlap = 205.75
PHY-3002 : Step(220): len = 510268, overlap = 195.5
PHY-3002 : Step(221): len = 513319, overlap = 191.75
PHY-3002 : Step(222): len = 514893, overlap = 190
PHY-3002 : Step(223): len = 516685, overlap = 187.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000280155
PHY-3002 : Step(224): len = 524327, overlap = 181
PHY-3002 : Step(225): len = 532692, overlap = 174.5
PHY-3002 : Step(226): len = 541894, overlap = 164.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022634s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 587391, Over = 0
PHY-3001 : Spreading special nets. 66 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.046772s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 95 instances has been re-located, deltaX = 24, deltaY = 73, maxDist = 4.
PHY-3001 : Final: Len = 589267, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 75851, tnet num: 14922, tinst num: 7634, tnode num: 86155, tedge num: 126616.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.301313s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (52.8%)

RUN-1004 : used memory is 584 MB, reserved memory is 580 MB, peak memory is 613 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2177/23372.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 816792, over cnt = 3131(8%), over = 5528, worst = 8
PHY-1002 : len = 839152, over cnt = 1776(5%), over = 2699, worst = 7
PHY-1002 : len = 859080, over cnt = 876(2%), over = 1250, worst = 7
PHY-1002 : len = 870944, over cnt = 289(0%), over = 415, worst = 6
PHY-1002 : len = 880536, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  2.421089s wall, 1.109375s user + 0.000000s system = 1.109375s CPU (45.8%)

PHY-1001 : Congestion index: top1 = 56.44, top5 = 51.22, top10 = 48.11, top15 = 45.89.
PHY-1001 : End incremental global routing;  2.732071s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (48.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14922 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.444561s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (31.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.496284s wall, 1.531250s user + 0.000000s system = 1.531250s CPU (43.8%)

OPT-1001 : Current memory(MB): used = 599, reserve = 595, peak = 613.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13942/23372.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 880536, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 880536, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 880552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.354420s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (35.3%)

PHY-1001 : Congestion index: top1 = 56.44, top5 = 51.22, top10 = 48.11, top15 = 45.89.
OPT-1001 : End congestion update;  0.662717s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (47.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14922 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.322886s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (62.9%)

OPT-0007 : Start: WNS 998995 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.985736s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (52.3%)

OPT-1001 : Current memory(MB): used = 603, reserve = 597, peak = 613.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14922 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.314921s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (34.7%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13942/23372.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 880552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.127720s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (36.7%)

PHY-1001 : Congestion index: top1 = 56.44, top5 = 51.22, top10 = 48.11, top15 = 45.89.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14922 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.323664s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (33.8%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 998995 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 56.034483
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  6.987626s wall, 3.140625s user + 0.000000s system = 3.140625s CPU (44.9%)

RUN-1003 : finish command "place" in  30.823694s wall, 12.984375s user + 0.484375s system = 13.468750s CPU (43.7%)

RUN-1004 : used memory is 532 MB, reserved memory is 522 MB, peak memory is 613 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_place.db" in  1.322837s wall, 1.015625s user + 0.015625s system = 1.031250s CPU (78.0%)

RUN-1004 : used memory is 533 MB, reserved memory is 522 MB, peak memory is 613 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 7636 instances
RUN-1001 : 3755 mslices, 3756 lslices, 101 pads, 16 brams, 3 dsps
RUN-1001 : There are total 23372 nets
RUN-6004 WARNING: There are 44 nets with only 1 pin.
RUN-1001 : 12964 nets have 2 pins
RUN-1001 : 8904 nets have [3 - 5] pins
RUN-1001 : 840 nets have [6 - 10] pins
RUN-1001 : 339 nets have [11 - 20] pins
RUN-1001 : 216 nets have [21 - 99] pins
RUN-1001 : 65 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 75851, tnet num: 14922, tinst num: 7634, tnode num: 86155, tedge num: 126616.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.190556s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (43.3%)

RUN-1004 : used memory is 567 MB, reserved memory is 564 MB, peak memory is 613 MB
PHY-1001 : 3755 mslices, 3756 lslices, 101 pads, 16 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14922 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 802144, over cnt = 3211(9%), over = 5867, worst = 8
PHY-1002 : len = 827208, over cnt = 1951(5%), over = 3096, worst = 7
PHY-1002 : len = 855336, over cnt = 670(1%), over = 1027, worst = 6
PHY-1002 : len = 869000, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 869192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.269726s wall, 1.703125s user + 0.000000s system = 1.703125s CPU (75.0%)

PHY-1001 : Congestion index: top1 = 56.06, top5 = 50.94, top10 = 47.69, top15 = 45.51.
PHY-1001 : End global routing;  2.578096s wall, 1.781250s user + 0.000000s system = 1.781250s CPU (69.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 612, reserve = 606, peak = 615.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-5010 WARNING: Net PADDR[11] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[10] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[9] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[8] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[3] is skipped due to 0 input or output
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_7 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net sd_rd_data[5] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : clock net clk_gen_inst/clk0_out will be merged with clock clk_gen_inst/clk0_buf
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 885, reserve = 881, peak = 885.
PHY-1001 : End build detailed router design. 2.952592s wall, 0.859375s user + 0.015625s system = 0.875000s CPU (29.6%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 158232, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.287544s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (58.3%)

PHY-1001 : Current memory(MB): used = 918, reserve = 915, peak = 918.
PHY-1001 : End phase 1; 1.293504s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (58.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 61% nets.
PHY-1022 : len = 2.82014e+06, over cnt = 2361(0%), over = 2368, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 930, reserve = 927, peak = 930.
PHY-1001 : End initial routed; 24.774253s wall, 10.984375s user + 0.187500s system = 11.171875s CPU (45.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/14390(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.664    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.981956s wall, 0.687500s user + 0.031250s system = 0.718750s CPU (36.3%)

PHY-1001 : Current memory(MB): used = 949, reserve = 947, peak = 949.
PHY-1001 : End phase 2; 26.756282s wall, 11.671875s user + 0.218750s system = 11.890625s CPU (44.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 2.82014e+06, over cnt = 2361(0%), over = 2368, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.075868s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (20.6%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.7315e+06, over cnt = 947(0%), over = 948, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 2.397664s wall, 2.265625s user + 0.000000s system = 2.265625s CPU (94.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.71899e+06, over cnt = 225(0%), over = 225, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 1.118310s wall, 0.656250s user + 0.015625s system = 0.671875s CPU (60.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.72002e+06, over cnt = 66(0%), over = 66, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.355441s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (48.4%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.72113e+06, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.284932s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (49.4%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.72136e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.207703s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (45.1%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 2.72143e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.179321s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (43.6%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 2.72143e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.198600s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (47.2%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 2.72144e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.168779s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (55.5%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 2.72143e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.158749s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (78.7%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 2.72143e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 0.173591s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (45.0%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 2.72143e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 0.188573s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (41.4%)

PHY-1001 : ==== DR Iter 12 ====
PHY-1022 : len = 2.72143e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 0.236671s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (26.4%)

PHY-1001 : ===== DR Iter 13 =====
PHY-1022 : len = 2.72143e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 13; 0.159147s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (88.4%)

PHY-1001 : ==== DR Iter 14 ====
PHY-1022 : len = 2.72142e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 14; 0.142400s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (54.9%)

PHY-1001 : Update timing.....
PHY-1001 : 0/14390(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.664    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.002838s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (41.3%)

PHY-1001 : Commit to database.....
PHY-1001 : 656 feed throughs used by 365 nets
PHY-1001 : End commit to database; 1.782296s wall, 0.890625s user + 0.000000s system = 0.890625s CPU (50.0%)

PHY-1001 : Current memory(MB): used = 1044, reserve = 1045, peak = 1044.
PHY-1001 : End phase 3; 10.065981s wall, 5.984375s user + 0.046875s system = 6.031250s CPU (59.9%)

PHY-1003 : Routed, final wirelength = 2.72142e+06
PHY-1001 : Current memory(MB): used = 1049, reserve = 1050, peak = 1049.
PHY-1001 : End export database. 0.051734s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (60.4%)

PHY-1001 : End detail routing;  41.430335s wall, 19.390625s user + 0.281250s system = 19.671875s CPU (47.5%)

RUN-1003 : finish command "route" in  45.784099s wall, 21.875000s user + 0.296875s system = 22.171875s CPU (48.4%)

RUN-1004 : used memory is 980 MB, reserved memory is 983 MB, peak memory is 1049 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        46
  #input                    8
  #output                  36
  #inout                    2

Utilization Statistics
#lut                    14669   out of  19600   74.84%
#reg                     2704   out of  19600   13.80%
#le                     14855
  #lut only             12151   out of  14855   81.80%
  #reg only               186   out of  14855    1.25%
  #lut&reg               2518   out of  14855   16.95%
#dsp                        3   out of     29   10.34%
#bram                       8   out of     64   12.50%
  #bram9k                   8
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       46   out of    188   24.47%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_7                                GCLK               io                 clk_syn_8.di                   2050
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc2    252
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    216
#4        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 72
#5        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    55
#6        clk_gen_inst/clk0_buf                    GCLK               pll                clk_gen_inst/pll_inst.clkc0    0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS25          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sd_en          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                      |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------------------------------------+
|top                         |CortexM0_SoC                                |14855  |14123   |546     |2720    |16      |3       |
|  ISP                       |AHBISP                                      |8213   |7904    |220     |614     |2       |0       |
|    u_5X5Window             |slidingWindow_5X5                           |7627   |7514    |76      |281     |2       |0       |
|      u_fifo_1              |fifo_buf                                    |1792   |1786    |6       |26      |0       |0       |
|      u_fifo_2              |fifo_buf                                    |1794   |1788    |6       |29      |0       |0       |
|      u_fifo_3              |fifo_buf                                    |1787   |1781    |6       |25      |0       |0       |
|      u_fifo_4              |fifo_buf                                    |50     |44      |6       |25      |2       |0       |
|    u_demosaic              |demosaic                                    |454    |270     |132     |256     |0       |0       |
|      u1_conv_mask5         |conv_mask5                                  |116    |57      |29      |73      |0       |0       |
|      u2_conv_mask5         |conv_mask5                                  |78     |41      |27      |49      |0       |0       |
|      u_conv_mask4          |conv_mask4                                  |90     |54      |33      |55      |0       |0       |
|      u_conv_mask6          |conv_mask6                                  |143    |106     |35      |64      |0       |0       |
|    u_gamma                 |gamma                                       |39     |39      |0       |16      |0       |0       |
|      u_blue_gamma_rom      |gamma_rom                                   |10     |10      |0       |6       |0       |0       |
|      u_green_gamma_rom     |gamma_rom                                   |12     |12      |0       |4       |0       |0       |
|      u_red_gamma_rom       |gamma_rom                                   |12     |12      |0       |6       |0       |0       |
|  Interconncet              |AHBlite_Interconnect                        |8      |8       |0       |2       |0       |0       |
|    Decoder                 |AHBlite_Decoder                             |8      |8       |0       |2       |0       |0       |
|  RAMCODE_Interface         |AHBlite_Block_RAM                           |14     |14      |0       |14      |0       |0       |
|  RAMDATA_Interface         |AHBlite_Block_RAM                           |42     |42      |0       |21      |0       |0       |
|  RAM_CODE                  |Block_RAM                                   |5      |5       |0       |1       |4       |0       |
|  RAM_DATA                  |Block_RAM                                   |4      |4       |0       |1       |4       |0       |
|  U_APB_GPIO                |APB_GPIO                                    |2      |2       |0       |0       |0       |0       |
|  U_APB_SDCARD_CONTROL      |APB_SDCARD_CONTROL                          |26     |26      |0       |24      |0       |0       |
|  U_APB_VGA_CONTROL         |APB_VGA_CONTROL                             |4      |4       |0       |3       |0       |0       |
|  U_sdram                   |SDRAM                                       |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                |cmsdk_ahb_to_apb                            |18     |18      |0       |16      |0       |0       |
|  clk_gen_inst              |clk_gen                                     |0      |0       |0       |0       |0       |0       |
|  cmsdk_apb_slave_mux       |cmsdk_apb_slave_mux                         |4      |4       |0       |1       |0       |0       |
|  sd_reader                 |sd_reader                                   |589    |478     |102     |273     |0       |0       |
|    u_sdcmd_ctrl            |sdcmd_ctrl                                  |265    |230     |34      |130     |0       |0       |
|  sdram_top_inst            |sdram_top                                   |740    |551     |103     |377     |6       |0       |
|    fifo_ctrl_inst          |fifo_ctrl                                   |382    |241     |60      |254     |6       |0       |
|      rd_fifo_data          |fifo_data                                   |136    |78      |18      |109     |2       |0       |
|        ram_inst            |ram_infer_fifo_data                         |9      |5       |0       |9       |2       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data |41     |24      |0       |41      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data |31     |23      |0       |31      |0       |0       |
|      wr_fifo_data          |fifo_data                                   |151    |92      |18      |121     |4       |0       |
|        ram_inst            |ram_infer_fifo_data                         |25     |24      |0       |24      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data |36     |21      |0       |36      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data |36     |29      |0       |35      |0       |0       |
|    sdram_ctrl_inst         |sdram_ctrl                                  |358    |310     |43      |123     |0       |0       |
|      sdram_a_ref_inst      |sdram_a_ref                                 |48     |39      |9       |19      |0       |0       |
|      sdram_arbit_inst      |sdram_arbit                                 |85     |85      |0       |15      |0       |0       |
|      sdram_init_inst       |sdram_init                                  |50     |41      |4       |31      |0       |0       |
|      sdram_read_inst       |sdram_read                                  |104    |86      |18      |32      |0       |0       |
|      sdram_write_inst      |sdram_write                                 |71     |59      |12      |26      |0       |0       |
|  u_logic                   |cortexm0ds_logic                            |5014   |4956    |56      |1328    |0       |3       |
|  vga_ctrl_inst             |vga_ctrl                                    |154    |89      |65      |25      |0       |0       |
+------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets   
    #1          1       12917  
    #2          2       7761   
    #3          3        583   
    #4          4        560   
    #5        5-10       901   
    #6        11-50      469   
    #7       51-100      24    
    #8       101-500     43    
    #9        >500       16    
  Average     3.09             

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.711364s wall, 1.453125s user + 0.000000s system = 1.453125s CPU (84.9%)

RUN-1004 : used memory is 981 MB, reserved memory is 984 MB, peak memory is 1049 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 75851, tnet num: 14922, tinst num: 7634, tnode num: 86155, tedge num: 126616.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.236779s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (58.1%)

RUN-1004 : used memory is 986 MB, reserved memory is 989 MB, peak memory is 1049 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 14922 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 6 (6 unconstrainted).
TMR-5009 WARNING: No clock constraint on 6 clock net(s): 
		SWCLK_dup_1
		clk_148m_vga_dup_1
		clk_dup_7
		clk_gen_inst/clk0_out
		sd_reader/clk
		sdram_top_inst/fifo_ctrl_inst/sys_clk
USR-6122 CRITICAL-WARNING: No clock constraint on PLL clk_gen_inst/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: b57c87738b3a0b7ca60326dd90b77720609b4682cdfc420e1a8d0229bcedb706 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 7634
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 23372, pip num: 177690
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 656
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3150 valid insts, and 470080 bits set as '1'.
BIT-1004 : the usercode register value: 00000000101001110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  25.918223s wall, 105.328125s user + 1.203125s system = 106.531250s CPU (411.0%)

RUN-1004 : used memory is 1065 MB, reserved memory is 1073 MB, peak memory is 1249 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240429_163336.log"
