#
# HDL files
#
#hdl:
# sim:
#   - designs/ITA-BPM-DAQ/hdl/testBench.sv
#   - shared/hdl/LTC2333_digitalModel.sv
#
# BD files
#
bd:
  - designs/main_design/bd/cb_block_design.bd
#
# IP repositories for the design 
#
ip_repo:
  - shared/ip_repo
#
# project specific XDC files below 
#
# xdc:
#   - designs/ITA-BPM-DAQ/xdc/ITA-BPM-DAQ.xdc
#
# Vivado target xdc file
#
xdcTarget: designs/main_design/xdc/vivado_target.xdc

#
# Top level modle name 
#
topMod: cb_block_design_wrapper
# topSim: testBench
