Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Dec 13 22:09:03 2022
| Host         : LAPTOP-2O846HLK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Board_timing_summary_routed.rpt -pb Board_timing_summary_routed.pb -rpx Board_timing_summary_routed.rpx -warn_on_violation
| Design       : Board
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                Violations  
---------  --------  ---------------------------------------------------------  ----------  
SYNTH-5    Warning   Mapped onto distributed RAM because of timing constraints  128         
TIMING-18  Warning   Missing input or output delay                              33          
TIMING-20  Warning   Non-clocked latch                                          1           
LATCH-1    Advisory  Existing latches in the design                             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (17)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: Head/ControlUnit/Bc_Op_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.003        0.000                      0                 7120        0.090        0.000                      0                 7120        3.750        0.000                       0                  1838  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.003        0.000                      0                 7120        0.090        0.000                      0                 7120        3.750        0.000                       0                  1838  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.003ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.003ns  (required time - arrival time)
  Source:                 Head/imm_ext/imm_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Head/RegisterFile/rf_reg[27][22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.852ns  (logic 3.821ns (38.783%)  route 6.031ns (61.217%))
  Logic Levels:           16  (CARRY4=9 LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.630     5.151    Head/imm_ext/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  Head/imm_ext/imm_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  Head/imm_ext/imm_temp_reg[0]/Q
                         net (fo=5, routed)           0.844     6.451    Head/ProgramCounter/imm_temp[0]
    SLICE_X10Y34         LUT2 (Prop_lut2_I1_O)        0.124     6.575 r  Head/ProgramCounter/PC_inputAddress0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.575    Head/ProgramCounter_n_45
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.088 r  Head/PC_inputAddress0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.088    Head/PC_inputAddress0_carry_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.205 r  Head/PC_inputAddress0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.205    Head/PC_inputAddress0_carry__0_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.424 r  Head/PC_inputAddress0_carry__1/O[0]
                         net (fo=2, routed)           0.734     8.159    Head/ControlUnit/PC_inputAddress0[8]
    SLICE_X11Y32         LUT5 (Prop_lut5_I0_O)        0.295     8.454 r  Head/ControlUnit/add_out_carry__1_i_4/O
                         net (fo=6, routed)           0.673     9.127    Head/ALU/operand1[8]
    SLICE_X13Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.653 r  Head/ALU/add_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.653    Head/ALU/add_out_carry__1_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.767 r  Head/ALU/add_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.767    Head/ALU/add_out_carry__2_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.881 r  Head/ALU/add_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.881    Head/ALU/add_out_carry__3_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.995 r  Head/ALU/add_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.995    Head/ALU/add_out_carry__4_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.109 r  Head/ALU/add_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.109    Head/ALU/add_out_carry__5_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.422 r  Head/ALU/add_out_carry__6/O[3]
                         net (fo=34, routed)          0.634    11.056    Head/ControlUnit/data0[30]
    SLICE_X15Y36         LUT3 (Prop_lut3_I0_O)        0.306    11.362 r  Head/ControlUnit/rf[1][7]_i_4/O
                         net (fo=32, routed)          0.909    12.271    Head/data/rf_reg[1][1]
    SLICE_X13Y43         LUT2 (Prop_lut2_I1_O)        0.124    12.395 r  Head/data/rf[1][31]_i_5/O
                         net (fo=17, routed)          1.046    13.441    Head/data/dout[15]
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.124    13.565 r  Head/data/rf[1][22]_i_2/O
                         net (fo=1, routed)           0.303    13.868    Head/ControlUnit/rf_reg[1][22]
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.124    13.992 r  Head/ControlUnit/rf[1][22]_i_1/O
                         net (fo=31, routed)          0.887    14.879    Head/Instruction/readRd[22]
    SLICE_X14Y53         LUT6 (Prop_lut6_I2_O)        0.124    15.003 r  Head/Instruction/rf[27][22]_i_1/O
                         net (fo=1, routed)           0.000    15.003    Head/RegisterFile/rf_reg[27][31]_0[22]
    SLICE_X14Y53         FDCE                                         r  Head/RegisterFile/rf_reg[27][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.440    14.781    Head/RegisterFile/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y53         FDCE                                         r  Head/RegisterFile/rf_reg[27][22]/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X14Y53         FDCE (Setup_fdce_C_D)        0.081    15.006    Head/RegisterFile/rf_reg[27][22]
  -------------------------------------------------------------------
                         required time                         15.006    
                         arrival time                         -15.003    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 Head/imm_ext/imm_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Head/RegisterFile/rf_reg[28][22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.700ns  (logic 3.697ns (38.114%)  route 6.003ns (61.886%))
  Logic Levels:           15  (CARRY4=9 LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.630     5.151    Head/imm_ext/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  Head/imm_ext/imm_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  Head/imm_ext/imm_temp_reg[0]/Q
                         net (fo=5, routed)           0.844     6.451    Head/ProgramCounter/imm_temp[0]
    SLICE_X10Y34         LUT2 (Prop_lut2_I1_O)        0.124     6.575 r  Head/ProgramCounter/PC_inputAddress0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.575    Head/ProgramCounter_n_45
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.088 r  Head/PC_inputAddress0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.088    Head/PC_inputAddress0_carry_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.205 r  Head/PC_inputAddress0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.205    Head/PC_inputAddress0_carry__0_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.424 r  Head/PC_inputAddress0_carry__1/O[0]
                         net (fo=2, routed)           0.734     8.159    Head/ControlUnit/PC_inputAddress0[8]
    SLICE_X11Y32         LUT5 (Prop_lut5_I0_O)        0.295     8.454 r  Head/ControlUnit/add_out_carry__1_i_4/O
                         net (fo=6, routed)           0.673     9.127    Head/ALU/operand1[8]
    SLICE_X13Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.653 r  Head/ALU/add_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.653    Head/ALU/add_out_carry__1_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.767 r  Head/ALU/add_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.767    Head/ALU/add_out_carry__2_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.881 r  Head/ALU/add_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.881    Head/ALU/add_out_carry__3_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.995 r  Head/ALU/add_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.995    Head/ALU/add_out_carry__4_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.109 r  Head/ALU/add_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.109    Head/ALU/add_out_carry__5_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.422 r  Head/ALU/add_out_carry__6/O[3]
                         net (fo=34, routed)          0.634    11.056    Head/ControlUnit/data0[30]
    SLICE_X15Y36         LUT3 (Prop_lut3_I0_O)        0.306    11.362 r  Head/ControlUnit/rf[1][7]_i_4/O
                         net (fo=32, routed)          0.909    12.271    Head/data/rf_reg[1][1]
    SLICE_X13Y43         LUT2 (Prop_lut2_I1_O)        0.124    12.395 r  Head/data/rf[1][31]_i_5/O
                         net (fo=17, routed)          1.046    13.441    Head/data/dout[15]
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.124    13.565 r  Head/data/rf[1][22]_i_2/O
                         net (fo=1, routed)           0.303    13.868    Head/ControlUnit/rf_reg[1][22]
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.124    13.992 r  Head/ControlUnit/rf[1][22]_i_1/O
                         net (fo=31, routed)          0.859    14.851    Head/RegisterFile/readRd[22]
    SLICE_X15Y52         FDCE                                         r  Head/RegisterFile/rf_reg[28][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.441    14.782    Head/RegisterFile/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y52         FDCE                                         r  Head/RegisterFile/rf_reg[28][22]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X15Y52         FDCE (Setup_fdce_C_D)       -0.067    14.859    Head/RegisterFile/rf_reg[28][22]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                         -14.851    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 Head/imm_ext/imm_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Head/RegisterFile/rf_reg[18][30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.767ns  (logic 3.697ns (37.853%)  route 6.070ns (62.147%))
  Logic Levels:           15  (CARRY4=9 LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.630     5.151    Head/imm_ext/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  Head/imm_ext/imm_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  Head/imm_ext/imm_temp_reg[0]/Q
                         net (fo=5, routed)           0.844     6.451    Head/ProgramCounter/imm_temp[0]
    SLICE_X10Y34         LUT2 (Prop_lut2_I1_O)        0.124     6.575 r  Head/ProgramCounter/PC_inputAddress0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.575    Head/ProgramCounter_n_45
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.088 r  Head/PC_inputAddress0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.088    Head/PC_inputAddress0_carry_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.205 r  Head/PC_inputAddress0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.205    Head/PC_inputAddress0_carry__0_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.424 r  Head/PC_inputAddress0_carry__1/O[0]
                         net (fo=2, routed)           0.734     8.159    Head/ControlUnit/PC_inputAddress0[8]
    SLICE_X11Y32         LUT5 (Prop_lut5_I0_O)        0.295     8.454 r  Head/ControlUnit/add_out_carry__1_i_4/O
                         net (fo=6, routed)           0.673     9.127    Head/ALU/operand1[8]
    SLICE_X13Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.653 r  Head/ALU/add_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.653    Head/ALU/add_out_carry__1_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.767 r  Head/ALU/add_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.767    Head/ALU/add_out_carry__2_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.881 r  Head/ALU/add_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.881    Head/ALU/add_out_carry__3_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.995 r  Head/ALU/add_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.995    Head/ALU/add_out_carry__4_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.109 r  Head/ALU/add_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.109    Head/ALU/add_out_carry__5_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.422 r  Head/ALU/add_out_carry__6/O[3]
                         net (fo=34, routed)          0.634    11.056    Head/ControlUnit/data0[30]
    SLICE_X15Y36         LUT3 (Prop_lut3_I0_O)        0.306    11.362 r  Head/ControlUnit/rf[1][7]_i_4/O
                         net (fo=32, routed)          0.909    12.271    Head/data/rf_reg[1][1]
    SLICE_X13Y43         LUT2 (Prop_lut2_I1_O)        0.124    12.395 r  Head/data/rf[1][31]_i_5/O
                         net (fo=17, routed)          0.963    13.358    Head/data/dout[15]
    SLICE_X11Y45         LUT6 (Prop_lut6_I0_O)        0.124    13.482 r  Head/data/rf[1][30]_i_2/O
                         net (fo=1, routed)           0.343    13.825    Head/ControlUnit/rf_reg[1][30]
    SLICE_X11Y46         LUT6 (Prop_lut6_I0_O)        0.124    13.949 r  Head/ControlUnit/rf[1][30]_i_1/O
                         net (fo=31, routed)          0.969    14.918    Head/RegisterFile/readRd[30]
    SLICE_X5Y51          FDCE                                         r  Head/RegisterFile/rf_reg[18][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.508    14.849    Head/RegisterFile/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y51          FDCE                                         r  Head/RegisterFile/rf_reg[18][30]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X5Y51          FDCE (Setup_fdce_C_D)       -0.067    14.926    Head/RegisterFile/rf_reg[18][30]
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -14.918    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.016ns  (required time - arrival time)
  Source:                 Head/imm_ext/imm_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Head/RegisterFile/rf_reg[30][30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.857ns  (logic 3.821ns (38.766%)  route 6.036ns (61.234%))
  Logic Levels:           16  (CARRY4=9 LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.630     5.151    Head/imm_ext/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  Head/imm_ext/imm_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  Head/imm_ext/imm_temp_reg[0]/Q
                         net (fo=5, routed)           0.844     6.451    Head/ProgramCounter/imm_temp[0]
    SLICE_X10Y34         LUT2 (Prop_lut2_I1_O)        0.124     6.575 r  Head/ProgramCounter/PC_inputAddress0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.575    Head/ProgramCounter_n_45
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.088 r  Head/PC_inputAddress0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.088    Head/PC_inputAddress0_carry_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.205 r  Head/PC_inputAddress0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.205    Head/PC_inputAddress0_carry__0_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.424 r  Head/PC_inputAddress0_carry__1/O[0]
                         net (fo=2, routed)           0.734     8.159    Head/ControlUnit/PC_inputAddress0[8]
    SLICE_X11Y32         LUT5 (Prop_lut5_I0_O)        0.295     8.454 r  Head/ControlUnit/add_out_carry__1_i_4/O
                         net (fo=6, routed)           0.673     9.127    Head/ALU/operand1[8]
    SLICE_X13Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.653 r  Head/ALU/add_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.653    Head/ALU/add_out_carry__1_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.767 r  Head/ALU/add_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.767    Head/ALU/add_out_carry__2_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.881 r  Head/ALU/add_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.881    Head/ALU/add_out_carry__3_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.995 r  Head/ALU/add_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.995    Head/ALU/add_out_carry__4_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.109 r  Head/ALU/add_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.109    Head/ALU/add_out_carry__5_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.422 r  Head/ALU/add_out_carry__6/O[3]
                         net (fo=34, routed)          0.634    11.056    Head/ControlUnit/data0[30]
    SLICE_X15Y36         LUT3 (Prop_lut3_I0_O)        0.306    11.362 r  Head/ControlUnit/rf[1][7]_i_4/O
                         net (fo=32, routed)          0.909    12.271    Head/data/rf_reg[1][1]
    SLICE_X13Y43         LUT2 (Prop_lut2_I1_O)        0.124    12.395 r  Head/data/rf[1][31]_i_5/O
                         net (fo=17, routed)          0.963    13.358    Head/data/dout[15]
    SLICE_X11Y45         LUT6 (Prop_lut6_I0_O)        0.124    13.482 r  Head/data/rf[1][30]_i_2/O
                         net (fo=1, routed)           0.343    13.825    Head/ControlUnit/rf_reg[1][30]
    SLICE_X11Y46         LUT6 (Prop_lut6_I0_O)        0.124    13.949 r  Head/ControlUnit/rf[1][30]_i_1/O
                         net (fo=31, routed)          0.934    14.884    Head/Instruction/readRd[30]
    SLICE_X7Y50          LUT6 (Prop_lut6_I2_O)        0.124    15.008 r  Head/Instruction/rf[30][30]_i_1/O
                         net (fo=1, routed)           0.000    15.008    Head/RegisterFile/rf_reg[30][31]_0[30]
    SLICE_X7Y50          FDCE                                         r  Head/RegisterFile/rf_reg[30][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.508    14.849    Head/RegisterFile/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y50          FDCE                                         r  Head/RegisterFile/rf_reg[30][30]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X7Y50          FDCE (Setup_fdce_C_D)        0.031    15.024    Head/RegisterFile/rf_reg[30][30]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -15.008    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.021ns  (required time - arrival time)
  Source:                 Head/imm_ext/imm_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Head/RegisterFile/rf_reg[17][30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.850ns  (logic 3.821ns (38.793%)  route 6.029ns (61.207%))
  Logic Levels:           16  (CARRY4=9 LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.630     5.151    Head/imm_ext/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  Head/imm_ext/imm_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  Head/imm_ext/imm_temp_reg[0]/Q
                         net (fo=5, routed)           0.844     6.451    Head/ProgramCounter/imm_temp[0]
    SLICE_X10Y34         LUT2 (Prop_lut2_I1_O)        0.124     6.575 r  Head/ProgramCounter/PC_inputAddress0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.575    Head/ProgramCounter_n_45
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.088 r  Head/PC_inputAddress0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.088    Head/PC_inputAddress0_carry_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.205 r  Head/PC_inputAddress0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.205    Head/PC_inputAddress0_carry__0_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.424 r  Head/PC_inputAddress0_carry__1/O[0]
                         net (fo=2, routed)           0.734     8.159    Head/ControlUnit/PC_inputAddress0[8]
    SLICE_X11Y32         LUT5 (Prop_lut5_I0_O)        0.295     8.454 r  Head/ControlUnit/add_out_carry__1_i_4/O
                         net (fo=6, routed)           0.673     9.127    Head/ALU/operand1[8]
    SLICE_X13Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.653 r  Head/ALU/add_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.653    Head/ALU/add_out_carry__1_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.767 r  Head/ALU/add_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.767    Head/ALU/add_out_carry__2_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.881 r  Head/ALU/add_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.881    Head/ALU/add_out_carry__3_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.995 r  Head/ALU/add_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.995    Head/ALU/add_out_carry__4_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.109 r  Head/ALU/add_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.109    Head/ALU/add_out_carry__5_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.422 r  Head/ALU/add_out_carry__6/O[3]
                         net (fo=34, routed)          0.634    11.056    Head/ControlUnit/data0[30]
    SLICE_X15Y36         LUT3 (Prop_lut3_I0_O)        0.306    11.362 r  Head/ControlUnit/rf[1][7]_i_4/O
                         net (fo=32, routed)          0.909    12.271    Head/data/rf_reg[1][1]
    SLICE_X13Y43         LUT2 (Prop_lut2_I1_O)        0.124    12.395 r  Head/data/rf[1][31]_i_5/O
                         net (fo=17, routed)          0.963    13.358    Head/data/dout[15]
    SLICE_X11Y45         LUT6 (Prop_lut6_I0_O)        0.124    13.482 r  Head/data/rf[1][30]_i_2/O
                         net (fo=1, routed)           0.343    13.825    Head/ControlUnit/rf_reg[1][30]
    SLICE_X11Y46         LUT6 (Prop_lut6_I0_O)        0.124    13.949 r  Head/ControlUnit/rf[1][30]_i_1/O
                         net (fo=31, routed)          0.928    14.877    Head/Instruction/readRd[30]
    SLICE_X4Y50          LUT6 (Prop_lut6_I2_O)        0.124    15.001 r  Head/Instruction/rf[17][30]_i_1/O
                         net (fo=1, routed)           0.000    15.001    Head/RegisterFile/rf_reg[17][31]_0[30]
    SLICE_X4Y50          FDCE                                         r  Head/RegisterFile/rf_reg[17][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.508    14.849    Head/RegisterFile/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y50          FDCE                                         r  Head/RegisterFile/rf_reg[17][30]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X4Y50          FDCE (Setup_fdce_C_D)        0.029    15.022    Head/RegisterFile/rf_reg[17][30]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -15.001    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 Head/imm_ext/imm_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Head/RegisterFile/rf_reg[23][30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.850ns  (logic 3.821ns (38.793%)  route 6.029ns (61.207%))
  Logic Levels:           16  (CARRY4=9 LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.630     5.151    Head/imm_ext/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  Head/imm_ext/imm_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  Head/imm_ext/imm_temp_reg[0]/Q
                         net (fo=5, routed)           0.844     6.451    Head/ProgramCounter/imm_temp[0]
    SLICE_X10Y34         LUT2 (Prop_lut2_I1_O)        0.124     6.575 r  Head/ProgramCounter/PC_inputAddress0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.575    Head/ProgramCounter_n_45
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.088 r  Head/PC_inputAddress0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.088    Head/PC_inputAddress0_carry_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.205 r  Head/PC_inputAddress0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.205    Head/PC_inputAddress0_carry__0_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.424 r  Head/PC_inputAddress0_carry__1/O[0]
                         net (fo=2, routed)           0.734     8.159    Head/ControlUnit/PC_inputAddress0[8]
    SLICE_X11Y32         LUT5 (Prop_lut5_I0_O)        0.295     8.454 r  Head/ControlUnit/add_out_carry__1_i_4/O
                         net (fo=6, routed)           0.673     9.127    Head/ALU/operand1[8]
    SLICE_X13Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.653 r  Head/ALU/add_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.653    Head/ALU/add_out_carry__1_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.767 r  Head/ALU/add_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.767    Head/ALU/add_out_carry__2_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.881 r  Head/ALU/add_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.881    Head/ALU/add_out_carry__3_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.995 r  Head/ALU/add_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.995    Head/ALU/add_out_carry__4_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.109 r  Head/ALU/add_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.109    Head/ALU/add_out_carry__5_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.422 r  Head/ALU/add_out_carry__6/O[3]
                         net (fo=34, routed)          0.634    11.056    Head/ControlUnit/data0[30]
    SLICE_X15Y36         LUT3 (Prop_lut3_I0_O)        0.306    11.362 r  Head/ControlUnit/rf[1][7]_i_4/O
                         net (fo=32, routed)          0.909    12.271    Head/data/rf_reg[1][1]
    SLICE_X13Y43         LUT2 (Prop_lut2_I1_O)        0.124    12.395 r  Head/data/rf[1][31]_i_5/O
                         net (fo=17, routed)          0.963    13.358    Head/data/dout[15]
    SLICE_X11Y45         LUT6 (Prop_lut6_I0_O)        0.124    13.482 r  Head/data/rf[1][30]_i_2/O
                         net (fo=1, routed)           0.343    13.825    Head/ControlUnit/rf_reg[1][30]
    SLICE_X11Y46         LUT6 (Prop_lut6_I0_O)        0.124    13.949 r  Head/ControlUnit/rf[1][30]_i_1/O
                         net (fo=31, routed)          0.928    14.877    Head/Instruction/readRd[30]
    SLICE_X4Y50          LUT6 (Prop_lut6_I2_O)        0.124    15.001 r  Head/Instruction/rf[23][30]_i_1/O
                         net (fo=1, routed)           0.000    15.001    Head/RegisterFile/rf_reg[23][31]_0[30]
    SLICE_X4Y50          FDCE                                         r  Head/RegisterFile/rf_reg[23][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.508    14.849    Head/RegisterFile/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y50          FDCE                                         r  Head/RegisterFile/rf_reg[23][30]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X4Y50          FDCE (Setup_fdce_C_D)        0.032    15.025    Head/RegisterFile/rf_reg[23][30]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -15.001    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (required time - arrival time)
  Source:                 Head/imm_ext/imm_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Head/RegisterFile/rf_reg[11][21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.779ns  (logic 3.821ns (39.072%)  route 5.958ns (60.928%))
  Logic Levels:           16  (CARRY4=9 LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.630     5.151    Head/imm_ext/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  Head/imm_ext/imm_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  Head/imm_ext/imm_temp_reg[0]/Q
                         net (fo=5, routed)           0.844     6.451    Head/ProgramCounter/imm_temp[0]
    SLICE_X10Y34         LUT2 (Prop_lut2_I1_O)        0.124     6.575 r  Head/ProgramCounter/PC_inputAddress0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.575    Head/ProgramCounter_n_45
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.088 r  Head/PC_inputAddress0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.088    Head/PC_inputAddress0_carry_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.205 r  Head/PC_inputAddress0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.205    Head/PC_inputAddress0_carry__0_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.424 r  Head/PC_inputAddress0_carry__1/O[0]
                         net (fo=2, routed)           0.734     8.159    Head/ControlUnit/PC_inputAddress0[8]
    SLICE_X11Y32         LUT5 (Prop_lut5_I0_O)        0.295     8.454 r  Head/ControlUnit/add_out_carry__1_i_4/O
                         net (fo=6, routed)           0.673     9.127    Head/ALU/operand1[8]
    SLICE_X13Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.653 r  Head/ALU/add_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.653    Head/ALU/add_out_carry__1_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.767 r  Head/ALU/add_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.767    Head/ALU/add_out_carry__2_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.881 r  Head/ALU/add_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.881    Head/ALU/add_out_carry__3_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.995 r  Head/ALU/add_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.995    Head/ALU/add_out_carry__4_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.109 r  Head/ALU/add_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.109    Head/ALU/add_out_carry__5_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.422 r  Head/ALU/add_out_carry__6/O[3]
                         net (fo=34, routed)          0.634    11.056    Head/ControlUnit/data0[30]
    SLICE_X15Y36         LUT3 (Prop_lut3_I0_O)        0.306    11.362 r  Head/ControlUnit/rf[1][7]_i_4/O
                         net (fo=32, routed)          0.909    12.271    Head/data/rf_reg[1][1]
    SLICE_X13Y43         LUT2 (Prop_lut2_I1_O)        0.124    12.395 r  Head/data/rf[1][31]_i_5/O
                         net (fo=17, routed)          1.139    13.534    Head/data/dout[15]
    SLICE_X12Y46         LUT6 (Prop_lut6_I0_O)        0.124    13.658 r  Head/data/rf[1][21]_i_2/O
                         net (fo=1, routed)           0.282    13.940    Head/ControlUnit/rf_reg[1][21]
    SLICE_X12Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.064 r  Head/ControlUnit/rf[1][21]_i_1/O
                         net (fo=31, routed)          0.742    14.807    Head/Instruction/readRd[21]
    SLICE_X11Y50         LUT6 (Prop_lut6_I2_O)        0.124    14.931 r  Head/Instruction/rf[11][21]_i_1/O
                         net (fo=1, routed)           0.000    14.931    Head/RegisterFile/rf_reg[11][31]_0[21]
    SLICE_X11Y50         FDCE                                         r  Head/RegisterFile/rf_reg[11][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.442    14.783    Head/RegisterFile/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y50         FDCE                                         r  Head/RegisterFile/rf_reg[11][21]/C
                         clock pessimism              0.180    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X11Y50         FDCE (Setup_fdce_C_D)        0.029    14.956    Head/RegisterFile/rf_reg[11][21]
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                         -14.931    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (required time - arrival time)
  Source:                 Head/imm_ext/imm_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Head/RegisterFile/rf_reg[21][30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.847ns  (logic 3.821ns (38.804%)  route 6.026ns (61.196%))
  Logic Levels:           16  (CARRY4=9 LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.630     5.151    Head/imm_ext/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  Head/imm_ext/imm_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  Head/imm_ext/imm_temp_reg[0]/Q
                         net (fo=5, routed)           0.844     6.451    Head/ProgramCounter/imm_temp[0]
    SLICE_X10Y34         LUT2 (Prop_lut2_I1_O)        0.124     6.575 r  Head/ProgramCounter/PC_inputAddress0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.575    Head/ProgramCounter_n_45
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.088 r  Head/PC_inputAddress0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.088    Head/PC_inputAddress0_carry_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.205 r  Head/PC_inputAddress0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.205    Head/PC_inputAddress0_carry__0_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.424 r  Head/PC_inputAddress0_carry__1/O[0]
                         net (fo=2, routed)           0.734     8.159    Head/ControlUnit/PC_inputAddress0[8]
    SLICE_X11Y32         LUT5 (Prop_lut5_I0_O)        0.295     8.454 r  Head/ControlUnit/add_out_carry__1_i_4/O
                         net (fo=6, routed)           0.673     9.127    Head/ALU/operand1[8]
    SLICE_X13Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.653 r  Head/ALU/add_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.653    Head/ALU/add_out_carry__1_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.767 r  Head/ALU/add_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.767    Head/ALU/add_out_carry__2_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.881 r  Head/ALU/add_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.881    Head/ALU/add_out_carry__3_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.995 r  Head/ALU/add_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.995    Head/ALU/add_out_carry__4_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.109 r  Head/ALU/add_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.109    Head/ALU/add_out_carry__5_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.422 r  Head/ALU/add_out_carry__6/O[3]
                         net (fo=34, routed)          0.634    11.056    Head/ControlUnit/data0[30]
    SLICE_X15Y36         LUT3 (Prop_lut3_I0_O)        0.306    11.362 r  Head/ControlUnit/rf[1][7]_i_4/O
                         net (fo=32, routed)          0.909    12.271    Head/data/rf_reg[1][1]
    SLICE_X13Y43         LUT2 (Prop_lut2_I1_O)        0.124    12.395 r  Head/data/rf[1][31]_i_5/O
                         net (fo=17, routed)          0.963    13.358    Head/data/dout[15]
    SLICE_X11Y45         LUT6 (Prop_lut6_I0_O)        0.124    13.482 r  Head/data/rf[1][30]_i_2/O
                         net (fo=1, routed)           0.343    13.825    Head/ControlUnit/rf_reg[1][30]
    SLICE_X11Y46         LUT6 (Prop_lut6_I0_O)        0.124    13.949 r  Head/ControlUnit/rf[1][30]_i_1/O
                         net (fo=31, routed)          0.925    14.874    Head/Instruction/readRd[30]
    SLICE_X4Y50          LUT6 (Prop_lut6_I2_O)        0.124    14.998 r  Head/Instruction/rf[21][30]_i_1/O
                         net (fo=1, routed)           0.000    14.998    Head/RegisterFile/rf_reg[21][31]_0[30]
    SLICE_X4Y50          FDCE                                         r  Head/RegisterFile/rf_reg[21][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.508    14.849    Head/RegisterFile/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y50          FDCE                                         r  Head/RegisterFile/rf_reg[21][30]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X4Y50          FDCE (Setup_fdce_C_D)        0.031    15.024    Head/RegisterFile/rf_reg[21][30]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -14.998    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (required time - arrival time)
  Source:                 Head/imm_ext/imm_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Head/RegisterFile/rf_reg[22][30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.847ns  (logic 3.821ns (38.805%)  route 6.026ns (61.195%))
  Logic Levels:           16  (CARRY4=9 LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.630     5.151    Head/imm_ext/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  Head/imm_ext/imm_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  Head/imm_ext/imm_temp_reg[0]/Q
                         net (fo=5, routed)           0.844     6.451    Head/ProgramCounter/imm_temp[0]
    SLICE_X10Y34         LUT2 (Prop_lut2_I1_O)        0.124     6.575 r  Head/ProgramCounter/PC_inputAddress0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.575    Head/ProgramCounter_n_45
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.088 r  Head/PC_inputAddress0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.088    Head/PC_inputAddress0_carry_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.205 r  Head/PC_inputAddress0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.205    Head/PC_inputAddress0_carry__0_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.424 r  Head/PC_inputAddress0_carry__1/O[0]
                         net (fo=2, routed)           0.734     8.159    Head/ControlUnit/PC_inputAddress0[8]
    SLICE_X11Y32         LUT5 (Prop_lut5_I0_O)        0.295     8.454 r  Head/ControlUnit/add_out_carry__1_i_4/O
                         net (fo=6, routed)           0.673     9.127    Head/ALU/operand1[8]
    SLICE_X13Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.653 r  Head/ALU/add_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.653    Head/ALU/add_out_carry__1_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.767 r  Head/ALU/add_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.767    Head/ALU/add_out_carry__2_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.881 r  Head/ALU/add_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.881    Head/ALU/add_out_carry__3_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.995 r  Head/ALU/add_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.995    Head/ALU/add_out_carry__4_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.109 r  Head/ALU/add_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.109    Head/ALU/add_out_carry__5_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.422 r  Head/ALU/add_out_carry__6/O[3]
                         net (fo=34, routed)          0.634    11.056    Head/ControlUnit/data0[30]
    SLICE_X15Y36         LUT3 (Prop_lut3_I0_O)        0.306    11.362 r  Head/ControlUnit/rf[1][7]_i_4/O
                         net (fo=32, routed)          0.909    12.271    Head/data/rf_reg[1][1]
    SLICE_X13Y43         LUT2 (Prop_lut2_I1_O)        0.124    12.395 r  Head/data/rf[1][31]_i_5/O
                         net (fo=17, routed)          0.963    13.358    Head/data/dout[15]
    SLICE_X11Y45         LUT6 (Prop_lut6_I0_O)        0.124    13.482 r  Head/data/rf[1][30]_i_2/O
                         net (fo=1, routed)           0.343    13.825    Head/ControlUnit/rf_reg[1][30]
    SLICE_X11Y46         LUT6 (Prop_lut6_I0_O)        0.124    13.949 r  Head/ControlUnit/rf[1][30]_i_1/O
                         net (fo=31, routed)          0.925    14.874    Head/Instruction/readRd[30]
    SLICE_X4Y50          LUT6 (Prop_lut6_I2_O)        0.124    14.998 r  Head/Instruction/rf[22][30]_i_1/O
                         net (fo=1, routed)           0.000    14.998    Head/RegisterFile/rf_reg[22][31]_0[30]
    SLICE_X4Y50          FDCE                                         r  Head/RegisterFile/rf_reg[22][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.508    14.849    Head/RegisterFile/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y50          FDCE                                         r  Head/RegisterFile/rf_reg[22][30]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X4Y50          FDCE (Setup_fdce_C_D)        0.031    15.024    Head/RegisterFile/rf_reg[22][30]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -14.998    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.029ns  (required time - arrival time)
  Source:                 Head/imm_ext/imm_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Head/RegisterFile/rf_reg[20][30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.734ns  (logic 3.697ns (37.980%)  route 6.037ns (62.020%))
  Logic Levels:           15  (CARRY4=9 LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.630     5.151    Head/imm_ext/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  Head/imm_ext/imm_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  Head/imm_ext/imm_temp_reg[0]/Q
                         net (fo=5, routed)           0.844     6.451    Head/ProgramCounter/imm_temp[0]
    SLICE_X10Y34         LUT2 (Prop_lut2_I1_O)        0.124     6.575 r  Head/ProgramCounter/PC_inputAddress0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.575    Head/ProgramCounter_n_45
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.088 r  Head/PC_inputAddress0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.088    Head/PC_inputAddress0_carry_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.205 r  Head/PC_inputAddress0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.205    Head/PC_inputAddress0_carry__0_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.424 r  Head/PC_inputAddress0_carry__1/O[0]
                         net (fo=2, routed)           0.734     8.159    Head/ControlUnit/PC_inputAddress0[8]
    SLICE_X11Y32         LUT5 (Prop_lut5_I0_O)        0.295     8.454 r  Head/ControlUnit/add_out_carry__1_i_4/O
                         net (fo=6, routed)           0.673     9.127    Head/ALU/operand1[8]
    SLICE_X13Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.653 r  Head/ALU/add_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.653    Head/ALU/add_out_carry__1_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.767 r  Head/ALU/add_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.767    Head/ALU/add_out_carry__2_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.881 r  Head/ALU/add_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.881    Head/ALU/add_out_carry__3_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.995 r  Head/ALU/add_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.995    Head/ALU/add_out_carry__4_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.109 r  Head/ALU/add_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.109    Head/ALU/add_out_carry__5_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.422 r  Head/ALU/add_out_carry__6/O[3]
                         net (fo=34, routed)          0.634    11.056    Head/ControlUnit/data0[30]
    SLICE_X15Y36         LUT3 (Prop_lut3_I0_O)        0.306    11.362 r  Head/ControlUnit/rf[1][7]_i_4/O
                         net (fo=32, routed)          0.909    12.271    Head/data/rf_reg[1][1]
    SLICE_X13Y43         LUT2 (Prop_lut2_I1_O)        0.124    12.395 r  Head/data/rf[1][31]_i_5/O
                         net (fo=17, routed)          0.963    13.358    Head/data/dout[15]
    SLICE_X11Y45         LUT6 (Prop_lut6_I0_O)        0.124    13.482 r  Head/data/rf[1][30]_i_2/O
                         net (fo=1, routed)           0.343    13.825    Head/ControlUnit/rf_reg[1][30]
    SLICE_X11Y46         LUT6 (Prop_lut6_I0_O)        0.124    13.949 r  Head/ControlUnit/rf[1][30]_i_1/O
                         net (fo=31, routed)          0.936    14.885    Head/RegisterFile/readRd[30]
    SLICE_X3Y50          FDCE                                         r  Head/RegisterFile/rf_reg[20][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.510    14.851    Head/RegisterFile/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y50          FDCE                                         r  Head/RegisterFile/rf_reg[20][30]/C
                         clock pessimism              0.180    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X3Y50          FDCE (Setup_fdce_C_D)       -0.081    14.914    Head/RegisterFile/rf_reg[20][30]
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                         -14.885    
  -------------------------------------------------------------------
                         slack                                  0.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 Head/data/dmem_in_1_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Head/data/dmem_reg_0_255_11_11/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.748%)  route 0.126ns (47.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.553     1.436    Head/data/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y25         FDRE                                         r  Head/data/dmem_in_1_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  Head/data/dmem_in_1_temp_reg[3]/Q
                         net (fo=16, routed)          0.126     1.703    Head/data/dmem_reg_0_255_11_11/D
    SLICE_X8Y25          RAMS64E                                      r  Head/data/dmem_reg_0_255_11_11/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.820     1.947    Head/data/dmem_reg_0_255_11_11/WCLK
    SLICE_X8Y25          RAMS64E                                      r  Head/data/dmem_reg_0_255_11_11/RAMS64E_D/CLK
                         clock pessimism             -0.478     1.469    
    SLICE_X8Y25          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.613    Head/data/dmem_reg_0_255_11_11/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Head/data/dmem_in_1_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Head/data/dmem_reg_0_255_15_15/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.970%)  route 0.141ns (50.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.557     1.440    Head/data/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y29          FDRE                                         r  Head/data/dmem_in_1_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141     1.581 r  Head/data/dmem_in_1_temp_reg[7]/Q
                         net (fo=16, routed)          0.141     1.722    Head/data/dmem_reg_0_255_15_15/D
    SLICE_X10Y29         RAMS64E                                      r  Head/data/dmem_reg_0_255_15_15/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.825     1.952    Head/data/dmem_reg_0_255_15_15/WCLK
    SLICE_X10Y29         RAMS64E                                      r  Head/data/dmem_reg_0_255_15_15/RAMS64E_D/CLK
                         clock pessimism             -0.478     1.474    
    SLICE_X10Y29         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.618    Head/data/dmem_reg_0_255_15_15/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 Head/RegisterFile/rf_reg[0][24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Head/RegisterFile/rs1_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.282ns (55.000%)  route 0.231ns (45.000%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.565     1.448    Head/RegisterFile/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y50          FDCE                                         r  Head/RegisterFile/rf_reg[0][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDCE (Prop_fdce_C_Q)         0.164     1.612 r  Head/RegisterFile/rf_reg[0][24]/Q
                         net (fo=3, routed)           0.231     1.843    Head/RegisterFile/out[24]
    SLICE_X12Y49         LUT6 (Prop_lut6_I5_O)        0.045     1.888 r  Head/RegisterFile/rs1[24]_i_2/O
                         net (fo=1, routed)           0.000     1.888    Head/RegisterFile/rs1[24]_i_2_n_0
    SLICE_X12Y49         MUXF7 (Prop_muxf7_I0_O)      0.073     1.961 r  Head/RegisterFile/rs1_reg[24]_i_1/O
                         net (fo=1, routed)           0.000     1.961    Head/RegisterFile/rf[24]
    SLICE_X12Y49         FDCE                                         r  Head/RegisterFile/rs1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.837     1.964    Head/RegisterFile/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y49         FDCE                                         r  Head/RegisterFile/rs1_reg[24]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X12Y49         FDCE (Hold_fdce_C_D)         0.134     1.854    Head/RegisterFile/rs1_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 Head/data/dmem_in_0_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Head/data/dmem_reg_512_767_3_3/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.585     1.468    Head/data/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y19          FDRE                                         r  Head/data/dmem_in_0_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Head/data/dmem_in_0_temp_reg[3]/Q
                         net (fo=16, routed)          0.128     1.737    Head/data/dmem_reg_512_767_3_3/D
    SLICE_X6Y18          RAMS64E                                      r  Head/data/dmem_reg_512_767_3_3/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.855     1.982    Head/data/dmem_reg_512_767_3_3/WCLK
    SLICE_X6Y18          RAMS64E                                      r  Head/data/dmem_reg_512_767_3_3/RAMS64E_D/CLK
                         clock pessimism             -0.499     1.483    
    SLICE_X6Y18          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.627    Head/data/dmem_reg_512_767_3_3/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 Head/data/dmem_in_3_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Head/data/dmem_reg_256_511_30_30/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.588     1.471    Head/data/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y33          FDRE                                         r  Head/data/dmem_in_3_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  Head/data/dmem_in_3_temp_reg[6]/Q
                         net (fo=16, routed)          0.128     1.740    Head/data/dmem_reg_256_511_30_30/D
    SLICE_X6Y33          RAMS64E                                      r  Head/data/dmem_reg_256_511_30_30/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.857     1.984    Head/data/dmem_reg_256_511_30_30/WCLK
    SLICE_X6Y33          RAMS64E                                      r  Head/data/dmem_reg_256_511_30_30/RAMS64E_D/CLK
                         clock pessimism             -0.500     1.484    
    SLICE_X6Y33          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.628    Head/data/dmem_reg_256_511_30_30/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Head/data/dmem_in_1_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Head/data/dmem_reg_0_255_14_14/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.210%)  route 0.134ns (48.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.554     1.437    Head/data/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y23         FDRE                                         r  Head/data/dmem_in_1_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  Head/data/dmem_in_1_temp_reg[6]/Q
                         net (fo=16, routed)          0.134     1.712    Head/data/dmem_reg_0_255_14_14/D
    SLICE_X14Y23         RAMS64E                                      r  Head/data/dmem_reg_0_255_14_14/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.821     1.948    Head/data/dmem_reg_0_255_14_14/WCLK
    SLICE_X14Y23         RAMS64E                                      r  Head/data/dmem_reg_0_255_14_14/RAMS64E_D/CLK
                         clock pessimism             -0.498     1.450    
    SLICE_X14Y23         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.594    Head/data/dmem_reg_0_255_14_14/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Head/data/dmem_in_1_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Head/data/dmem_reg_0_255_11_11/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.748%)  route 0.126ns (47.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.553     1.436    Head/data/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y25         FDRE                                         r  Head/data/dmem_in_1_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  Head/data/dmem_in_1_temp_reg[3]/Q
                         net (fo=16, routed)          0.126     1.703    Head/data/dmem_reg_0_255_11_11/D
    SLICE_X8Y25          RAMS64E                                      r  Head/data/dmem_reg_0_255_11_11/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.820     1.947    Head/data/dmem_reg_0_255_11_11/WCLK
    SLICE_X8Y25          RAMS64E                                      r  Head/data/dmem_reg_0_255_11_11/RAMS64E_B/CLK
                         clock pessimism             -0.478     1.469    
    SLICE_X8Y25          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105     1.574    Head/data/dmem_reg_0_255_11_11/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Head/data/dmem_in_3_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Head/data/dmem_reg_0_255_27_27/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.205%)  route 0.132ns (50.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.587     1.470    Head/data/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  Head/data/dmem_in_3_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.128     1.598 r  Head/data/dmem_in_3_temp_reg[3]/Q
                         net (fo=16, routed)          0.132     1.730    Head/data/dmem_reg_0_255_27_27/D
    SLICE_X2Y32          RAMS64E                                      r  Head/data/dmem_reg_0_255_27_27/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.858     1.985    Head/data/dmem_reg_0_255_27_27/WCLK
    SLICE_X2Y32          RAMS64E                                      r  Head/data/dmem_reg_0_255_27_27/RAMS64E_D/CLK
                         clock pessimism             -0.478     1.507    
    SLICE_X2Y32          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.091     1.598    Head/data/dmem_reg_0_255_27_27/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Head/data/dmem_in_1_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Head/data/dmem_reg_0_255_11_11/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.748%)  route 0.126ns (47.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.553     1.436    Head/data/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y25         FDRE                                         r  Head/data/dmem_in_1_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  Head/data/dmem_in_1_temp_reg[3]/Q
                         net (fo=16, routed)          0.126     1.703    Head/data/dmem_reg_0_255_11_11/D
    SLICE_X8Y25          RAMS64E                                      r  Head/data/dmem_reg_0_255_11_11/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.820     1.947    Head/data/dmem_reg_0_255_11_11/WCLK
    SLICE_X8Y25          RAMS64E                                      r  Head/data/dmem_reg_0_255_11_11/RAMS64E_C/CLK
                         clock pessimism             -0.478     1.469    
    SLICE_X8Y25          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.101     1.570    Head/data/dmem_reg_0_255_11_11/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Head/data/dmem_in_1_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Head/data/dmem_reg_0_255_15_15/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.970%)  route 0.141ns (50.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.557     1.440    Head/data/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y29          FDRE                                         r  Head/data/dmem_in_1_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141     1.581 r  Head/data/dmem_in_1_temp_reg[7]/Q
                         net (fo=16, routed)          0.141     1.722    Head/data/dmem_reg_0_255_15_15/D
    SLICE_X10Y29         RAMS64E                                      r  Head/data/dmem_reg_0_255_15_15/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.825     1.952    Head/data/dmem_reg_0_255_15_15/WCLK
    SLICE_X10Y29         RAMS64E                                      r  Head/data/dmem_reg_0_255_15_15/RAMS64E_B/CLK
                         clock pessimism             -0.478     1.474    
    SLICE_X10Y29         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105     1.579    Head/data/dmem_reg_0_255_15_15/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14   Head/data/rom_data_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14   Head/data/rom_data_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y28   Head/ALU_Control/alu_ctrl_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X13Y31   Head/ALU_Control/alu_ctrl_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y34   Head/ControlUnit/ALU_s1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y13   Head/ControlUnit/ALU_s1_temp_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X13Y31   Head/ControlUnit/ALU_s2_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y14   Head/ControlUnit/ALU_s2_temp_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X13Y14   Head/ControlUnit/Bc_Op_reg/C
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y17    Head/data/dmem_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y17    Head/data/dmem_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y17    Head/data/dmem_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y17    Head/data/dmem_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y17    Head/data/dmem_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y17    Head/data/dmem_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y17    Head/data/dmem_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y17    Head/data/dmem_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y19   Head/data/dmem_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y19   Head/data/dmem_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y17    Head/data/dmem_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y17    Head/data/dmem_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y17    Head/data/dmem_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y17    Head/data/dmem_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y17    Head/data/dmem_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y17    Head/data/dmem_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y17    Head/data/dmem_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y17    Head/data/dmem_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y19   Head/data/dmem_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y19   Head/data/dmem_reg_0_255_10_10/RAMS64E_A/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Head/imm_ext/imm_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Head/Branch_control/bc_out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.343ns  (logic 3.404ns (32.911%)  route 6.939ns (67.089%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.630     5.151    Head/imm_ext/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  Head/imm_ext/imm_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  Head/imm_ext/imm_temp_reg[0]/Q
                         net (fo=5, routed)           0.844     6.451    Head/ProgramCounter/imm_temp[0]
    SLICE_X10Y34         LUT2 (Prop_lut2_I1_O)        0.124     6.575 r  Head/ProgramCounter/PC_inputAddress0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.575    Head/ProgramCounter_n_45
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.088 r  Head/PC_inputAddress0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.088    Head/PC_inputAddress0_carry_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.205 r  Head/PC_inputAddress0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.205    Head/PC_inputAddress0_carry__0_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.322 r  Head/PC_inputAddress0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.322    Head/PC_inputAddress0_carry__1_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.439 r  Head/PC_inputAddress0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.439    Head/PC_inputAddress0_carry__2_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.556 r  Head/PC_inputAddress0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.556    Head/PC_inputAddress0_carry__3_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.673 r  Head/PC_inputAddress0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.673    Head/PC_inputAddress0_carry__4_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.996 r  Head/PC_inputAddress0_carry__5/O[1]
                         net (fo=2, routed)           0.597     8.593    Head/ControlUnit/PC_inputAddress0[25]
    SLICE_X12Y41         LUT5 (Prop_lut5_I0_O)        0.306     8.899 r  Head/ControlUnit/add_out_carry__5_i_3/O
                         net (fo=5, routed)           1.727    10.626    Head/ControlUnit/operand1[25]
    SLICE_X15Y43         LUT6 (Prop_lut6_I5_O)        0.124    10.750 r  Head/ControlUnit/bc_out_reg_i_18/O
                         net (fo=2, routed)           1.092    11.842    Head/ControlUnit/bc_out_reg_i_18_n_0
    SLICE_X15Y39         LUT5 (Prop_lut5_I0_O)        0.124    11.966 r  Head/ControlUnit/bc_out_reg_i_7/O
                         net (fo=1, routed)           0.000    11.966    Head/ControlUnit/bc_out_reg_i_7_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    12.502 r  Head/ControlUnit/bc_out_reg_i_2/CO[2]
                         net (fo=1, routed)           0.961    13.463    Head/Instruction/bc_out_reg[0]
    SLICE_X15Y45         LUT4 (Prop_lut4_I0_O)        0.313    13.776 r  Head/Instruction/bc_out_reg_i_1/O
                         net (fo=1, routed)           1.718    15.494    Head/Branch_control/Data_s_temp_i_2
    SLICE_X13Y15         LDCE                                         r  Head/Branch_control/bc_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Head/data/LED_temp_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.033ns  (logic 3.977ns (49.511%)  route 4.056ns (50.489%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.562     5.083    Head/data/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y40         FDRE                                         r  Head/data/LED_temp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  Head/data/LED_temp_reg[15]/Q
                         net (fo=1, routed)           4.056     9.595    LED_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    13.117 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.117    LED[15]
    L1                                                                r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Head/data/LED_temp_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.763ns  (logic 3.974ns (51.190%)  route 3.789ns (48.810%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.561     5.082    Head/data/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y38         FDRE                                         r  Head/data/LED_temp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  Head/data/LED_temp_reg[12]/Q
                         net (fo=1, routed)           3.789     9.328    LED_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    12.846 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.846    LED[12]
    P3                                                                r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Head/data/LED_temp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.635ns  (logic 3.963ns (51.909%)  route 3.672ns (48.091%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.562     5.083    Head/data/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y40         FDRE                                         r  Head/data/LED_temp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  Head/data/LED_temp_reg[13]/Q
                         net (fo=1, routed)           3.672     9.211    LED_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    12.718 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.718    LED[13]
    N3                                                                r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Head/data/LED_temp_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.165ns  (logic 3.971ns (55.430%)  route 3.193ns (44.570%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.562     5.083    Head/data/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y40         FDRE                                         r  Head/data/LED_temp_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  Head/data/LED_temp_reg[14]/Q
                         net (fo=1, routed)           3.193     8.733    LED_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    12.248 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000    12.248    LED[14]
    P1                                                                r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Head/data/LED_temp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.047ns  (logic 3.981ns (56.501%)  route 3.065ns (43.499%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.559     5.080    Head/data/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y34         FDRE                                         r  Head/data/LED_temp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  Head/data/LED_temp_reg[10]/Q
                         net (fo=1, routed)           3.065     8.601    LED_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    12.127 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.127    LED[10]
    W3                                                                r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Head/data/LED_temp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.818ns  (logic 3.960ns (58.077%)  route 2.858ns (41.923%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.554     5.075    Head/data/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y31         FDRE                                         r  Head/data/LED_temp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  Head/data/LED_temp_reg[11]/Q
                         net (fo=1, routed)           2.858     8.390    LED_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    11.893 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.893    LED[11]
    U3                                                                r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Head/data/LED_temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.745ns  (logic 3.964ns (58.769%)  route 2.781ns (41.231%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.559     5.080    Head/data/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y34         FDRE                                         r  Head/data/LED_temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  Head/data/LED_temp_reg[9]/Q
                         net (fo=1, routed)           2.781     8.318    LED_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508    11.826 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.826    LED[9]
    V3                                                                r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Head/data/LED_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.574ns  (logic 4.100ns (62.366%)  route 2.474ns (37.634%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.624     5.145    Head/data/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  Head/data/LED_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.419     5.564 r  Head/data/LED_temp_reg[6]/Q
                         net (fo=1, routed)           2.474     8.038    LED_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.681    11.720 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.720    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Head/data/LED_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.526ns  (logic 4.092ns (62.697%)  route 2.434ns (37.303%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.624     5.145    Head/data/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  Head/data/LED_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.419     5.564 r  Head/data/LED_temp_reg[7]/Q
                         net (fo=1, routed)           2.434     7.999    LED_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.673    11.671 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.671    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Head/data/LED_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.687ns  (logic 1.343ns (79.606%)  route 0.344ns (20.394%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.585     1.468    Head/data/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  Head/data/LED_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Head/data/LED_temp_reg[2]/Q
                         net (fo=1, routed)           0.344     1.953    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.155 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.155    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Head/data/LED_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.745ns  (logic 1.351ns (77.411%)  route 0.394ns (22.589%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.585     1.468    Head/data/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  Head/data/LED_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Head/data/LED_temp_reg[3]/Q
                         net (fo=1, routed)           0.394     2.003    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.214 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.214    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Head/data/LED_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.772ns  (logic 1.351ns (76.205%)  route 0.422ns (23.795%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.585     1.468    Head/data/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  Head/data/LED_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Head/data/LED_temp_reg[4]/Q
                         net (fo=1, routed)           0.422     2.031    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.241 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.241    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Head/data/LED_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.867ns  (logic 1.372ns (73.471%)  route 0.495ns (26.529%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.589     1.472    Head/data/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y32          FDRE                                         r  Head/data/LED_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  Head/data/LED_temp_reg[1]/Q
                         net (fo=1, routed)           0.495     2.108    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.339 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.339    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Head/Instruction/instr_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Head/Branch_control/bc_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.897ns  (logic 0.186ns (9.804%)  route 1.711ns (90.196%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.559     1.442    Head/Instruction/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y36         FDRE                                         r  Head/Instruction/instr_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  Head/Instruction/instr_out_reg[13]/Q
                         net (fo=53, routed)          0.998     2.581    Head/Instruction/instr_out_reg[24]_0[4]
    SLICE_X15Y45         LUT4 (Prop_lut4_I3_O)        0.045     2.626 r  Head/Instruction/bc_out_reg_i_1/O
                         net (fo=1, routed)           0.713     3.339    Head/Branch_control/Data_s_temp_i_2
    SLICE_X13Y15         LDCE                                         r  Head/Branch_control/bc_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Head/data/LED_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.937ns  (logic 1.347ns (69.552%)  route 0.590ns (30.448%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.585     1.468    Head/data/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  Head/data/LED_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Head/data/LED_temp_reg[0]/Q
                         net (fo=1, routed)           0.590     2.199    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.405 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.405    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Head/data/LED_temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.984ns  (logic 1.386ns (69.862%)  route 0.598ns (30.138%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.585     1.468    Head/data/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  Head/data/LED_temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.128     1.596 r  Head/data/LED_temp_reg[8]/Q
                         net (fo=1, routed)           0.598     2.194    LED_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         1.258     3.452 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.452    LED[8]
    V13                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Head/data/LED_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.049ns  (logic 1.383ns (67.480%)  route 0.666ns (32.520%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.585     1.468    Head/data/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  Head/data/LED_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.128     1.596 r  Head/data/LED_temp_reg[7]/Q
                         net (fo=1, routed)           0.666     2.263    LED_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.255     3.517 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.517    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Head/data/LED_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.063ns  (logic 1.389ns (67.328%)  route 0.674ns (32.672%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.585     1.468    Head/data/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  Head/data/LED_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.128     1.596 r  Head/data/LED_temp_reg[6]/Q
                         net (fo=1, routed)           0.674     2.270    LED_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.261     3.532 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.532    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Head/data/LED_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.147ns  (logic 1.357ns (63.169%)  route 0.791ns (36.831%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.556     1.439    Head/data/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  Head/data/LED_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  Head/data/LED_temp_reg[5]/Q
                         net (fo=1, routed)           0.791     2.371    LED_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.587 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.587    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1165 Endpoints
Min Delay          1165 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            Head/RegisterFile/rf_reg[10][8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.680ns  (logic 1.578ns (14.773%)  route 9.102ns (85.227%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=8, routed)           1.364     2.818    Head/RegisterFile/btnU_IBUF
    SLICE_X3Y15          LUT1 (Prop_lut1_I0_O)        0.124     2.942 f  Head/RegisterFile/FSM_onehot_curr_state[6]_i_2/O
                         net (fo=1140, routed)        7.738    10.680    Head/RegisterFile/btnU
    SLICE_X29Y32         FDCE                                         f  Head/RegisterFile/rf_reg[10][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.439     4.780    Head/RegisterFile/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y32         FDCE                                         r  Head/RegisterFile/rf_reg[10][8]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            Head/RegisterFile/rf_reg[13][20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.615ns  (logic 1.578ns (14.863%)  route 9.037ns (85.137%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=8, routed)           1.364     2.818    Head/RegisterFile/btnU_IBUF
    SLICE_X3Y15          LUT1 (Prop_lut1_I0_O)        0.124     2.942 f  Head/RegisterFile/FSM_onehot_curr_state[6]_i_2/O
                         net (fo=1140, routed)        7.673    10.615    Head/RegisterFile/btnU
    SLICE_X32Y37         FDCE                                         f  Head/RegisterFile/rf_reg[13][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.441     4.782    Head/RegisterFile/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y37         FDCE                                         r  Head/RegisterFile/rf_reg[13][20]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            Head/RegisterFile/rf_reg[15][20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.615ns  (logic 1.578ns (14.863%)  route 9.037ns (85.137%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=8, routed)           1.364     2.818    Head/RegisterFile/btnU_IBUF
    SLICE_X3Y15          LUT1 (Prop_lut1_I0_O)        0.124     2.942 f  Head/RegisterFile/FSM_onehot_curr_state[6]_i_2/O
                         net (fo=1140, routed)        7.673    10.615    Head/RegisterFile/btnU
    SLICE_X32Y37         FDCE                                         f  Head/RegisterFile/rf_reg[15][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.441     4.782    Head/RegisterFile/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y37         FDCE                                         r  Head/RegisterFile/rf_reg[15][20]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            Head/RegisterFile/rf_reg[9][20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.615ns  (logic 1.578ns (14.863%)  route 9.037ns (85.137%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=8, routed)           1.364     2.818    Head/RegisterFile/btnU_IBUF
    SLICE_X3Y15          LUT1 (Prop_lut1_I0_O)        0.124     2.942 f  Head/RegisterFile/FSM_onehot_curr_state[6]_i_2/O
                         net (fo=1140, routed)        7.673    10.615    Head/RegisterFile/btnU
    SLICE_X32Y37         FDCE                                         f  Head/RegisterFile/rf_reg[9][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.441     4.782    Head/RegisterFile/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y37         FDCE                                         r  Head/RegisterFile/rf_reg[9][20]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            Head/RegisterFile/rf_reg[12][17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.611ns  (logic 1.578ns (14.869%)  route 9.033ns (85.131%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=8, routed)           1.364     2.818    Head/RegisterFile/btnU_IBUF
    SLICE_X3Y15          LUT1 (Prop_lut1_I0_O)        0.124     2.942 f  Head/RegisterFile/FSM_onehot_curr_state[6]_i_2/O
                         net (fo=1140, routed)        7.669    10.611    Head/RegisterFile/btnU
    SLICE_X33Y37         FDCE                                         f  Head/RegisterFile/rf_reg[12][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.441     4.782    Head/RegisterFile/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y37         FDCE                                         r  Head/RegisterFile/rf_reg[12][17]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            Head/RegisterFile/rf_reg[17][19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.609ns  (logic 1.578ns (14.872%)  route 9.031ns (85.128%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=8, routed)           1.364     2.818    Head/RegisterFile/btnU_IBUF
    SLICE_X3Y15          LUT1 (Prop_lut1_I0_O)        0.124     2.942 f  Head/RegisterFile/FSM_onehot_curr_state[6]_i_2/O
                         net (fo=1140, routed)        7.667    10.609    Head/RegisterFile/btnU
    SLICE_X30Y46         FDCE                                         f  Head/RegisterFile/rf_reg[17][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.445     4.786    Head/RegisterFile/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y46         FDCE                                         r  Head/RegisterFile/rf_reg[17][19]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            Head/RegisterFile/rf_reg[21][19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.609ns  (logic 1.578ns (14.872%)  route 9.031ns (85.128%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=8, routed)           1.364     2.818    Head/RegisterFile/btnU_IBUF
    SLICE_X3Y15          LUT1 (Prop_lut1_I0_O)        0.124     2.942 f  Head/RegisterFile/FSM_onehot_curr_state[6]_i_2/O
                         net (fo=1140, routed)        7.667    10.609    Head/RegisterFile/btnU
    SLICE_X30Y46         FDCE                                         f  Head/RegisterFile/rf_reg[21][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.445     4.786    Head/RegisterFile/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y46         FDCE                                         r  Head/RegisterFile/rf_reg[21][19]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            Head/RegisterFile/rf_reg[22][19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.609ns  (logic 1.578ns (14.872%)  route 9.031ns (85.128%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=8, routed)           1.364     2.818    Head/RegisterFile/btnU_IBUF
    SLICE_X3Y15          LUT1 (Prop_lut1_I0_O)        0.124     2.942 f  Head/RegisterFile/FSM_onehot_curr_state[6]_i_2/O
                         net (fo=1140, routed)        7.667    10.609    Head/RegisterFile/btnU
    SLICE_X30Y46         FDCE                                         f  Head/RegisterFile/rf_reg[22][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.445     4.786    Head/RegisterFile/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y46         FDCE                                         r  Head/RegisterFile/rf_reg[22][19]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            Head/RegisterFile/rf_reg[23][19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.609ns  (logic 1.578ns (14.872%)  route 9.031ns (85.128%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=8, routed)           1.364     2.818    Head/RegisterFile/btnU_IBUF
    SLICE_X3Y15          LUT1 (Prop_lut1_I0_O)        0.124     2.942 f  Head/RegisterFile/FSM_onehot_curr_state[6]_i_2/O
                         net (fo=1140, routed)        7.667    10.609    Head/RegisterFile/btnU
    SLICE_X30Y46         FDCE                                         f  Head/RegisterFile/rf_reg[23][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.445     4.786    Head/RegisterFile/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y46         FDCE                                         r  Head/RegisterFile/rf_reg[23][19]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            Head/RegisterFile/rs1_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.609ns  (logic 1.578ns (14.872%)  route 9.031ns (85.128%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=8, routed)           1.364     2.818    Head/RegisterFile/btnU_IBUF
    SLICE_X3Y15          LUT1 (Prop_lut1_I0_O)        0.124     2.942 f  Head/RegisterFile/FSM_onehot_curr_state[6]_i_2/O
                         net (fo=1140, routed)        7.667    10.609    Head/RegisterFile/btnU
    SLICE_X31Y46         FDCE                                         f  Head/RegisterFile/rs1_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.445     4.786    Head/RegisterFile/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y46         FDCE                                         r  Head/RegisterFile/rs1_reg[25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Head/Branch_control/bc_out_reg/G
                            (positive level-sensitive latch)
  Destination:            Head/ControlUnit/Data_s_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.663ns  (logic 0.252ns (38.035%)  route 0.411ns (61.965%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         LDCE                         0.000     0.000 r  Head/Branch_control/bc_out_reg/G
    SLICE_X13Y15         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Head/Branch_control/bc_out_reg/Q
                         net (fo=2, routed)           0.255     0.413    Head/Instruction/branch_info
    SLICE_X13Y13         LUT6 (Prop_lut6_I1_O)        0.045     0.458 r  Head/Instruction/Data_s_temp_i_2/O
                         net (fo=1, routed)           0.155     0.614    Head/Instruction/Data_s_temp_i_2_n_0
    SLICE_X13Y13         LUT5 (Prop_lut5_I4_O)        0.049     0.663 r  Head/Instruction/Data_s_temp_i_1/O
                         net (fo=1, routed)           0.000     0.663    Head/ControlUnit/Data_s_temp
    SLICE_X13Y13         FDRE                                         r  Head/ControlUnit/Data_s_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.831     1.958    Head/ControlUnit/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y13         FDRE                                         r  Head/ControlUnit/Data_s_temp_reg/C

Slack:                    inf
  Source:                 Head/Branch_control/bc_out_reg/G
                            (positive level-sensitive latch)
  Destination:            Head/ControlUnit/PC_s_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.839ns  (logic 0.248ns (29.570%)  route 0.591ns (70.430%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         LDCE                         0.000     0.000 r  Head/Branch_control/bc_out_reg/G
    SLICE_X13Y15         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Head/Branch_control/bc_out_reg/Q
                         net (fo=2, routed)           0.254     0.412    Head/Instruction/branch_info
    SLICE_X13Y13         LUT6 (Prop_lut6_I2_O)        0.045     0.457 r  Head/Instruction/PC_s_temp_i_3/O
                         net (fo=1, routed)           0.221     0.678    Head/Instruction/PC_s_temp_i_3_n_0
    SLICE_X13Y13         LUT5 (Prop_lut5_I4_O)        0.045     0.723 r  Head/Instruction/PC_s_temp_i_2/O
                         net (fo=1, routed)           0.115     0.839    Head/ControlUnit/PC_s_temp
    SLICE_X13Y13         FDRE                                         r  Head/ControlUnit/PC_s_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.831     1.958    Head/ControlUnit/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y13         FDRE                                         r  Head/ControlUnit/PC_s_temp_reg/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            Head/ControlUnit/FSM_onehot_curr_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.914ns  (logic 0.267ns (29.212%)  route 0.647ns (70.788%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=8, routed)           0.647     0.869    Head/Instruction/btnU_IBUF
    SLICE_X13Y14         LUT6 (Prop_lut6_I5_O)        0.045     0.914 r  Head/Instruction/FSM_onehot_curr_state[4]_i_1/O
                         net (fo=1, routed)           0.000     0.914    Head/ControlUnit/D[1]
    SLICE_X13Y14         FDCE                                         r  Head/ControlUnit/FSM_onehot_curr_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.831     1.958    Head/ControlUnit/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y14         FDCE                                         r  Head/ControlUnit/FSM_onehot_curr_state_reg[4]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            Head/ControlUnit/FSM_onehot_curr_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.917ns  (logic 0.267ns (29.117%)  route 0.650ns (70.883%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=8, routed)           0.650     0.872    Head/Instruction/btnU_IBUF
    SLICE_X12Y14         LUT6 (Prop_lut6_I1_O)        0.045     0.917 r  Head/Instruction/FSM_onehot_curr_state[3]_i_1/O
                         net (fo=1, routed)           0.000     0.917    Head/ControlUnit/D[0]
    SLICE_X12Y14         FDCE                                         r  Head/ControlUnit/FSM_onehot_curr_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.831     1.958    Head/ControlUnit/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y14         FDCE                                         r  Head/ControlUnit/FSM_onehot_curr_state_reg[3]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            Head/data/board_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.944ns  (logic 0.263ns (27.842%)  route 0.681ns (72.158%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           0.681     0.899    Head/ALU/sw_IBUF[6]
    SLICE_X7Y22          LUT4 (Prop_lut4_I3_O)        0.045     0.944 r  Head/ALU/board[6]_i_1/O
                         net (fo=1, routed)           0.000     0.944    Head/data/board_reg[15]_1[6]
    SLICE_X7Y22          FDRE                                         r  Head/data/board_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.851     1.978    Head/data/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y22          FDRE                                         r  Head/data/board_reg[6]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            Head/RegisterFile/rf_reg[20][7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.962ns  (logic 0.267ns (27.730%)  route 0.696ns (72.270%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=8, routed)           0.513     0.735    Head/RegisterFile/btnU_IBUF
    SLICE_X3Y15          LUT1 (Prop_lut1_I0_O)        0.045     0.780 f  Head/RegisterFile/FSM_onehot_curr_state[6]_i_2/O
                         net (fo=1140, routed)        0.182     0.962    Head/RegisterFile/btnU
    SLICE_X3Y15          FDCE                                         f  Head/RegisterFile/rf_reg[20][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.860     1.987    Head/RegisterFile/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y15          FDCE                                         r  Head/RegisterFile/rf_reg[20][7]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            Head/data/board_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.972ns  (logic 0.274ns (28.229%)  route 0.698ns (71.771%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           0.698     0.927    Head/ALU/sw_IBUF[1]
    SLICE_X9Y23          LUT4 (Prop_lut4_I3_O)        0.045     0.972 r  Head/ALU/board[1]_i_1/O
                         net (fo=1, routed)           0.000     0.972    Head/data/board_reg[15]_1[1]
    SLICE_X9Y23          FDRE                                         r  Head/data/board_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.821     1.948    Head/data/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y23          FDRE                                         r  Head/data/board_reg[1]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            Head/RegisterFile/rf_reg[17][7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.991ns  (logic 0.267ns (26.922%)  route 0.724ns (73.078%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=8, routed)           0.513     0.735    Head/RegisterFile/btnU_IBUF
    SLICE_X3Y15          LUT1 (Prop_lut1_I0_O)        0.045     0.780 f  Head/RegisterFile/FSM_onehot_curr_state[6]_i_2/O
                         net (fo=1140, routed)        0.211     0.991    Head/RegisterFile/btnU
    SLICE_X3Y16          FDCE                                         f  Head/RegisterFile/rf_reg[17][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.859     1.986    Head/RegisterFile/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  Head/RegisterFile/rf_reg[17][7]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            Head/RegisterFile/rf_reg[19][7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.991ns  (logic 0.267ns (26.922%)  route 0.724ns (73.078%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=8, routed)           0.513     0.735    Head/RegisterFile/btnU_IBUF
    SLICE_X3Y15          LUT1 (Prop_lut1_I0_O)        0.045     0.780 f  Head/RegisterFile/FSM_onehot_curr_state[6]_i_2/O
                         net (fo=1140, routed)        0.211     0.991    Head/RegisterFile/btnU
    SLICE_X3Y16          FDCE                                         f  Head/RegisterFile/rf_reg[19][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.859     1.986    Head/RegisterFile/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  Head/RegisterFile/rf_reg[19][7]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            Head/data/board_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.018ns  (logic 0.277ns (27.199%)  route 0.741ns (72.801%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           0.741     0.973    Head/ALU/sw_IBUF[2]
    SLICE_X13Y11         LUT4 (Prop_lut4_I3_O)        0.045     1.018 r  Head/ALU/board[2]_i_1/O
                         net (fo=1, routed)           0.000     1.018    Head/data/board_reg[15]_1[2]
    SLICE_X13Y11         FDRE                                         r  Head/data/board_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.834     1.961    Head/data/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y11         FDRE                                         r  Head/data/board_reg[2]/C





