<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: Class Members</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="contents">
<div class="textblock">Here is a list of all class members with links to the classes they belong to:</div>

<h3><a id="index_n"></a>- n -</h3><ul>
<li>n
: <a class="el" href="classArmISA_1_1PMU.html#af85ff6a50e7e093de5cd1b16672c045b">ArmISA::PMU</a>
</li>
<li>N
: <a class="el" href="structArmISA_1_1TlbEntry.html#afb996c55e70b44cd2d69669a4281037c">ArmISA::TlbEntry</a>
, <a class="el" href="classQTIsaac.html#ad7d9832dca7eca127de40e6a7d6b951ea6d0243e74b628c69213e4bc2cb412788">QTIsaac&lt; ALPHA &gt;</a>
, <a class="el" href="structtestbench.html#aaff16442516c88abaf8667e58526e013">testbench</a>
</li>
<li>n_bits()
: <a class="el" href="classsc__dt_1_1sc__fxnum.html#a5738827c9d7bc58e1463231fac781d9a">sc_dt::sc_fxnum</a>
, <a class="el" href="classsc__dt_1_1sc__fxnum__fast.html#a02a3ff6479f706cd17bf29b01e371b90">sc_dt::sc_fxnum_fast</a>
, <a class="el" href="classsc__dt_1_1sc__fxtype__params.html#acc6dbe6e5c714de9a0cc214b748b1f33">sc_dt::sc_fxtype_params</a>
, <a class="el" href="classsc__dt_1_1scfx__params.html#ad58284df6f3d7326e3d98b87e51e6d89">sc_dt::scfx_params</a>
</li>
<li>n_cu
: <a class="el" href="classShader.html#a63b38efa1f1b2c6e94c8a090c4c586c0">Shader</a>
</li>
<li>n_master_ports
: <a class="el" href="classHMCController.html#a475036b810104251422e0c44283dbbc5">HMCController</a>
</li>
<li>n_reg
: <a class="el" href="classGPUDynInst.html#adbf5e2507c5b99f39f5084fb85b3ee3b">GPUDynInst</a>
</li>
<li>n_sign_bits
: <a class="el" href="classMultiperspectivePerceptron.html#ab0743b3068c55f3b2dffe3f83bdc158f">MultiperspectivePerceptron</a>
</li>
<li>n_src
: <a class="el" href="structinstr.html#a8aef108258456c4c4ad1be0e1c3a512f">instr</a>
</li>
<li>n_wf
: <a class="el" href="classShader.html#a221fc4c13552b26ead7fcedbcde75207">Shader</a>
</li>
<li>name()
: <a class="el" href="classA9GlobalTimer_1_1Timer.html#a1880fae6c3f10af118b6d9c0352d5647">A9GlobalTimer::Timer</a>
, <a class="el" href="classActivityRecorder.html#a25b3d3cb574d427dd5f768b5584a5a16">ActivityRecorder</a>
, <a class="el" href="classAddrOperandBase.html#aea4b08817d449cf0ee1ff85ef39902d4">AddrOperandBase</a>
, <a class="el" href="classAlphaISA_1_1AlignmentFault.html#a28fa58d245d6e0788f29345d2206f45a">AlphaISA::AlignmentFault</a>
, <a class="el" href="classAlphaISA_1_1ArithmeticFault.html#a5bebbc69df2987681e27740d0f92a718">AlphaISA::ArithmeticFault</a>
, <a class="el" href="classAlphaISA_1_1DtbAcvFault.html#a5c817c78947a29741feca4be642d8aa5">AlphaISA::DtbAcvFault</a>
, <a class="el" href="classAlphaISA_1_1DtbAlignmentFault.html#ad09a0f4c923bb8dcc11a2bc63e1581bd">AlphaISA::DtbAlignmentFault</a>
, <a class="el" href="classAlphaISA_1_1DtbFault.html#a423dd22dfcafca990b8adfb44cff78ae">AlphaISA::DtbFault</a>
, <a class="el" href="classAlphaISA_1_1DtbPageFault.html#a6f2408445feff1dd801499df522a653e">AlphaISA::DtbPageFault</a>
, <a class="el" href="classAlphaISA_1_1FloatEnableFault.html#aa286adbc53da412c79e6bc2ec36e5a0c">AlphaISA::FloatEnableFault</a>
, <a class="el" href="classAlphaISA_1_1IntegerOverflowFault.html#aedb2bd611a5b4066939f87daa67ccff3">AlphaISA::IntegerOverflowFault</a>
, <a class="el" href="classAlphaISA_1_1InterruptFault.html#a01345ecea87e3f574f890e19438772c9">AlphaISA::InterruptFault</a>
, <a class="el" href="classAlphaISA_1_1ItbAcvFault.html#a3bcf92c8e713e5ed804f5c36d985853c">AlphaISA::ItbAcvFault</a>
, <a class="el" href="classAlphaISA_1_1ItbFault.html#a176e777c6e76d2109af42bf277c2b339">AlphaISA::ItbFault</a>
, <a class="el" href="classAlphaISA_1_1ItbPageFault.html#aefffe276940042ea766aaefd908d3063">AlphaISA::ItbPageFault</a>
, <a class="el" href="classAlphaISA_1_1MachineCheckFault.html#a47f0027c8353df45e88e225c84d3ecdf">AlphaISA::MachineCheckFault</a>
, <a class="el" href="classAlphaISA_1_1NDtbMissFault.html#a62a9f2072197a9eed0ff35550e46e142">AlphaISA::NDtbMissFault</a>
, <a class="el" href="classAlphaISA_1_1PalFault.html#a3341e22a1ca1efc706b8053fa70aace7">AlphaISA::PalFault</a>
, <a class="el" href="classAlphaISA_1_1PDtbMissFault.html#ac54bfc49c8982004f559711ea21637a8">AlphaISA::PDtbMissFault</a>
, <a class="el" href="classAlphaISA_1_1ProcessInfo.html#aa1c15a582181fd4984b81a373ac98fc0">AlphaISA::ProcessInfo</a>
, <a class="el" href="classAlphaISA_1_1RemoteGDB_1_1AlphaGdbRegCache.html#ae9b6b135dbd448e9044515b2a2433dd3">AlphaISA::RemoteGDB::AlphaGdbRegCache</a>
, <a class="el" href="classAlphaISA_1_1ResetFault.html#a2ecdd34654e3377faee14a6f16666631">AlphaISA::ResetFault</a>
, <a class="el" href="classAlphaISA_1_1UnimplementedOpcodeFault.html#ad8c348620aa5a35e3a357c17960e1cec">AlphaISA::UnimplementedOpcodeFault</a>
, <a class="el" href="classAlphaISA_1_1VectorEnableFault.html#a046a7cb8ee42aa2c15bc4b8e6d1afef4">AlphaISA::VectorEnableFault</a>
, <a class="el" href="classArchTimer.html#a48a7ac4867dd3a66e6df32d312f326b1">ArchTimer</a>
, <a class="el" href="structArmISA_1_1ArmFault_1_1FaultVals.html#adab16d9f4a1e275a4b9617f879f293f6">ArmISA::ArmFault::FaultVals</a>
, <a class="el" href="classArmISA_1_1ArmFaultVals.html#ad91321ddbcdc6f0d1603d42106b00f66">ArmISA::ArmFaultVals&lt; T &gt;</a>
, <a class="el" href="classArmISA_1_1ProcessInfo.html#ab5a278c02dab3c3cdfe8e50243aaf0aa">ArmISA::ProcessInfo</a>
, <a class="el" href="classArmISA_1_1RemoteGDB_1_1AArch32GdbRegCache.html#aceb2f454bed190714fd5fab4fb43d13a">ArmISA::RemoteGDB::AArch32GdbRegCache</a>
, <a class="el" href="classArmISA_1_1RemoteGDB_1_1AArch64GdbRegCache.html#ab320db382facb92d2d6016c58c48ef5a">ArmISA::RemoteGDB::AArch64GdbRegCache</a>
, <a class="el" href="classArmISA_1_1TableWalker_1_1WalkerState.html#abb9b6c89b43513404d442c5e53b02163">ArmISA::TableWalker::WalkerState</a>
, <a class="el" href="structArmKvmCPU_1_1KvmCoreMiscRegInfo.html#a0e0c3f5dbbc938e06fb7deca499175a5">ArmKvmCPU::KvmCoreMiscRegInfo</a>
, <a class="el" href="structArmKvmCPU_1_1KvmIntRegInfo.html#ab771beb7e60c158f369a5ccc0707db8a">ArmKvmCPU::KvmIntRegInfo</a>
, <a class="el" href="structArmSemihosting_1_1SemiCall.html#af89b3411aec8457a8f1ac9174cfe83c0">ArmSemihosting::SemiCall</a>
, <a class="el" href="structArmV8KvmCPU_1_1IntRegInfo.html#ad9cb3954921eabd787bd4bb790347cf3">ArmV8KvmCPU::IntRegInfo</a>
, <a class="el" href="structArmV8KvmCPU_1_1MiscRegInfo.html#a880098810c94a14d96d6cff1af0b8cde">ArmV8KvmCPU::MiscRegInfo</a>
, <a class="el" href="classBaseGdbRegCache.html#a1d0c6e61acfe9291caf94b866da7a407">BaseGdbRegCache</a>
, <a class="el" href="classBaseGen.html#a1a28bf40a50607bb222b650a2ed5211b">BaseGen</a>
, <a class="el" href="classBasePixelPump_1_1PixelEvent.html#a9158445813d7237f0e6f0ffd6a268f63">BasePixelPump::PixelEvent</a>
, <a class="el" href="structBaseRemoteGDB_1_1GdbCommand.html#aaaedfecc4706a8d3ff31c3dbfa5b2739">BaseRemoteGDB::GdbCommand</a>
, <a class="el" href="classBaseRemoteGDB.html#a5d4c981673721b489c2dc9b12139d5de">BaseRemoteGDB</a>
, <a class="el" href="classBaseXBar_1_1Layer.html#a4c7fb7a49af884d3e490a6e7a93b9778">BaseXBar::Layer&lt; SrcType, DstType &gt;</a>
, <a class="el" href="structBrig_1_1BrigDirectiveComment.html#a41920da86a4f290fab118ff7eac69f70">Brig::BrigDirectiveComment</a>
, <a class="el" href="structBrig_1_1BrigDirectiveExecutable.html#a1f9ccbee834855f507fa52c04d8a2d29">Brig::BrigDirectiveExecutable</a>
, <a class="el" href="structBrig_1_1BrigDirectiveExtension.html#ac78c9362223fd6a0a2f681981f21690e">Brig::BrigDirectiveExtension</a>
, <a class="el" href="structBrig_1_1BrigDirectiveFbarrier.html#a90e414f23ad2c4012c2062045322e5bd">Brig::BrigDirectiveFbarrier</a>
, <a class="el" href="structBrig_1_1BrigDirectiveLabel.html#a193f5a103bbfcc56191641df61879b8a">Brig::BrigDirectiveLabel</a>
, <a class="el" href="structBrig_1_1BrigDirectiveModule.html#a77e9b96d84f91b930f57b8b2536f17f5">Brig::BrigDirectiveModule</a>
, <a class="el" href="structBrig_1_1BrigDirectiveVariable.html#adedfd8161b4ab60037f2b469551df245">Brig::BrigDirectiveVariable</a>
, <a class="el" href="structBrig_1_1BrigSectionHeader.html#af80c724c873f2a89927a8886be3041a5">Brig::BrigSectionHeader</a>
, <a class="el" href="classCallbackQueue.html#ae371c7d160644f136d43625dce118a24">CallbackQueue</a>
, <a class="el" href="classConditionRegisterState.html#a544ae7b3e4b571835b3f3be38ac21bac">ConditionRegisterState</a>
, <a class="el" href="classCopyEngine_1_1CopyEngineChannel.html#a6fd6eb34df8ab2a4451ebb4576ac173c">CopyEngine::CopyEngineChannel</a>
, <a class="el" href="classCpuLocalTimer_1_1Timer.html#af4a53f4b7786ef44280ca4453eb44f41">CpuLocalTimer::Timer</a>
, <a class="el" href="classCxxConfigDirectoryEntry_1_1ParamDesc.html#a32806079bb5bb1b4e803e7e16893589a">CxxConfigDirectoryEntry::ParamDesc</a>
, <a class="el" href="classCxxConfigDirectoryEntry_1_1PortDesc.html#af2b65c84b03d4fb1a971bd16099d6a01">CxxConfigDirectoryEntry::PortDesc</a>
, <a class="el" href="classCxxConfigManager_1_1Exception.html#a21f975652cef9d16fd0ed271b2e24284">CxxConfigManager::Exception</a>
, <a class="el" href="classDebug_1_1Flag.html#ac01d9c86242821823aae4b9a2e430761">Debug::Flag</a>
, <a class="el" href="classDefaultCommit.html#a8e85fd2ddb6f941edc92cbc32e0b5395">DefaultCommit&lt; Impl &gt;</a>
, <a class="el" href="classDefaultDecode.html#a928b0b9652ed24b1e7e5de80f77b58f0">DefaultDecode&lt; Impl &gt;</a>
, <a class="el" href="classDefaultFetch.html#ac7e2226b655346ec8c9210ccac4d9364">DefaultFetch&lt; Impl &gt;</a>
, <a class="el" href="classDefaultIEW.html#a5e9ff755a7926fd99c9a0c4e59498844">DefaultIEW&lt; Impl &gt;</a>
, <a class="el" href="classDefaultRename.html#a4800e9d1e44a578f4ff99dbf15c555e5">DefaultRename&lt; Impl &gt;</a>
, <a class="el" href="classDistEtherLink_1_1Link.html#ad6204094e1b3a47f5d2db48d8b6152de">DistEtherLink::Link</a>
, <a class="el" href="classDmaCallback.html#a57ac966abff15394a633d16b570178e1">DmaCallback</a>
, <a class="el" href="classDRAMCtrl_1_1Rank.html#ad370277b01d45ac2f50207c6e3f4d649">DRAMCtrl::Rank</a>
, <a class="el" href="classElasticTrace.html#a36e7b91059ed13e06c677d607a197cd1">ElasticTrace</a>
, <a class="el" href="classEmbeddedPyBind.html#a3233e8176c5928f19993cab5ccad3453">EmbeddedPyBind</a>
, <a class="el" href="classEmulationPageTable.html#a321f3a894507ab4594ff7580fd55b9c4">EmulationPageTable</a>
, <a class="el" href="classEtherInt.html#a193ca6a1fddf8e8378812917664f59d3">EtherInt</a>
, <a class="el" href="classEtherLink_1_1Link.html#ae9840e4162753c0c720d5d329dee363c">EtherLink::Link</a>
, <a class="el" href="classEtherSwitch_1_1Interface_1_1PortFifo.html#a30776e3a52d94abdf2016702c5aefe9b">EtherSwitch::Interface::PortFifo</a>
, <a class="el" href="classEvent.html#af32a8c461d8d03dee6348ce706fe9b1d">Event</a>
, <a class="el" href="classEventFunctionWrapper.html#a89a34b06072aea7751b899ff0880d91d">EventFunctionWrapper</a>
, <a class="el" href="classEventQueue.html#aa76b44bcbc3cd7efc4013af7f3ab3c13">EventQueue</a>
, <a class="el" href="classEventWrapper.html#a42b354fdafd21c248c6183164d0eeccb">EventWrapper&lt; T, F &gt;</a>
, <a class="el" href="classExecStage.html#a3d076a6bbbdc931da066a4faf008649d">ExecStage</a>
, <a class="el" href="classFaultBase.html#a70d24f6fcbc429e1b3941e84a754c38e">FaultBase</a>
, <a class="el" href="classFetchStage.html#abb27a7bf0f208ab86460bfa0f9b4e9dd">FetchStage</a>
, <a class="el" href="classFuncUnit.html#a1dff2db7af9ede2f1150e4300b6167e5">FuncUnit</a>
, <a class="el" href="classGem5SystemC_1_1PayloadEvent.html#a05b1b086f26403d721f0da5fea1d9965">Gem5SystemC::PayloadEvent&lt; OWNER &gt;</a>
, <a class="el" href="classGenericAlignmentFault.html#a2c1510a228a0317d94d4f450115cd87a">GenericAlignmentFault</a>
, <a class="el" href="classGenericISA_1_1M5FatalFault.html#abcf11dfb8a382e8187002e2a4a2ba602">GenericISA::M5FatalFault</a>
, <a class="el" href="classGenericISA_1_1M5HackFaultBase.html#ad82e51ab078df54e9fbcffaa335a413a">GenericISA::M5HackFaultBase&lt; Base &gt;</a>
, <a class="el" href="classGenericISA_1_1M5InformFaultBase.html#a3fd78a8cc5c22cef886e58bd0697c651">GenericISA::M5InformFaultBase&lt; Base &gt;</a>
, <a class="el" href="classGenericISA_1_1M5PanicFault.html#a59cc8f0d3d5db39968b88755ccb110e6">GenericISA::M5PanicFault</a>
, <a class="el" href="classGenericISA_1_1M5WarnFaultBase.html#a79b079f3c0fe735328904665a6c783c6">GenericISA::M5WarnFaultBase&lt; Base &gt;</a>
, <a class="el" href="classGenericPageTableFault.html#ad14bd2f29507e9049071b8f813198ea0">GenericPageTableFault</a>
, <a class="el" href="classGlobalMemPipeline.html#a7a103494711868d7d59b9c66d29a6d2a">GlobalMemPipeline</a>
, <a class="el" href="classHardBreakpoint.html#a4122df70a9d5082ce31b628753e4d616">HardBreakpoint</a>
, <a class="el" href="classHsaCode.html#a7112f3a81ac8ea8ef9a98cbd0e3e79ea">HsaCode</a>
, <a class="el" href="classHsaObject.html#a9db426372ec0e1adef297a697d33ae62">HsaObject</a>
, <a class="el" href="classIGbE_1_1DescCache.html#ad4ee4bf9f52eba1cc7278a645e417f59">IGbE::DescCache&lt; T &gt;</a>
, <a class="el" href="classInstructionQueue.html#a65297ae2106bee2acf63a904df3b3d0e">InstructionQueue&lt; Impl &gt;</a>
, <a class="el" href="classIntel8254Timer_1_1Counter.html#ae1b85e6f35f1accd247ba43cad11d6d1">Intel8254Timer::Counter</a>
, <a class="el" href="classIntel8254Timer.html#aab3581e1f2df850b2d53532499ec52ee">Intel8254Timer</a>
, <a class="el" href="structItsCommand_1_1DispatchEntry.html#ad53c2545e4c5647536b0072599e3a679">ItsCommand::DispatchEntry</a>
, <a class="el" href="classItsProcess.html#a7f63f694829123e543a945a6025eca18">ItsProcess</a>
, <a class="el" href="classKernel_1_1Statistics.html#a59952a372082f958987e9f3955e6d3ee">Kernel::Statistics</a>
, <a class="el" href="classLabel.html#a645ed74c7024ac515f72d604cabadafe">Label</a>
, <a class="el" href="classLocalMemPipeline.html#a08a2d6d6de7c41552746ce86ba412c78">LocalMemPipeline</a>
, <a class="el" href="classLSQ.html#a44f8dd2ed612a1fb53bc8cf44e5e0ba1">LSQ&lt; Impl &gt;</a>
, <a class="el" href="classLSQUnit.html#a534945dd288d23328dba71a2639d3846">LSQUnit&lt; Impl &gt;</a>
, <a class="el" href="classMC146818.html#a88f378d8076fc73d1adff15fed0d4ec0">MC146818</a>
, <a class="el" href="classMemDepUnit_1_1MemDepEntry.html#a205cdd96c3d3cbe53365402de1437b4c">MemDepUnit&lt; MemDepPred, Impl &gt;::MemDepEntry</a>
, <a class="el" href="classMemDepUnit.html#ab3978173b1d5fa18259dadb233c0adc0">MemDepUnit&lt; MemDepPred, Impl &gt;</a>
, <a class="el" href="structMemoryImage_1_1Segment.html#a834e11c037053d4b9af7bc992125c2ac">MemoryImage::Segment</a>
, <a class="el" href="classMipsISA_1_1MipsFault.html#a98e0470514f7e097223726461586f9e0">MipsISA::MipsFault&lt; T &gt;</a>
, <a class="el" href="structMipsISA_1_1MipsFaultBase_1_1FaultVals.html#a41a22c92eea54ad6e7890b1eaa1ccf92">MipsISA::MipsFaultBase::FaultVals</a>
, <a class="el" href="classMipsISA_1_1ProcessInfo.html#a810129746cf44aefe54ff5bc26713ac6">MipsISA::ProcessInfo</a>
, <a class="el" href="classMipsISA_1_1RemoteGDB_1_1MipsGdbRegCache.html#ac28eaedce0708b03970fcfb53f9e0b9a">MipsISA::RemoteGDB::MipsGdbRegCache</a>
, <a class="el" href="classNamed.html#a52fdacb72b3d25460729e9a38922c5a8">Named</a>
, <a class="el" href="classOutputStream.html#a56c6b17d0cffe08df2b796899c584291">OutputStream</a>
, <a class="el" href="structP9MsgInfo.html#aa3afa02989040acc17cb3285ae122a95">P9MsgInfo</a>
, <a class="el" href="classPacketQueue.html#ad9e9d31612c83b9e698ecbcc725ccdda">PacketQueue</a>
, <a class="el" href="structPAL.html#a1d4a28d3e644e4f29da173535eaac519">PAL</a>
, <a class="el" href="classPCEvent.html#a0acd7b591d6d000782f350637d736d39">PCEvent</a>
, <a class="el" href="classPciHost_1_1DeviceInterface.html#ad6de02b05785e545aa0067f55569da5b">PciHost::DeviceInterface</a>
, <a class="el" href="classPerfectSwitch.html#aca26d56f843a1a5dedef4f3c6a3725bf">PerfectSwitch</a>
, <a class="el" href="classPhysicalMemory.html#a9395042677f13a53c57da5663c224e6f">PhysicalMemory</a>
, <a class="el" href="classPort.html#a18a1938a97583fef5c9cb8433df30ceb">Port</a>
, <a class="el" href="classPowerISA_1_1PowerFault.html#abd4257bb64ddce0c810a9b451c8f1f81">PowerISA::PowerFault</a>
, <a class="el" href="classPowerISA_1_1ProcessInfo.html#a4f44aaf955b4ac6b1537312f67b5db5f">PowerISA::ProcessInfo</a>
, <a class="el" href="classPowerISA_1_1RemoteGDB_1_1PowerGdbRegCache.html#abf507fbf27229d60b8429980a1dcd956">PowerISA::RemoteGDB::PowerGdbRegCache</a>
, <a class="el" href="classProbeListener.html#a52651295f5e2ae881da0bfc6c41fc483">ProbeListener</a>
, <a class="el" href="classProbePoint.html#a2e876b9c40129b21543592fda7bc19cf">ProbePoint</a>
, <a class="el" href="classReExec.html#a14858b2a6e4e6a9be0e18e76605bfa88">ReExec</a>
, <a class="el" href="classReqPacketQueue.html#aa1e834260f07748beb5380155754dbb0">ReqPacketQueue</a>
, <a class="el" href="classRespPacketQueue.html#a25537a3ba08f6f7a33fdf22bd8284d64">RespPacketQueue</a>
, <a class="el" href="structRiscvISA_1_1CSRMetadata.html#a403341980077992a7441b68f3e82b9c5">RiscvISA::CSRMetadata</a>
, <a class="el" href="classRiscvISA_1_1ProcessInfo.html#a0676ea261e6d11f664e718900cf6033e">RiscvISA::ProcessInfo</a>
, <a class="el" href="classRiscvISA_1_1RemoteGDB_1_1RiscvGdbRegCache.html#a0f26109544878a86737ec9823eb6fa1d">RiscvISA::RemoteGDB::RiscvGdbRegCache</a>
, <a class="el" href="classRiscvISA_1_1Reset.html#ae210597ae3e8d1ec514e58a1d56722a3">RiscvISA::Reset</a>
, <a class="el" href="classRiscvISA_1_1RiscvFault.html#a493f0dca0547d1507ff1f19afa43255c">RiscvISA::RiscvFault</a>
, <a class="el" href="classROB.html#a6bb1ad1f1cb442d15b9064fde42af5b7">ROB&lt; Impl &gt;</a>
, <a class="el" href="classsc__core_1_1sc__attr__base.html#adce1a3c24d4484389842ab8fe9552b23">sc_core::sc_attr_base</a>
, <a class="el" href="classsc__core_1_1sc__event.html#a54ee84ecf238c1e5b0727a35e90ba43c">sc_core::sc_event</a>
, <a class="el" href="classsc__core_1_1sc__object.html#a4da9c6e99326cd2619958e049625bc58">sc_core::sc_object</a>
, <a class="el" href="classsc__core_1_1sc__process__handle.html#a490748a44684eeecec814a583a2094a7">sc_core::sc_process_handle</a>
, <a class="el" href="structsc__core_1_1sc__trace__params.html#aeedc66c77a8f0f7865dbecf1dc50588f">sc_core::sc_trace_params</a>
, <a class="el" href="classsc__gem5_1_1ClockTick.html#a300bc7e4adaae941b29b8e722c42391e">sc_gem5::ClockTick</a>
, <a class="el" href="classsc__gem5_1_1Event.html#a2addf0cb4f5afb2914f58b414ca3e46f">sc_gem5::Event</a>
, <a class="el" href="classsc__gem5_1_1Module.html#a261835b3643ea2e9b390fea9410112a9">sc_gem5::Module</a>
, <a class="el" href="classsc__gem5_1_1Object.html#a3175ce482da97debf9bd01e802d49800">sc_gem5::Object</a>
, <a class="el" href="classsc__gem5_1_1Scheduler.html#a3960c0caeb7d3b3e0c864d9c7726e94e">sc_gem5::Scheduler</a>
, <a class="el" href="classScheduleStage.html#a5325f2a26295040be4499b7a3b2c4037">ScheduleStage</a>
, <a class="el" href="classScoreboard.html#af9e20548d83e41606118bf8fc14afc3c">Scoreboard</a>
, <a class="el" href="classScoreboardCheckStage.html#a0d016e273b6bd56ae30701712b351886">ScoreboardCheckStage</a>
, <a class="el" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">SimObject</a>
, <a class="el" href="classSimpleThread.html#acfd577b69dc090d4629a2de09aa60572">SimpleThread</a>
, <a class="el" href="classSimpleTrace.html#af8a7c3cbafcb4c9dc1e3f9ec85e99a2c">SimpleTrace</a>
, <a class="el" href="structSinic_1_1Regs_1_1Info.html#a14c4a2a7fe15291e3bedc712097a2c44">Sinic::Regs::Info</a>
, <a class="el" href="classSMMUDeviceRetryEvent.html#a023cb4bae1e3f279cf35c1cb2835fa47">SMMUDeviceRetryEvent</a>
, <a class="el" href="classSMMUProcess.html#a10a3cb9e940ee31f2225f2e6cb892939">SMMUProcess</a>
, <a class="el" href="classSnoopRespPacketQueue.html#ab76bc3249785af86a58b13a399fcd2bd">SnoopRespPacketQueue</a>
, <a class="el" href="classSp804_1_1Timer.html#ad0ee39b2b2785769e750ae0007c94e4d">Sp804::Timer</a>
, <a class="el" href="classSparcISA_1_1RemoteGDB_1_1SPARC64GdbRegCache.html#a328bde9ea934adec16f1216e08b120ad">SparcISA::RemoteGDB::SPARC64GdbRegCache</a>
, <a class="el" href="classSparcISA_1_1RemoteGDB_1_1SPARCGdbRegCache.html#ab2a1076c125704c60b02fb767e1db756">SparcISA::RemoteGDB::SPARCGdbRegCache</a>
, <a class="el" href="classSparcISA_1_1SparcFault.html#a4a59f1dbfbff07df77690da482dc1522">SparcISA::SparcFault&lt; T &gt;</a>
, <a class="el" href="structSparcISA_1_1SparcFaultBase_1_1FaultVals.html#a7497468d128c62a08e447c07b6333071">SparcISA::SparcFaultBase::FaultVals</a>
, <a class="el" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">Stats::DataWrap&lt; Derived, InfoProxyType &gt;</a>
, <a class="el" href="structStats_1_1DistPrint.html#a8effa42b5694542dac7f6fb7f1df4230">Stats::DistPrint</a>
, <a class="el" href="classStats_1_1Info.html#abe4082dfa97d429968b74c22f45b6033">Stats::Info</a>
, <a class="el" href="structStats_1_1ScalarPrint.html#a5be372119c7d55a9d96688aaa060cc79">Stats::ScalarPrint</a>
, <a class="el" href="structStats_1_1SparseHistPrint.html#ab767d5886007c432b86a42171f7e1206">Stats::SparseHistPrint</a>
, <a class="el" href="structStats_1_1VectorPrint.html#aa1c8b85457fa70786c79d0196cffb548">Stats::VectorPrint</a>
, <a class="el" href="classStorageElement.html#abe37931642dded3aa852e8d76e802093">StorageElement</a>
, <a class="el" href="classStridePrefetcher_1_1PCTable.html#a3538a738599f04b856f1907fed17f56a">StridePrefetcher::PCTable</a>
, <a class="el" href="classSwitchingFiber.html#a2105fd4b0fc240e8a7d462706c2e032d">SwitchingFiber</a>
, <a class="el" href="classSyscallDesc.html#a409d6c4b199d13e2e694d90c02b4a289">SyscallDesc</a>
, <a class="el" href="classSyscallRetryFault.html#aa0dea036304973b317f29a49b02a2b61">SyscallRetryFault</a>
, <a class="el" href="classThrottle.html#a472d128eee06529e9a21763b9c7d9a3b">Throttle</a>
, <a class="el" href="classTraceCPU_1_1ElasticDataGen.html#a966ac86637d20663d69da4f725d6f496">TraceCPU::ElasticDataGen</a>
, <a class="el" href="classTraceCPU_1_1FixedRetryGen.html#a46ee8ae70bdf6877a2bb7f9919b121dc">TraceCPU::FixedRetryGen</a>
, <a class="el" href="classUnifiedFreeList.html#a41f80bd01285bbdd216da965404056ec">UnifiedFreeList</a>
, <a class="el" href="classUnimpFault.html#a92dab4dfc035ad4743eb8e0f735b4b85">UnimpFault</a>
, <a class="el" href="classVecRegisterState.html#ae469bf821614f9c2917997cea846d90b">VecRegisterState</a>
, <a class="el" href="classVirtIO9PBase_1_1FSQueue.html#a30eb6b0b8c511d365d2f87b3a2be0b16">VirtIO9PBase::FSQueue</a>
, <a class="el" href="classVirtIOBlock_1_1RequestQueue.html#aa8e2efb9dde40b13e58b481ee80d8956">VirtIOBlock::RequestQueue</a>
, <a class="el" href="classVirtIOConsole_1_1TermRecvQueue.html#a30d09dbf0166587d804213adcd885f0e">VirtIOConsole::TermRecvQueue</a>
, <a class="el" href="classVirtIOConsole_1_1TermTransQueue.html#a5bd80249c135b8360dbefa0a48b4fafa">VirtIOConsole::TermTransQueue</a>
, <a class="el" href="structVncServer_1_1ServerInitMsg.html#a6eae06d81c2978c59247c84669d7a1db">VncServer::ServerInitMsg</a>
, <a class="el" href="classX86ISA_1_1ProcessInfo.html#a70aebe42b86c97adb65da389cd40e0ef">X86ISA::ProcessInfo</a>
, <a class="el" href="classX86ISA_1_1RemoteGDB_1_1AMD64GdbRegCache.html#afe25d464dcc23942c8f15a1f6782b135">X86ISA::RemoteGDB::AMD64GdbRegCache</a>
, <a class="el" href="classX86ISA_1_1RemoteGDB_1_1X86GdbRegCache.html#ac0f7a87ac9f11c70ed64d0dfd6590df1">X86ISA::RemoteGDB::X86GdbRegCache</a>
, <a class="el" href="classX86ISA_1_1UnimpInstFault.html#a301e9ee85743085518632fd633bab1d1">X86ISA::UnimpInstFault</a>
, <a class="el" href="classX86ISA_1_1Walker_1_1WalkerState.html#a113023dfc0c10fe29bbdbc3cd41ea63b">X86ISA::Walker::WalkerState</a>
, <a class="el" href="classX86ISA_1_1X86FaultBase.html#a437a1f8d4ff914beb71ab38f9cee8a31">X86ISA::X86FaultBase</a>
</li>
<li>name_off
: <a class="el" href="classAlphaISA_1_1ProcessInfo.html#a900daf0ce0938c75f70ca6afc6a10817">AlphaISA::ProcessInfo</a>
, <a class="el" href="classArmISA_1_1ProcessInfo.html#a35ac3c5298b178a2eb35157b710ba706">ArmISA::ProcessInfo</a>
, <a class="el" href="classMipsISA_1_1ProcessInfo.html#ab052e62450b70aca45c16e7d7e6c2f64">MipsISA::ProcessInfo</a>
, <a class="el" href="classX86ISA_1_1ProcessInfo.html#ac89f02330ca4ddd376a47c10148f4c71">X86ISA::ProcessInfo</a>
</li>
<li>name_offs
: <a class="el" href="structHsaKernelInfo.html#a03eee891d4a5142a85b4e46cd8658c6b">HsaKernelInfo</a>
</li>
<li>Named()
: <a class="el" href="classNamed.html#ab16c66a9090d7b01ae08268a98851286">Named</a>
</li>
<li>nameGen
: <a class="el" href="classsc__gem5_1_1Module.html#afbc95c5fac1830e0cae38eb266a66f4e">sc_gem5::Module</a>
, <a class="el" href="classsc__gem5_1_1Process.html#af641d4268ed5b37286ad93224d86d21f">sc_gem5::Process</a>
</li>
<li>namelen
: <a class="el" href="structVncServer_1_1ServerInitMsg.html#a85427570eb394ef573b685f3f1f49b73">VncServer::ServerInitMsg</a>
</li>
<li>nameLength
: <a class="el" href="structBrig_1_1BrigSectionHeader.html#a0a905436ddead79cefc87745b9a400a5">Brig::BrigSectionHeader</a>
</li>
<li>nameOut()
: <a class="el" href="classSerializable_1_1ScopedCheckpointSection.html#a5c1a06a30ea20691dbb9e2582173abfc">Serializable::ScopedCheckpointSection</a>
</li>
<li>nan()
: <a class="el" href="classsc__dt_1_1scfx__ieee__double.html#a08db862a296e41fa16c67f04f2a7a8c0">sc_dt::scfx_ieee_double</a>
</li>
<li>nand_reduce()
: <a class="el" href="classsc__core_1_1sc__in_3_01sc__dt_1_1sc__bigint_3_01W_01_4_01_4.html#aa68c17d528c1fc61fe5e6ac89a4fbdf0">sc_core::sc_in&lt; sc_dt::sc_bigint&lt; W &gt; &gt;</a>
, <a class="el" href="classsc__core_1_1sc__in_3_01sc__dt_1_1sc__biguint_3_01W_01_4_01_4.html#af1c1f24a0fd31333f8f2b16a53a61c9e">sc_core::sc_in&lt; sc_dt::sc_biguint&lt; W &gt; &gt;</a>
, <a class="el" href="classsc__core_1_1sc__in_3_01sc__dt_1_1sc__int_3_01W_01_4_01_4.html#a1418d4b99bdff0937d9e76c16dd2a900">sc_core::sc_in&lt; sc_dt::sc_int&lt; W &gt; &gt;</a>
, <a class="el" href="classsc__core_1_1sc__in_3_01sc__dt_1_1sc__uint_3_01W_01_4_01_4.html#a8c7a6ad839b588aeb5cf6944d03b5141">sc_core::sc_in&lt; sc_dt::sc_uint&lt; W &gt; &gt;</a>
, <a class="el" href="classsc__core_1_1sc__inout_3_01sc__dt_1_1sc__bigint_3_01W_01_4_01_4.html#a57a9c9cf5d4b6ce4a09128ff0da431f9">sc_core::sc_inout&lt; sc_dt::sc_bigint&lt; W &gt; &gt;</a>
, <a class="el" href="classsc__core_1_1sc__inout_3_01sc__dt_1_1sc__biguint_3_01W_01_4_01_4.html#aabef62a8b07f87429ebb76648da2db50">sc_core::sc_inout&lt; sc_dt::sc_biguint&lt; W &gt; &gt;</a>
, <a class="el" href="classsc__core_1_1sc__inout_3_01sc__dt_1_1sc__int_3_01W_01_4_01_4.html#ae5eb10caa8815c43a3495962549363aa">sc_core::sc_inout&lt; sc_dt::sc_int&lt; W &gt; &gt;</a>
, <a class="el" href="classsc__core_1_1sc__inout_3_01sc__dt_1_1sc__uint_3_01W_01_4_01_4.html#a4f2c6233eabf41e79c3db66fb064ffcd">sc_core::sc_inout&lt; sc_dt::sc_uint&lt; W &gt; &gt;</a>
, <a class="el" href="classsc__dt_1_1sc__concatref.html#a9b8260504f54d1d6ef3de09e97d645e3">sc_dt::sc_concatref</a>
, <a class="el" href="classsc__dt_1_1sc__fxnum__fast__subref.html#ac17d87e5083a91d009e25e414f7125ef">sc_dt::sc_fxnum_fast_subref</a>
, <a class="el" href="classsc__dt_1_1sc__fxnum__subref.html#aa5083d665b641fc5f29229e3544c3124">sc_dt::sc_fxnum_subref</a>
, <a class="el" href="classsc__dt_1_1sc__int__base.html#ad67856f307ed310c13fa44ce295aa367">sc_dt::sc_int_base</a>
, <a class="el" href="classsc__dt_1_1sc__int__subref__r.html#a73a593cd3ab4cb4223da6320d1063478">sc_dt::sc_int_subref_r</a>
, <a class="el" href="classsc__dt_1_1sc__proxy.html#a6c96bd041c5ee7228f3f62f9531cc5d1">sc_dt::sc_proxy&lt; X &gt;</a>
, <a class="el" href="classsc__dt_1_1sc__signed.html#ac7e2c7d5996f2939f1dc2e00e606a4af">sc_dt::sc_signed</a>
, <a class="el" href="classsc__dt_1_1sc__signed__subref__r.html#a9ba207c067a93d595bc8ca35414801d2">sc_dt::sc_signed_subref_r</a>
, <a class="el" href="classsc__dt_1_1sc__uint__base.html#a4fdec50c0bce67fed0b1d9e627be126e">sc_dt::sc_uint_base</a>
, <a class="el" href="classsc__dt_1_1sc__uint__subref__r.html#a2b9de1fd49979202d99780d9a6a52a2b">sc_dt::sc_uint_subref_r</a>
, <a class="el" href="classsc__dt_1_1sc__unsigned.html#af515865c7c31088e3d2b521107b3755a">sc_dt::sc_unsigned</a>
, <a class="el" href="classsc__dt_1_1sc__unsigned__subref__r.html#a7e56e4af87a6d4094dcc6ed9e8f9e34e">sc_dt::sc_unsigned_subref_r</a>
</li>
<li>native_listener
: <a class="el" href="classTrace_1_1NativeTrace.html#ae2e2bad5eb0796d3f050a21d1f4074f7">Trace::NativeTrace</a>
</li>
<li>NativeTrace()
: <a class="el" href="classTrace_1_1NativeTrace.html#afa08089b1d264deea4f5b715427b9c1f">Trace::NativeTrace</a>
</li>
<li>NativeTraceRecord()
: <a class="el" href="classTrace_1_1NativeTraceRecord.html#a6dec0b04a1a117223886501052e08311">Trace::NativeTraceRecord</a>
</li>
<li>nb2b_thread()
: <a class="el" href="classtlm__utils_1_1simple__target__socket__b_1_1fw__process.html#a9ab0e2df3ce1a286b10d4a67086fc323">tlm_utils::simple_target_socket_b&lt; MODULE, BUSWIDTH, TYPES, POL &gt;::fw_process</a>
, <a class="el" href="classtlm__utils_1_1simple__target__socket__tagged__b_1_1fw__process.html#a64af7bcf661a002e08c9a23ecc05b8c2">tlm_utils::simple_target_socket_tagged_b&lt; MODULE, BUSWIDTH, TYPES, POL &gt;::fw_process</a>
</li>
<li>nb_bound()
: <a class="el" href="classtlm_1_1tlm__fifo.html#aa286baba14fbad08df582abc1a211933">tlm::tlm_fifo&lt; T &gt;</a>
, <a class="el" href="classtlm_1_1tlm__fifo__config__size__if.html#a892f38b84dc3cac858225530e8798e9b">tlm::tlm_fifo_config_size_if</a>
</li>
<li>nb_can_get()
: <a class="el" href="classtlm_1_1tlm__fifo.html#a6ebbcc5ffb7d53ece2b6f439f6b5aa8d">tlm::tlm_fifo&lt; T &gt;</a>
, <a class="el" href="classtlm_1_1tlm__nonblocking__get__if.html#abe5d0c2a401a435ec9e822bb803b8288">tlm::tlm_nonblocking_get_if&lt; T &gt;</a>
, <a class="el" href="classtlm_1_1tlm__put__get__imp.html#a35ec09a662208d6e5877fe68843cac46">tlm::tlm_put_get_imp&lt; PUT_DATA, GET_DATA &gt;</a>
</li>
<li>nb_can_peek()
: <a class="el" href="classtlm_1_1tlm__fifo.html#a25ed245f7da1afefcecf296ebe86c4bd">tlm::tlm_fifo&lt; T &gt;</a>
, <a class="el" href="classtlm_1_1tlm__nonblocking__peek__if.html#ae2bab3524003741c7db74178be159189">tlm::tlm_nonblocking_peek_if&lt; T &gt;</a>
, <a class="el" href="classtlm_1_1tlm__put__get__imp.html#ae9b3b7fc6f74f566eab3171a57ce6602">tlm::tlm_put_get_imp&lt; PUT_DATA, GET_DATA &gt;</a>
</li>
<li>nb_can_put()
: <a class="el" href="classtlm_1_1tlm__fifo.html#af78d7971301013b709e6de17c00a98db">tlm::tlm_fifo&lt; T &gt;</a>
, <a class="el" href="classtlm_1_1tlm__nonblocking__put__if.html#aa2fcb435c3321c85c81ca91ceca9a4a9">tlm::tlm_nonblocking_put_if&lt; T &gt;</a>
, <a class="el" href="classtlm_1_1tlm__put__get__imp.html#a12a6aacc79214d2efd87960f727d3dce">tlm::tlm_put_get_imp&lt; PUT_DATA, GET_DATA &gt;</a>
</li>
<li>nb_cb
: <a class="el" href="classtlm__utils_1_1multi__passthrough__initiator__socket.html#aa57710a4d37ac3d61677d116f8dc281d">tlm_utils::multi_passthrough_initiator_socket&lt; MODULE, BUSWIDTH, TYPES, N, POL &gt;</a>
, <a class="el" href="classtlm__utils_1_1multi__passthrough__target__socket.html#ab8d9797304236ac8c37887223e4c795d">tlm_utils::multi_passthrough_target_socket&lt; MODULE, BUSWIDTH, TYPES, N, POL &gt;</a>
</li>
<li>nb_expand()
: <a class="el" href="classtlm_1_1tlm__fifo.html#add714fa3d116f7f4533358c94cfe5fab">tlm::tlm_fifo&lt; T &gt;</a>
, <a class="el" href="classtlm_1_1tlm__fifo__config__size__if.html#a446004fac35fe42eddf7099290eedd12">tlm::tlm_fifo_config_size_if</a>
</li>
<li>nb_func_type
: <a class="el" href="classtlm__utils_1_1callback__binder__bw.html#ad50bd062b615f2d248a32a5ac1d07afb">tlm_utils::callback_binder_bw&lt; TYPES &gt;</a>
, <a class="el" href="classtlm__utils_1_1callback__binder__fw.html#a55e4b658477bceb019742f5f73f91070">tlm_utils::callback_binder_fw&lt; TYPES &gt;</a>
</li>
<li>nb_get()
: <a class="el" href="classtlm_1_1tlm__fifo.html#a114a4b71a75eb4d97b649c724be86bf4">tlm::tlm_fifo&lt; T &gt;</a>
, <a class="el" href="classtlm_1_1tlm__nonblocking__get__if.html#a9d83e8465db11c3bfb628369b5106148">tlm::tlm_nonblocking_get_if&lt; T &gt;</a>
, <a class="el" href="classtlm_1_1tlm__put__get__imp.html#a647ee735407f4193e2a07cd57e136748">tlm::tlm_put_get_imp&lt; PUT_DATA, GET_DATA &gt;</a>
</li>
<li>nb_peek()
: <a class="el" href="classtlm_1_1tlm__fifo.html#a2ef8229e670b72ca4e4b30c663e2d952">tlm::tlm_fifo&lt; T &gt;</a>
, <a class="el" href="classtlm_1_1tlm__fifo__debug__if.html#ab3d0a0d3fd775c9ed190781019c3e8bd">tlm::tlm_fifo_debug_if&lt; T &gt;</a>
, <a class="el" href="classtlm_1_1tlm__nonblocking__peek__if.html#acda9f1feda9ee5f03ad90e3ac9838b64">tlm::tlm_nonblocking_peek_if&lt; T &gt;</a>
, <a class="el" href="classtlm_1_1tlm__put__get__imp.html#af67fa17253d0d7f888c39b8e64f80464">tlm::tlm_put_get_imp&lt; PUT_DATA, GET_DATA &gt;</a>
</li>
<li>nb_poke()
: <a class="el" href="classtlm_1_1tlm__fifo.html#abdfffea8717fcdcafdb70bfbcfde9e4d">tlm::tlm_fifo&lt; T &gt;</a>
, <a class="el" href="classtlm_1_1tlm__fifo__debug__if.html#ae3ac1c7ae390e253bd7ca45fa274a33a">tlm::tlm_fifo_debug_if&lt; T &gt;</a>
</li>
<li>nb_put()
: <a class="el" href="classtlm_1_1tlm__fifo.html#acbc7ab6989faeb2316f2670358fed7d6">tlm::tlm_fifo&lt; T &gt;</a>
, <a class="el" href="classtlm_1_1tlm__nonblocking__put__if.html#a4342018a981d238b254d642d2114bac5">tlm::tlm_nonblocking_put_if&lt; T &gt;</a>
, <a class="el" href="classtlm_1_1tlm__put__get__imp.html#a89e548a662fe794fbd5b8ddbb5b635c4">tlm::tlm_put_get_imp&lt; PUT_DATA, GET_DATA &gt;</a>
</li>
<li>nb_read()
: <a class="el" href="classsc__core_1_1sc__fifo.html#aa8931ec101dd522cc08e5b826144acbc">sc_core::sc_fifo&lt; T &gt;</a>
, <a class="el" href="classsc__core_1_1sc__fifo__in.html#a86a5e5577360824cd386345f888f0ed2">sc_core::sc_fifo_in&lt; T &gt;</a>
, <a class="el" href="classsc__core_1_1sc__fifo__nonblocking__in__if.html#aeb218dfb77bf164535fbe0dad1426e4f">sc_core::sc_fifo_nonblocking_in_if&lt; T &gt;</a>
</li>
<li>nb_reduce()
: <a class="el" href="classtlm_1_1tlm__fifo.html#a62ccdbae129fedca3822ed350b6cb8ce">tlm::tlm_fifo&lt; T &gt;</a>
, <a class="el" href="classtlm_1_1tlm__fifo__config__size__if.html#a85e57b2c19e152f85d51a627a6a9cea6">tlm::tlm_fifo_config_size_if</a>
</li>
<li>nb_transport_bw()
: <a class="el" href="classsc__gem5_1_1Gem5ToTlmBridge.html#a6e356c5171446afa0b38f1bf2fd5e22d">sc_gem5::Gem5ToTlmBridge&lt; BITWIDTH &gt;</a>
, <a class="el" href="classSimpleLTInitiator1.html#a1a751bbac92f3221a83924f0b213bbf9">SimpleLTInitiator1</a>
, <a class="el" href="classSimpleLTInitiator1__dmi.html#a363144770dec3cbeb3667bc574c50601">SimpleLTInitiator1_dmi</a>
, <a class="el" href="classtlm_1_1tlm__bw__nonblocking__transport__if.html#a3ec41ec9ff402632fae2d9a2c7f91022">tlm::tlm_bw_nonblocking_transport_if&lt; TRANS, PHASE &gt;</a>
, <a class="el" href="classtlm__utils_1_1callback__binder__bw.html#a30ae951c74bcc1672dfa2749e1bec486">tlm_utils::callback_binder_bw&lt; TYPES &gt;</a>
, <a class="el" href="classtlm__utils_1_1simple__initiator__socket__b_1_1process.html#a0cca4bacb3d7639d126e1b9ba428894f">tlm_utils::simple_initiator_socket_b&lt; MODULE, BUSWIDTH, TYPES, POL &gt;::process</a>
, <a class="el" href="classtlm__utils_1_1simple__initiator__socket__tagged__b_1_1process.html#a979e9aef867bf5ec25741b05191b5397">tlm_utils::simple_initiator_socket_tagged_b&lt; MODULE, BUSWIDTH, TYPES, POL &gt;::process</a>
, <a class="el" href="classtlm__utils_1_1simple__target__socket__b_1_1bw__process.html#ad85edd54cc1b4822e1b5a5a19862ddf6">tlm_utils::simple_target_socket_b&lt; MODULE, BUSWIDTH, TYPES, POL &gt;::bw_process</a>
, <a class="el" href="classtlm__utils_1_1simple__target__socket__tagged__b_1_1bw__process.html#a7c7b2056d620b622ae52e8561ac397d6">tlm_utils::simple_target_socket_tagged_b&lt; MODULE, BUSWIDTH, TYPES, POL &gt;::bw_process</a>
</li>
<li>nb_transport_fw()
: <a class="el" href="classsc__gem5_1_1TlmToGem5Bridge.html#a612c505efba92a1fdcb7a88d765198de">sc_gem5::TlmToGem5Bridge&lt; BITWIDTH &gt;</a>
, <a class="el" href="classSimpleLTTarget1.html#a42a34505112dcf8daf659bb60fe58725">SimpleLTTarget1</a>
, <a class="el" href="classtlm_1_1tlm__fw__nonblocking__transport__if.html#a542b68459126ea6c9431174df4f97d14">tlm::tlm_fw_nonblocking_transport_if&lt; TRANS, PHASE &gt;</a>
, <a class="el" href="classtlm__utils_1_1callback__binder__fw.html#aca4d674fd5a32bfb688d4d6b9054645d">tlm_utils::callback_binder_fw&lt; TYPES &gt;</a>
, <a class="el" href="classtlm__utils_1_1passthrough__target__socket__b_1_1process.html#a27cabb7ba5be17680ba714a6c9af6c01">tlm_utils::passthrough_target_socket_b&lt; MODULE, BUSWIDTH, TYPES, POL &gt;::process</a>
, <a class="el" href="classtlm__utils_1_1passthrough__target__socket__tagged__b_1_1process.html#a1bf72be3dc5f251de200753d3dee1bf1">tlm_utils::passthrough_target_socket_tagged_b&lt; MODULE, BUSWIDTH, TYPES, POL &gt;::process</a>
, <a class="el" href="classtlm__utils_1_1simple__target__socket__b_1_1fw__process.html#a7d877fc80ddb3619cff69be0112e4dc4">tlm_utils::simple_target_socket_b&lt; MODULE, BUSWIDTH, TYPES, POL &gt;::fw_process</a>
, <a class="el" href="classtlm__utils_1_1simple__target__socket__tagged__b_1_1fw__process.html#aaee924f88876b2772252cdf236434b2b">tlm_utils::simple_target_socket_tagged_b&lt; MODULE, BUSWIDTH, TYPES, POL &gt;::fw_process</a>
</li>
<li>nb_unbound()
: <a class="el" href="classtlm_1_1tlm__fifo.html#a56debf3cf19c009b4fd4e4b33a4b96c9">tlm::tlm_fifo&lt; T &gt;</a>
, <a class="el" href="classtlm_1_1tlm__fifo__config__size__if.html#afb083196c8e73a8619350d90258ed3f9">tlm::tlm_fifo_config_size_if</a>
</li>
<li>nb_write()
: <a class="el" href="classsc__core_1_1sc__fifo.html#aae55f320956c3ba10e0768bb9bdf707f">sc_core::sc_fifo&lt; T &gt;</a>
, <a class="el" href="classsc__core_1_1sc__fifo__nonblocking__out__if.html#a8ea063f2e700e60fb04913c004e465eb">sc_core::sc_fifo_nonblocking_out_if&lt; T &gt;</a>
, <a class="el" href="classsc__core_1_1sc__fifo__out.html#a72324389296794f0066223d19b50b853">sc_core::sc_fifo_out&lt; T &gt;</a>
</li>
<li>nbest
: <a class="el" href="classMultiperspectivePerceptron.html#a54ceff9f54d54d7cd19a07bf8bc05069">MultiperspectivePerceptron</a>
</li>
<li>nbits
: <a class="el" href="classsc__dt_1_1sc__signed.html#ac77b74a73d4b2d0b241934ff1d73ce5e">sc_dt::sc_signed</a>
, <a class="el" href="classsc__dt_1_1sc__unsigned.html#a366c0cc63ea66f2470c3b5de317e9e81">sc_dt::sc_unsigned</a>
</li>
<li>nbrOfBanksDRAM
: <a class="el" href="classDramGen.html#afc7993911cb82e0e15884f209fb61354">DramGen</a>
</li>
<li>nbrOfBanksUtil
: <a class="el" href="classDramGen.html#ac658aba4fdcee8ec5d47f83b776404ad">DramGen</a>
</li>
<li>nbrOfRanks
: <a class="el" href="classDramGen.html#a3be3547381b49a5b2960a8668402f9c5">DramGen</a>
</li>
<li>nbrOutstanding()
: <a class="el" href="classDRAMSim2.html#adcdfe2f3a2570fc5afb84aedd38f8365">DRAMSim2</a>
</li>
<li>nbrOutstandingReads
: <a class="el" href="classDRAMSim2.html#acd81d26cd475997c138e00adc20ff745">DRAMSim2</a>
</li>
<li>nbrOutstandingWrites
: <a class="el" href="classDRAMSim2.html#abcbf63a24a30af8f4bf250a8970b96cd">DRAMSim2</a>
</li>
<li>NBTransportPtr
: <a class="el" href="classtlm__utils_1_1passthrough__target__socket__b_1_1process.html#ad1968cf9a9155ef5cd3d7b8f00845ef3">tlm_utils::passthrough_target_socket_b&lt; MODULE, BUSWIDTH, TYPES, POL &gt;::process</a>
, <a class="el" href="classtlm__utils_1_1passthrough__target__socket__tagged__b_1_1process.html#ae3869826e82b28f6ea9a2a4243129b40">tlm_utils::passthrough_target_socket_tagged_b&lt; MODULE, BUSWIDTH, TYPES, POL &gt;::process</a>
, <a class="el" href="classtlm__utils_1_1simple__target__socket__b_1_1fw__process.html#a68e8f2b9fd26a1535389edbe2ca13ada">tlm_utils::simple_target_socket_b&lt; MODULE, BUSWIDTH, TYPES, POL &gt;::fw_process</a>
, <a class="el" href="classtlm__utils_1_1simple__target__socket__tagged__b_1_1fw__process.html#a8819b1b0b3be9bda48fadacd4164e81b">tlm_utils::simple_target_socket_tagged_b&lt; MODULE, BUSWIDTH, TYPES, POL &gt;::fw_process</a>
</li>
<li>ndigits
: <a class="el" href="classsc__dt_1_1sc__signed.html#a5d69cfebc53d10f32500dcf30e1904a5">sc_dt::sc_signed</a>
, <a class="el" href="classsc__dt_1_1sc__unsigned.html#aea6a64cfb90af8a09b11c9e42ba5fbc5">sc_dt::sc_unsigned</a>
</li>
<li>ndRange
: <a class="el" href="classGpuDispatcher.html#a7ca2004921457aaeb9354ca994d7a9e0">GpuDispatcher</a>
</li>
<li>ndRangeMap
: <a class="el" href="classGpuDispatcher.html#a1cbcdbeb13a349a130a8fe52aa196910">GpuDispatcher</a>
</li>
<li>nDS
: <a class="el" href="classGicv3CPUInterface.html#ad34922812e3c71399767ee75da1cfc87">Gicv3CPUInterface</a>
</li>
<li>NDtbMissFault()
: <a class="el" href="classAlphaISA_1_1NDtbMissFault.html#a591e10f32450aa5d70e185f8571fe3d7">AlphaISA::NDtbMissFault</a>
</li>
<li>need_stage()
: <a class="el" href="classInputUnit.html#a4defaa3063339a1fd6b5ce64df5cd04c">InputUnit</a>
, <a class="el" href="classVirtualChannel.html#a9859fb4239772a8c1cc647e0dc565637">VirtualChannel</a>
</li>
<li>need_sync()
: <a class="el" href="classtlm__utils_1_1tlm__quantumkeeper.html#a7ef90725837297139a96f1ce6eb31eaa">tlm_utils::tlm_quantumkeeper</a>
</li>
<li>needCkpt
: <a class="el" href="structDistHeaderPkt_1_1Header.html#aa6584e2932c5f811c3ab80918d119aa9">DistHeaderPkt::Header</a>
, <a class="el" href="classDistIface_1_1SyncNode.html#a9900cf4b72bb3ee48a81a025aa57cb4c">DistIface::SyncNode</a>
</li>
<li>needClose()
: <a class="el" href="classArmSemihosting_1_1File.html#a325eb5ea089bed4ac89fb030c846bc4b">ArmSemihosting::File</a>
</li>
<li>needExit
: <a class="el" href="structDistHeaderPkt_1_1Header.html#a02d3733d6583c930951bed57f90d27ea">DistHeaderPkt::Header</a>
, <a class="el" href="classDistIface_1_1SyncNode.html#a7d68e48f4feb7f92cc8e7dad847b97ad">DistIface::SyncNode</a>
</li>
<li>needMoreBytes()
: <a class="el" href="classAlphaISA_1_1Decoder.html#ae35e2097ae0ba710724661cc3aa70832">AlphaISA::Decoder</a>
, <a class="el" href="classArmISA_1_1Decoder.html#a8cbcfacb1417e2fafe357ddfa65bb773">ArmISA::Decoder</a>
, <a class="el" href="classMipsISA_1_1Decoder.html#a4a8f2f043987b18939aaabf8eded42fd">MipsISA::Decoder</a>
, <a class="el" href="classPowerISA_1_1Decoder.html#ac792bb3ce04cbef7db3aeba65f1e70c0">PowerISA::Decoder</a>
, <a class="el" href="classRiscvISA_1_1Decoder.html#ab8bdf20389e92289278c479a88941709">RiscvISA::Decoder</a>
, <a class="el" href="classSparcISA_1_1Decoder.html#ad093420afdd16dcee1c8696fc0ab9aca">SparcISA::Decoder</a>
, <a class="el" href="classX86ISA_1_1Decoder.html#a2587278184170afdca6a7b2e632c9559">X86ISA::Decoder</a>
</li>
<li>needRetry
: <a class="el" href="classSimpleCache_1_1CPUSidePort.html#aa6d2b851e870f0b9be49f13edf246c89">SimpleCache::CPUSidePort</a>
, <a class="el" href="classSimpleMemobj_1_1CPUSidePort.html#ac75d5683a401c78266e3ba2365ce31b2">SimpleMemobj::CPUSidePort</a>
</li>
<li>NeedsResponse
: <a class="el" href="classMemCmd.html#a0b77a388443f8e19a4b97b16b655f254a0793ecde69891c14b15851813e2bacfd">MemCmd</a>
</li>
<li>needsResponse()
: <a class="el" href="classMemCmd.html#ac244bfca39a0fed1412ecfc6dc230ce5">MemCmd</a>
, <a class="el" href="classPacket.html#abb255770a0a1278960af6ffa1e0ceb64">Packet</a>
</li>
<li>needsRetry()
: <a class="el" href="classSyscallReturn.html#aed9ec4573bee03b878c4e7f291747d62">SyscallReturn</a>
</li>
<li>needsStart()
: <a class="el" href="classsc__gem5_1_1Process.html#ae6371ab6d77e5c7dcc74a8f943e4c706">sc_gem5::Process</a>
</li>
<li>needsToBeSentToStoreBuffer()
: <a class="el" href="classMinor_1_1LSQ_1_1LSQRequest.html#a1dc578758c733cf00bfca977a4ccde37">Minor::LSQ::LSQRequest</a>
</li>
<li>needStopSync
: <a class="el" href="structDistHeaderPkt_1_1Header.html#a6e415609df2d585b579c94db86371f3b">DistHeaderPkt::Header</a>
, <a class="el" href="classDistIface_1_1SyncNode.html#ad84d2adfba432146c579b9c060830998">DistIface::SyncNode</a>
</li>
<li>needsToTick()
: <a class="el" href="classMinor_1_1LSQ.html#a19bb3de48f7121cf227c4b19314100d0">Minor::LSQ</a>
</li>
<li>needsTSO
: <a class="el" href="classLSQUnit.html#a9be5c5c21dc1b270f712c406e3deeb41">LSQUnit&lt; Impl &gt;</a>
</li>
<li>NeedsWritable
: <a class="el" href="classMemCmd.html#a0b77a388443f8e19a4b97b16b655f254a8a2cb64e7b88a1869c658d041a769710">MemCmd</a>
</li>
<li>needsWritable()
: <a class="el" href="classMemCmd.html#a331c0d54163f7190d4f5c3b5d47cbc6e">MemCmd</a>
, <a class="el" href="classMSHR.html#ac5922a87abb4b0532d59d1a177420873">MSHR</a>
, <a class="el" href="classMSHR_1_1TargetList.html#a3b598cb9a0656d802dc09fbe23c540cf">MSHR::TargetList</a>
, <a class="el" href="classPacket.html#a85a63311f59c1582ba8a4419e14dfb94">Packet</a>
</li>
<li>needToSendRequestRetry
: <a class="el" href="classsc__gem5_1_1Gem5ToTlmBridge.html#a025549de4f113dc4960347e6facb759f">sc_gem5::Gem5ToTlmBridge&lt; BITWIDTH &gt;</a>
</li>
<li>needToSendRetry
: <a class="el" href="classsc__gem5_1_1TlmToGem5Bridge.html#a78218d819a851c443382d955fd6d9767">sc_gem5::TlmToGem5Bridge&lt; BITWIDTH &gt;</a>
</li>
<li>needToSignalDrained
: <a class="el" href="classMinor_1_1Pipeline.html#a0be1a1cda1f5eaece4fd94e4de598e67">Minor::Pipeline</a>
</li>
<li>needWarning()
: <a class="el" href="classSyscallDesc.html#acb59523c8588350cdf5689bf4183fa1e">SyscallDesc</a>
</li>
<li>needWB
: <a class="el" href="classLSQ_1_1LSQSenderState.html#aaf138e0f3699fa059b800b887657e380">LSQ&lt; Impl &gt;::LSQSenderState</a>
</li>
<li>neg()
: <a class="el" href="classsc__core_1_1sc__in_3_01bool_01_4.html#ac166825864e4a04a635f078a07287fa5">sc_core::sc_in&lt; bool &gt;</a>
, <a class="el" href="classsc__core_1_1sc__in_3_01sc__dt_1_1sc__logic_01_4.html#ab1bb5dd0e9a87749f7f7ba3daf55e2ff">sc_core::sc_in&lt; sc_dt::sc_logic &gt;</a>
, <a class="el" href="classsc__core_1_1sc__inout_3_01bool_01_4.html#a28aaa1e41a3ff54abeaaaac25c521edd">sc_core::sc_inout&lt; bool &gt;</a>
, <a class="el" href="classsc__core_1_1sc__inout_3_01sc__dt_1_1sc__logic_01_4.html#a754218194a54a35d3f41fa73c670a482">sc_core::sc_inout&lt; sc_dt::sc_logic &gt;</a>
, <a class="el" href="classsc__dt_1_1sc__fxnum.html#a4a80bab819ad0bafa9ccec5744f454fe">sc_dt::sc_fxnum</a>
, <a class="el" href="classsc__dt_1_1sc__fxnum__fast.html#a6396a1462c90b2163b487e76c32b3998">sc_dt::sc_fxnum_fast</a>
, <a class="el" href="classsc__dt_1_1sc__fxval.html#a08d71ce039bf5a8f5455f613ed2ca4df">sc_dt::sc_fxval</a>
, <a class="el" href="classsc__dt_1_1sc__fxval__fast.html#aafa5084dbebc1804378cc3cd10e45165">sc_dt::sc_fxval_fast</a>
, <a class="el" href="classsc__dt_1_1scfx__pow10.html#ab342f805d811f39d50403a9e32466865">sc_dt::scfx_pow10</a>
</li>
<li>neg_scfx_rep
: <a class="el" href="classsc__dt_1_1scfx__rep.html#ab2689e0af1375466e4ff5bdd3c61467d">sc_dt::scfx_rep</a>
</li>
<li>negative()
: <a class="el" href="classsc__dt_1_1scfx__ieee__double.html#ac9c3a68ae4e29cd86ad84de1ae4010fe">sc_dt::scfx_ieee_double</a>
, <a class="el" href="classsc__dt_1_1scfx__ieee__float.html#a833c5584f6200951cf6c152994387b07">sc_dt::scfx_ieee_float</a>
</li>
<li>negedge()
: <a class="el" href="classsc__core_1_1sc__in_3_01bool_01_4.html#a6517030ed88fecf5ae695bdfc0ee7357">sc_core::sc_in&lt; bool &gt;</a>
, <a class="el" href="classsc__core_1_1sc__in_3_01sc__dt_1_1sc__logic_01_4.html#a2160bcb34878e5107a09a1a27c5065e5">sc_core::sc_in&lt; sc_dt::sc_logic &gt;</a>
, <a class="el" href="classsc__core_1_1sc__inout_3_01bool_01_4.html#a442f611fa1f87cb7e7e46d52dc670911">sc_core::sc_inout&lt; bool &gt;</a>
, <a class="el" href="classsc__core_1_1sc__inout_3_01sc__dt_1_1sc__logic_01_4.html#a8fc59030909bfc8028031ef27928a8fb">sc_core::sc_inout&lt; sc_dt::sc_logic &gt;</a>
, <a class="el" href="classsc__core_1_1sc__signal__in__if_3_01bool_01_4.html#a7b7bd76eda5060d79b15b76252147376">sc_core::sc_signal_in_if&lt; bool &gt;</a>
, <a class="el" href="classsc__core_1_1sc__signal__in__if_3_01sc__dt_1_1sc__logic_01_4.html#a58e94044738deea44313006f04b15e5e">sc_core::sc_signal_in_if&lt; sc_dt::sc_logic &gt;</a>
, <a class="el" href="classsc__gem5_1_1ScSignalBaseBinary.html#a73ca2fa845764a1415e6508b0768128e">sc_gem5::ScSignalBaseBinary</a>
, <a class="el" href="classsc__gem5_1_1ScSignalBinary.html#a8a7007267a9ed03a17af5fb840b85239">sc_gem5::ScSignalBinary&lt; T, WRITER_POLICY &gt;</a>
</li>
<li>negedge_event()
: <a class="el" href="classsc__core_1_1sc__in_3_01bool_01_4.html#a8a9572c5f29683a1f0810b07ae523bf3">sc_core::sc_in&lt; bool &gt;</a>
, <a class="el" href="classsc__core_1_1sc__in_3_01sc__dt_1_1sc__logic_01_4.html#a48fde27939c25d61ecb91eacbb95a620">sc_core::sc_in&lt; sc_dt::sc_logic &gt;</a>
, <a class="el" href="classsc__core_1_1sc__inout_3_01bool_01_4.html#a94951d52771f4845a940a20a6bacf54a">sc_core::sc_inout&lt; bool &gt;</a>
, <a class="el" href="classsc__core_1_1sc__inout_3_01sc__dt_1_1sc__logic_01_4.html#ab2dcddfbdbdb37f194e5fdf52c00e737">sc_core::sc_inout&lt; sc_dt::sc_logic &gt;</a>
, <a class="el" href="classsc__core_1_1sc__signal__in__if_3_01bool_01_4.html#a217a71b79f48d76c148e44ad4ea9c5e6">sc_core::sc_signal_in_if&lt; bool &gt;</a>
, <a class="el" href="classsc__core_1_1sc__signal__in__if_3_01sc__dt_1_1sc__logic_01_4.html#aa576552793a5ab6d32b5730ccf8cb29a">sc_core::sc_signal_in_if&lt; sc_dt::sc_logic &gt;</a>
, <a class="el" href="classsc__gem5_1_1ScSignalBinary.html#ab58693b315a5ac421f2669e405ae4bc8">sc_gem5::ScSignalBinary&lt; T, WRITER_POLICY &gt;</a>
</li>
<li>negedgeEvent()
: <a class="el" href="classsc__gem5_1_1ScSignalBaseBinary.html#a724d1692cad0dc305a5fbc7ba6d0f1fd">sc_gem5::ScSignalBaseBinary</a>
</li>
<li>neitherReadNorWriteReqs
: <a class="el" href="structDRAMCtrl_1_1DRAMStats.html#a202faa679bd8e421d022931227de4ff1">DRAMCtrl::DRAMStats</a>
</li>
<li>net_dest
: <a class="el" href="structRouteInfo.html#a4c59fe3a8a86557b24686a0a08827e07">RouteInfo</a>
</li>
<li>NetDest()
: <a class="el" href="classNetDest.html#a5744572beb89ebe96d1f294c1a599ab0">NetDest</a>
</li>
<li>netmask()
: <a class="el" href="structNet_1_1IpNetmask.html#a891d521243beb205ac27e34030de07a1">Net::IpNetmask</a>
</li>
<li>Network()
: <a class="el" href="classNetwork.html#aa3e4c9833fa2e198937c375d5e95844e">Network</a>
</li>
<li>NetworkInterface()
: <a class="el" href="classNetworkInterface.html#a20d9c88b450e15713dd6f11ce3649ffd">NetworkInterface</a>
</li>
<li>NetworkLink()
: <a class="el" href="classNetworkLink.html#a2a0e182357a10f71e665a25cca044ccd">NetworkLink</a>
</li>
<li>Never
: <a class="el" href="classSETranslatingPortProxy.html#a01de9dcdbb9fc281bf2abb35fb937fdca7b598bd1fe0929745dc4801f72d886b8">SETranslatingPortProxy</a>
</li>
<li>neverSeen()
: <a class="el" href="structMultiperspectivePerceptron_1_1FilterEntry.html#aebaa807e6d237ab572ab39473d6120e1">MultiperspectivePerceptron::FilterEntry</a>
</li>
<li>new_address
: <a class="el" href="classtlm_1_1tlm__endian__context.html#a4b592ed6192127e7f2df6c810bbf1499">tlm::tlm_endian_context</a>
</li>
<li>new_bebuf
: <a class="el" href="classtlm_1_1tlm__endian__context.html#af19ba69e35312b6385184b69c27e0002">tlm::tlm_endian_context</a>
</li>
<li>new_dbuf
: <a class="el" href="classtlm_1_1tlm__endian__context.html#a0b8dc3ff9986280dc71b457e555bb9a5">tlm::tlm_endian_context</a>
</li>
<li>new_eq
: <a class="el" href="classEventQueue_1_1ScopedMigration.html#add4f24a003b97e5be7420588fd39df70">EventQueue::ScopedMigration</a>
</li>
<li>newDynamicSensitivityEvent
: <a class="el" href="classsc__gem5_1_1DynamicSensitivityEvent.html#ab9903125e9e6d4c5ecda56c7d5263361">sc_gem5::DynamicSensitivityEvent</a>
</li>
<li>newDynamicSensitivityEventAndList
: <a class="el" href="classsc__gem5_1_1DynamicSensitivityEventAndList.html#a0809e560c97ce7ae941c82c12b82fc74">sc_gem5::DynamicSensitivityEventAndList</a>
</li>
<li>newDynamicSensitivityEventOrList
: <a class="el" href="classsc__gem5_1_1DynamicSensitivityEventOrList.html#acd557a01c54b83f226f87342cc2a2ad2">sc_gem5::DynamicSensitivityEventOrList</a>
</li>
<li>newest()
: <a class="el" href="classsc__gem5_1_1Process.html#a817ce9b5c99028fe55b329f80c79cf6c">sc_gem5::Process</a>
</li>
<li>newInfoSet
: <a class="el" href="classAlphaISA_1_1Interrupts.html#a83b85f6c4ee89e1ce470c3eebd67e34b">AlphaISA::Interrupts</a>
</li>
<li>newIpl
: <a class="el" href="classAlphaISA_1_1Interrupts.html#aabe54869db672a525da874f173983837">AlphaISA::Interrupts</a>
</li>
<li>newKernelEnds
: <a class="el" href="classGPUCoalescer.html#abc214fc1e319aa6815aead749a96fc16">GPUCoalescer</a>
</li>
<li>newPCState
: <a class="el" href="classCheckerCPU.html#a9f7d7e770ca667fc24eda455da57a5a9">CheckerCPU</a>
</li>
<li>newPhysReg
: <a class="el" href="structDefaultRename_1_1RenameHistory.html#ae32ac6db5a78a5016ee11b876a6f8d00">DefaultRename&lt; Impl &gt;::RenameHistory</a>
</li>
<li>newPredictionSeqNum
: <a class="el" href="classMinor_1_1BranchData.html#a68a163657587ebdae7be35ea5342a1ea">Minor::BranchData</a>
</li>
<li>newRequests
: <a class="el" href="classGPUCoalescer.html#a1d2b05a646f06b2ad237ccac7780e5f7">GPUCoalescer</a>
</li>
<li>newState
: <a class="el" href="structTrace_1_1ArmNativeTrace_1_1ThreadState.html#a2083da5d7ccee0b076db921aa0d3645e">Trace::ArmNativeTrace::ThreadState</a>
</li>
<li>newStaticSensitivityEvent
: <a class="el" href="classsc__gem5_1_1StaticSensitivityEvent.html#a17c5cd1a424753551343912e81068828">sc_gem5::StaticSensitivityEvent</a>
</li>
<li>newStaticSensitivityExport
: <a class="el" href="classsc__gem5_1_1StaticSensitivityExport.html#ad2a325a179df58647c0cfb3d2eac0f37">sc_gem5::StaticSensitivityExport</a>
</li>
<li>newStaticSensitivityFinder
: <a class="el" href="classsc__gem5_1_1StaticSensitivityFinder.html#aa5d845b942bb699ed63f832a31bd59e9">sc_gem5::StaticSensitivityFinder</a>
</li>
<li>newStaticSensitivityInterface
: <a class="el" href="classsc__gem5_1_1StaticSensitivityInterface.html#aa56332a4ced3e3dc10b410b5d0af5256">sc_gem5::StaticSensitivityInterface</a>
</li>
<li>newStaticSensitivityPort
: <a class="el" href="classsc__gem5_1_1StaticSensitivityPort.html#a2ab1177fc154904a1bbe57a012c306b2">sc_gem5::StaticSensitivityPort</a>
</li>
<li>newStreamSeqNum
: <a class="el" href="classMinor_1_1BranchData.html#a0916cbcaab89b172654fef2bdc7f082f">Minor::BranchData</a>
</li>
<li>newSummary
: <a class="el" href="classAlphaISA_1_1Interrupts.html#adca0d86c4f176f7ff47d4ece0b5f1584">AlphaISA::Interrupts</a>
</li>
<li>next()
: <a class="el" href="classChunkGenerator.html#a63fdb7269e0119e9ca0a48ddeb642689">ChunkGenerator</a>
, <a class="el" href="structCopyEngineReg_1_1DmaDesc.html#a713a82ee4ecbc75e23612fe861e3127b">CopyEngineReg::DmaDesc</a>
, <a class="el" href="classDependencyEntry.html#ad5cc31f8d1e648b6b929d0a088b9bb1a">DependencyEntry&lt; DynInstPtr &gt;</a>
, <a class="el" href="structExtensionPool_1_1entry.html#abe8ba19f4918181b275acb34a6763905">ExtensionPool&lt; T &gt;::entry</a>
, <a class="el" href="classFALRUBlk.html#a0d8a992f0470c01230f645d6fe9697a8">FALRUBlk</a>
, <a class="el" href="structmm_1_1access.html#a93136a560f96f1aba7d4f8b207aaa54c">mm::access</a>
, <a class="el" href="unionsc__dt_1_1scfx__rep__node.html#a950752bc98c549c588ac5594570bdc1a">sc_dt::scfx_rep_node</a>
, <a class="el" href="structsc__gem5_1_1PythonInitFunc.html#a517470babf0027843a67844212017ccb">sc_gem5::PythonInitFunc</a>
, <a class="el" href="structsc__gem5_1_1PythonReadyFunc.html#ac6730bb2b6abb0ff7ccf149c5912b3cc">sc_gem5::PythonReadyFunc</a>
, <a class="el" href="classSwitchingFiber.html#a90dfdb92537c44173d3d1f1ba7bee07a">SwitchingFiber</a>
, <a class="el" href="classtlm_1_1tlm__endian__context.html#a4c0fdcaea2fff64e1eeb8b3650bc8686">tlm::tlm_endian_context</a>
, <a class="el" href="classtlm__utils_1_1instance__specific__extension__container.html#a58db63c0a4e0b8469e538640892ed420">tlm_utils::instance_specific_extension_container</a>
, <a class="el" href="classtlm__utils_1_1peq__with__cb__and__phase_1_1delta__list.html#a9ec0bf8cfa5265d1db3efb025e7ece64">tlm_utils::peq_with_cb_and_phase&lt; OWNER, TYPES &gt;::delta_list</a>
, <a class="el" href="structtlm__utils_1_1time__ordered__list_1_1element.html#a36056c24d6f2e37354c240aca9053871">tlm_utils::time_ordered_list&lt; PAYLOAD &gt;::element</a>
, <a class="el" href="classVirtDescriptor.html#a1f6f5f752d24f7f9c206eaf50fb3fed5">VirtDescriptor</a>
, <a class="el" href="structvring__desc.html#a7d1a05acc86ccc917fe06b2f81d0e0d8">vring_desc</a>
</li>
<li>next_object()
: <a class="el" href="classsc__core_1_1sc__simcontext.html#a64f61c660392848f7404a6c555c09ef7">sc_core::sc_simcontext</a>
</li>
<li>next_time()
: <a class="el" href="classtlm__utils_1_1time__ordered__list.html#ae43186c0dfe55abe0a9ed177c1469d59">tlm_utils::time_ordered_list&lt; PAYLOAD &gt;</a>
</li>
<li>next_trigger()
: <a class="el" href="classsc__core_1_1sc__module.html#ac74458656ba970eea31ab2570ae6ead0">sc_core::sc_module</a>
, <a class="el" href="classsc__core_1_1sc__prim__channel.html#a000afa996b27f83657ac6daa127fe319">sc_core::sc_prim_channel</a>
</li>
<li>nextAddr
: <a class="el" href="classChunkGenerator.html#afc3b5a060184ac5b2b0b7dee26ab406d">ChunkGenerator</a>
, <a class="el" href="classDmaReadFifo.html#aef5a0a195a1db1260aa09b7660eb5e58">DmaReadFifo</a>
, <a class="el" href="classLinearGen.html#a9876188e6054fc0227dd6337a4e90f80">LinearGen</a>
, <a class="el" href="classWriteAllocator.html#a7c9b075c630277e0814cf26caf146d3a">WriteAllocator</a>
</li>
<li>nextAddress()
: <a class="el" href="classTimerTable.html#a03bfdfcf543286e8bb1258bb92dac836">TimerTable</a>
</li>
<li>nextAt
: <a class="el" href="classDistIface_1_1Sync.html#a3c4a51e0703ee90915c878cb960396c0">DistIface::Sync</a>
</li>
<li>nextBin
: <a class="el" href="classEvent.html#a42b7f34d8c5107bcb8ddf2c1b283dde6">Event</a>
</li>
<li>nextBurstAt
: <a class="el" href="classDRAMCtrl.html#ac3db80681a77505861ccae9aa53e204e">DRAMCtrl</a>
</li>
<li>nextCycle()
: <a class="el" href="classClocked.html#a6917375aeb29de3471027a549c7508fb">Clocked</a>
</li>
<li>nextDescAddr()
: <a class="el" href="classArmISA_1_1TableWalker_1_1LongDescriptor.html#ab4346e52931cd66cbdaeb0cbb77df9dc">ArmISA::TableWalker::LongDescriptor</a>
</li>
<li>nextElement
: <a class="el" href="classTraceGen.html#acb949fc83c557051a6e137f6259c0299">TraceGen</a>
</li>
<li>nextExecute()
: <a class="el" href="classTraceCPU_1_1FixedRetryGen.html#a6dcaf6ca22f76e43a966897e9a676a38">TraceCPU::FixedRetryGen</a>
</li>
<li>nextGenerator()
: <a class="el" href="classBaseTrafficGen.html#a7b02949438bcc71cc05616b4ac234ecc">BaseTrafficGen</a>
, <a class="el" href="classPyTrafficGen.html#aa9d620d21b08c0ccf036240ddbdac079">PyTrafficGen</a>
, <a class="el" href="classTrafficGen.html#ad881e6d7aea2dea1fa74e6d7e6bf76e0">TrafficGen</a>
</li>
<li>nextGlbMemBus
: <a class="el" href="classComputeUnit.html#a23751b55a25d458340f1468acc89774b">ComputeUnit</a>
</li>
<li>nextGlbRdBus()
: <a class="el" href="classComputeUnit.html#a3b0266bae8f5131b6fbf8d81d49f0f48">ComputeUnit</a>
</li>
<li>NextGlobalsOffset
: <a class="el" href="classSparcISA_1_1ISA.html#aeed6dbcc8a1ee348dab60ec20b9aec82a3376fd9caea14c1692d8afc4eaec8baa">SparcISA::ISA</a>
</li>
<li>nextIdxs()
: <a class="el" href="classArmISA_1_1VfpMacroOp.html#a114712b265c9cbb3bf43b771a52120af">ArmISA::VfpMacroOp</a>
</li>
<li>nextInBin
: <a class="el" href="classEvent.html#a34e53d04849dd6e70a855155a6e8b686">Event</a>
</li>
<li>nextIndex
: <a class="el" href="classStackDistCalc.html#abf6170f2f3a46478104849e251310089">StackDistCalc</a>
</li>
<li>nextInsertCycle
: <a class="el" href="classMinor_1_1FUPipeline.html#a33aaa629aff31c5e797f8b27caf03b6d">Minor::FUPipeline</a>
</li>
<li>nextInstAddr()
: <a class="el" href="classBaseDynInst.html#af379678398315a020378d9158c516d68">BaseDynInst&lt; Impl &gt;</a>
, <a class="el" href="classCheckerCPU.html#ab37eb3cab2048441b6b201fd72081a2d">CheckerCPU</a>
, <a class="el" href="classCheckerThreadContext.html#a69164f2cad3f95980f95e19b7d41dcc7">CheckerThreadContext&lt; TC &gt;</a>
, <a class="el" href="classDefaultCommit.html#ad8d90509161799f6d87a839edef3c7b6">DefaultCommit&lt; Impl &gt;</a>
, <a class="el" href="classFullO3CPU.html#abbe48917459a8c6e7f2e3e93ebe50acc">FullO3CPU&lt; Impl &gt;</a>
, <a class="el" href="classGenericISA_1_1PCStateBase.html#a55a6350059c8bc5559f2576eb75df617">GenericISA::PCStateBase</a>
, <a class="el" href="classGPUStaticInst.html#a6b04482d8b493b51014757cc152b054f">GPUStaticInst</a>
, <a class="el" href="classIris_1_1ArmThreadContext.html#ac95f476e6b95ac9a9c73cb5392083eb6">Iris::ArmThreadContext</a>
, <a class="el" href="classO3ThreadContext.html#ac7c71fcdeca89149b3b88ccda3a65553">O3ThreadContext&lt; Impl &gt;</a>
, <a class="el" href="classSimpleThread.html#a6cae6acd65ae850ac53d1b1b968222f6">SimpleThread</a>
, <a class="el" href="classThreadContext.html#af6e55274231ebc2eed33bc58994e0f47">ThreadContext</a>
</li>
<li>nextIOState()
: <a class="el" href="classBaseKvmCPU_1_1KVMCpuPort.html#a0d5f74fb4cd7104579098314a21854af">BaseKvmCPU::KVMCpuPort</a>
</li>
<li>nextLevelPointer()
: <a class="el" href="structPageTableOps.html#a96f727784047fede69312cefa7c01d65">PageTableOps</a>
, <a class="el" href="structV7LPageTableOps.html#a3fe18d0f571d5de0d571e1b61c4e5f48">V7LPageTableOps</a>
, <a class="el" href="structV8PageTableOps16k.html#a31633806771187a1a6f13519cc69ef59">V8PageTableOps16k</a>
, <a class="el" href="structV8PageTableOps4k.html#ae52e443d8a5ef95c2d5ff4111563edb4">V8PageTableOps4k</a>
, <a class="el" href="structV8PageTableOps64k.html#aba39aeca054864bfc48b5ebe9355cd73">V8PageTableOps64k</a>
</li>
<li>nextLineAddr
: <a class="el" href="classHDLcd_1_1DmaEngine.html#a228648a1e04bf23e9701ae3dbefc06c5">HDLcd::DmaEngine</a>
</li>
<li>nextListNode
: <a class="el" href="structsc__gem5_1_1ListNode.html#a47ac3bcbd78678378b4abb45fcb0693b">sc_gem5::ListNode</a>
</li>
<li>nextLocMemBus
: <a class="el" href="classComputeUnit.html#a01d4e2f2eb9c67fa2c6f58ee608dbc22">ComputeUnit</a>
</li>
<li>nextLocRdBus()
: <a class="el" href="classComputeUnit.html#a3d141a3140a42a6dd96cd3d22404dace">ComputeUnit</a>
</li>
<li>nextMode
: <a class="el" href="structArmISA_1_1ArmFault_1_1FaultVals.html#a74e3275eadfb56f5866d8b78edd3e034">ArmISA::ArmFault::FaultVals</a>
, <a class="el" href="classArmISA_1_1ArmFault.html#a5c92c282cacbf2692b892b350531ff93">ArmISA::ArmFault</a>
, <a class="el" href="classArmISA_1_1ArmFaultVals.html#abd5b0d1266ceaa687159906e5416b356">ArmISA::ArmFaultVals&lt; T &gt;</a>
</li>
<li>nextModuleEntry
: <a class="el" href="structBrig_1_1BrigDirectiveExecutable.html#a76463a1bb273883bf346ce490dec2ce9">Brig::BrigDirectiveExecutable</a>
</li>
<li>NextNameChars
: <a class="el" href="classsc__gem5_1_1VcdTraceFile.html#a4da74f7ea03a630e18a64f47ebc5b61f">sc_gem5::VcdTraceFile</a>
</li>
<li>nextnlu()
: <a class="el" href="classAlphaISA_1_1TLB.html#adaeb55dc918a48bb9a631b5d4691cedb">AlphaISA::TLB</a>
, <a class="el" href="classMipsISA_1_1TLB.html#a4b61514ed18e9d037cdca7b3f29a5dc5">MipsISA::TLB</a>
, <a class="el" href="classPowerISA_1_1TLB.html#a6812a72ea5a4a2360909b571a2878f69">PowerISA::TLB</a>
, <a class="el" href="classRiscvISA_1_1TLB.html#a6bcf7f16110485795603546ba82b3a1f">RiscvISA::TLB</a>
</li>
<li>nextOffset
: <a class="el" href="classStorageSpace.html#a92fe79875351f99eec341c6216c42a6d">StorageSpace</a>
</li>
<li>nextPacketTick()
: <a class="el" href="classBaseGen.html#a0e933be2059e7937346377cb2b8781f7">BaseGen</a>
, <a class="el" href="classBaseTrafficGen.html#a952e95dcaf53036f0876cf75e8fc5593">BaseTrafficGen</a>
, <a class="el" href="classExitGen.html#ae8b31b55723eefd758ce2673f404a5ee">ExitGen</a>
, <a class="el" href="classIdleGen.html#a04e6cfd31955af3e91bf504b85b61bfc">IdleGen</a>
, <a class="el" href="classLinearGen.html#a9e89ae64c03dd4a96e92daa1044fc745">LinearGen</a>
, <a class="el" href="classRandomGen.html#a22f2d3922fafa115c9e05d2d9411e6f4">RandomGen</a>
, <a class="el" href="classTraceGen.html#af7829698f29af8500d6ae41b459324fa">TraceGen</a>
</li>
<li>NextPage
: <a class="el" href="classSETranslatingPortProxy.html#a01de9dcdbb9fc281bf2abb35fb937fdcafd2438e12a9b9544f71d61d67f0f5d4f">SETranslatingPortProxy</a>
</li>
<li>nextPC
: <a class="el" href="structTimeBufStruct_1_1decodeComm.html#a6d513ce91749812bf3257e082729f35b">TimeBufStruct&lt; Impl &gt;::decodeComm</a>
</li>
<li>nextPixel()
: <a class="el" href="classBasePixelPump.html#abaeab58199df9863d0cfef5a3fe533aa">BasePixelPump</a>
, <a class="el" href="classHDLcd_1_1PixelPump.html#a26d5131ad9ed52d3a531603ecd92204e">HDLcd::PixelPump</a>
</li>
<li>nextPrefetchReadyTime()
: <a class="el" href="classBasePrefetcher.html#a4f3413377606b989454d782e886424aa">BasePrefetcher</a>
, <a class="el" href="classMultiPrefetcher.html#ad1f0c2729033145a4c1f37ba29269bf8">MultiPrefetcher</a>
, <a class="el" href="classQueuedPrefetcher.html#a23f4d7af7294974c1a0e2d547796ee35">QueuedPrefetcher</a>
</li>
<li>nextPrivilegeLevel
: <a class="el" href="structSparcISA_1_1SparcFaultBase_1_1FaultVals.html#af980d4594b4b770401b974fde56a5deb">SparcISA::SparcFaultBase::FaultVals</a>
</li>
<li>nextProgressMessage
: <a class="el" href="classMemTest.html#a13ce86ba7e6a10b0c3b06583f1818a54">MemTest</a>
</li>
<li>nextQueueReadyTime()
: <a class="el" href="classBaseCache.html#a478d9617550ecad90c58cb21d360d146">BaseCache</a>
</li>
<li>nextRead
: <a class="el" href="classTraceCPU_1_1ElasticDataGen.html#a7f87e435cb45d2e829962b8da04fb8d2">TraceCPU::ElasticDataGen</a>
</li>
<li>nextReadyTime()
: <a class="el" href="classQueue.html#a591b29fbf0fa0b2d0caa90124bfdaccf">Queue&lt; Entry &gt;</a>
</li>
<li>nextRepeat
: <a class="el" href="classDistIface_1_1Sync.html#a08e414548be583bd162c821a8e70d128">DistIface::Sync</a>
</li>
<li>nextReqEvent
: <a class="el" href="classDRAMCtrl.html#a479a6d149ceb9d3a10622689853dfa33">DRAMCtrl</a>
, <a class="el" href="classQoS_1_1MemSinkCtrl.html#a2d0dee83355fda930563ed2b0a788000">QoS::MemSinkCtrl</a>
</li>
<li>nextReqTime
: <a class="el" href="classDRAMCtrl.html#adbacf8863a807c97c1a157b085c49d4f">DRAMCtrl</a>
</li>
<li>nextRequest
: <a class="el" href="classQoS_1_1MemSinkCtrl.html#a7fdab1311ce28ae70cd61c40757a7a90">QoS::MemSinkCtrl</a>
</li>
<li>nextSchedCu
: <a class="el" href="classShader.html#a8d5cf794a7a23e9291f5add4940bf3b6">Shader</a>
</li>
<li>nextSeq()
: <a class="el" href="classX86ISA_1_1TLB.html#a4daee54b9ac33897bca3c94737e1e6b5">X86ISA::TLB</a>
</li>
<li>nextSeqCount
: <a class="el" href="classDramRotGen.html#a4f6724db8fea537a9084fb3ce29c9901">DramRotGen</a>
</li>
<li>nextSerial
: <a class="el" href="classMemChecker.html#acedc0681668ff14b57f01c78a1ce0d07">MemChecker</a>
</li>
<li>nextSignalName()
: <a class="el" href="classsc__gem5_1_1VcdTraceFile.html#ac7892a9626f49f59e82507bec2c3056f">sc_gem5::VcdTraceFile</a>
</li>
<li>nextStageReserve
: <a class="el" href="classMinor_1_1Decode.html#a0af55b0bc68ea956befa4e5c4fef4609">Minor::Decode</a>
, <a class="el" href="classMinor_1_1Fetch1.html#ac36b47f227dd8b8f12d3558c3f6ad410">Minor::Fetch1</a>
, <a class="el" href="classMinor_1_1Fetch2.html#a216d9113c33440d36483f42d807b523e">Minor::Fetch2</a>
</li>
<li>nextState
: <a class="el" href="classCopyEngine_1_1CopyEngineChannel.html#acab0b7b9e2f918771e318fdc7826ed17">CopyEngine::CopyEngineChannel</a>
, <a class="el" href="classTrafficGen.html#a75f6843a6121246cf2b2d0452d12baad">TrafficGen</a>
, <a class="el" href="classX86ISA_1_1Walker_1_1WalkerState.html#adfeaa48f2472e5afd4462ce365472161">X86ISA::Walker::WalkerState</a>
</li>
<li>nextTableAddr()
: <a class="el" href="classArmISA_1_1TableWalker_1_1LongDescriptor.html#ad139e2e01af4f1be9c91ca687127255d">ArmISA::TableWalker::LongDescriptor</a>
</li>
<li>nextTick()
: <a class="el" href="classEventQueue.html#abe12f7b44112162f8f14d40703ba08a5">EventQueue</a>
, <a class="el" href="classLdsState_1_1TickEvent.html#afa0f11a808dc9e1ee1452c34c052617a">LdsState::TickEvent</a>
</li>
<li>nextToReplace
: <a class="el" href="classSMMUv3BaseCache.html#a93c9adf7a33527a19c171cf7aba5c605">SMMUv3BaseCache</a>
</li>
<li>nextTransitionTick
: <a class="el" href="classBaseTrafficGen.html#a6ac671eb63ff159fd1d0c06ec54b4712">BaseTrafficGen</a>
</li>
<li>nextVCPUID
: <a class="el" href="classKvmVM.html#a0b163fbcb4da042d42a64ece744bb306">KvmVM</a>
</li>
<li>nextWalk()
: <a class="el" href="classArmISA_1_1TableWalker.html#af6aa809f66824c5afb7175630c630428">ArmISA::TableWalker</a>
</li>
<li>NextWindowOffset
: <a class="el" href="classSparcISA_1_1ISA.html#aeed6dbcc8a1ee348dab60ec20b9aec82a403a9468433d70d521a6860a6317080f">SparcISA::ISA</a>
</li>
<li>nHistoryTables
: <a class="el" href="classTAGEBase.html#a6109362aed958c0b9b2a033cf9e15d8d">TAGEBase</a>
</li>
<li>nIENBit
: <a class="el" href="classIdeDisk.html#aab4acf6255b2b690a79f6c10393be27f">IdeDisk</a>
</li>
<li>nill
: <a class="el" href="classtlm__utils_1_1time__ordered__list.html#a2a45e5cc54405eb6aa96fa38aba28df3">tlm_utils::time_ordered_list&lt; PAYLOAD &gt;</a>
</li>
<li>nInvalid
: <a class="el" href="classMathExpr.html#af38eb08db8fe8c7f0cb4a6e8539f67b0a2162fd09e0e12b0b590e471fef622d27">MathExpr</a>
</li>
<li>nlink_t
: <a class="el" href="classRiscvLinux64.html#a3e284f5797d08bb6e8d01c7bae3109b9">RiscvLinux64</a>
, <a class="el" href="classSolaris.html#a43ada6929c44a37c0c92a60a556739ca">Solaris</a>
</li>
<li>nlu
: <a class="el" href="classAlphaISA_1_1TLB.html#aaed8d174253dfde11677488f469dccfc">AlphaISA::TLB</a>
, <a class="el" href="classMipsISA_1_1TLB.html#a749f12084158b8f6a397c55e98a5a2b0">MipsISA::TLB</a>
, <a class="el" href="classPowerISA_1_1TLB.html#aa4a906f4efa61335cea6709dbd684b9a">PowerISA::TLB</a>
, <a class="el" href="classRiscvISA_1_1TLB.html#ac8d6a5a0e2197a0aca6deca9cd2a6f6d">RiscvISA::TLB</a>
</li>
<li>nmiVector
: <a class="el" href="classX86ISA_1_1Interrupts.html#acc06790fc184945c2a2b66c8607c733d">X86ISA::Interrupts</a>
</li>
<li>nmrr
: <a class="el" href="classArmISA_1_1TLB.html#a802b10482266c5ce39b638711c88a8b1">ArmISA::TLB</a>
</li>
<li>NN_CONFIG_MASK
: <a class="el" href="classGicV2.html#ad6582d643c2adf7946cabd1eec0e3cf0">GicV2</a>
</li>
<li>nnpc()
: <a class="el" href="classGenericISA_1_1DelaySlotPCState.html#aa6acdfa9b78912cad8949560a1d46f79">GenericISA::DelaySlotPCState&lt; MachInst &gt;</a>
</li>
<li>NO_ACCESS
: <a class="el" href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27afd8af49add26e6c8c006832269eb9985">Request</a>
</li>
<li>no_retry_on_stall
: <a class="el" href="classRubyPort_1_1MemSlavePort.html#a7ba58a4ba981be3fe2583632cdc8685a">RubyPort::MemSlavePort</a>
</li>
<li>NO_ROW
: <a class="el" href="classDRAMCtrl_1_1Bank.html#a81fa13164d43b203076fcdacde0fb6c8">DRAMCtrl::Bank</a>
</li>
<li>NoAccess
: <a class="el" href="classMemBackdoor.html#a396dcfaff568763c95370747c09cbf6aae44e00735be5938e779c42d6fe866ac7">MemBackdoor</a>
</li>
<li>NoAddrRangeCoverage
: <a class="el" href="classMinor_1_1LSQ.html#a1c1f27d8f41a50c1cbb1573881cea263a36f7a254cee45cb620d1a4fe53064a81">Minor::LSQ</a>
</li>
<li>noAllocateLimit
: <a class="el" href="classWriteAllocator.html#a827017502743e6bded91ba665914e0fe">WriteAllocator</a>
</li>
<li>NoBranch
: <a class="el" href="classMinor_1_1BranchData.html#ae394e4bdf847bbf5610a6fdc9d9a6f66af4441a5f2bb3f6c1b264c41d7b2bf604">Minor::BranchData</a>
</li>
<li>NoCapableFU
: <a class="el" href="classFUPool.html#a22fe60b74a5a8d2477e3e7c1b4d9506d">FUPool</a>
</li>
<li>NoCommand
: <a class="el" href="classX86ISA_1_1I8042.html#a09c1ed7bea8cf47b59988a430a181551">X86ISA::I8042</a>
</li>
<li>noCostFUIndex
: <a class="el" href="classMinor_1_1Execute.html#a625ca1d0ab5d726211f7ec7fe96a08ff">Minor::Execute</a>
</li>
<li>Node()
: <a class="el" href="classMathExpr_1_1Node.html#aa6c93e7220b3802c83f8d8c4970ffef7">MathExpr::Node</a>
, <a class="el" href="structStackDistCalc_1_1Node.html#a12090a135177a6badfbe81542633e3ab">StackDistCalc::Node</a>
</li>
<li>node
: <a class="el" href="classStats_1_1Temp.html#ad37e61217225eaaad235858af345a1c2">Stats::Temp</a>
, <a class="el" href="classThermalDomain.html#a4c285f2e1a2499c8be4485915f824950">ThermalDomain</a>
, <a class="el" href="classThermalReference.html#a6b322cae737d3b669ac4e193731a801f">ThermalReference</a>
</li>
<li>Node()
: <a class="el" href="structTrie_1_1Node.html#a2f1c71d2654850559f319ab6b89eeb91">Trie&lt; Key, Value &gt;::Node</a>
</li>
<li>node1
: <a class="el" href="classThermalCapacitor.html#ad3b70050741ef635f1791a23f3579283">ThermalCapacitor</a>
, <a class="el" href="classThermalResistor.html#abcf1fe7316496bb0a1a800d4a0c7e999">ThermalResistor</a>
</li>
<li>node2
: <a class="el" href="classThermalCapacitor.html#a4d33fb605661defc04e5d18332b9d318">ThermalCapacitor</a>
, <a class="el" href="classThermalResistor.html#ad089171e540d31006c0d9b4d5f8936e1">ThermalResistor</a>
</li>
<li>nodeIndex
: <a class="el" href="structStackDistCalc_1_1Node.html#a2ca0cbce4f7b4f724e186b52f1da75cd">StackDistCalc::Node</a>
</li>
<li>NodeList()
: <a class="el" href="structsc__gem5_1_1NodeList.html#a07c9c1d239f6fdfff9ffbea351e11f4a">sc_gem5::NodeList&lt; T &gt;</a>
</li>
<li>nodename
: <a class="el" href="structLinux_1_1utsname.html#a5e749b90e90479c6ede825e97569fd9e">Linux::utsname</a>
, <a class="el" href="structOperatingSystem_1_1utsname.html#af716e10f8d95b93ad58ac4c5e9f59c50">OperatingSystem::utsname</a>
, <a class="el" href="structSolaris_1_1utsname.html#a652cc677767119eff69f324cccabef9d">Solaris::utsname</a>
</li>
<li>NodeRobNum
: <a class="el" href="classTraceCPU_1_1ElasticDataGen.html#aec0dd8bb924d26f9636e4037e90e41fa">TraceCPU::ElasticDataGen</a>
</li>
<li>nodes
: <a class="el" href="classTCPIface.html#a86a6bd1ce169a168a4068ee292e74115">TCPIface</a>
, <a class="el" href="classThermalModel.html#a1b8b213b236082bd7946b33eb962f20b">ThermalModel</a>
</li>
<li>NodeSeqNum
: <a class="el" href="classTraceCPU_1_1ElasticDataGen.html#abad96b1108e44c45712a1bd58439be03">TraceCPU::ElasticDataGen</a>
</li>
<li>nodesRemoved
: <a class="el" href="classDependencyGraph.html#a48b1a6126b18f131ec9d40f25d6fc6b2">DependencyGraph&lt; DynInstPtr &gt;</a>
</li>
<li>nodesTraversed
: <a class="el" href="classDependencyGraph.html#aa6aca385f24e38165874d98ba4f1ec6d">DependencyGraph&lt; DynInstPtr &gt;</a>
</li>
<li>noExec
: <a class="el" href="structX86ISA_1_1TlbEntry.html#aab929c6e0aacb450c990f439c94835f7">X86ISA::TlbEntry</a>
</li>
<li>nofault()
: <a class="el" href="classSparcISA_1_1PageTableEntry.html#ab376fb3de7c27c968ee23c777c6fdf5d">SparcISA::PageTableEntry</a>
</li>
<li>NoFreeFU
: <a class="el" href="classFUPool.html#a7e5b5087a5674fb01a85bfed5dcba424">FUPool</a>
</li>
<li>NoGoodAddr
: <a class="el" href="classDefaultFetch.html#a3757c5167dab27b3d31b9703753ed919a16033b07f9e48d7f9bee3793e86e781d">DefaultFetch&lt; Impl &gt;</a>
</li>
<li>nomali
: <a class="el" href="classNoMaliGpu.html#a70771a79fccd99e7319019e66ab395f0">NoMaliGpu</a>
</li>
<li>NoMaliGpu()
: <a class="el" href="classNoMaliGpu.html#a941addfba56161925eda649ef1c1a315">NoMaliGpu</a>
</li>
<li>nomaliInfo
: <a class="el" href="classNoMaliGpu.html#af7e0271cf93adf4c4add77c2d26e27b4">NoMaliGpu</a>
</li>
<li>nonCacheable
: <a class="el" href="structArmISA_1_1TlbEntry.html#aa48086307b7c0138fd5523586b237ce1">ArmISA::TlbEntry</a>
</li>
<li>NonCachingSimpleCPU()
: <a class="el" href="classNonCachingSimpleCPU.html#abe80e38eebe6ad327c845354ecd61539">NonCachingSimpleCPU</a>
</li>
<li>NoncoherentCache()
: <a class="el" href="classNoncoherentCache.html#abf131da9ebeeda6854b53dc7c96a77fd">NoncoherentCache</a>
</li>
<li>NoncoherentXBar()
: <a class="el" href="classNoncoherentXBar.html#a3df9d8a341ac07593f2319f54de84dc8">NoncoherentXBar</a>
</li>
<li>NoncoherentXBarMasterPort()
: <a class="el" href="classNoncoherentXBar_1_1NoncoherentXBarMasterPort.html#a2850d987494eab6e79f2c6258d0e3f24">NoncoherentXBar::NoncoherentXBarMasterPort</a>
</li>
<li>NoncoherentXBarSlavePort()
: <a class="el" href="classNoncoherentXBar_1_1NoncoherentXBarSlavePort.html#a2d7093cbdb8b07562979ed4648be3d30">NoncoherentXBar::NoncoherentXBarSlavePort</a>
</li>
<li>NonConstPolicy
: <a class="el" href="classsc__core_1_1sc__direct__access.html#ab3a3e600f80cd3105a2598b63a5621a2">sc_core::sc_direct_access&lt; Element &gt;</a>
, <a class="el" href="classsc__core_1_1sc__member__access.html#a8b7cbe6c5000d38a12d90afee88a1c2b">sc_core::sc_member_access&lt; Element, Access &gt;</a>
, <a class="el" href="classsc__core_1_1sc__vector__iter.html#abaf93246c15b2d4b5cf2a4acc3f53b01">sc_core::sc_vector_iter&lt; Element, AccessPolicy &gt;</a>
</li>
<li>NonConstT
: <a class="el" href="classRefCountingPtr.html#a958f7fc928083e4216c32903cfa1500d">RefCountingPtr&lt; T &gt;</a>
</li>
<li>none
: <a class="el" href="structcp_1_1Format.html#ac4fae05a196e2ef0efb822fe6a57ce45aa5bd535d571112b744ace3db337b409a">cp::Format</a>
</li>
<li>NONE
: <a class="el" href="classDefaultRename.html#ab8dc85282288254cb0e7f7b8e7bb7ca3ac29aa76e091f7cc0cf585fbca891406f">DefaultRename&lt; Impl &gt;</a>
</li>
<li>noneActive()
: <a class="el" href="classVecPredRegT.html#a20a2270b200d62c507a16c9d9531a345">VecPredRegT&lt; VecElem, NumElems, Packed, Const &gt;</a>
</li>
<li>noneSet()
: <a class="el" href="classFlags.html#a9b61a1d523798b91018d2e5c9adad91b">Flags&lt; T &gt;</a>
</li>
<li>NonMaskableInterrupt()
: <a class="el" href="classX86ISA_1_1NonMaskableInterrupt.html#a137d97ce0636783ab8f33b15caa238e1">X86ISA::NonMaskableInterrupt</a>
</li>
<li>nonSecure()
: <a class="el" href="classArmISA_1_1ISA_1_1MiscRegLUTEntryInitializer.html#aea1f77b6b94d90cd5cad25cd3a388d3e">ArmISA::ISA::MiscRegLUTEntryInitializer</a>
</li>
<li>nonSpecInstReady()
: <a class="el" href="classMemDepUnit.html#af8cbb0c534d1fa7fc8268699984dffc6">MemDepUnit&lt; MemDepPred, Impl &gt;</a>
</li>
<li>nonSpecInsts
: <a class="el" href="classInstructionQueue.html#aa7f730e477ab97fd63491161d7385bdd">InstructionQueue&lt; Impl &gt;</a>
</li>
<li>NonSpecMapIt
: <a class="el" href="classInstructionQueue.html#af12d246a064a2b569cbfd0450c7a9be7">InstructionQueue&lt; Impl &gt;</a>
</li>
<li>nonSpecSeqNum
: <a class="el" href="structTimeBufStruct_1_1commitComm.html#a3c47466e8f6ee7ce06b876cdd342207d">TimeBufStruct&lt; Impl &gt;::commitComm</a>
</li>
<li>noOutput()
: <a class="el" href="classStats_1_1Text.html#aa99a46627a397c5023c0d627835e3271">Stats::Text</a>
</li>
<li>Nop()
: <a class="el" href="classSparcISA_1_1Nop.html#a523ef6ab8a7b75f2e3e7290e6412b23d">SparcISA::Nop</a>
</li>
<li>noProgress()
: <a class="el" href="classBaseTrafficGen.html#a96bb1e888344e6950e9613c39528d98e">BaseTrafficGen</a>
</li>
<li>noProgressEvent
: <a class="el" href="classBaseTrafficGen.html#a27e18e2e5a34f8e1120e1eba5f342e70">BaseTrafficGen</a>
</li>
<li>nopStaticInstPtr
: <a class="el" href="classStaticInst.html#acb2719eb66b678a32b90c7af0dba3469">StaticInst</a>
</li>
<li>nor_reduce()
: <a class="el" href="classsc__core_1_1sc__in_3_01sc__dt_1_1sc__bigint_3_01W_01_4_01_4.html#a9890badac8ba79b7acaeb391eb5655d2">sc_core::sc_in&lt; sc_dt::sc_bigint&lt; W &gt; &gt;</a>
, <a class="el" href="classsc__core_1_1sc__in_3_01sc__dt_1_1sc__biguint_3_01W_01_4_01_4.html#abf7fb078000f819142bdad03cb5a199d">sc_core::sc_in&lt; sc_dt::sc_biguint&lt; W &gt; &gt;</a>
, <a class="el" href="classsc__core_1_1sc__in_3_01sc__dt_1_1sc__int_3_01W_01_4_01_4.html#aafe0a82d2fe7155e5984bc1d140a5ebc">sc_core::sc_in&lt; sc_dt::sc_int&lt; W &gt; &gt;</a>
, <a class="el" href="classsc__core_1_1sc__in_3_01sc__dt_1_1sc__uint_3_01W_01_4_01_4.html#ac01f29694792538c80e9f57e66d6919e">sc_core::sc_in&lt; sc_dt::sc_uint&lt; W &gt; &gt;</a>
, <a class="el" href="classsc__core_1_1sc__inout_3_01sc__dt_1_1sc__bigint_3_01W_01_4_01_4.html#a057d575c1a0963028a4cba1eb0d490d9">sc_core::sc_inout&lt; sc_dt::sc_bigint&lt; W &gt; &gt;</a>
, <a class="el" href="classsc__core_1_1sc__inout_3_01sc__dt_1_1sc__biguint_3_01W_01_4_01_4.html#a91c68c9b00d0fb4efe4b57e1b30115d8">sc_core::sc_inout&lt; sc_dt::sc_biguint&lt; W &gt; &gt;</a>
, <a class="el" href="classsc__core_1_1sc__inout_3_01sc__dt_1_1sc__int_3_01W_01_4_01_4.html#a50b05d9cafc2102de5e628e34cf3657e">sc_core::sc_inout&lt; sc_dt::sc_int&lt; W &gt; &gt;</a>
, <a class="el" href="classsc__core_1_1sc__inout_3_01sc__dt_1_1sc__uint_3_01W_01_4_01_4.html#a6f25d3c1583869e315266c4085b6402f">sc_core::sc_inout&lt; sc_dt::sc_uint&lt; W &gt; &gt;</a>
, <a class="el" href="classsc__dt_1_1sc__concatref.html#a8aa160ee3066bbae90d28637a6e0e101">sc_dt::sc_concatref</a>
, <a class="el" href="classsc__dt_1_1sc__fxnum__fast__subref.html#a0aab0ee72600f61a74b3ce8b74f570e4">sc_dt::sc_fxnum_fast_subref</a>
, <a class="el" href="classsc__dt_1_1sc__fxnum__subref.html#a0fc8bc7d517bc705c2b08bd66c70e24a">sc_dt::sc_fxnum_subref</a>
, <a class="el" href="classsc__dt_1_1sc__int__base.html#a7fd59eac154fa3d998298c4de30ce8e7">sc_dt::sc_int_base</a>
, <a class="el" href="classsc__dt_1_1sc__int__subref__r.html#a4ca57d16e01576e5c41222534a80ff21">sc_dt::sc_int_subref_r</a>
, <a class="el" href="classsc__dt_1_1sc__proxy.html#aa3a9dc70e43e8936e0e33ce51cafb4ef">sc_dt::sc_proxy&lt; X &gt;</a>
, <a class="el" href="classsc__dt_1_1sc__signed.html#a5b582e0185b63ddbddfd54a34b675e6f">sc_dt::sc_signed</a>
, <a class="el" href="classsc__dt_1_1sc__signed__subref__r.html#adf23dd22645a7a4835b87ad64b0f23b8">sc_dt::sc_signed_subref_r</a>
, <a class="el" href="classsc__dt_1_1sc__uint__base.html#a4783b49ce5a7bdcfb21d8186f61f6838">sc_dt::sc_uint_base</a>
, <a class="el" href="classsc__dt_1_1sc__uint__subref__r.html#ab36b109e4b275ce52d3722cd92d59d75">sc_dt::sc_uint_subref_r</a>
, <a class="el" href="classsc__dt_1_1sc__unsigned.html#a19ac9a03e07480d94debd70ec8746e01">sc_dt::sc_unsigned</a>
, <a class="el" href="classsc__dt_1_1sc__unsigned__subref__r.html#a0acd1650d04735fd130f45011d1605f4">sc_dt::sc_unsigned_subref_r</a>
</li>
<li>noRequest()
: <a class="el" href="classMemTest.html#abdc6968f35fc40473fedead9cce1611d">MemTest</a>
</li>
<li>noRequestEvent
: <a class="el" href="classMemTest.html#a5148c8149069b3599f220ec0a2088e28">MemTest</a>
</li>
<li>noResponse()
: <a class="el" href="classMemTest.html#a4e2e1f0af4acc83df478c3ed75a0abae">MemTest</a>
</li>
<li>noResponseCycles
: <a class="el" href="classGarnetSyntheticTraffic.html#a79e462e7321f6718b3cf8761392b6b28">GarnetSyntheticTraffic</a>
</li>
<li>noResponseEvent
: <a class="el" href="classMemTest.html#af3f4463a630e91a5ebb788ead4db4fe4">MemTest</a>
</li>
<li>normal
: <a class="el" href="classsc__dt_1_1scfx__rep.html#ae180ebd108ecb09661949dd66b1f4480a6d250e1a1cb325bdc561db25141207c8">sc_dt::scfx_rep</a>
</li>
<li>normalize()
: <a class="el" href="classsc__dt_1_1scfx__rep.html#a527fe3ce2aba7f1b1f24466a6318c8d6">sc_dt::scfx_rep</a>
</li>
<li>NormalPhase
: <a class="el" href="group__VncConstants.html#gga7681da281b4f880f16a098088473b48bac56ddc35b07ffe7fe9bf209ce6d6d0da">VncServer</a>
</li>
<li>NormalTran
: <a class="el" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094aea46ff1625d97c2befb3695ac3bdbeeb">ArmISA::TLB</a>
</li>
<li>noSkip
: <a class="el" href="classTAGEBase.html#a9d0d905d1dbc63ac01da423e61229e79">TAGEBase</a>
</li>
<li>noSquashFromTC
: <a class="el" href="structO3ThreadState.html#ad12136016870314839a1544e4f06b6cf">O3ThreadState&lt; Impl &gt;</a>
</li>
<li>not_a_number
: <a class="el" href="classsc__dt_1_1scfx__rep.html#ae180ebd108ecb09661949dd66b1f4480aef84d5766432aaf843615d06f18303d1">sc_dt::scfx_rep</a>
</li>
<li>not_table
: <a class="el" href="classsc__dt_1_1sc__logic.html#a5968064906215164346b3dc208fbef23">sc_dt::sc_logic</a>
</li>
<li>NotAnInst
: <a class="el" href="classBaseDynInst.html#a77b6c82a788d8918210e90bd4e20de35a7bd8ead331524d81246bd076ac235af1">BaseDynInst&lt; Impl &gt;</a>
</li>
<li>notAnInst()
: <a class="el" href="classBaseDynInst.html#a7b293946087bd37d6aa8fba896136f27">BaseDynInst&lt; Impl &gt;</a>
</li>
<li>noTargetMSHR
: <a class="el" href="classBaseCache.html#ad4f47d83a7cddde8a3420aeeff77b7d5">BaseCache</a>
</li>
<li>NotDraining
: <a class="el" href="classMinor_1_1Execute.html#aeb21dbbbbde40d8cdc68e9b17ddd3d40aeecf47987ef0d4aa0a6a59403d085ec9">Minor::Execute</a>
</li>
<li>noThrow()
: <a class="el" href="classIris_1_1ThreadContext.html#af6a7b51ddc77b52311a38e867f6c924f">Iris::ThreadContext</a>
</li>
<li>notIdleFraction
: <a class="el" href="classSimpleExecContext.html#a9b77f651dc60081495fd6a8ca2c9684b">SimpleExecContext</a>
</li>
<li>notify()
: <a class="el" href="structArmISA_1_1PMU_1_1RegularEvent_1_1RegularProbe.html#acce09430c986946f216b6a45a432f7f9">ArmISA::PMU::RegularEvent::RegularProbe</a>
, <a class="el" href="classBaseMemProbe_1_1PacketListener.html#a604dcb01bf44aa90fc974cbb24d67714">BaseMemProbe::PacketListener</a>
, <a class="el" href="classBasePrefetcher.html#a42f7cbb88383710f990607fb20259770">BasePrefetcher</a>
, <a class="el" href="classBasePrefetcher_1_1PrefetchListener.html#a0c400b3ef0b355e0340868b0bde622e6">BasePrefetcher::PrefetchListener</a>
, <a class="el" href="classGem5SystemC_1_1PayloadEvent.html#ab2037968e62fda4b2a579ec663ca5d83">Gem5SystemC::PayloadEvent&lt; OWNER &gt;</a>
, <a class="el" href="classMultiPrefetcher.html#af4ec0418a5ecdb1f69e017f0ecb0614c">MultiPrefetcher</a>
, <a class="el" href="classPIFPrefetcher_1_1PrefetchListenerPC.html#add218e7dccf20d560fbfa2334d09857c">PIFPrefetcher::PrefetchListenerPC</a>
, <a class="el" href="classPowerModel_1_1ThermalProbeListener.html#a140a3c212ec7b7856a9a89c95cefc7fc">PowerModel::ThermalProbeListener</a>
, <a class="el" href="classProbeListenerArg.html#a80e239c21123b3adbb713634a68567af">ProbeListenerArg&lt; T, Arg &gt;</a>
, <a class="el" href="classProbeListenerArgBase.html#a54fef6d9396de899b15dddf0daf945d7">ProbeListenerArgBase&lt; Arg &gt;</a>
, <a class="el" href="classProbePointArg.html#a8bed2a96490283ea741481dfe6363316">ProbePointArg&lt; Arg &gt;</a>
, <a class="el" href="classQueuedPrefetcher.html#a7bb0d7a82fa150e6f39d78c300f4a527">QueuedPrefetcher</a>
, <a class="el" href="classsc__core_1_1sc__event.html#a508e0834831a837004f11e1fdc9a1bdf">sc_core::sc_event</a>
, <a class="el" href="classsc__core_1_1sc__event__queue.html#a55ddc47a3e2b11973540e047d029296b">sc_core::sc_event_queue</a>
, <a class="el" href="classsc__core_1_1sc__event__queue__if.html#af19105084e1961958ac2074d8bc86a4c">sc_core::sc_event_queue_if</a>
, <a class="el" href="classsc__gem5_1_1Event.html#aecb2fafd2663c13fc2138ce4b12ec03d">sc_gem5::Event</a>
, <a class="el" href="classsc__gem5_1_1Sensitivity.html#a444463a0270f459723f69e683140c4b0">sc_gem5::Sensitivity</a>
, <a class="el" href="classtlm__utils_1_1peq__with__cb__and__phase.html#afbf86082069f1c1b35a6597edfb1e421">tlm_utils::peq_with_cb_and_phase&lt; OWNER, TYPES &gt;</a>
, <a class="el" href="classtlm__utils_1_1peq__with__get.html#afa58f46a9d53dfba4dd192d053b6d20b">tlm_utils::peq_with_get&lt; PAYLOAD &gt;</a>
</li>
<li>notify_delayed()
: <a class="el" href="classsc__core_1_1sc__event.html#acab6a59a0ae5e6d63f5dc8f0962ef439">sc_core::sc_event</a>
</li>
<li>notifyDelayed()
: <a class="el" href="classsc__gem5_1_1Event.html#a6f0d730f80d5a40182f71b4fa9689234">sc_gem5::Event</a>
</li>
<li>notifyFill()
: <a class="el" href="classBasePrefetcher.html#a91cc56721a61ca6cb3b86922f28c0444">BasePrefetcher</a>
, <a class="el" href="classBOPPrefetcher.html#adf3b2fe4357242efa7132a895d84d8b4">BOPPrefetcher</a>
, <a class="el" href="classMultiPrefetcher.html#a82818f4a6b6e55c20811104b31819618">MultiPrefetcher</a>
, <a class="el" href="classSBOOEPrefetcher.html#afd1e8caecd46593dde2cbdc83440787e">SBOOEPrefetcher</a>
</li>
<li>notifyFork()
: <a class="el" href="classBaseKvmCPU.html#a30bd8a8b8f8d8817dd18e7f0bdfd6565">BaseKvmCPU</a>
, <a class="el" href="classCowDiskImage.html#a364dcde23181ee246ce66660672fc0ca">CowDiskImage</a>
, <a class="el" href="classDrainable.html#a5ddf1b5caa08845c11d12f1611b6be85">Drainable</a>
, <a class="el" href="classKvmVM.html#a952607bf91f1fa1ac7763feab3ea53ed">KvmVM</a>
, <a class="el" href="classRawDiskImage.html#a19296105705a70032493c84073908bda">RawDiskImage</a>
</li>
<li>notifyInterface()
: <a class="el" href="classSerialDevice.html#a7fe99fd195599aabdde6d9b23e17e753">SerialDevice</a>
</li>
<li>notifyRetiredInst()
: <a class="el" href="classPIFPrefetcher.html#aa50b233bad8f04d9a4052318f5d6bbd8">PIFPrefetcher</a>
</li>
<li>notifyWgCompl()
: <a class="el" href="classGpuDispatcher.html#a0b6d4d21f1c49b605039ff499bb64505">GpuDispatcher</a>
</li>
<li>notifyWork()
: <a class="el" href="classsc__gem5_1_1DynamicSensitivityEventAndList.html#a20dce9473b4c7d8a5c09ab86b33a32cb">sc_gem5::DynamicSensitivityEventAndList</a>
, <a class="el" href="classsc__gem5_1_1DynamicSensitivityEventOrList.html#a7471eff6f45eb6f145ed2f2d2cf8b76e">sc_gem5::DynamicSensitivityEventOrList</a>
, <a class="el" href="classsc__gem5_1_1Sensitivity.html#afd1fa1c31bced06acca00db26d978383">sc_gem5::Sensitivity</a>
</li>
<li>NotIssued
: <a class="el" href="classMinor_1_1Fetch1_1_1FetchRequest.html#ad6f00af739be60b2ffb58ceb376e2d78a946f48e5e060f527c61f15c9fdac73ec">Minor::Fetch1::FetchRequest</a>
, <a class="el" href="classMinor_1_1LSQ_1_1LSQRequest.html#a429d50f5dd6be4217d5dba93f8c289d3a33ab1bba8b5b8c1d3389bd122805ff38">Minor::LSQ::LSQRequest</a>
</li>
<li>notTakenCounters
: <a class="el" href="classBiModeBP.html#abac6fba53ba2ca001a6778f241e9139a">BiModeBP</a>
</li>
<li>notTakenPred
: <a class="el" href="structBiModeBP_1_1BPHistory.html#a161ca403dbd73fa034418f8495075ed3">BiModeBP::BPHistory</a>
</li>
<li>notTakenThreshold
: <a class="el" href="classBiModeBP.html#ace8874169834a6b705adaa4f45928703">BiModeBP</a>
</li>
<li>NP
: <a class="el" href="classGicv3CPUInterface.html#af3c846af1378b539916cf419d97f0ef4">Gicv3CPUInterface</a>
</li>
<li>npc()
: <a class="el" href="classGenericISA_1_1SimplePCState.html#a27933143813a79b65b4183ff1360909b">GenericISA::SimplePCState&lt; MachInst &gt;</a>
, <a class="el" href="classSparcISA_1_1RemoteGDB_1_1SPARC64GdbRegCache.html#a4fe2989479547547ffc99be68af79ce6">SparcISA::RemoteGDB::SPARC64GdbRegCache</a>
, <a class="el" href="classSparcISA_1_1RemoteGDB_1_1SPARCGdbRegCache.html#a2d38d215641649ac0482a0305812f7d6">SparcISA::RemoteGDB::SPARCGdbRegCache</a>
</li>
<li>nphalt
: <a class="el" href="structPAL.html#adb9c52d3c8f55bb9f84b860c792f6646ac22d71dc467ef432be4d2d2ea19016f8">PAL</a>
</li>
<li>NPIE
: <a class="el" href="classGicv3CPUInterface.html#a992756e1b401937a91d57d6e42e82208">Gicv3CPUInterface</a>
, <a class="el" href="classVGic.html#a483b126f755a70d0970d587489522d0c">VGic</a>
</li>
<li>nres_error_head
: <a class="el" href="classSparcISA_1_1ISA.html#af3b25e93086d0953214a49a0c6885d64">SparcISA::ISA</a>
</li>
<li>nres_error_tail
: <a class="el" href="classSparcISA_1_1ISA.html#a9a0c73a5ff542321eccde4c63d2fe3f7">SparcISA::ISA</a>
</li>
<li>ns
: <a class="el" href="structArmISA_1_1TlbEntry.html#ab3f1550285f0f8622abfd6fadfe6aa39">ArmISA::TlbEntry</a>
</li>
<li>nsAccessToSecInt()
: <a class="el" href="classGicv3Distributor.html#acf44f2eed2c50bb00e6277ba0be03a0c">Gicv3Distributor</a>
</li>
<li>nscfg
: <a class="el" href="structStreamTableEntry.html#a57613e83c055354b3ab3ee5e794292bc">StreamTableEntry</a>
</li>
<li>nsec()
: <a class="el" href="classTime.html#aca2e82f78e3deed165e9b9e46c6a55fb">Time</a>
</li>
<li>NSEC_PER_MSEC
: <a class="el" href="classTime.html#a891fa33ab7c47ea01d3ed09de30f0409">Time</a>
</li>
<li>NSEC_PER_SEC
: <a class="el" href="classTime.html#a20efb36f8a1bb21d3b0e6a59ab7a1c45">Time</a>
</li>
<li>NSEC_PER_USEC
: <a class="el" href="classTime.html#a15798a933060abae6e36c7a854788d05">Time</a>
</li>
<li>NSGigE()
: <a class="el" href="classNSGigE.html#a1247657d1e66bf8126b4203053ad34c9">NSGigE</a>
</li>
<li>NSGigEInt()
: <a class="el" href="classNSGigEInt.html#acce2d38b19b6b7c7a1a680523c3b6e32">NSGigEInt</a>
</li>
<li>nsh
: <a class="el" href="classArmISA_1_1PMU.html#a23c71b04ac86ef7c78874dc02042811f">ArmISA::PMU</a>
</li>
<li>nsk
: <a class="el" href="classArmISA_1_1PMU.html#aacfc48d9cdc1a251faafc14b06f66aa3">ArmISA::PMU</a>
</li>
<li>nState
: <a class="el" href="classTrace_1_1ArmNativeTrace.html#addcc954c4872ad171c15d4d8b73df40b">Trace::ArmNativeTrace</a>
, <a class="el" href="classTrace_1_1X86NativeTrace.html#ad37237aa706b57c88c966e12fceb4785">Trace::X86NativeTrace</a>
</li>
<li>nstid
: <a class="el" href="structArmISA_1_1TlbEntry.html#a3912aad9279d0750e45c3cb6d062cf4b">ArmISA::TlbEntry</a>
</li>
<li>nsu
: <a class="el" href="classArmISA_1_1PMU.html#a1bd3cecd623c8eebc3b11c5b35912701">ArmISA::PMU</a>
</li>
<li>Nucleus
: <a class="el" href="classSparcISA_1_1TLB.html#a2ee8d06903ccff5610c6b7ac1c52612ba54ff37509a325b44f6aaf26fa5ab5e0f">SparcISA::TLB</a>
</li>
<li>null()
: <a class="el" href="classAtagHeader.html#a57359656d586770297e792ea26962b2e">AtagHeader</a>
, <a class="el" href="classAtagNone.html#ae722c12b1ee386165fb36da2f28ec341">AtagNone</a>
</li>
<li>nullCallback()
: <a class="el" href="classIGbE_1_1TxDescCache.html#a70572a26c9d9d4a2f824f664be98eea0">IGbE::TxDescCache</a>
</li>
<li>nullEvent
: <a class="el" href="classIGbE_1_1TxDescCache.html#a7349487c04f9e2d3988e262b1b4dbd70">IGbE::TxDescCache</a>
</li>
<li>nullStaticInstPtr
: <a class="el" href="classStaticInst.html#a72613b9d07ecd43566ff4fac109ac689">StaticInst</a>
</li>
<li>num()
: <a class="el" href="classArmInterruptPin.html#a575dd6695d6e9ab751a2f8903772baa0">ArmInterruptPin</a>
, <a class="el" href="classFastModel_1_1CortexA76.html#a4415922ed6d355a36d130d9fb5ff6a6f">FastModel::CortexA76</a>
, <a class="el" href="classIntel8254Timer_1_1Counter.html#a1402e72ba7f89c2f2f0c25cd467db938">Intel8254Timer::Counter</a>
, <a class="el" href="structKvmVM_1_1MemSlot.html#a782fe994c548fd68ca6801bdba062f39">KvmVM::MemSlot</a>
, <a class="el" href="structMachineID.html#a8d32ea72850ffe756673754e98fde96e">MachineID</a>
, <a class="el" href="structvring.html#ac043819cbd514bb54a472b7b0c5c0255">vring</a>
</li>
<li>num_args
: <a class="el" href="structHsaQueueEntry.html#a883ec45af7ee672b5a912f6e724d906f">HsaQueueEntry</a>
</li>
<li>num_attributes()
: <a class="el" href="classsc__core_1_1sc__object.html#a5a1213ba04041e8caa6140cac50f12e9">sc_core::sc_object</a>
, <a class="el" href="classsc__gem5_1_1Object.html#a3fbd8c1e51c55a5141cf247dd4bfe949">sc_gem5::Object</a>
</li>
<li>num_available()
: <a class="el" href="classsc__core_1_1sc__fifo.html#a15369b9b97fc131114f3a0bd97bed6f0">sc_core::sc_fifo&lt; T &gt;</a>
, <a class="el" href="classsc__core_1_1sc__fifo__in.html#a71fdad887e7612abde0fab8d38b99153">sc_core::sc_fifo_in&lt; T &gt;</a>
, <a class="el" href="classsc__core_1_1sc__fifo__in__if.html#a05317ddeb041fdc9a661419e79115b89">sc_core::sc_fifo_in_if&lt; T &gt;</a>
</li>
<li>NUM_BASER_REGS
: <a class="el" href="classGicv3Its.html#a85d22aefef72a0be6aa16d14fd8333c2">Gicv3Its</a>
</li>
<li>num_bits()
: <a class="el" href="classsc__dt_1_1sc__signed.html#a11040629c99d9978d062c74429668661">sc_dt::sc_signed</a>
, <a class="el" href="classsc__dt_1_1sc__unsigned.html#af44a6040667fd32bbea6f4129b23ba44">sc_dt::sc_unsigned</a>
</li>
<li>NUM_BITS
: <a class="el" href="classVecPredRegContainer.html#a25b64c80d4875358ac466672aa3c0e6d">VecPredRegContainer&lt; NumBits, Packed &gt;</a>
, <a class="el" href="classVecPredRegT.html#ab0fcb5a474640a96de7b37deae773687">VecPredRegT&lt; VecElem, NumElems, Packed, Const &gt;</a>
</li>
<li>NUM_BLOCKED_CAUSES
: <a class="el" href="classBaseCache.html#ab7498d1d026342fb73c3a8e2a2f54d55ad6743e83ea734f3b1ba10453d66aff3e">BaseCache</a>
</li>
<li>NUM_COMMAND_ATTRIBUTES
: <a class="el" href="classMemCmd.html#a0b77a388443f8e19a4b97b16b655f254ad7c460e37de62f7f05792875ce470826">MemCmd</a>
</li>
<li>num_dest_operands
: <a class="el" href="classHsailISA_1_1LdInst.html#ad76e1fb22aea269ddfdce8e100a528c3">HsailISA::LdInst&lt; MemDataType, DestDataType, AddrOperandType &gt;</a>
</li>
<li>num_encodings
: <a class="el" href="structVncInput_1_1PixelEncodingsMessage.html#a3f4d914a00c81ae51664b0cfc6a5a327">VncInput::PixelEncodingsMessage</a>
</li>
<li>num_fds
: <a class="el" href="classPollQueue.html#abc28b54dd3f5bbb87ad876de45d5969e">PollQueue</a>
</li>
<li>num_free()
: <a class="el" href="classsc__core_1_1sc__fifo.html#a2a66be2f7e68d2acf17935194f7d1aa2">sc_core::sc_fifo&lt; T &gt;</a>
, <a class="el" href="classsc__core_1_1sc__fifo__out.html#ada1dd378afae2b3997f6bb98facacdeb">sc_core::sc_fifo_out&lt; T &gt;</a>
, <a class="el" href="classsc__core_1_1sc__fifo__out__if.html#accee55814312a2e29f9a8b61b5242eec">sc_core::sc_fifo_out_if&lt; T &gt;</a>
</li>
<li>num_kernelLaunched
: <a class="el" href="classGpuDispatcher.html#a5fd65310677f5451c0304fa6ed73cd92">GpuDispatcher</a>
</li>
<li>num_kernels
: <a class="el" href="structHsaDriverSizes.html#ab0da3ce8be177f8d5205fd3d829c59f6">HsaDriverSizes</a>
</li>
<li>num_lanes
: <a class="el" href="classSerialLink.html#a4a1ae3aa04bdb5cd1763f539d3091817">SerialLink</a>
</li>
<li>NUM_LOG_LEVELS
: <a class="el" href="classLogger.html#ac744681e23720966b5f430ec2060da36a8ee1b604baf8fb406d6870ecdf7aca4c">Logger</a>
</li>
<li>NUM_LR
: <a class="el" href="classVGic.html#a2984c1f90aa174dc88e2706852a5f9c7">VGic</a>
</li>
<li>NUM_MEM_CMDS
: <a class="el" href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102a28b71bb48b82dbea330ae2e6cb237bd8">MemCmd</a>
</li>
<li>NUM_MMAP_FLAGS
: <a class="el" href="classAlphaLinux.html#af771989882a78b7c8026b9446b9bd185">AlphaLinux</a>
, <a class="el" href="classArmLinux32.html#a699230d22da61606c1053d9cee26bb3a">ArmLinux32</a>
, <a class="el" href="classArmLinux64.html#a4f6f1eab4e15f62c0030b8013bf2b662">ArmLinux64</a>
, <a class="el" href="classMipsLinux.html#aeb70301f4bd7e6682386dee2c1e29109">MipsLinux</a>
, <a class="el" href="classPowerLinux.html#ab8d0450f509e1329ea9143be94a268a1">PowerLinux</a>
, <a class="el" href="classRiscvLinux32.html#a57f9b086067283a6a58e81062d53a868">RiscvLinux32</a>
, <a class="el" href="classRiscvLinux64.html#adec2a7dc7cf542101015e322f7191008">RiscvLinux64</a>
, <a class="el" href="classSparcLinux.html#a53967235e8926c423a6f2b8be65ab31e">SparcLinux</a>
, <a class="el" href="classSparcSolaris.html#a2c122059e3c7ef8bf6e92ecf09c88ca6">SparcSolaris</a>
, <a class="el" href="classX86Linux32.html#ad310ff2b07a3de49b42ddec9b1392eba">X86Linux32</a>
, <a class="el" href="classX86Linux64.html#a371b75381d257ad30f000173fd2d7ad4">X86Linux64</a>
</li>
<li>NUM_OF_PERF_LEVELS
: <a class="el" href="classEnergyCtrl.html#afcd8678eb2588af23474b4497f8ff316adc9742b1299a44d0d281543b4cfb3713">EnergyCtrl</a>
</li>
<li>NUM_OPEN_FLAGS
: <a class="el" href="classAlphaLinux.html#a7d5e9e6ac2f981bbc877a940cb7937b9">AlphaLinux</a>
, <a class="el" href="classArmFreebsd32.html#a35966e67f2989ef67d77c668c6812ed9">ArmFreebsd32</a>
, <a class="el" href="classArmFreebsd64.html#a7b912eb8ff17a22bf51c43affe0eac61">ArmFreebsd64</a>
, <a class="el" href="classArmLinux32.html#a031e2232e26aafb95c78709357f85736">ArmLinux32</a>
, <a class="el" href="classArmLinux64.html#aa3d5fd6995f56b3017ee2306949bf0a6">ArmLinux64</a>
, <a class="el" href="classMipsLinux.html#a33a9742de4cb8c7b0e8b96986bec09e3">MipsLinux</a>
, <a class="el" href="classPowerLinux.html#af00cd230079f9ba7cb7781dfc3f83586">PowerLinux</a>
, <a class="el" href="classRiscvLinux32.html#aa78686ae3be7c84e22efbca7397cf649">RiscvLinux32</a>
, <a class="el" href="classRiscvLinux64.html#aeaa5ad83ac92b7531432fcfb0040bf0a">RiscvLinux64</a>
, <a class="el" href="classSparcLinux.html#a60d30f81facabd143ef63d37cf1e70b5">SparcLinux</a>
, <a class="el" href="classSparcSolaris.html#ad52404bc2ff389841a6442ea576d299a">SparcSolaris</a>
, <a class="el" href="classX86Linux32.html#a783f1f98ea2ed5f53c2e54b5284cfab3">X86Linux32</a>
, <a class="el" href="classX86Linux64.html#acda85625b38e736d3aefef66665aaaac">X86Linux64</a>
</li>
<li>NUM_PATTERNS
: <a class="el" href="classBaseDelta.html#aee8beb529fb13cacecbeac5db4d60260a0f131e697f708b4f910719ff0ad2da9f">BaseDelta&lt; BaseType, DeltaSizeBits &gt;</a>
, <a class="el" href="classCPack.html#a81d324e96d6e130d03a0e57792a03b40a6a40faa107d14b776eb1b0e17d5cb090">CPack</a>
, <a class="el" href="classFPCD.html#afa6fbbb4bb21ef3f3f8b86ffbdae5541a3f8228426f4f1a8695c272595d7fce09">FPCD</a>
, <a class="el" href="classRepeatedQwordsCompressor.html#a72d82d963b03cd09a6b057c035cbce04a5dbcbfdaee3c1947e447e0439f206134">RepeatedQwordsCompressor</a>
, <a class="el" href="classZeroCompressor.html#a533e94e9cf28fc0bd1bf7fee2f4ed6c4a9a6b17a608cdd6440e26447e77699f72">ZeroCompressor</a>
</li>
<li>num_rects
: <a class="el" href="structVncServer_1_1FrameBufferUpdate.html#aec02a5d2cf73f218111f751d7b884a7b">VncServer::FrameBufferUpdate</a>
</li>
<li>NUM_ROOT_PROCS
: <a class="el" href="classMipsLinux.html#a58134a597cdd3e13cc3504b3b43e29b4">MipsLinux</a>
</li>
<li>NUM_SKEWING_FUNCTIONS
: <a class="el" href="classSkewedAssociative.html#ac056819b4ae66c75177f37630ef4190c">SkewedAssociative</a>
</li>
<li>num_src_operands
: <a class="el" href="classHsailISA_1_1StInst.html#a046d5136bcb29a31291b14051d5d335b">HsailISA::StInst&lt; MemDataType, SrcDataType, AddrOperandType &gt;</a>
</li>
<li>Num_StageId
: <a class="el" href="classMinor_1_1Pipeline.html#ab007586d11bb6517337d2910886925a4aba92129c744ab6e25d8547d9b65d9d3b">Minor::Pipeline</a>
</li>
<li>Num_Syscall32_Descs
: <a class="el" href="classSparcISA_1_1SparcLinuxProcess.html#a815982b75873d5522eb8dd9f413a310b">SparcISA::SparcLinuxProcess</a>
</li>
<li>Num_Syscall_Descs
: <a class="el" href="classAlphaISA_1_1AlphaLinuxProcess.html#a45846fc1aa2cb21b64923be5e548d884">AlphaISA::AlphaLinuxProcess</a>
, <a class="el" href="classMipsLinuxProcess.html#ad747698c5f8c400622503620acb4a1b7">MipsLinuxProcess</a>
, <a class="el" href="classPowerLinuxProcess.html#a3929f81803230e8e53c8eadc0df518ff">PowerLinuxProcess</a>
, <a class="el" href="classSparcISA_1_1SparcLinuxProcess.html#a4de03101cd67478385a2bd28929946c5">SparcISA::SparcLinuxProcess</a>
, <a class="el" href="classSparcISA_1_1SparcSolarisProcess.html#ae66f8d18ebdf9a7ab3c4253e782485da">SparcISA::SparcSolarisProcess</a>
</li>
<li>numAccessesInDTLB
: <a class="el" href="classMinor_1_1LSQ.html#a04bb777358e20614b20beb786acd9594">Minor::LSQ</a>
</li>
<li>numAccessesInMemorySystem
: <a class="el" href="classMinor_1_1LSQ.html#a28e179202542d0fcc2938d2342970b85">Minor::LSQ</a>
</li>
<li>numAccessesIssuedToMemory
: <a class="el" href="classMinor_1_1LSQ.html#a8bb072a84a6510198e0d88465e5ec3e9">Minor::LSQ</a>
</li>
<li>numActiveThreads()
: <a class="el" href="classFullO3CPU.html#a0ef589009760e0a31555aacfe4fe9fc8">FullO3CPU&lt; Impl &gt;</a>
</li>
<li>numAllocatedStreams
: <a class="el" href="classPrefetcher.html#a77b924bb6531364ef2af8ecdef4888cf">Prefetcher</a>
</li>
<li>numALUInstsExecuted
: <a class="el" href="classComputeUnit.html#aaa02af7f7de5ad457ce842f5ec57eb9b">ComputeUnit</a>
</li>
<li>numBanksActive
: <a class="el" href="classDRAMCtrl_1_1Rank.html#abb35437efe71e911365685b3cfb5cc7b">DRAMCtrl::Rank</a>
</li>
<li>number
: <a class="el" href="classArguments.html#a6743e1fdbc53958c053a5f117df8fc04">Arguments</a>
, <a class="el" href="classEtherLink_1_1Link.html#ae2b1f82a4748f3a399fcc11c69d5f63c">EtherLink::Link</a>
, <a class="el" href="classFUDesc.html#ac85e92a411a80879be5e840ac2047de0">FUDesc</a>
, <a class="el" href="classIntSinkPinBase.html#a3909a229e7c8911d28249283d5e20369">IntSinkPinBase</a>
, <a class="el" href="structPacketFifoEntry.html#af8c12cd4628653ad356acebd78599df4">PacketFifoEntry</a>
, <a class="el" href="classTerminal.html#af721ab1af84053c2c6efce90ef0010ec">Terminal</a>
, <a class="el" href="classVncServer.html#a34686ea063187966e51e5512074e8017">VncServer</a>
</li>
<li>number_of_fault_types
: <a class="el" href="classFaultModel.html#a9402216846dd5cacbb136258fa082e0ca12507849da93128d04c6bab44df03b94">FaultModel</a>
</li>
<li>numberOfAllocations
: <a class="el" href="classGem5SystemC_1_1MemoryManager.html#ad4494315e1cb80e0aab9a0273d248cdf">Gem5SystemC::MemoryManager</a>
</li>
<li>numberOfFrees
: <a class="el" href="classGem5SystemC_1_1MemoryManager.html#ad1ac3f9255c1333e0da8e11efdaf3265">Gem5SystemC::MemoryManager</a>
</li>
<li>numBlocks
: <a class="el" href="classBaseTags.html#a0bf4d0c38320dc59768a8dac332e25a0">BaseTags</a>
</li>
<li>numBlocksPerSector
: <a class="el" href="classSectorTags.html#af5472f794f72094ed3b5b97f6f1b0569">SectorTags</a>
</li>
<li>numBranches
: <a class="el" href="classSimpleExecContext.html#a715a9fbea3313a5d94adf795b4f4f423">SimpleExecContext</a>
</li>
<li>numBranchMispred
: <a class="el" href="classSimpleExecContext.html#a48fc95571e76484b411171a14968058f">SimpleExecContext</a>
</li>
<li>numBusyCycles
: <a class="el" href="classSimpleExecContext.html#ae74588ecfb17baa10182e07dc7653edb">SimpleExecContext</a>
</li>
<li>numBytes
: <a class="el" href="classArmISA_1_1Stage2MMU_1_1Stage2Translation.html#a1e6dcb35d6bc344da446790feb54f697">ArmISA::Stage2MMU::Stage2Translation</a>
, <a class="el" href="structDmaPort_1_1DmaReqState.html#adbf021b3d8562d40d5103ed89c7452ad">DmaPort::DmaReqState</a>
</li>
<li>numCallsReturns
: <a class="el" href="classSimpleExecContext.html#a30ee34f4f8f3712eb11c324fde862244">SimpleExecContext</a>
</li>
<li>numCASOps
: <a class="el" href="classComputeUnit.html#a7862587a8ecb6f8a8714b24ecd93e68c">ComputeUnit</a>
</li>
<li>numCCDestRegs()
: <a class="el" href="classBaseDynInst.html#ac5c8ca3f3121b315259cd668e86247eb">BaseDynInst&lt; Impl &gt;</a>
, <a class="el" href="classStaticInst.html#a4869f25570ddb40c3e3087e66d2de536">StaticInst</a>
</li>
<li>numCCPhysRegs()
: <a class="el" href="classPhysRegFile.html#ae1e50d5184616f8b114a2596cfaba3c5">PhysRegFile</a>
</li>
<li>numCCRegReads
: <a class="el" href="classSimpleExecContext.html#ab2c431ca1b5e82dfbe133a3f5d9731cc">SimpleExecContext</a>
</li>
<li>numCCRegWrites
: <a class="el" href="classSimpleExecContext.html#a33d62cb18ffbd8acb80f248bd1f5c0d1">SimpleExecContext</a>
</li>
<li>numCkptReq
: <a class="el" href="classDistIface_1_1SyncSwitch.html#a5739df5c7a5e17955e0452a37a34d629">DistIface::SyncSwitch</a>
</li>
<li>numCoalescedMMIO
: <a class="el" href="classBaseKvmCPU.html#a7bce04f0abf294aca4d387b49c96ba5f">BaseKvmCPU</a>
</li>
<li>NumCodes
: <a class="el" href="structPAL.html#adb9c52d3c8f55bb9f84b860c792f6646a24a3c0c8216aed5cd108d286c0281e2c">PAL</a>
</li>
<li>numCommittedDist
: <a class="el" href="classDefaultCommit.html#a0b3b3f380d91fbef1cc713df8ac08131">DefaultCommit&lt; Impl &gt;</a>
</li>
<li>numCondCtrlInsts
: <a class="el" href="classSimpleExecContext.html#acfd4ca7832779e0f05cded9315f05865">SimpleExecContext</a>
</li>
<li>numContexts()
: <a class="el" href="classBaseCPU.html#af65ac3bed40928e0ba98d01ba847c206">BaseCPU</a>
, <a class="el" href="classSystem.html#a903cd122c1e5dc985a9efbea4c3636cd">System</a>
</li>
<li>numCPUs
: <a class="el" href="structAlphaAccess.html#a3b753636e907034dc58a692951b80d0d">AlphaAccess</a>
, <a class="el" href="structMipsAccess.html#a981f43308c72ca2ff98b05816a337133">MipsAccess</a>
</li>
<li>NumCSRs
: <a class="el" href="classRiscvISA_1_1RemoteGDB.html#aea34be9e305ba8c8db1f642f7467743f">RiscvISA::RemoteGDB</a>
</li>
<li>numCycles
: <a class="el" href="classBaseCPU.html#a205aff3cc2e726632f492ccd4f45d3ca">BaseCPU</a>
, <a class="el" href="classsc__gem5_1_1Scheduler.html#a40f1a3b9dc464f76d54a5db1f2adf9e5">sc_gem5::Scheduler</a>
, <a class="el" href="classTicked.html#af6e898b3fed443a2cf80b305f0d1f3e7">Ticked</a>
</li>
<li>numCyclesLocal
: <a class="el" href="classTicked.html#a87b4d305a72a57800b1540cdb13fef1c">Ticked</a>
</li>
<li>numCyclesPerLoadTransfer
: <a class="el" href="classComputeUnit.html#a021bfc0da1d3341122ce84b53d3ae4c9">ComputeUnit</a>
</li>
<li>numCyclesPerStoreTransfer
: <a class="el" href="classComputeUnit.html#a52b90dec61d5e32604bc8316a5867c73">ComputeUnit</a>
</li>
<li>numCyclesWithInstrIssued
: <a class="el" href="classExecStage.html#a615eb77cdaaba4957f9926b3ea3c3c37">ExecStage</a>
</li>
<li>numCyclesWithInstrTypeIssued
: <a class="el" href="classExecStage.html#ab43d9699f0817aa8085e6128ff352e5b">ExecStage</a>
</li>
<li>numCyclesWithNoInstrTypeIssued
: <a class="el" href="classExecStage.html#acf92f3768fabaa9beead608157a0d704">ExecStage</a>
</li>
<li>numCyclesWithNoIssue
: <a class="el" href="classExecStage.html#ab23f8d060162813888d1ba7f65ae5e63">ExecStage</a>
</li>
<li>numDataArrayReads
: <a class="el" href="classCacheMemory.html#aa80aaa70d675cbd725ee47ef700b98dc">CacheMemory</a>
</li>
<li>numDataArrayStalls
: <a class="el" href="classCacheMemory.html#afba573ef959ebfda20b157b8eb0d4fa1">CacheMemory</a>
</li>
<li>numDataArrayWrites
: <a class="el" href="classCacheMemory.html#abe7fea990a2d3369867f94f47203aea3">CacheMemory</a>
</li>
<li>numDepts
: <a class="el" href="group__TraceInfo.html#ga49f97f83207b02d0ffd7aef3825f22cb">ElasticTrace::TraceInfo</a>
</li>
<li>numDestinations
: <a class="el" href="classGarnetSyntheticTraffic.html#abd7dba41c88547ad5a3fef9b1c5c7360">GarnetSyntheticTraffic</a>
</li>
<li>numDestRegs()
: <a class="el" href="classBaseDynInst.html#a346aadf3e96b40275f834f2d8b694d46">BaseDynInst&lt; Impl &gt;</a>
, <a class="el" href="classStaticInst.html#a00777dee9811b02022022d0339b7154f">StaticInst</a>
</li>
<li>NumDeviceIds
: <a class="el" href="classIob.html#a65674ede1a76f895d5893ca6bc472b13a117fa47dd8d329221d78f86e6b4c78f3">Iob</a>
</li>
<li>numDiscardedOps
: <a class="el" href="classMinor_1_1MinorStats.html#a4a3066fb586d3486abd988eef3bdb852">Minor::MinorStats</a>
</li>
<li>numDispLeft
: <a class="el" href="structHsaQueueEntry.html#a0c0affabbb0d9551bd1031d7d017a7be">HsaQueueEntry</a>
, <a class="el" href="structNDRange.html#a834d25c8e4be6e6decd293db5155ed9f">NDRange</a>
</li>
<li>numDomains()
: <a class="el" href="classDVFSHandler.html#ab5a77f4d8a17d12452d9049fd26def93">DVFSHandler</a>
</li>
<li>numDroppedPrefetches
: <a class="el" href="classPrefetcher.html#a482f6b3ca7c0040e9ffc22c133e736bd">Prefetcher</a>
</li>
<li>numDstRegOperands()
: <a class="el" href="classGPUDynInst.html#a43cfe06c831c2346e51f4b61a5759fc3">GPUDynInst</a>
, <a class="el" href="classGPUStaticInst.html#a8532da09c93b569d2a5e448d73d2fbaf">GPUStaticInst</a>
, <a class="el" href="classHsailISA_1_1AtomicInstBase.html#ad47d7230e579c850d211adeae8d643f1">HsailISA::AtomicInstBase&lt; OperandType, AddrOperandType, NumSrcOperands, HasDst &gt;</a>
, <a class="el" href="classHsailISA_1_1BrDirectInst.html#a41ba6777f03c61703069a9f29a3fe5c1">HsailISA::BrDirectInst</a>
, <a class="el" href="classHsailISA_1_1BrIndirectInst.html#a1c1f13af051012f53a088928bdb67343">HsailISA::BrIndirectInst</a>
, <a class="el" href="classHsailISA_1_1BrnDirectInst.html#a5542806a1e269a11db67e33cfd82f71d">HsailISA::BrnDirectInst</a>
, <a class="el" href="classHsailISA_1_1BrnIndirectInst.html#aee9f7490bfafa07eb112358b37ee5f46">HsailISA::BrnIndirectInst</a>
, <a class="el" href="classHsailISA_1_1Call.html#a1ef7884af6c5d863090bcf47f663bb2c">HsailISA::Call</a>
, <a class="el" href="classHsailISA_1_1CbrDirectInst.html#a51f37e30117da2d9dc96879b50f27364">HsailISA::CbrDirectInst</a>
, <a class="el" href="classHsailISA_1_1CbrIndirectInst.html#aaebc7ce890afd288effdeb31b2093338">HsailISA::CbrIndirectInst</a>
, <a class="el" href="classHsailISA_1_1CommonInstBase.html#ae5e6607a948fb7113091388e24cfed9f">HsailISA::CommonInstBase&lt; DestOperandType, SrcOperandType, NumSrcOperands &gt;</a>
, <a class="el" href="classHsailISA_1_1LdaInstBase.html#ac859c3e3b4d989d7aea7860e090ed1a0">HsailISA::LdaInstBase&lt; DestOperandType, AddrOperandType &gt;</a>
, <a class="el" href="classHsailISA_1_1LdInstBase.html#ab57249bf9ab6bf6a28ab71173ae9649a">HsailISA::LdInstBase&lt; MemOperandType, DestOperandType, AddrOperandType &gt;</a>
, <a class="el" href="classHsailISA_1_1SpecialInst1SrcBase.html#abe85e450870e9163cb2bc92b63bb966f">HsailISA::SpecialInst1SrcBase&lt; DestOperandType &gt;</a>
, <a class="el" href="classHsailISA_1_1SpecialInstNoSrcBase.html#aac9ea8934b3a58415fb4cf691d007a7e">HsailISA::SpecialInstNoSrcBase&lt; DestOperandType &gt;</a>
, <a class="el" href="classHsailISA_1_1SpecialInstNoSrcNoDest.html#a910920d94b8d4d6b54c3a9a3e8d4edce">HsailISA::SpecialInstNoSrcNoDest</a>
, <a class="el" href="classHsailISA_1_1StInstBase.html#a7030969fd20eb1358571438aa883183e">HsailISA::StInstBase&lt; MemDataType, SrcOperandType, AddrOperandType &gt;</a>
, <a class="el" href="classHsailISA_1_1Stub.html#ad3ed93e13f8d5da3ae7394f6c3ebfb2d">HsailISA::Stub</a>
, <a class="el" href="classHsailISA_1_1ThreeNonUniformSourceInstBase.html#a7a06bb6183b6537b91438a08d96089cd">HsailISA::ThreeNonUniformSourceInstBase&lt; DestOperandType, Src0OperandType, Src1OperandType, Src2OperandType &gt;</a>
, <a class="el" href="classHsailISA_1_1TwoNonUniformSourceInstBase.html#aa8e3ffb6ef33f3af3978f965a12276f5">HsailISA::TwoNonUniformSourceInstBase&lt; DestOperandType, Src0OperandType, Src1OperandType &gt;</a>
, <a class="el" href="classKernelLaunchStaticInst.html#a2681af496199e043f355f84126c75d79">KernelLaunchStaticInst</a>
</li>
<li>numEntries
: <a class="el" href="classAssociativeSet.html#a711d7f189e5debfc20667d053d98cdf2">AssociativeSet&lt; Entry &gt;</a>
, <a class="el" href="classBaseDictionaryCompressor.html#aef9ac121289cc7cbc6da7496577d6618">BaseDictionaryCompressor</a>
, <a class="el" href="classDefaultBTB.html#a930db1dafb710750ba341108fef7b444">DefaultBTB</a>
, <a class="el" href="classDependencyGraph.html#aabe02cb6f2b8831a193473796a3c0646">DependencyGraph&lt; DynInstPtr &gt;</a>
, <a class="el" href="classInstructionQueue.html#a8f6230f47b6a5b983254e21c3ff26d21">InstructionQueue&lt; Impl &gt;</a>
, <a class="el" href="classQueue.html#ac5a8737110b0314b962ce537a4988f47">Queue&lt; Entry &gt;</a>
, <a class="el" href="classReturnAddrStack.html#ac51a49583ad195d24a7bbe3479a7f8bb">ReturnAddrStack</a>
, <a class="el" href="classROB.html#a020f98a44f671983f11b25f96786e764">ROB&lt; Impl &gt;</a>
</li>
<li>numEntriesFirstLocalHistories
: <a class="el" href="classStatisticalCorrector.html#aabc09299c8d7d3df37275f7671b29b50">StatisticalCorrector</a>
</li>
<li>numEntriesSecondLocalHistories
: <a class="el" href="classMPP__StatisticalCorrector__64KB.html#a3e451dcb583915c83941df73971cdca5">MPP_StatisticalCorrector_64KB</a>
, <a class="el" href="classTAGE__SC__L__64KB__StatisticalCorrector.html#a61e2eeab106595476666234a87440e79">TAGE_SC_L_64KB_StatisticalCorrector</a>
</li>
<li>numEntriesThirdLocalHistories
: <a class="el" href="classMPP__StatisticalCorrector__64KB.html#ad7cd58dca38b5b931f85e150bf3e85e1">MPP_StatisticalCorrector_64KB</a>
, <a class="el" href="classTAGE__SC__L__64KB__StatisticalCorrector.html#aa04f0739d96a7c5631a84730c8395c77">TAGE_SC_L_64KB_StatisticalCorrector</a>
</li>
<li>numExitReq
: <a class="el" href="classDistIface_1_1SyncSwitch.html#a3fa7380e4f5d8cb9b9df17068b080268">DistIface::SyncSwitch</a>
</li>
<li>numExitSignal
: <a class="el" href="classBaseKvmCPU.html#a1a010b1f0693ae392c63c95c6d0ea6ab">BaseKvmCPU</a>
</li>
<li>numFailedCASOps
: <a class="el" href="classComputeUnit.html#a9e6ef0e0f638670ce7abb138a7e3f32a">ComputeUnit</a>
</li>
<li>NumFaultSources
: <a class="el" href="classArmISA_1_1ArmFault.html#ae55c8f9f651c9cec4c0de576544e991baa608a21bb93389523d7f4a59ab8fb5a9">ArmISA::ArmFault</a>
</li>
<li>numFetchesInITLB
: <a class="el" href="classMinor_1_1Fetch1.html#a3610e3e08037ed8642dc1521daa0e355">Minor::Fetch1</a>
</li>
<li>numFetchesInMemorySystem
: <a class="el" href="classMinor_1_1Fetch1.html#a6d07c9b4ce4503d73e426fc3b23fedf0">Minor::Fetch1</a>
</li>
<li>numFetchingThreads
: <a class="el" href="classDefaultFetch.html#a4bf5a268f40756bde8a4fa00ce79ec3b">DefaultFetch&lt; Impl &gt;</a>
</li>
<li>numFetchSuspends
: <a class="el" href="classMinor_1_1MinorStats.html#a0141049c7c054c3ef3ebf1b33c5bdeca">Minor::MinorStats</a>
</li>
<li>numFilteredNodes
: <a class="el" href="classElasticTrace.html#ab3a3e27b4b58ce832c032f2fe981f1c3">ElasticTrace</a>
</li>
<li>numFloatPhysRegs()
: <a class="el" href="classPhysRegFile.html#a8276f09b0239f48e97fd64111e49b574">PhysRegFile</a>
</li>
<li>numFpAluAccesses
: <a class="el" href="classSimpleExecContext.html#a6016e49c13c611a77c0394323cca5d46">SimpleExecContext</a>
</li>
<li>numFPDestRegs()
: <a class="el" href="classBaseDynInst.html#ad4220587d82a233edc5fce3ee55d8474">BaseDynInst&lt; Impl &gt;</a>
, <a class="el" href="classStaticInst.html#a3230cd05498d0a8cf80a977d1675f689">StaticInst</a>
</li>
<li>numFpInsts
: <a class="el" href="classSimpleExecContext.html#a267834307a3fb47317778e06ba50241d">SimpleExecContext</a>
</li>
<li>numFpRegReads
: <a class="el" href="classSimpleExecContext.html#a9b68a2095972b834c5bab81908b152e3">SimpleExecContext</a>
</li>
<li>numFpRegWrites
: <a class="el" href="classSimpleExecContext.html#ab80b9ed7d1c68d88280fefc274d82ff5">SimpleExecContext</a>
</li>
<li>numFragments
: <a class="el" href="classLSQ_1_1SplitDataRequest.html#a5ffb2e27c3e6c61e09ed3b7e9ec7c59e">LSQ&lt; Impl &gt;::SplitDataRequest</a>
, <a class="el" href="classMinor_1_1LSQ_1_1SplitDataRequest.html#a29e1d5675e7160be62b630460478007d">Minor::LSQ::SplitDataRequest</a>
</li>
<li>numFreeCCEntries()
: <a class="el" href="classUnifiedRenameMap.html#a4250a7039b1e9e6f4eaee43f9494d605">UnifiedRenameMap</a>
</li>
<li>numFreeCCRegs()
: <a class="el" href="classUnifiedFreeList.html#a09c3502f5b6f7f5b751d00341b1d5842">UnifiedFreeList</a>
</li>
<li>numFreeEntries()
: <a class="el" href="classInstructionQueue.html#a538d87404afd6f4b3854d56985d3cab9">InstructionQueue&lt; Impl &gt;</a>
, <a class="el" href="classLSQ.html#a33813ab8d57c93ad44082c385970c2ce">LSQ&lt; Impl &gt;</a>
, <a class="el" href="classROB.html#abe6cc486f780058f186bce551582037a">ROB&lt; Impl &gt;</a>
, <a class="el" href="classSimpleRenameMap.html#ab75e952b4d9bb4813dbe38aeb22c9335">SimpleRenameMap</a>
, <a class="el" href="classUnifiedRenameMap.html#a35eb81a9ca9fa2d5be93d068ae736851">UnifiedRenameMap</a>
</li>
<li>numFreeFloatEntries()
: <a class="el" href="classUnifiedRenameMap.html#a58d66c7bf6ab1525a793d91ec7a8d31f">UnifiedRenameMap</a>
</li>
<li>numFreeFloatRegs()
: <a class="el" href="classUnifiedFreeList.html#adfd392341241ce8a207c0146cd513030">UnifiedFreeList</a>
</li>
<li>numFreeIntEntries()
: <a class="el" href="classUnifiedRenameMap.html#a8f78745bd117266cf8947811aa59cfa7">UnifiedRenameMap</a>
</li>
<li>numFreeIntRegs()
: <a class="el" href="classUnifiedFreeList.html#ab91eff8b2307e88c74db5d7bc1ddfcc4">UnifiedFreeList</a>
</li>
<li>numFreeLoadEntries()
: <a class="el" href="classLSQ.html#abb2b2943027c6be3993738c96ec569be">LSQ&lt; Impl &gt;</a>
, <a class="el" href="classLSQUnit.html#a3690c69714cf69d62b4e220c4eeac0dd">LSQUnit&lt; Impl &gt;</a>
</li>
<li>numFreePredEntries()
: <a class="el" href="classUnifiedRenameMap.html#a54b870af27927887cd6c2f2fcbec220c">UnifiedRenameMap</a>
</li>
<li>numFreeRegs()
: <a class="el" href="classSimpleFreeList.html#a49d5fe0e9cecb169c0e66d1f3c561106">SimpleFreeList</a>
</li>
<li>numFreeStoreEntries()
: <a class="el" href="classLSQ.html#a23bc929807ee6aa29dc029fad2ae9c7a">LSQ&lt; Impl &gt;</a>
, <a class="el" href="classLSQUnit.html#a173545c47fa78f0e9a52910e82c51a1b">LSQUnit&lt; Impl &gt;</a>
</li>
<li>numFreeVecElems()
: <a class="el" href="classUnifiedFreeList.html#a026406341371a2ce22f55583423accdc">UnifiedFreeList</a>
</li>
<li>numFreeVecEntries()
: <a class="el" href="classUnifiedRenameMap.html#a9d8c7acaba21d5e7b2897205228df741">UnifiedRenameMap</a>
</li>
<li>numFreeVecPredRegs()
: <a class="el" href="classUnifiedFreeList.html#a4f323252db0b11aefa4498e4cc1cde86">UnifiedFreeList</a>
</li>
<li>numFreeVecRegs()
: <a class="el" href="classUnifiedFreeList.html#aa622c204e619a9dd7b0e276d00503a32">UnifiedFreeList</a>
</li>
<li>numFU
: <a class="el" href="classFUPool.html#a43c23abce922a13a70c6d001de1faee9">FUPool</a>
</li>
<li>numFuncUnits
: <a class="el" href="classMinor_1_1Execute.html#af2570f92c2e88639a2bc2a59fecc4625">Minor::Execute</a>
</li>
<li>NumGDBRegs
: <a class="el" href="classRiscvISA_1_1RemoteGDB.html#a69c8f42f7cbca309525d051a6ee0520e">RiscvISA::RemoteGDB</a>
</li>
<li>numGlbMemUnits
: <a class="el" href="classComputeUnit.html#a12edb680d1b8a01140f10f81ccdf385d">ComputeUnit</a>
</li>
<li>NumGlobalRegs
: <a class="el" href="classSparcISA_1_1ISA.html#a29c73e9281f01dc5e9850f01b560d96d">SparcISA::ISA</a>
</li>
<li>numGoodPrefetches
: <a class="el" href="classAccessMapPatternMatching.html#af2d4dc4ada0566e28a4bb49202041c42">AccessMapPatternMatching</a>
</li>
<li>numHalt
: <a class="el" href="classBaseKvmCPU.html#a8a6e72dbcfbfc1afcdb7d9c94de162f2">BaseKvmCPU</a>
</li>
<li>numHashes
: <a class="el" href="classBloomFilter_1_1MultiBitSel.html#a6a4451a5b0eb258526b1d59b3508d811">BloomFilter::MultiBitSel</a>
</li>
<li>numHits
: <a class="el" href="classPrefetcher.html#a37889f445bd3a388d351b9084867d3eb">Prefetcher</a>
</li>
<li>numHypercalls
: <a class="el" href="classBaseKvmCPU.html#a619c8830cb550ef275dd4a0a47edef8a">BaseKvmCPU</a>
</li>
<li>numIdleCycles
: <a class="el" href="classSimpleExecContext.html#a31505bdd8789228289153ef2c0a4a4dd">SimpleExecContext</a>
</li>
<li>numIncomplete
: <a class="el" href="classMemChecker_1_1WriteCluster.html#a111b79e42497493abf4170cf523c1695">MemChecker::WriteCluster</a>
</li>
<li>numInflight()
: <a class="el" href="classX86ISA_1_1Walker_1_1WalkerState.html#ae739f2f1263c40e3e089065e489284eb">X86ISA::Walker::WalkerState</a>
</li>
<li>numInFlightFetches()
: <a class="el" href="classMinor_1_1Fetch1.html#aced39dac4d2185966fe6184d46cea0ce">Minor::Fetch1</a>
</li>
<li>numInFlightLoads
: <a class="el" href="classTraceCPU_1_1ElasticDataGen_1_1HardwareResource.html#a5835a2934c42408ff6e23f8c88539362">TraceCPU::ElasticDataGen::HardwareResource</a>
</li>
<li>numInFlightStores
: <a class="el" href="classTraceCPU_1_1ElasticDataGen_1_1HardwareResource.html#a4c0ad76e8f93b8633a3615ac670059fd">TraceCPU::ElasticDataGen::HardwareResource</a>
</li>
<li>numInService()
: <a class="el" href="classQueue.html#ae78a8b1bf05906980f9d7216d71cc6a1">Queue&lt; Entry &gt;</a>
</li>
<li>numInst
: <a class="el" href="classCheckerCPU.html#ab6cce25e73c0b03270e4158d4b0259d9">CheckerCPU</a>
, <a class="el" href="classDefaultFetch.html#ac754c82c8b439b0a7831620332bb6934">DefaultFetch&lt; Impl &gt;</a>
, <a class="el" href="classSimpleExecContext.html#a2bf9a869899875f0d47c143a2521e7f5">SimpleExecContext</a>
, <a class="el" href="structThreadState.html#aaf1f6bc4c519f8a2f8be80f72d752f8e">ThreadState</a>
</li>
<li>numInstrExecuted
: <a class="el" href="classComputeUnit.html#a435118ca2d6e728613c571454a44081a">ComputeUnit</a>
</li>
<li>numInsts
: <a class="el" href="classBaseKvmCPU.html#a5161d6436b08aa367b2000806fe1e5f8">BaseKvmCPU</a>
, <a class="el" href="classHsaCode.html#abece0356c8b339718daeb0d3a8892b5b">HsaCode</a>
, <a class="el" href="classMinor_1_1ForwardInstData.html#aa7b7a49f361b9c45ad5c4c5063a1d27b">Minor::ForwardInstData</a>
, <a class="el" href="classMinor_1_1MinorStats.html#ace2495e924acb9e1fed5c6233f84d5bf">Minor::MinorStats</a>
, <a class="el" href="classSimpleExecContext.html#a2183ba77f3eadc17834efbb195870011">SimpleExecContext</a>
, <a class="el" href="structThreadState.html#aaeb4479f4a4ad9f861fb29e80fc5c49a">ThreadState</a>
</li>
<li>numInstsInROB
: <a class="el" href="classROB.html#afd02facdf960fae5dac526273dae8d6c">ROB&lt; Impl &gt;</a>
</li>
<li>numIntAluAccesses
: <a class="el" href="classSimpleExecContext.html#af4ee23850c63a5d2cb876fb3d65776a4">SimpleExecContext</a>
</li>
<li>numIntDestRegs()
: <a class="el" href="classBaseDynInst.html#a8e8972426941f3d09f15575794e12342">BaseDynInst&lt; Impl &gt;</a>
, <a class="el" href="classStaticInst.html#a45a2d13485764246ed5998007268093b">StaticInst</a>
</li>
<li>numInterrupts
: <a class="el" href="classBaseKvmCPU.html#a452e50a7b2262714498826e45339e7b5">BaseKvmCPU</a>
</li>
<li>numIntInsts
: <a class="el" href="classSimpleExecContext.html#a26c1e55d434a4e9f70fa3c4e38f09fb5">SimpleExecContext</a>
</li>
<li>numIntPhysRegs()
: <a class="el" href="classPhysRegFile.html#af9b28a124b7d4c4f58129a5407d35aef">PhysRegFile</a>
</li>
<li>numInTranslationFragments
: <a class="el" href="classLSQ_1_1LSQRequest.html#afe65091065b8561f9aacfd802168a7d7">LSQ&lt; Impl &gt;::LSQRequest</a>
, <a class="el" href="classMinor_1_1LSQ_1_1SplitDataRequest.html#a60f6f93422fd33640e520f8c9cc9312f">Minor::LSQ::SplitDataRequest</a>
</li>
<li>numIntRegReads
: <a class="el" href="classSimpleExecContext.html#ace385bec956d15872aa1a2bdb6b4117c">SimpleExecContext</a>
</li>
<li>numIntRegWrites
: <a class="el" href="classSimpleExecContext.html#abd7186e9d11b2abf87733905f36852e9">SimpleExecContext</a>
</li>
<li>numIO
: <a class="el" href="classBaseKvmCPU.html#aa4429e17626f97f4b62feca39b33d945">BaseKvmCPU</a>
</li>
<li>numIssuedDist
: <a class="el" href="classInstructionQueue.html#a124912debf5250a350c01f55754bfd8c">InstructionQueue&lt; Impl &gt;</a>
</li>
<li>numIssuedFragments
: <a class="el" href="classMinor_1_1LSQ_1_1SplitDataRequest.html#a598c3ab7fe12a731c3d672922c1f38a1">Minor::LSQ::SplitDataRequest</a>
</li>
<li>numIssueOrderDepLoads
: <a class="el" href="classElasticTrace.html#abd7ac783aae270bed6c8ce5c188c3896">ElasticTrace</a>
</li>
<li>numIssueOrderDepOther
: <a class="el" href="classElasticTrace.html#a4f38ad2fbcb4d7d6b834925d3c630077">ElasticTrace</a>
</li>
<li>numIssueOrderDepStores
: <a class="el" href="classElasticTrace.html#ad81842028ada013377ebbaac0004933b">ElasticTrace</a>
</li>
<li>numItems()
: <a class="el" href="classX86ISA_1_1MediaOpBase.html#ad30d70c96f92fceda6d261d1e1a82fbb">X86ISA::MediaOpBase</a>
</li>
<li>numIter
: <a class="el" href="structLoopPredictor_1_1LoopEntry.html#a7f1bddfebb8759a6e23c1109353a4f21">LoopPredictor::LoopEntry</a>
</li>
<li>numKernels()
: <a class="el" href="classBrigObject.html#aa6f1574ac89fb7ee971b9351cbb9d38d">BrigObject</a>
, <a class="el" href="classHsaObject.html#a7e243136026108d5144692a6a646c62a">HsaObject</a>
</li>
<li>numLeaves
: <a class="el" href="classTreePLRURP.html#a7b5c9a0d7bfe211f90b651477fac6877">TreePLRURP</a>
</li>
<li>numLeft
: <a class="el" href="classBarrier.html#a558d01d88d65bcc3d75e4a9b14af704f">Barrier</a>
</li>
<li>NumLevels
: <a class="el" href="classSparcISA_1_1SparcFaultBase.html#a459ebc7c34ad6a34f704ef5be57870d8a82602eced6b5ffc6de41c8593a540666">SparcISA::SparcFaultBase</a>
</li>
<li>numLines
: <a class="el" href="classHDLcd_1_1DmaEngine.html#ae5f05a0c57e436543b1e89b6de9053de">HDLcd::DmaEngine</a>
</li>
<li>NumLines
: <a class="el" href="classX86ISA_1_1I8259.html#a4e3c8b693f0bba8277e386272671913a">X86ISA::I8259</a>
</li>
<li>numLoad
: <a class="el" href="classCheckerCPU.html#a3544cbf7f80b6be5b8a3417c94dc705e">CheckerCPU</a>
, <a class="el" href="classSimpleExecContext.html#aeebfa7f7dd57729de9bf94b6f6e7e463">SimpleExecContext</a>
, <a class="el" href="structThreadState.html#a1cda9ed25112384e9d8f318e1568cf81">ThreadState</a>
</li>
<li>numLoadInsts
: <a class="el" href="classSimpleExecContext.html#a4710b5e18350db132a866c933439ee48">SimpleExecContext</a>
</li>
<li>numLoads()
: <a class="el" href="classLSQ.html#affe341209f77ee21c4454c544f103d0f">LSQ&lt; Impl &gt;</a>
, <a class="el" href="classLSQUnit.html#aeebbf48063d77b71d2d8d5de4b02e58a">LSQUnit&lt; Impl &gt;</a>
</li>
<li>numLocMemUnits
: <a class="el" href="classComputeUnit.html#a8207d80f7e7a87f6deca7af6f7cbee4d">ComputeUnit</a>
</li>
<li>numMemRefs
: <a class="el" href="classSimpleExecContext.html#a269d418139a972e8e0b9fdcdc18cc86a">SimpleExecContext</a>
, <a class="el" href="structThreadState.html#a8c560b795bd23527c8f5fd7e0d57c6e4">ThreadState</a>
</li>
<li>numMemUnits
: <a class="el" href="classExecStage.html#a2ee34a89b58ff66e9ad8c2dee47f6222">ExecStage</a>
, <a class="el" href="classScheduleStage.html#a0f844ddcc9eb1510f8eab1a4060624e2">ScheduleStage</a>
, <a class="el" href="classScoreboardCheckStage.html#a7c126602ab1515cda9282c4c9bfc3279">ScoreboardCheckStage</a>
</li>
<li>numMicroops
: <a class="el" href="classArmISA_1_1Memory64.html#a595f4e539e4070affb8cac3f50e75f6a">ArmISA::Memory64</a>
, <a class="el" href="classArmISA_1_1Memory.html#a886798a3eb9cbef0a1d2cae6711221b4">ArmISA::Memory</a>
, <a class="el" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">ArmISA::PredMacroOp</a>
, <a class="el" href="classArmISA_1_1RfeOp.html#a61dc269bced0b75c55369b780118c3b0">ArmISA::RfeOp</a>
, <a class="el" href="classArmISA_1_1SrsOp.html#ac3f7d602e1acb2422bbc38525c1cbb4c">ArmISA::SrsOp</a>
, <a class="el" href="classSparcISA_1_1SparcMacroInst.html#a898674d16c772ac6ce865fe013fe0b8e">SparcISA::SparcMacroInst</a>
, <a class="el" href="classX86ISA_1_1MacroopBase.html#a28dfc9e32d4c674a3f0d4e5ed67d66f0">X86ISA::MacroopBase</a>
, <a class="el" href="classX86ISAInst_1_1MicrocodeRom.html#a038926831fa5fc5b75e978da899793de">X86ISAInst::MicrocodeRom</a>
</li>
<li>numMissedPrefetchedBlocks
: <a class="el" href="classPrefetcher.html#ab8e5e3798b0ac724dd0d7570e3594ef7">Prefetcher</a>
</li>
<li>numMisses
: <a class="el" href="structIndirectMemoryPrefetcher_1_1IndirectPatternDetectorEntry.html#ae06b41154ee1743faf9a805bf0c41696">IndirectMemoryPrefetcher::IndirectPatternDetectorEntry</a>
</li>
<li>numMissObserved
: <a class="el" href="classPrefetcher.html#ab795ea6541efc4c94b75caa2768f40f0">Prefetcher</a>
</li>
<li>numMMIO
: <a class="el" href="classBaseKvmCPU.html#a9e49ef5fb12791a1db1cfe6ae08fdb5d">BaseKvmCPU</a>
</li>
<li>numNodes
: <a class="el" href="classDistIface_1_1SyncSwitch.html#a975b3c93f444cc0d5ad804e3f9e2c1b0">DistIface::SyncSwitch</a>
</li>
<li>numOp
: <a class="el" href="classSimpleExecContext.html#ae95bbade66a16db64a1d21d29d0f3985">SimpleExecContext</a>
, <a class="el" href="structThreadState.html#a92a8a74578bdab6679cd931352ac1c81">ThreadState</a>
</li>
<li>numOps
: <a class="el" href="classMinor_1_1MinorStats.html#a76a7d0d839cc4647a73cfd84895f6e18">Minor::MinorStats</a>
, <a class="el" href="classSimpleExecContext.html#a50d2457e742cd6f88f7430f4e9935f8e">SimpleExecContext</a>
, <a class="el" href="structThreadState.html#a0b08ade4b7c04078a0b3247e636e6011">ThreadState</a>
, <a class="el" href="classTraceCPU.html#a92b55c66bec72165d0bc5d36d36e3399">TraceCPU</a>
</li>
<li>numOrderDepStores
: <a class="el" href="classElasticTrace.html#a369419b6ec1ddbc704f9cd3d77974d9c">ElasticTrace</a>
</li>
<li>numOrdinalHistories
: <a class="el" href="structStatisticalCorrector_1_1SCThreadHistory.html#a9537ba666072acf2dbe2f8879e5020a1">StatisticalCorrector::SCThreadHistory</a>
</li>
<li>numOther
: <a class="el" href="structAbstractMemory_1_1MemStats.html#a294f0994cbe6bdc6fdce0853f4bcfb76">AbstractMemory::MemStats</a>
</li>
<li>numPackets
: <a class="el" href="structBaseTrafficGen_1_1StatGroup.html#a4953885e8a421d18ed021ff228963d58">BaseTrafficGen::StatGroup</a>
</li>
<li>numPacketsMax
: <a class="el" href="classGarnetSyntheticTraffic.html#a0c079c2212c964081ab51d7e9ad65f04">GarnetSyntheticTraffic</a>
</li>
<li>numPacketsSent
: <a class="el" href="classGarnetSyntheticTraffic.html#ae164289906e7d8da371a7153bf0b2eae">GarnetSyntheticTraffic</a>
</li>
<li>numPagesCrossed
: <a class="el" href="classPrefetcher.html#a2de83f18681bd36d331fa00328416609">Prefetcher</a>
</li>
<li>numPartialHits
: <a class="el" href="classPrefetcher.html#a8bce1fe196e79be6171889043956823e">Prefetcher</a>
</li>
<li>numPerfLevels()
: <a class="el" href="classDVFSHandler.html#a8b05ce25a02b82452b168d547dd69b30">DVFSHandler</a>
, <a class="el" href="classSrcClockDomain.html#aa56b15ad2417ac10aa53f5e3a4190072">SrcClockDomain</a>
</li>
<li>numPhysicalCCRegs
: <a class="el" href="classPhysRegFile.html#a0e3ed399a9a16517e7b01e6977d75822">PhysRegFile</a>
</li>
<li>numPhysicalFloatRegs
: <a class="el" href="classPhysRegFile.html#a6b786a3d95331046b3f8b416c2f6b8aa">PhysRegFile</a>
</li>
<li>numPhysicalIntRegs
: <a class="el" href="classPhysRegFile.html#a3922df0e84ad9c220f93324facbec69a">PhysRegFile</a>
</li>
<li>numPhysicalVecElemRegs
: <a class="el" href="classPhysRegFile.html#af74025bc548dad8b1eac241b289662b4">PhysRegFile</a>
</li>
<li>numPhysicalVecPredRegs
: <a class="el" href="classPhysRegFile.html#abef26d4659dbe141e3601533b9d69806">PhysRegFile</a>
</li>
<li>numPhysicalVecRegs
: <a class="el" href="classPhysRegFile.html#af5e75c5633d8e18df32815eba2db6a06">PhysRegFile</a>
</li>
<li>numPhysRegs
: <a class="el" href="classInstructionQueue.html#a5a16e58dd6117d7cc29cc6f934192456">InstructionQueue&lt; Impl &gt;</a>
, <a class="el" href="classScoreboard.html#a5dd05dfe55f26d767406b8b1d662eb26">Scoreboard</a>
</li>
<li>numPinnedWrites
: <a class="el" href="classRegId.html#a969821478201f8aa3f5b8a35d722296c">RegId</a>
</li>
<li>numPinnedWritesToComplete
: <a class="el" href="classPhysRegId.html#acbe55c663c801d401fa7932135349757">PhysRegId</a>
</li>
<li>numPlanes
: <a class="el" href="classFlashDevice.html#aa7d58a18ee08f86b9373fa1a6dded2e1">FlashDevice</a>
</li>
<li>numPredictedBranches
: <a class="el" href="classSimpleExecContext.html#a272a0a2f54581c65819bf1636882afc7">SimpleExecContext</a>
</li>
<li>numPredPhysRegs()
: <a class="el" href="classPhysRegFile.html#af11d5af752fdab323c0eb19ce9ed89e3">PhysRegFile</a>
</li>
<li>numPrefetchAccepted
: <a class="el" href="classPrefetcher.html#a0f11ee3a1d78d6a4362b05aadec08eed">Prefetcher</a>
</li>
<li>numPrefetchRequested
: <a class="el" href="classPrefetcher.html#a4a23146e14f841be22e63aa93ed26fc2">Prefetcher</a>
</li>
<li>numPriorities()
: <a class="el" href="classQoS_1_1MemCtrl.html#add4bc2200dac8ca5fd67f5408fcdff33">QoS::MemCtrl</a>
</li>
<li>numPwrStateTransitions
: <a class="el" href="structClockedObject_1_1ClockedObjectStats.html#a22ecb642e7d004ed10f072866a40b985">ClockedObject::ClockedObjectStats</a>
</li>
<li>numRawCacheHits
: <a class="el" href="classAccessMapPatternMatching.html#a9397a431043ac50c9d41b9ee06ee8d97">AccessMapPatternMatching</a>
</li>
<li>numRawCacheMisses
: <a class="el" href="classAccessMapPatternMatching.html#aa5880cca09e07d0bbd2f9bb6a5064c7b">AccessMapPatternMatching</a>
</li>
<li>numRdRetry
: <a class="el" href="structDRAMCtrl_1_1DRAMStats.html#a592111d3cf4282928ec5e7b7694b29a0">DRAMCtrl::DRAMStats</a>
</li>
<li>numReadRetries
: <a class="el" href="classQoS_1_1MemSinkCtrl.html#a7e877a1f990b6648af8add15ddd4385b">QoS::MemSinkCtrl</a>
</li>
<li>numReads
: <a class="el" href="structAbstractMemory_1_1MemStats.html#a0139e272fc94880fe536c4740cc512b7">AbstractMemory::MemStats</a>
, <a class="el" href="classMemTest.html#a72859b5f316e7dbda3bee248293a4b85">MemTest</a>
</li>
<li>numReadsStat
: <a class="el" href="classMemTest.html#abfe1c79345950563d6b610f77d3b336e">MemTest</a>
</li>
<li>numReadWriteTurnArounds
: <a class="el" href="structQoS_1_1MemCtrl_1_1MemCtrlStats.html#a571f74bb98d8a53706c72ba50641872d">QoS::MemCtrl::MemCtrlStats</a>
</li>
<li>numReceivedPackets
: <a class="el" href="classLSQ_1_1SplitDataRequest.html#af2af0ceac217551969f93c8f71367605">LSQ&lt; Impl &gt;::SplitDataRequest</a>
</li>
<li>numRegDep
: <a class="el" href="classElasticTrace.html#a56e788a5cf26de8cb6dbc559b736e6a1">ElasticTrace</a>
, <a class="el" href="classTraceCPU_1_1ElasticDataGen_1_1GraphNode.html#a4c5a498d593c185f86e0976d2e29bec4">TraceCPU::ElasticDataGen::GraphNode</a>
</li>
<li>numRegs
: <a class="el" href="classArmISA_1_1MicroNeonMixOp64.html#ae802ae708e422886694e8c7700251b60">ArmISA::MicroNeonMixOp64</a>
</li>
<li>numregs
: <a class="el" href="classArmISA_1_1SveLdStructSI.html#a58251e3e17d48c0777ec5fc3e10ff2c0">ArmISA::SveLdStructSI&lt; Element, MicroopLdMemType, MicroopDeIntrlvType &gt;</a>
, <a class="el" href="classArmISA_1_1SveLdStructSS.html#a6679acf3dee83002565f1eae7d22532b">ArmISA::SveLdStructSS&lt; Element, MicroopLdMemType, MicroopDeIntrlvType &gt;</a>
, <a class="el" href="classArmISA_1_1SveStStructSI.html#a6a74990305d784f9e17de19e117c83dc">ArmISA::SveStStructSI&lt; Element, MicroopStMemType, MicroopIntrlvType &gt;</a>
, <a class="el" href="classArmISA_1_1SveStStructSS.html#ac60e555597a26d76a3b062d5106640e6">ArmISA::SveStStructSS&lt; Element, MicroopStMemType, MicroopIntrlvType &gt;</a>
</li>
<li>numRegs
: <a class="el" href="classArmISA_1_1VldMultOp64.html#a6f47d707ba3fc60bba63491bdbd7fcf7">ArmISA::VldMultOp64</a>
, <a class="el" href="classArmISA_1_1VstMultOp64.html#a9ae6391684c46669815463c6e48b8837">ArmISA::VstMultOp64</a>
, <a class="el" href="classConditionRegisterState.html#a96e262f3ee4ae40806d088642433f849">ConditionRegisterState</a>
, <a class="el" href="classMinor_1_1Scoreboard.html#a3818a0618ffd6a0379865267f0a454c7">Minor::Scoreboard</a>
, <a class="el" href="classVectorRegisterFile.html#a9ce0f3448ff47f6ac0d5ae3572a7f5f3">VectorRegisterFile</a>
, <a class="el" href="classX86ISA_1_1Cmos.html#a1e8f3e81d58b678473996cd624824b21">X86ISA::Cmos</a>
</li>
<li>numRegsPerSimd
: <a class="el" href="classVectorRegisterFile.html#a2cefb8484c2200a83f5ac67036ed704c">VectorRegisterFile</a>
</li>
<li>numReserve
: <a class="el" href="classQueue.html#aa9998136fe53396cd281bbd74f1f293a">Queue&lt; Entry &gt;</a>
</li>
<li>numReservedSlots
: <a class="el" href="classMinor_1_1Queue.html#ae1f73b272de078a23f7814083159cf65">Minor::Queue&lt; ElemType, ReportTraits, BubbleTraits &gt;</a>
</li>
<li>numResults
: <a class="el" href="classMinor_1_1Scoreboard.html#abc18115806d28f90f8f2f2b03522500d">Minor::Scoreboard</a>
</li>
<li>numRetiredFragments
: <a class="el" href="classMinor_1_1LSQ_1_1SplitDataRequest.html#a3e99e5dc34b3318ce7735caa43cd9115">Minor::LSQ::SplitDataRequest</a>
</li>
<li>numRetries
: <a class="el" href="structBaseTrafficGen_1_1StatGroup.html#a8fc08a33818a65fd721d0cc18d1aef0c">BaseTrafficGen::StatGroup</a>
</li>
<li>numRetrySucceeded
: <a class="el" href="classTraceCPU_1_1ElasticDataGen.html#a547929bfa406c5a939abdc155d4c6949">TraceCPU::ElasticDataGen</a>
, <a class="el" href="classTraceCPU_1_1FixedRetryGen.html#ac31dc2ed70a4d0f66291031fc1df33be">TraceCPU::FixedRetryGen</a>
</li>
<li>numRobDep
: <a class="el" href="classTraceCPU_1_1ElasticDataGen_1_1GraphNode.html#af211bc1b44b233f0e0093f1b63d81d1d">TraceCPU::ElasticDataGen::GraphNode</a>
</li>
<li>numROBFreeEntries()
: <a class="el" href="classDefaultCommit.html#a38857e5fd408feef879ca98bf77df48a">DefaultCommit&lt; Impl &gt;</a>
</li>
<li>numRobs
: <a class="el" href="classDefaultCommit.html#a30a92ad9cd710e1c0e767e79aaa40c54">DefaultCommit&lt; Impl &gt;</a>
</li>
<li>numRRPVBits
: <a class="el" href="classBRRIPRP.html#a204bdfaf50f1e6103bc2425b90aad61c">BRRIPRP</a>
</li>
<li>numRunningContexts()
: <a class="el" href="classSystem.html#a1dd55932d5de44449c1de45616835daf">System</a>
</li>
<li>numSchedDcacheEvent
: <a class="el" href="classTraceCPU.html#ad62e23894f52233543d0ca2563c3fba9">TraceCPU</a>
</li>
<li>numSchedIcacheEvent
: <a class="el" href="classTraceCPU.html#a5f03850a914e1e4e23a9f62492863b78">TraceCPU</a>
</li>
<li>NumSectionIndices
: <a class="el" href="classBrigObject.html#a5a322300641167d70f394a6bd4569890a20a38a7d6816faf3f603412718b5a95d">BrigObject</a>
</li>
<li>numSectors
: <a class="el" href="classSectorTags.html#af6e4f7cd72cc785ff59ceddfbbf14448">SectorTags</a>
</li>
<li>numSendAttempted
: <a class="el" href="classTraceCPU_1_1ElasticDataGen.html#ae925e811d914711f5d1bd9a5c45bc802">TraceCPU::ElasticDataGen</a>
, <a class="el" href="classTraceCPU_1_1FixedRetryGen.html#aba48707d2208ccbcf83d2cb8d268f996">TraceCPU::FixedRetryGen</a>
</li>
<li>numSendFailed
: <a class="el" href="classTraceCPU_1_1ElasticDataGen.html#a0c208daeae57e03ce1e41d78971c2677">TraceCPU::ElasticDataGen</a>
, <a class="el" href="classTraceCPU_1_1FixedRetryGen.html#ab8aa9921e468ac4d4d51379fd799b214">TraceCPU::FixedRetryGen</a>
</li>
<li>numSendSucceeded
: <a class="el" href="classTraceCPU_1_1ElasticDataGen.html#aa7441bee82d8f6813c7edf0a5211b8aa">TraceCPU::ElasticDataGen</a>
, <a class="el" href="classTraceCPU_1_1FixedRetryGen.html#a4a379f26895989497c34670c82a96d12">TraceCPU::FixedRetryGen</a>
</li>
<li>numSeqPkts
: <a class="el" href="classDramGen.html#a4f681378fbcf9f9ae1f1637582285210">DramGen</a>
</li>
<li>numSets
: <a class="el" href="classBaseIndexingPolicy.html#a9afb79cbcb10748a9b12c677dc00dbd8">BaseIndexingPolicy</a>
, <a class="el" href="classSimpleIndirectPredictor.html#a5c8fbd061649f61ee4ee88c01e9d512f">SimpleIndirectPredictor</a>
, <a class="el" href="classX86ISA_1_1GpuTLB.html#a2f0b010291376064477312876de49d83">X86ISA::GpuTLB</a>
</li>
<li>numShrMemPipes
: <a class="el" href="classScoreboardCheckStage.html#a6b766abf43f82ee463aba7e5f87653be">ScoreboardCheckStage</a>
</li>
<li>numSIMDs
: <a class="el" href="classComputeUnit.html#ac7bf5557b5df45b5c6a06e925c659077">ComputeUnit</a>
, <a class="el" href="classExecStage.html#abf57e8b49c85e1f46bf46f722fd4d417">ExecStage</a>
, <a class="el" href="classFetchStage.html#a6b34f5d39a3608b693b7fd3f4a3c7792">FetchStage</a>
, <a class="el" href="classScheduleStage.html#afc7a2ef1954819d06068e34ded48c602">ScheduleStage</a>
, <a class="el" href="classScoreboardCheckStage.html#af308763bcde0762afb11329f3e00960f">ScoreboardCheckStage</a>
</li>
<li>numSimulatedCPUs()
: <a class="el" href="classBaseCPU.html#a6b23f23381292741370f53e4c6465158">BaseCPU</a>
</li>
<li>numSimulatedInsts()
: <a class="el" href="classBaseCPU.html#a5d1016f049770f079b4be6b257c39492">BaseCPU</a>
</li>
<li>numSimulatedOps()
: <a class="el" href="classBaseCPU.html#af9973d9bbb2b98b2049e996d73a309c0">BaseCPU</a>
</li>
<li>numSlots
: <a class="el" href="classMinor_1_1LSQ_1_1StoreBuffer.html#af084bc9fbdc9eb8a678388a98998acff">Minor::LSQ::StoreBuffer</a>
</li>
<li>numSOLoads
: <a class="el" href="classTraceCPU_1_1ElasticDataGen.html#af857d7ce61ca846acaa80614acc809c4">TraceCPU::ElasticDataGen</a>
</li>
<li>numSOStores
: <a class="el" href="classTraceCPU_1_1ElasticDataGen.html#a5d24c4f97f4bcf2db83d2f1aa18a8bfc">TraceCPU::ElasticDataGen</a>
</li>
<li>numSplitReqs
: <a class="el" href="classTraceCPU_1_1ElasticDataGen.html#a08481fe6ff28346d56320d11fef608de">TraceCPU::ElasticDataGen</a>
</li>
<li>numSquashable
: <a class="el" href="classArmISA_1_1TableWalker.html#ad5922a63560415237a9a125c337984b4">ArmISA::TableWalker</a>
, <a class="el" href="classX86ISA_1_1Walker.html#a83b48a1faf916f736eda4ab4fb87810e">X86ISA::Walker</a>
</li>
<li>numSrcRegOperands()
: <a class="el" href="classGPUDynInst.html#a5c4ec8f6bfac36af71c69fd1fb93f14e">GPUDynInst</a>
, <a class="el" href="classGPUStaticInst.html#adee21b56536d859dba741a5a12eb0b62">GPUStaticInst</a>
, <a class="el" href="classHsailISA_1_1AtomicInstBase.html#aaa35559e50b8619d290f6b4bfe2e9f31">HsailISA::AtomicInstBase&lt; OperandType, AddrOperandType, NumSrcOperands, HasDst &gt;</a>
, <a class="el" href="classHsailISA_1_1BrDirectInst.html#a88c5cbaf715a2e8836dd3475c64089b5">HsailISA::BrDirectInst</a>
, <a class="el" href="classHsailISA_1_1BrIndirectInst.html#ac6d0d643dea2fa77cdf5d8bf787186c0">HsailISA::BrIndirectInst</a>
, <a class="el" href="classHsailISA_1_1BrnDirectInst.html#aa15d76640d89938594d5dc1579902b3b">HsailISA::BrnDirectInst</a>
, <a class="el" href="classHsailISA_1_1BrnIndirectInst.html#a4564b4e13bf26ee1f7695746317d478e">HsailISA::BrnIndirectInst</a>
, <a class="el" href="classHsailISA_1_1Call.html#ae89d4d2e4ff0d946492d2cc75e969413">HsailISA::Call</a>
, <a class="el" href="classHsailISA_1_1CbrDirectInst.html#a037a49101e69a94aef040beddd098baf">HsailISA::CbrDirectInst</a>
, <a class="el" href="classHsailISA_1_1CbrIndirectInst.html#ac9fede43f0db847ddb03a666d25ac871">HsailISA::CbrIndirectInst</a>
, <a class="el" href="classHsailISA_1_1CommonInstBase.html#aedd8d72030f1b9b775e354e19c14d2f0">HsailISA::CommonInstBase&lt; DestOperandType, SrcOperandType, NumSrcOperands &gt;</a>
, <a class="el" href="classHsailISA_1_1LdaInstBase.html#a7a53048caef64df9b239448fe8cd63d4">HsailISA::LdaInstBase&lt; DestOperandType, AddrOperandType &gt;</a>
, <a class="el" href="classHsailISA_1_1LdInstBase.html#a07a4b45a77de8ec5845ad797ca6a06ca">HsailISA::LdInstBase&lt; MemOperandType, DestOperandType, AddrOperandType &gt;</a>
, <a class="el" href="classHsailISA_1_1SpecialInst1SrcBase.html#aa9cb8837c2b3ee6aff8ea11d38973ca1">HsailISA::SpecialInst1SrcBase&lt; DestOperandType &gt;</a>
, <a class="el" href="classHsailISA_1_1SpecialInstNoSrcBase.html#a2788e1761795fe631c1a9a6c6401bea1">HsailISA::SpecialInstNoSrcBase&lt; DestOperandType &gt;</a>
, <a class="el" href="classHsailISA_1_1SpecialInstNoSrcNoDest.html#a4b9924f91b96cf849073d9e9b8ec20d4">HsailISA::SpecialInstNoSrcNoDest</a>
, <a class="el" href="classHsailISA_1_1StInstBase.html#ad9c4bc7e8e3b9f6e7150b2e8af4a0a6c">HsailISA::StInstBase&lt; MemDataType, SrcOperandType, AddrOperandType &gt;</a>
, <a class="el" href="classHsailISA_1_1Stub.html#a84d69785e6523f919a8ae0bb24a107ff">HsailISA::Stub</a>
, <a class="el" href="classHsailISA_1_1ThreeNonUniformSourceInstBase.html#a4ea425b448fff9bab91efa123ba9cfcd">HsailISA::ThreeNonUniformSourceInstBase&lt; DestOperandType, Src0OperandType, Src1OperandType, Src2OperandType &gt;</a>
, <a class="el" href="classHsailISA_1_1TwoNonUniformSourceInstBase.html#ace938458c0713243f63e16105f1c922e">HsailISA::TwoNonUniformSourceInstBase&lt; DestOperandType, Src0OperandType, Src1OperandType &gt;</a>
, <a class="el" href="classKernelLaunchStaticInst.html#a5b1422b837bea27f564daf43a604a0a7">KernelLaunchStaticInst</a>
</li>
<li>numSrcRegs()
: <a class="el" href="classBaseDynInst.html#a8234453311b2dd82a17f9a72652d7047">BaseDynInst&lt; Impl &gt;</a>
, <a class="el" href="classStaticInst.html#a35d8e7517d7826b3ba6988dc6f6ec663">StaticInst</a>
</li>
<li>numStages
: <a class="el" href="classActivityRecorder.html#a68e980b0734e8d8a74ce5cd57f5e48b4">ActivityRecorder</a>
</li>
<li>NumStages
: <a class="el" href="classFullO3CPU.html#ad3304476f0325332bb25fd8acf3d2ccfae2435a1606f79aebb3dcaf56a2925868">FullO3CPU&lt; Impl &gt;</a>
</li>
<li>numStages
: <a class="el" href="classWaitClass.html#abbdcbba0dce8eac365d5b0cc912a6095">WaitClass</a>
</li>
<li>NumStatus
: <a class="el" href="classBaseDynInst.html#ab0b595777f1ce052610395d05318817dafad163dfa961a80537ca009d88a6119e">BaseDynInst&lt; Impl &gt;</a>
</li>
<li>numStayReadState
: <a class="el" href="structQoS_1_1MemCtrl_1_1MemCtrlStats.html#aec4defa84baaaed23a8870d8cc4b6ac7">QoS::MemCtrl::MemCtrlStats</a>
</li>
<li>numStayWriteState
: <a class="el" href="structQoS_1_1MemCtrl_1_1MemCtrlStats.html#a4133417673fcd3dcb72afd8e9288bdc5">QoS::MemCtrl::MemCtrlStats</a>
</li>
<li>numStopSyncReq
: <a class="el" href="classDistIface_1_1SyncSwitch.html#a5053239c50ff92e180d15c3ca6dacc5a">DistIface::SyncSwitch</a>
</li>
<li>numStoreInsts
: <a class="el" href="classSimpleExecContext.html#a3a855ec57312401cb4d49e956c19112c">SimpleExecContext</a>
</li>
<li>numStores()
: <a class="el" href="classLSQ.html#aef3bcf81fdf4dcc7253a4ab0997ba42c">LSQ&lt; Impl &gt;</a>
, <a class="el" href="classLSQUnit.html#a3995365483ad8cf79f357925f2dc790b">LSQUnit&lt; Impl &gt;</a>
</li>
<li>numStoresInTransfers
: <a class="el" href="classMinor_1_1LSQ.html#a6382165dd39d132208b501ccb46c8324">Minor::LSQ</a>
</li>
<li>numStoresToWB()
: <a class="el" href="classLSQ.html#a9f7cd93bb79f4bec660cf1f3dbc7f911">LSQ&lt; Impl &gt;</a>
, <a class="el" href="classLSQUnit.html#a31dbcae4f7f6a1c0cd246f8da4472e3b">LSQUnit&lt; Impl &gt;</a>
</li>
<li>numStructElems
: <a class="el" href="classArmISA_1_1MicroNeonMixLaneOp64.html#ae422a68342ec5d20d1a080b045efcd60">ArmISA::MicroNeonMixLaneOp64</a>
, <a class="el" href="classArmISA_1_1MicroNeonMixOp64.html#a3bb65c890ea1bd0cd3ba375d21ab24d7">ArmISA::MicroNeonMixOp64</a>
, <a class="el" href="classArmISA_1_1VldMultOp64.html#a55aecadcf632501b3aa27a2c9a0a3a4f">ArmISA::VldMultOp64</a>
, <a class="el" href="classArmISA_1_1VldSingleOp64.html#ae2c305afadf46ef850874d9ff2595433">ArmISA::VldSingleOp64</a>
, <a class="el" href="classArmISA_1_1VstMultOp64.html#a7e53e22da563e874e0ef11eb4ef5dbbf">ArmISA::VstMultOp64</a>
, <a class="el" href="classArmISA_1_1VstSingleOp64.html#afac12ad80d8ef006e434dbb338178c6e">ArmISA::VstSingleOp64</a>
</li>
<li>numSuppressed
: <a class="el" href="structBaseTrafficGen_1_1StatGroup.html#aec49f6906e50dc130b1a05e20cf6a098">BaseTrafficGen::StatGroup</a>
</li>
<li>numSwitches()
: <a class="el" href="classTopology.html#acdf27bec45b8a634f02f1336ca026fbb">Topology</a>
</li>
<li>numSyscallDescs
: <a class="el" href="classX86ISA_1_1X86Process.html#aaa2adc821e107820f2391e8b1da98880">X86ISA::X86Process</a>
</li>
<li>numSyscalls
: <a class="el" href="classProcess.html#aaa6c6b1d7bbd47e09eb509687ee77bd8">Process</a>
</li>
<li>numSystemsRunning
: <a class="el" href="classSystem.html#a0d814a857f76583f73a674d04845cc8c">System</a>
</li>
<li>numTagArrayReads
: <a class="el" href="classCacheMemory.html#aa2bd08ffbb7d6283d4a626e28dc1c5c6">CacheMemory</a>
</li>
<li>numTagArrayStalls
: <a class="el" href="classCacheMemory.html#a516d29620fbae9d1687680f268e1e65f">CacheMemory</a>
</li>
<li>numTagArrayWrites
: <a class="el" href="classCacheMemory.html#a8e1376e65c9517fcf8564e61e58b5b7b">CacheMemory</a>
</li>
<li>numTarget
: <a class="el" href="classBaseCache.html#a3bae1b66febd6ed64b12bac3302b12b2">BaseCache</a>
</li>
<li>numThreads
: <a class="el" href="classBaseCPU.html#a7c1d0eec4075862b04e96cad7a82799d">BaseCPU</a>
, <a class="el" href="classBPredUnit.html#a6b0520b1d84fd77f5db6b8e9828dd6e1">BPredUnit</a>
, <a class="el" href="classDefaultCommit.html#a20c7200b29ff9f29d1982aeeec1b3b6a">DefaultCommit&lt; Impl &gt;</a>
, <a class="el" href="classDefaultDecode.html#a898be9494f8d0b9ec929f3fe689675d3">DefaultDecode&lt; Impl &gt;</a>
, <a class="el" href="classDefaultFetch.html#a0053c1d97e931da2d2e3d2dd836c2bad">DefaultFetch&lt; Impl &gt;</a>
, <a class="el" href="classDefaultIEW.html#aa785ae38d0ab594144ff5a20d1c353e7">DefaultIEW&lt; Impl &gt;</a>
, <a class="el" href="classDefaultRename.html#acf3dc543b551e4ab41ac55081396a494">DefaultRename&lt; Impl &gt;</a>
, <a class="el" href="classInstructionQueue.html#a742aa87d6e50cb6bb1620cbca2deb79d">InstructionQueue&lt; Impl &gt;</a>
, <a class="el" href="classLSQ.html#a26c6a7dd9fc21768b904e4cf58798e5d">LSQ&lt; Impl &gt;</a>
, <a class="el" href="classMipsISA_1_1ISA.html#aa3da4c9c2161d965493834ec09ff57c8">MipsISA::ISA</a>
, <a class="el" href="classROB.html#a43040dd04c8a6e4f2f264b3ba0c5a88c">ROB&lt; Impl &gt;</a>
</li>
<li>numTimesBlockedDueRAWDependencies
: <a class="el" href="classWavefront.html#a5aa5aad058553cd3855aa27c63dd7cbb">Wavefront</a>
</li>
<li>numTimesBlockedDueVrfPortAvail
: <a class="el" href="classWavefront.html#a6c16aea1ec75f6a38e3ca8b2ee70d8e6">Wavefront</a>
</li>
<li>numTimesBlockedDueWAXDependencies
: <a class="el" href="classWavefront.html#a974d84d0dec41df62b62e45158d4cf38">Wavefront</a>
</li>
<li>numTimesWgBlockedDueVgprAlloc
: <a class="el" href="classComputeUnit.html#a4b087aa59995303c0879feed92a6e495">ComputeUnit</a>
</li>
<li>numTotalPrefetches
: <a class="el" href="classAccessMapPatternMatching.html#a3116878977a90c464980062d1b00317e">AccessMapPatternMatching</a>
</li>
<li>numTraceCPUs
: <a class="el" href="classTraceCPU.html#a5a94955e05577d8864caceaea393bcca">TraceCPU</a>
</li>
<li>numTrackedCaches
: <a class="el" href="classFALRU_1_1CacheTracking.html#a60f28371e5186f920ae9d4cff109a3e9">FALRU::CacheTracking</a>
</li>
<li>numTransActiveIdle
: <a class="el" href="classExecStage.html#abb3943097a78938bbcf3dcd4093203fc">ExecStage</a>
</li>
<li>numTranslatedFragments
: <a class="el" href="classLSQ_1_1LSQRequest.html#a66f2248b348499c798a9d7330791e93f">LSQ&lt; Impl &gt;::LSQRequest</a>
, <a class="el" href="classMinor_1_1LSQ_1_1SplitDataRequest.html#a870a562952b6e94084caa4e3d7a2ba2c">Minor::LSQ::SplitDataRequest</a>
</li>
<li>numUniquePages
: <a class="el" href="classX86ISA_1_1GpuTLB.html#af96eb27498b80fd84c2a368241e6d7f2">X86ISA::GpuTLB</a>
</li>
<li>numUnissuedAccesses
: <a class="el" href="classMinor_1_1LSQ_1_1StoreBuffer.html#a92be0a79a9c5f1802eff26056bb735c7">Minor::LSQ::StoreBuffer</a>
</li>
<li>numUnissuedStores()
: <a class="el" href="classMinor_1_1LSQ_1_1StoreBuffer.html#a925cf9b46c60a8e89e7378c5c7ab7f9f">Minor::LSQ::StoreBuffer</a>
</li>
<li>numUnmatchedBits
: <a class="el" href="classDictionaryCompressor_1_1Pattern.html#a7380e8899f832c9e2f1eb97540cb374c">DictionaryCompressor&lt; T &gt;::Pattern</a>
</li>
<li>numUnpredictableResults
: <a class="el" href="classMinor_1_1Scoreboard.html#a41e8795aed7ee138572922146615e702">Minor::Scoreboard</a>
</li>
<li>numUseAltOnNa
: <a class="el" href="classTAGEBase.html#aeb534f65f979c944ba27954ae306b7cd">TAGEBase</a>
</li>
<li>numVecAluAccesses
: <a class="el" href="classSimpleExecContext.html#abb708a7168acee320e9f192c1381730b">SimpleExecContext</a>
</li>
<li>numVecDestRegs()
: <a class="el" href="classBaseDynInst.html#af51a6b489ca027a60d5c84c787eb41c7">BaseDynInst&lt; Impl &gt;</a>
, <a class="el" href="classStaticInst.html#a838e7911b052a16da9d6b5e41557358b">StaticInst</a>
</li>
<li>numVecElemDestRegs()
: <a class="el" href="classBaseDynInst.html#a4cc477c49e4b13f1761c1d26cfa00092">BaseDynInst&lt; Impl &gt;</a>
, <a class="el" href="classStaticInst.html#aac4684c38159326ca51b03fca7af9a8b">StaticInst</a>
</li>
<li>NumVecElemPerVecReg
: <a class="el" href="classBaseO3DynInst.html#aa3f10a5856b66a5ff0c296b129242673">BaseO3DynInst&lt; Impl &gt;</a>
, <a class="el" href="classPhysRegFile.html#ae3098f8b751b2bea0ed462e8cd252755">PhysRegFile</a>
</li>
<li>numVecElemPhysRegs()
: <a class="el" href="classPhysRegFile.html#a1e39b29dcfe4631c6a4f8821a932a4d6">PhysRegFile</a>
</li>
<li>numVecInsts
: <a class="el" href="classSimpleExecContext.html#a33265f7c449a17da69ff726d8623c58a">SimpleExecContext</a>
</li>
<li>numVecOpsExecuted
: <a class="el" href="classComputeUnit.html#a55249a87bd96d167a8fa5c45c1ca9362">ComputeUnit</a>
</li>
<li>numVecPhysRegs()
: <a class="el" href="classPhysRegFile.html#af67db7ba02b8b51bc035c64a16089b37">PhysRegFile</a>
</li>
<li>numVecPredDestRegs()
: <a class="el" href="classBaseDynInst.html#a90b735c9aea137a4a1b99610e458727b">BaseDynInst&lt; Impl &gt;</a>
, <a class="el" href="classStaticInst.html#a0fb6447da53826002309f73507ae3411">StaticInst</a>
</li>
<li>numVecPredRegReads
: <a class="el" href="classSimpleExecContext.html#a376bba3f081ad8dabc8b577a6f754755">SimpleExecContext</a>
</li>
<li>numVecPredRegWrites
: <a class="el" href="classSimpleExecContext.html#a29093e9c500a1cc0dd4d2e695c5129aa">SimpleExecContext</a>
</li>
<li>numVecRegReads
: <a class="el" href="classSimpleExecContext.html#ae94e39c7adb8aed8c7aad480722c62ae">SimpleExecContext</a>
</li>
<li>numVecRegsPerSimd
: <a class="el" href="classComputeUnit.html#af979dd1ec0f31112875f044690d54f73">ComputeUnit</a>
</li>
<li>numVecRegWrites
: <a class="el" href="classSimpleExecContext.html#ad3bc63291124742161422afcca2e368b">SimpleExecContext</a>
</li>
<li>numVMExits
: <a class="el" href="classBaseKvmCPU.html#ad1351d57530b3ac5f5299fcda03d31a5">BaseKvmCPU</a>
</li>
<li>numVMHalfEntries
: <a class="el" href="classBaseKvmCPU.html#adcba58d8641d82284275bb01e1ae93fb">BaseKvmCPU</a>
</li>
<li>numVnicDistance
: <a class="el" href="classSinic_1_1Device.html#af4e2aeaff168d298b3eedfb0e302a71d">Sinic::Device</a>
</li>
<li>numVoltages()
: <a class="el" href="classVoltageDomain.html#af2f60fdf3ead1560ce5dd35f6229f000">VoltageDomain</a>
</li>
<li>numVpes
: <a class="el" href="classMipsISA_1_1ISA.html#aef6315225741eec12dade0a75ad85e91">MipsISA::ISA</a>
</li>
<li>numWaiting
: <a class="el" href="classBarrier.html#af7dafac9fa8506fca86ccf7a79bf21eb">Barrier</a>
</li>
<li>numWays
: <a class="el" href="classSimpleIndirectPredictor.html#afcb2f07e61fda65ef80a1a728d09ce05">SimpleIndirectPredictor</a>
</li>
<li>numWg
: <a class="el" href="structNDRange.html#a1ac4f02af449ea91022541964ff3d106">NDRange</a>
</li>
<li>numWgCompleted
: <a class="el" href="structNDRange.html#af75543b196968ee8c18c1013282ea845">NDRange</a>
</li>
<li>numWgTotal
: <a class="el" href="structNDRange.html#ad74da5c056f698b9bae621bcc43f6744">NDRange</a>
</li>
<li>NumWindowedRegs
: <a class="el" href="classSparcISA_1_1ISA.html#acf2af56e285ea413efa7be0b758ce704">SparcISA::ISA</a>
</li>
<li>numWorkIds
: <a class="el" href="classSystem.html#ab55aefd0eac129d2adc5d1d3326bf352">System</a>
</li>
<li>numWorkItemsCompleted
: <a class="el" href="classBaseCPU.html#a7b58ddbb52ac2a4c1246f6f30b224b40">BaseCPU</a>
</li>
<li>numWorkItemsStarted
: <a class="el" href="classBaseCPU.html#aa6619f133e6944a10b35c0a499536012">BaseCPU</a>
</li>
<li>numWriteReadTurnArounds
: <a class="el" href="structQoS_1_1MemCtrl_1_1MemCtrlStats.html#aea6faf7d592cde804368fe0b0a61cf48">QoS::MemCtrl::MemCtrlStats</a>
</li>
<li>numWriteRetries
: <a class="el" href="classQoS_1_1MemSinkCtrl.html#a0957bb4efb7f3738e9da4da113b185c6">QoS::MemSinkCtrl</a>
</li>
<li>numWrites
: <a class="el" href="structAbstractMemory_1_1MemStats.html#af76d19f00b7983c1b4eb9db348d71dda">AbstractMemory::MemStats</a>
, <a class="el" href="classMemTest.html#aade4f5eb44fb48dd3f5148f8549b63d0">MemTest</a>
</li>
<li>numWritesStat
: <a class="el" href="classMemTest.html#a028f6ced3d393ecc59745830812c6c8b">MemTest</a>
</li>
<li>numWrRetry
: <a class="el" href="structDRAMCtrl_1_1DRAMStats.html#a3af3a2b6d494f359a544ce0ceac2f3de">DRAMCtrl::DRAMStats</a>
</li>
<li>nupc()
: <a class="el" href="classGenericISA_1_1DelaySlotUPCState.html#a62c9ebb9b5055adae851a40b650a3f50">GenericISA::DelaySlotUPCState&lt; MachInst &gt;</a>
, <a class="el" href="classGenericISA_1_1UPCState.html#a66145210dc480c096932019a144deaf1">GenericISA::UPCState&lt; MachInst &gt;</a>
</li>
<li>NVecElems
: <a class="el" href="classUnifiedRenameMap.html#a8b4691448cb76c17078b02a2af633e75">UnifiedRenameMap</a>
</li>
<li>NvFlags
: <a class="el" href="classRealViewCtrl.html#a4417259c7022f2eff4abe899c140b567a2c3c6f809e147da84ed8ba71ffd0c9cf">RealViewCtrl</a>
</li>
<li>NvFlagsClr
: <a class="el" href="classRealViewCtrl.html#a4417259c7022f2eff4abe899c140b567ab6697d761262046510b776d4893d5b8b">RealViewCtrl</a>
</li>
<li>nvram
: <a class="el" href="classSparcSystem.html#a84ad6fa55d15c7a5c5b62e73a312960b">SparcSystem</a>
</li>
<li>nvramSymtab
: <a class="el" href="classSparcSystem.html#a03a1f415a98df4a5e248475835a277d2">SparcSystem</a>
</li>
<li>nxt()
: <a class="el" href="structNet_1_1Ip6Hdr.html#adc304c9ead4bc202053eeb94870e8e97">Net::Ip6Hdr</a>
, <a class="el" href="structNet_1_1Ip6Opt.html#ad7dcc9066f748aacfcf28423830cb145">Net::Ip6Opt</a>
</li>
<li>nxtAvail
: <a class="el" href="classWaitClass.html#ac36e278566f0ae4c59043ca153720d79">WaitClass</a>
</li>
<li>nxtBusy
: <a class="el" href="classVectorRegisterFile.html#a0e01661c60e013f9d7af553294feb6d6">VectorRegisterFile</a>
</li>
</ul>
</div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:32 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
