
`timescale 1ns / 1ns

module test;


wire  Cout;

reg  Cin, Clk;

wire [7:0]  S;

reg [7:0]  X;
reg [7:0]  Y;



eightbitadder top(Cout, S, Cin, Clk, X, Y); 
 

`ifdef verilog

 //please enter any additional verilog stimulus in the /home/grads/s/saimanish.gopu/ecen454_714/eightbitadder_run1/testfixture.verilog file
`include "/home/grads/s/saimanish.gopu/ecen454_714/eightbitadder_run1/testfixture.verilog"

`endif

endmodule 
