

================================================================
== Vitis HLS Report for 'exec_Pipeline_VITIS_LOOP_23_1'
================================================================
* Date:           Fri Nov  8 21:38:41 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pass
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.382 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_1  |        ?|        ?|         4|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     491|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|      580|     130|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      54|    -|
|Register             |        -|     -|     1096|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|     1676|     675|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-------------------------+---------+----+-----+-----+-----+
    |           Instance          |          Module         | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------+-------------------------+---------+----+-----+-----+-----+
    |add_512ns_512ns_512_2_1_U14  |add_512ns_512ns_512_2_1  |        0|   0|  580|  130|    0|
    +-----------------------------+-------------------------+---------+----+-----+-----+-----+
    |Total                        |                         |        0|   0|  580|  130|    0|
    +-----------------------------+-------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |num_2_fu_93_p2             |         +|   0|  0|   39|          32|           1|
    |icmp_ln23_fu_87_p2         |      icmp|   0|  0|   20|          32|          32|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|    2|           1|           1|
    |select_ln25_fu_109_p3      |    select|   0|  0|  428|           1|         512|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0|  491|          67|         548|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_num_1   |   9|          2|   32|         64|
    |inStream2_blk_n          |   9|          2|    1|          2|
    |num_fu_40                |   9|          2|   32|         64|
    |outStream3_blk_n         |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   68|        136|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |    1|   0|    1|          0|
    |in_V_reg_136                      |  512|   0|  512|          0|
    |num_fu_40                         |   32|   0|   32|          0|
    |select_ln25_reg_142               |  512|   0|  512|          0|
    |zext_ln25_cast_reg_127            |   33|   0|  512|        479|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             | 1096|   0| 1575|        479|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+---------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  exec_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  exec_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  exec_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  exec_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  exec_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  exec_Pipeline_VITIS_LOOP_23_1|  return value|
|inStream2_dout             |   in|  512|     ap_fifo|                      inStream2|       pointer|
|inStream2_num_data_valid   |   in|    2|     ap_fifo|                      inStream2|       pointer|
|inStream2_fifo_cap         |   in|    2|     ap_fifo|                      inStream2|       pointer|
|inStream2_empty_n          |   in|    1|     ap_fifo|                      inStream2|       pointer|
|inStream2_read             |  out|    1|     ap_fifo|                      inStream2|       pointer|
|outStream3_din             |  out|  512|     ap_fifo|                     outStream3|       pointer|
|outStream3_num_data_valid  |   in|    2|     ap_fifo|                     outStream3|       pointer|
|outStream3_fifo_cap        |   in|    2|     ap_fifo|                     outStream3|       pointer|
|outStream3_full_n          |   in|    1|     ap_fifo|                     outStream3|       pointer|
|outStream3_write           |  out|    1|     ap_fifo|                     outStream3|       pointer|
|numInputs_load             |   in|   32|     ap_none|                 numInputs_load|        scalar|
|zext_ln25                  |   in|   33|     ap_none|                      zext_ln25|        scalar|
|cmp29                      |   in|    1|     ap_none|                          cmp29|        scalar|
+---------------------------+-----+-----+------------+-------------------------------+--------------+

