{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1579033662986 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1579033662988 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 14 15:27:42 2020 " "Processing started: Tue Jan 14 15:27:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1579033662988 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579033662988 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab1 -c LogicalStep_Lab1_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab1 -c LogicalStep_Lab1_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579033662988 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1579033663404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "schem_gates.bdf 1 1 " "Found 1 design units, including 1 entities, in source file schem_gates.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 schem_gates " "Found entity 1: schem_gates" {  } { { "schem_gates.bdf" "" { Schematic "N:/ECE-124/Lab1/schem_gates.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579033674791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579033674791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/vhdl_gates.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/vhdl_gates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VHDL_gates-simple_gates " "Found design unit 1: VHDL_gates-simple_gates" {  } { { "output_files/VHDL_gates.vhd" "" { Text "N:/ECE-124/Lab1/output_files/VHDL_gates.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579033675157 ""} { "Info" "ISGN_ENTITY_NAME" "1 VHDL_gates " "Found entity 1: VHDL_gates" {  } { { "output_files/VHDL_gates.vhd" "" { Text "N:/ECE-124/Lab1/output_files/VHDL_gates.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579033675157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579033675157 ""}
{ "Warning" "WSGN_SEARCH_FILE" "logicalstep_lab1_top.bdf 1 1 " "Using design file logicalstep_lab1_top.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab1_top " "Found entity 1: LogicalStep_Lab1_top" {  } { { "logicalstep_lab1_top.bdf" "" { Schematic "N:/ECE-124/Lab1/logicalstep_lab1_top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579033675266 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1579033675266 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab1_top " "Elaborating entity \"LogicalStep_Lab1_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1579033675268 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "UP " "Undeclared parameter UP" {  } { { "logicalstep_lab1_top.bdf" "" { Schematic "N:/ECE-124/Lab1/logicalstep_lab1_top.bdf" { { 400 184 320 600 "inst6" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579033675280 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_DIRECTION UP " "Can't find a definition for parameter LPM_DIRECTION -- assuming UP was intended to be a quoted string" {  } { { "logicalstep_lab1_top.bdf" "" { Schematic "N:/ECE-124/Lab1/logicalstep_lab1_top.bdf" { { 400 184 320 600 "inst6" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1579033675281 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "PORT_UNUSED " "Undeclared parameter PORT_UNUSED" {  } { { "logicalstep_lab1_top.bdf" "" { Schematic "N:/ECE-124/Lab1/logicalstep_lab1_top.bdf" { { 400 184 320 600 "inst6" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579033675281 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_PORT_UPDOWN PORT_UNUSED " "Can't find a definition for parameter LPM_PORT_UPDOWN -- assuming PORT_UNUSED was intended to be a quoted string" {  } { { "logicalstep_lab1_top.bdf" "" { Schematic "N:/ECE-124/Lab1/logicalstep_lab1_top.bdf" { { 400 184 320 600 "inst6" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1579033675281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VHDL_gates VHDL_gates:inst5 " "Elaborating entity \"VHDL_gates\" for hierarchy \"VHDL_gates:inst5\"" {  } { { "logicalstep_lab1_top.bdf" "inst5" { Schematic "N:/ECE-124/Lab1/logicalstep_lab1_top.bdf" { { 192 768 976 368 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579033675282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:inst6 " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:inst6\"" {  } { { "logicalstep_lab1_top.bdf" "inst6" { Schematic "N:/ECE-124/Lab1/logicalstep_lab1_top.bdf" { { 400 184 320 600 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579033675319 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER:inst6 " "Elaborated megafunction instantiation \"LPM_COUNTER:inst6\"" {  } { { "logicalstep_lab1_top.bdf" "" { Schematic "N:/ECE-124/Lab1/logicalstep_lab1_top.bdf" { { 400 184 320 600 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579033675332 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER:inst6 " "Instantiated megafunction \"LPM_COUNTER:inst6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579033675332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 260000000 " "Parameter \"LPM_MODULUS\" = \"260000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579033675332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_UNUSED " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579033675332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 28 " "Parameter \"LPM_WIDTH\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1579033675332 ""}  } { { "logicalstep_lab1_top.bdf" "" { Schematic "N:/ECE-124/Lab1/logicalstep_lab1_top.bdf" { { 400 184 320 600 "inst6" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1579033675332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_luj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_luj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_luj " "Found entity 1: cntr_luj" {  } { { "db/cntr_luj.tdf" "" { Text "N:/ECE-124/Lab1/db/cntr_luj.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579033675370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579033675370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_luj LPM_COUNTER:inst6\|cntr_luj:auto_generated " "Elaborating entity \"cntr_luj\" for hierarchy \"LPM_COUNTER:inst6\|cntr_luj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579033675371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6tb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6tb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6tb " "Found entity 1: cmpr_6tb" {  } { { "db/cmpr_6tb.tdf" "" { Text "N:/ECE-124/Lab1/db/cmpr_6tb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579033675422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579033675422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6tb LPM_COUNTER:inst6\|cntr_luj:auto_generated\|cmpr_6tb:cmpr1 " "Elaborating entity \"cmpr_6tb\" for hierarchy \"LPM_COUNTER:inst6\|cntr_luj:auto_generated\|cmpr_6tb:cmpr1\"" {  } { { "db/cntr_luj.tdf" "cmpr1" { Text "N:/ECE-124/Lab1/db/cntr_luj.tdf" 177 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579033675422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "schem_gates schem_gates:inst " "Elaborating entity \"schem_gates\" for hierarchy \"schem_gates:inst\"" {  } { { "logicalstep_lab1_top.bdf" "inst" { Schematic "N:/ECE-124/Lab1/logicalstep_lab1_top.bdf" { { -16 768 976 176 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579033675434 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_char1 GND " "Pin \"seg7_char1\" is stuck at GND" {  } { { "logicalstep_lab1_top.bdf" "" { Schematic "N:/ECE-124/Lab1/logicalstep_lab1_top.bdf" { { 512 1016 1194 528 "seg7_char1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579033675930 "|LogicalStep_Lab1_top|seg7_char1"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_char2 GND " "Pin \"seg7_char2\" is stuck at GND" {  } { { "logicalstep_lab1_top.bdf" "" { Schematic "N:/ECE-124/Lab1/logicalstep_lab1_top.bdf" { { 552 1016 1194 568 "seg7_char2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579033675930 "|LogicalStep_Lab1_top|seg7_char2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1579033675930 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1579033675975 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1579033676952 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579033676952 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[1\] " "No output dependent on input pin \"sw\[1\]\"" {  } { { "logicalstep_lab1_top.bdf" "" { Schematic "N:/ECE-124/Lab1/logicalstep_lab1_top.bdf" { { 568 -168 0 584 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579033677122 "|LogicalStep_Lab1_top|sw[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1579033677122 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "58 " "Implemented 58 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1579033677124 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1579033677124 ""} { "Info" "ICUT_CUT_TM_LCELLS" "43 " "Implemented 43 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1579033677124 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1579033677124 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5000 " "Peak virtual memory: 5000 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1579033677191 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 14 15:27:57 2020 " "Processing ended: Tue Jan 14 15:27:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1579033677191 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1579033677191 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1579033677191 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1579033677191 ""}
