Release 13.4 ngdbuild O.87xd (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin/unwrapped/ngdbuild -p
xc6slx45csg324-3 -nt timestamp -bm system.bmm
/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/system.ngc" ...
Loading design module
"/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/push_buttons_5bit
s_wrapper.ngc"...
Loading design module
"/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/ethernet_lite_wra
pper.ngc"...
Loading design module
"/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/dip_switches_8bit
s_wrapper.ngc"...
Loading design module
"/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/camera_stream_0_w
rapper.ngc"...
Loading design module
"/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/rs232_uart_1_wrap
per.ngc"...
Loading design module
"/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/proc_sys_reset_0_
wrapper.ngc"...
Loading design module
"/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/clock_generator_0
_wrapper.ngc"...
Loading design module
"/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/pmodjstk_top_0_wr
apper.ngc"...
Loading design module
"/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/axi_intc_0_wrappe
r.ngc"...
Loading design module
"/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/axi_dma_0_wrapper
.ngc"...
Loading design module
"/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/chipscope_ila_0_w
rapper.ngc"...
Loading design module
"/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/microblaze_0_ilmb
_wrapper.ngc"...
Loading design module
"/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/microblaze_0_dlmb
_wrapper.ngc"...
Loading design module
"/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/mcb_ddr2_wrapper.
ngc"...
Loading design module
"/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/axi4lite_0_wrappe
r.ngc"...
Loading design module
"/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/axi4_0_wrapper.ng
c"...
Loading design module
"/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/microblaze_0_wrap
per.ngc"...
Loading design module
"/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/microblaze_0_i_br
am_ctrl_wrapper.ngc"...
Loading design module
"/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/microblaze_0_d_br
am_ctrl_wrapper.ngc"...
Loading design module
"/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/debug_module_wrap
per.ngc"...
Loading design module
"/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/leds_8bits_wrappe
r.ngc"...
Loading design module
"/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/axi_vdma_0_wrappe
r.ngc"...
Loading design module
"/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/axi_hdmi_0_wrappe
r.ngc"...
Loading design module
"/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/microblaze_0_bram
_block_wrapper.ngc"...
Loading design module
"/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/chipscope_icon_0_
wrapper.ngc"...
Applying constraints in
"/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/ethernet_lite_wra
pper.ncf" to module "Ethernet_Lite"...
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6.000 BEFORE 
   "Ethernet_Lite_RX_CLK";>
   [/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/ethernet_lite_
   wrapper.ncf(3)], is specified without a duration.  This will result in a lack
   of hold time checks in timing reports.  If hold time checks are desired a
   duration value should be specified following the 'VALID' keyword.

Checking Constraint Associations...
WARNING:NgdBuild:1445 - No net associated with Ethernet_Lite_RX_CLK from OFFSET
   constraint <OFFSET = IN 6.000 BEFORE  "Ethernet_Lite_RX_CLK";>
   [/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/ethernet_lite_
   wrapper.ncf(3)]
Applying constraints in
"/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/axi_dma_0_wrapper
.ncf" to module "axi_dma_0"...
Checking Constraint Associations...
Applying constraints in
"/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/chipscope_ila_0_w
rapper.ncf" to module "chipscope_ila_0"...
WARNING:ConstraintSystem:192 - The TNM 'D2_CLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing TIg constraint ''. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC TS_D2_TO_T2 = FROM D2_CLK TO "FFS" TIG;>
   [/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/chipscope_ila_
   0_wrapper.ncf(6)]
   <TIMESPEC TS_J2_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/chipscope_ila_
   0_wrapper.ncf(7)]
   <TIMESPEC TS_J3_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/chipscope_ila_
   0_wrapper.ncf(8)]
   <TIMESPEC TS_J4_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/chipscope_ila_
   0_wrapper.ncf(9)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_D2_TO_T2 = FROM D2_CLK TO "FFS" TIG;>
   [/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/chipscope_ila_
   0_wrapper.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J2_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/chipscope_ila_
   0_wrapper.ncf(7)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J3_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/chipscope_ila_
   0_wrapper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J4_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/chipscope_ila_
   0_wrapper.ncf(9)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST "U0/*/U_STAT/U_DIRTY_LDC" TNM = D2_CLK;>
   [/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/chipscope_ila_
   0_wrapper.ncf(5)]'
Applying constraints in
"/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/microblaze_0_ilmb
_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/microblaze_0_dlmb
_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/mcb_ddr2_wrapper.
ncf" to module "MCB_DDR2"...
Checking Constraint Associations...
Applying constraints in
"/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/axi4lite_0_wrappe
r.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/axi4_0_wrapper.nc
f" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/microblaze_0_wrap
per.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/axi_vdma_0_wrappe
r.ncf" to module "axi_vdma_0"...
Checking Constraint Associations...
Applying constraints in
"/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/chipscope_icon_0_
wrapper.ncf" to module "chipscope_icon_0"...
WARNING:ConstraintSystem:190 - The TNM 'J_CLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing Period constraint 'TS_J_CLK'. If clock manager blocks are
   directly or indirectly driven, a new TNM and PERIOD are derived only if the
   PERIOD constraint is the only referencing constraint and if an output of the
   clock manager block drives flip-flops, latches or RAMs.  
   This TNM is used in the following user groups and/or specifications:
   <TIMESPEC TS_J_CLK = PERIOD J_CLK 30 ns ;>
   [/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/chipscope_icon
   _0_wrapper.ncf(2)]
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/chipscope_icon
   _0_wrapper.ncf(6)]
   <TIMESPEC TS_J_TO_D = FROM J_CLK TO D_CLK TIG ;>
   [/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/chipscope_icon
   _0_wrapper.ncf(8)]
   <TIMESPEC TS_D_TO_J = FROM D_CLK TO J_CLK TIG ;>
   [/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/chipscope_icon
   _0_wrapper.ncf(9)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J_CLK = PERIOD J_CLK 30 ns ;>
   [/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/chipscope_icon
   _0_wrapper.ncf(2)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/chipscope_icon
   _0_wrapper.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J_TO_D = FROM J_CLK TO D_CLK TIG ;>
   [/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/chipscope_icon
   _0_wrapper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_D_TO_J = FROM D_CLK TO J_CLK TIG ;>
   [/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/chipscope_icon
   _0_wrapper.ncf(9)]

WARNING:ConstraintSystem:192 - The TNM 'U_CLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing MaxDelay constraint 'TS_U_TO_J'. If clock manager blocks are
   directly or indirectly driven, a new TNM constraint will not be derived since
   the none of the referencing constraints are a PERIOD constraint. This TNM is
   used in the following user groups and/or specifications:
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/chipscope_icon
   _0_wrapper.ncf(6)]
   <TIMESPEC TS_U_TO_U = FROM U_CLK TO U_CLK 15 ns ;>
   [/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/chipscope_icon
   _0_wrapper.ncf(7)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/chipscope_icon
   _0_wrapper.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_U_TO_U = FROM U_CLK TO U_CLK 15 ns ;>
   [/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/chipscope_icon
   _0_wrapper.ncf(7)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<NET "U0/U_ICON/*/iDRCK_LOCAL" TNM_NET = J_CLK ;>
   [/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/chipscope_icon
   _0_wrapper.ncf(1)]'
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<NET "U0/iUPDATE_OUT" TNM_NET = U_CLK ;>
   [/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/chipscope_icon
   _0_wrapper.ncf(4)]'
WARNING:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<NET "U0/iSHIFT_OUT" TIG ;>
   [/afs/ir.stanford.edu/class/ee109/groups/6/jstk/implementation/chipscope_icon
   _0_wrapper.ncf(5)]'
INFO:NgdBuild:1317 - Using core chipscope_ila_v1 requires a ChipScopePro
   license.  The following blocks are instances of core chipscope_ila_v1:
	/system/chipscope_ila_0

INFO:NgdBuild:1317 - Using core chipscope_ila_v1 requires a ChipScopePro
   license.  The following blocks are instances of core chipscope_ila_v1:
	/system/chipscope_ila_0

-----------------------------------------------
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@ee-matlab.stanford.edu:1717@cadlic0.stanford.edu:5280@omnipotent:5280@shim
bala:5280@vlsi:27000@cadlic0:'.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

-----------------------------------------------

-----------------------------------------------
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0' of type
   RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1' of type
   RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_2' of type
   RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_3' of type
   RAMB16BWER has been changed from 'SPARTAN3ADSP' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J_CLK = PERIOD "J_CLK"
   30000.000000000 pS HIGH 50.000000000 %;>: Unable to find an active 'TNM' or
   'TimeGrp' constraint named 'J_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_J = FROM "U_CLK" TO
   "J_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'U_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_J = FROM "U_CLK" TO
   "J_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'J_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_U = FROM "U_CLK" TO
   "U_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'U_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_U = FROM "U_CLK" TO
   "U_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'U_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J_TO_D = FROM "J_CLK" TO
   "D_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'J_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_D_TO_J = FROM "D_CLK" TO
   "J_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'J_CLK'.

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnec
   t_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/int
   erconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_D2_TO_T2 = FROM "D2_CLK"
   TO FFS TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J2_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J3_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J4_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CAM_TIG_0"=FROM
   "CAMA_PCLK_I" TO "clk_100_0000MHzPLL0" TIG;> [system.ucf(137)]: Unable to
   find an active 'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'clk_100_0000MHzPLL0'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CAM_TIG_1"=FROM
   "clk_100_0000MHzPLL0" TO "CAMA_PCLK_I" TIG;> [system.ucf(138)]: Unable to
   find an active 'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'clk_100_0000MHzPLL0'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CAM_TIG_2"=FROM
   "clock_generator_0_CLKOUT3" TO "clk_100_0000MHzPLL0" TIG;> [system.ucf(139)]:
   Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'clock_generator_0_CLKOUT3'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CAM_TIG_2"=FROM
   "clock_generator_0_CLKOUT3" TO "clk_100_0000MHzPLL0" TIG;> [system.ucf(139)]:
   Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'clk_100_0000MHzPLL0'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CAM_TIG_3"=FROM
   "clk_100_0000MHzPLL0" TO "clock_generator_0_CLKOUT3" TIG;> [system.ucf(140)]:
   Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'clk_100_0000MHzPLL0'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_CAM_TIG_3"=FROM
   "clk_100_0000MHzPLL0" TO "clock_generator_0_CLKOUT3" TIG;> [system.ucf(140)]:
   Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync' constraint named
   'clock_generator_0_CLKOUT3'.

WARNING:ConstraintSystem - TNM : m_axi_mm2s_aclk was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axi_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axi_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_m_axis_mm2s_aclk = FROM
   "m_axi_mm2s_aclk" TO "m_axis_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_m_axi_mm2s_aclk = FROM
   "m_axis_mm2s_aclk" TO "m_axi_mm2s_aclk" TIG;>

WARNING:ConstraintSystem - TNM : s_axi_lite_aclk was distributed to a DCM but
   new TNM constraints were not derived. This TNM is used in the following user
   groups or specifications:
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axi_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axi_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axi_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axi_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_s_axi_lite_aclk_to_m_axis_mm2s_aclk = FROM
   "s_axi_lite_aclk" TO "m_axis_mm2s_aclk" TIG;>
   <TIMESPEC TS_axi_vdma_0_from_m_axis_mm2s_aclk_to_s_axi_lite_aclk = FROM
   "m_axis_mm2s_aclk" TO "s_axi_lite_aclk" TIG;>

WARNING:ConstraintSystem - TNM : S_AXI_ACLK_Ethernet_Lite was distributed to a
   DCM but new TNM constraints were not derived. This TNM is used in the
   following user groups or specifications:
   <TIMESPEC TS_AXI_TX_FP_Ethernet_Lite = FROM "S_AXI_ACLK_Ethernet_Lite" TO
   "TXCLK_GRP_Ethernet_Lite" TIG;>
   <TIMESPEC TS_TX_AXI_FP_Ethernet_Lite = FROM "TXCLK_GRP_Ethernet_Lite" TO
   "S_AXI_ACLK_Ethernet_Lite" TIG;>
   <TIMESPEC TS_AXI_RX_FP_Ethernet_Lite = FROM "S_AXI_ACLK_Ethernet_Lite" TO
   "RXCLK_GRP_Ethernet_Lite" TIG;>
   <TIMESPEC TS_RX_AXI_FP_Ethernet_Lite = FROM "RXCLK_GRP_Ethernet_Lite" TO
   "S_AXI_ACLK_Ethernet_Lite" TIG;>

WARNING:ConstraintSystem - TNM : globclk was distributed to a DCM but new TNM
   constraints were not derived. This TNM is used in the following user groups
   or specifications:
   <TIMESPEC TS_path1 = FROM globclk TO hdmipclk 14ns;> [system.ucf(33)]
   <TIMESPEC TS_path2 = FROM hdmipclk TO globclk 10ns;> [system.ucf(34)]

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH
   50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT1" TS_sys_clk_pin
   * 0.24 PHASE 20.833333333 ns HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL1_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL1_CLKOUT0" TS_sys_clk_pin
   * 0.24 HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', used in period
   specification 'TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2', was
   traced into DCM_CLKGEN instance
   axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_ins
   t. The following new TNM groups and period specifications were generated at
   the DCM_CLKGEN output(s): 
   CLKFX: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   DcmClkO_1 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO_1" TS_clo...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO_1', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO_1', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x2_1 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x2_1" TS...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO_1', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO_1', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x1_1 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x1_1" TS...>

INFO:ConstraintSystem:178 - TNM
   'axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Dc
   mClkO_1', used in period specification
   'TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen
   _DcmClkO_1', was traced into PLL_ADV instance PLL_ADV. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC
   TS_axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_
   PllOut_x10_1 = PERIOD
   "axi_hdmi_0_axi_hdmi_0_USE_HDMI_OUT_Inst_AxiHDMITransmitter_Inst_DynClkGen_Pl
   lOut_x10_1" ...>

WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6000.000000000 pS
   BEFORE Ethernet_Lite_RX_CLK;>, is specified without a duration.  This will
   result in a lack of hold time checks in timing reports.  If hold time checks
   are desired a duration value should be specified following the 'VALID'
   keyword.

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX = 3.3;>
   [system.ucf(1)].
WARNING:NgdBuild:1012 - The constraint <NET "zio" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object zio by the constraint <NET zio IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(80)].
WARNING:NgdBuild:1012 - The constraint <NET "rzq" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object rzq by the constraint <NET rzq IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(79)].
Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1440 - User specified non-default attribute value (10) was
   detected for the CLKIN1_PERIOD attribute on PLL "PLL_ADV".  This does not
   match the PERIOD constraint value (74400 KHz.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/COLLISION_SYNC_2' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:478 - clock net bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins
WARNING:NgdBuild:452 - logical net 'bscan_tdo1' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver
WARNING:NgdBuild:452 - logical net 'N48' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:483 - Attribute "INIT" on "axi_dma_0/axi_dma_0/s2mm_smpl_done"
   is on the wrong type of object.  Please see the Constraints Guide for more
   information on this attribute.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  79

Total memory usage is 218580 kilobytes

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  39 sec
Total CPU time to NGDBUILD completion:  1 min  38 sec

Writing NGDBUILD log file "system.bld"...
