Release 14.4 Map P.49d (nt64)
Xilinx Map Application Log File for Design 'system_stub'

Design Information
------------------
Command Line   : map -intstyle pa -w system_stub.ngd 
Target Device  : xc7z020
Target Package : clg484
Target Speed   : -1
Mapper Version : zynq -- $Revision: 1.55 $
Mapped Date    : Sun May 26 02:26:00 2013

WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
WARNING:MapLib:701 - Signal otg_oc connected to top level port otg_oc has been
   removed.
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 17 secs 
Total CPU  time at the beginning of Placer: 1 mins 15 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:669c3c33) REAL time: 1 mins 25 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:669c3c33) REAL time: 1 mins 26 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:669c3c33) REAL time: 1 mins 26 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:58891c73) REAL time: 1 mins 42 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:58891c73) REAL time: 1 mins 42 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:58891c73) REAL time: 1 mins 42 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:58891c73) REAL time: 1 mins 42 secs 

Phase 8.8  Global Placement
........................................
.......
...........................................................................
................................................................................................................................................................
......................................................................................................................................................................................
Phase 8.8  Global Placement (Checksum:f4394e86) REAL time: 5 mins 10 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:f4394e86) REAL time: 5 mins 11 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:6a775e19) REAL time: 5 mins 39 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:6a775e19) REAL time: 5 mins 39 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:6a775e19) REAL time: 5 mins 40 secs 

Total REAL time to Placer completion: 5 mins 41 secs 
Total CPU  time to Placer completion: 5 mins 34 secs 
Running post-placement packing...
Writing output files...
WARNING:PhysDesignRules:367 - The signal
   <system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].
   gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE
   _B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/
   grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_co
   nv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite
   .gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD
   _D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_co
   nv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite
   .gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD
   _D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_co
   nv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite
   .gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD
   _D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_co
   nv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite
   .gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD
   _D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_co
   nv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite
   .gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD
   _D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_co
   nv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite
   .gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD
   _D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_co
   nv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite
   .gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD
   _D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_co
   nv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite
   .gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA
   _D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_co
   nv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite
   .gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB
   _D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_co
   nv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite
   .gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD
   _D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_co
   nv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite
   .gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_
   D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_co
   nv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite
   .gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD
   _D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].
   gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE
   _BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.r
   f/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_co
   nv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite
   .gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_
   D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_co
   nv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite
   .gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_
   D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_co
   nv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite
   .gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_
   D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_co
   nv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite
   .gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_
   D1_DPO> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_co
   nv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite
   .gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_
   D1_DPO> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_co
   nv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite
   .gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_
   D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_co
   nv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite
   .gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAM
   D_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_co
   nv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite
   .gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD
   _D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_co
   nv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite
   .gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD
   _D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_co
   nv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite
   .gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAM
   D_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_co
   nv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite
   .gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA
   _D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_co
   nv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite
   .gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD
   _D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_co
   nv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite
   .gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAM
   D_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_co
   nv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite
   .gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD
   _D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_co
   nv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite
   .gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD
   _D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_co
   nv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite
   .gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAM
   D_D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_co
   nv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite
   .gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_
   D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_co
   nv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite
   .gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_
   D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_co
   nv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite
   .gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_
   D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_co
   nv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite
   .gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_
   D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_co
   nv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite
   .gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_
   D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_co
   nv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite
   .gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD
   _D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_co
   nv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite
   .gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD
   _D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_co
   nv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite
   .gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD
   _D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_co
   nv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite
   .gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD
   _D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_co
   nv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite
   .gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD
   _D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_co
   nv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite
   .gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD
   _D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_co
   nv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite
   .gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_
   D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_co
   nv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite
   .gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_
   D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_co
   nv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite
   .gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_
   D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_co
   nv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite
   .gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_
   D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_co
   nv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite
   .gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_
   D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_co
   nv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite
   .gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_
   D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_co
   nv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite
   .gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_
   D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_co
   nv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite
   .gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_
   D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_co
   nv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite
   .gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD
   _D1_O> is incomplete. The signal does not drive any load pins in the design.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:   52
Slice Logic Utilization:
  Number of Slice Registers:                 5,191 out of 106,400    4%
    Number used as Flip Flops:               5,179
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               12
  Number of Slice LUTs:                      5,029 out of  53,200    9%
    Number used as logic:                    4,268 out of  53,200    8%
      Number using O6 output only:           2,948
      Number using O5 output only:             113
      Number using O5 and O6:                1,207
      Number used as ROM:                        0
    Number used as Memory:                     518 out of  17,400    2%
      Number used as Dual Port RAM:            194
        Number using O6 output only:             6
        Number using O5 output only:            10
        Number using O5 and O6:                178
      Number used as Single Port RAM:            0
      Number used as Shift Register:           324
        Number using O6 output only:           320
        Number using O5 output only:             0
        Number using O5 and O6:                  4
    Number used exclusively as route-thrus:    243
      Number with same-slice register load:    105
      Number with same-slice carry load:       132
      Number with other load:                    6

Slice Logic Distribution:
  Number of occupied Slices:                 2,504 out of  13,300   18%
  Number of LUT Flip Flop pairs used:        6,942
    Number with an unused Flip Flop:         2,212 out of   6,942   31%
    Number with an unused LUT:               1,913 out of   6,942   27%
    Number of fully used LUT-FF pairs:       2,817 out of   6,942   40%
    Number of unique control sets:             257
    Number of slice register sites lost
      to control set restrictions:             945 out of 106,400    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        24 out of     200   12%
    Number of LOCed IOBs:                       24 out of      24  100%
  Number of bonded IOPAD:                      130 out of     130  100%
    IOB Flip Flops:                              1

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  3 out of     140    2%
    Number using RAMB36E1 only:                  3
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     280    0%
  Number of BUFG/BUFGCTRLs:                      5 out of      32   15%
    Number used as BUFGs:                        5
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0%
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0%
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        2 out of     200    1%
    Number used as OLOGICE2s:                    2
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of      72    0%
  Number of BUFRs:                               0 out of      16    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            0 out of     220    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of       4    0%
  Number of IN_FIFOs:                            0 out of      16    0%
  Number of MMCME2_ADVs:                         1 out of       4   25%
  Number of OUT_FIFOs:                           0 out of      16    0%
  Number of PHASER_REFs:                         0 out of       4    0%
  Number of PHY_CONTROLs:                        0 out of       4    0%
  Number of PLLE2_ADVs:                          0 out of       4    0%
  Number of PS7s:                                1 out of       1  100%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.28

Peak Memory Usage:  965 MB
Total REAL time to MAP completion:  5 mins 51 secs 
Total CPU time to MAP completion:   5 mins 44 secs 

Mapping completed.
See MAP report file "system_stub.mrp" for details.
