Release 10.1.02 - xst K.37 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/04/prakti01_04_01_2/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Parameter xsthdpdir set to /home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/04/prakti01_04_01_2/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Reading design: entity_vgagenerator_wb.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "entity_vgagenerator_wb.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "entity_vgagenerator_wb"
Output Format                      : NGC
Target Device                      : xc3sd1800a-4-fg676

---- Source Options
Top Module Name                    : entity_vgagenerator_wb
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : entity_vgagenerator_wb.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/04/files/colourcombiner.vhd" in Library work.
Architecture architecture_colourcombiner of Entity entity_colourcombiner is up to date.
Compiling vhdl file "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/04/files_new/pxlgen_whiteborder.vhd" in Library work.
Architecture architecture_whiteborder of Entity entity_whiteborder is up to date.
Compiling vhdl file "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/04/files_new/siggen_test.vhd" in Library work.
Entity <entity_signalgenerator> compiled.
Entity <entity_signalgenerator> (Architecture <architecture_signalgenerator>) compiled.
Compiling vhdl file "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/04/files_new/pixelgenerator_whiteborder.vhd" in Library work.
Architecture architecture_pixelgenerator_whiteborder of Entity entity_pixelgenerator_whiteborder is up to date.
Compiling vhdl file "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/04/files_new/vgagenerator_wb.vhd" in Library work.
Architecture architecture_vgagenerator_wb of Entity entity_vgagenerator_wb is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <entity_vgagenerator_wb> in library <work> (architecture <architecture_vgagenerator_wb>).

Analyzing hierarchy for entity <entity_signalgenerator> in library <work> (architecture <architecture_signalgenerator>).

Analyzing hierarchy for entity <entity_pixelgenerator_whiteborder> in library <work> (architecture <architecture_pixelgenerator_whiteborder>).

Analyzing hierarchy for entity <entity_whiteborder> in library <work> (architecture <architecture_whiteborder>).

Analyzing hierarchy for entity <entity_colourcombiner> in library <work> (architecture <architecture_colourcombiner>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <entity_vgagenerator_wb> in library <work> (Architecture <architecture_vgagenerator_wb>).
Entity <entity_vgagenerator_wb> analyzed. Unit <entity_vgagenerator_wb> generated.

Analyzing Entity <entity_signalgenerator> in library <work> (Architecture <architecture_signalgenerator>).
Entity <entity_signalgenerator> analyzed. Unit <entity_signalgenerator> generated.

Analyzing Entity <entity_pixelgenerator_whiteborder> in library <work> (Architecture <architecture_pixelgenerator_whiteborder>).
WARNING:Xst:753 - "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/04/files_new/pixelgenerator_whiteborder.vhd" line 37: Unconnected output port 'wb_pos_x_out' of component 'entity_whiteborder'.
WARNING:Xst:753 - "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/04/files_new/pixelgenerator_whiteborder.vhd" line 37: Unconnected output port 'wb_pos_y_out' of component 'entity_whiteborder'.
Entity <entity_pixelgenerator_whiteborder> analyzed. Unit <entity_pixelgenerator_whiteborder> generated.

Analyzing Entity <entity_whiteborder> in library <work> (Architecture <architecture_whiteborder>).
Entity <entity_whiteborder> analyzed. Unit <entity_whiteborder> generated.

Analyzing Entity <entity_colourcombiner> in library <work> (Architecture <architecture_colourcombiner>).
Entity <entity_colourcombiner> analyzed. Unit <entity_colourcombiner> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <entity_signalgenerator>.
    Related source file is "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/04/files_new/siggen_test.vhd".
    Found 10-bit register for signal <siggen_pos_x>.
    Found 9-bit register for signal <siggen_pos_y>.
    Found 1-bit register for signal <siggen_vsync>.
    Found 1-bit register for signal <siggen_hsync>.
    Found 10-bit up counter for signal <hsync_counter>.
    Found 10-bit adder for signal <hsync_counter$addsub0000> created at line 51.
    Found 10-bit comparator lessequal for signal <siggen_hsync$cmp_le0000> created at line 25.
    Found 10-bit comparator greater for signal <siggen_pos_x$cmp_gt0000> created at line 38.
    Found 10-bit comparator lessequal for signal <siggen_pos_x$cmp_le0000> created at line 38.
    Found 10-bit subtractor for signal <siggen_pos_x$sub0000> created at line 39.
    Found 10-bit comparator greater for signal <siggen_pos_y$cmp_gt0000> created at line 44.
    Found 10-bit comparator lessequal for signal <siggen_pos_y$cmp_le0000> created at line 44.
    Found 9-bit subtractor for signal <siggen_pos_y$sub0000> created at line 45.
    Found 10-bit comparator lessequal for signal <siggen_vsync$cmp_le0000> created at line 31.
    Found 10-bit up counter for signal <vsync_counter>.
    Found 10-bit adder for signal <vsync_counter$addsub0000> created at line 55.
    Summary:
	inferred   2 Counter(s).
	inferred  21 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   6 Comparator(s).
Unit <entity_signalgenerator> synthesized.


Synthesizing Unit <entity_colourcombiner>.
    Related source file is "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/04/files/colourcombiner.vhd".
Unit <entity_colourcombiner> synthesized.


Synthesizing Unit <entity_whiteborder>.
    Related source file is "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/04/files_new/pxlgen_whiteborder.vhd".
    Found 10-bit comparator greater for signal <green_gen$cmp_gt0000> created at line 52.
    Found 9-bit comparator greater for signal <green_gen$cmp_gt0001> created at line 52.
    Summary:
	inferred   2 Comparator(s).
Unit <entity_whiteborder> synthesized.


Synthesizing Unit <entity_pixelgenerator_whiteborder>.
    Related source file is "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/04/files_new/pixelgenerator_whiteborder.vhd".
Unit <entity_pixelgenerator_whiteborder> synthesized.


Synthesizing Unit <entity_vgagenerator_wb>.
    Related source file is "/home/prakti01/Praktikumsverzeichnis/bearbeitung/BPTI/04/files_new/vgagenerator_wb.vhd".
Unit <entity_vgagenerator_wb> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 2
 10-bit subtractor                                     : 1
 9-bit subtractor                                      : 1
# Counters                                             : 2
 10-bit up counter                                     : 2
# Registers                                            : 4
 1-bit register                                        : 2
 10-bit register                                       : 1
 9-bit register                                        : 1
# Comparators                                          : 8
 10-bit comparator greater                             : 3
 10-bit comparator lessequal                           : 4
 9-bit comparator greater                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '3sd1800a.nph' in environment /opt/Xilinx/10.1/ISE.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 2
 10-bit subtractor                                     : 1
 9-bit subtractor                                      : 1
# Counters                                             : 2
 10-bit up counter                                     : 2
# Registers                                            : 21
 Flip-Flops                                            : 21
# Comparators                                          : 8
 10-bit comparator greater                             : 3
 10-bit comparator lessequal                           : 4
 9-bit comparator greater                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <entity_vgagenerator_wb> ...

Optimizing unit <entity_signalgenerator> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block entity_vgagenerator_wb, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 41
 Flip-Flops                                            : 41

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : entity_vgagenerator_wb.ngr
Top Level Output File Name         : entity_vgagenerator_wb
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 15

Cell Usage :
# BELS                             : 197
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 36
#      LUT2                        : 5
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 10
#      LUT4                        : 47
#      LUT4_D                      : 5
#      LUT4_L                      : 2
#      MUXCY                       : 36
#      MUXF5                       : 6
#      VCC                         : 1
#      XORCY                       : 40
# FlipFlops/Latches                : 41
#      FDE                         : 10
#      FDR                         : 28
#      FDRS                        : 2
#      FDS                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      OBUF                        : 14
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3sd1800afg676-4 

 Number of Slices:                       65  out of  16640     0%  
 Number of Slice Flip Flops:             41  out of  33280     0%  
 Number of 4 input LUTs:                113  out of  33280     0%  
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    519     2%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
vga_clk_in                         | BUFGP                  | 41    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.741ns (Maximum Frequency: 129.182MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 10.848ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'vga_clk_in'
  Clock period: 7.741ns (frequency: 129.182MHz)
  Total number of paths / destination ports: 2265 / 82
-------------------------------------------------------------------------
Delay:               7.741ns (Levels of Logic = 5)
  Source:            signalgenerator_pm/hsync_counter_2 (FF)
  Destination:       signalgenerator_pm/hsync_counter_9 (FF)
  Source Clock:      vga_clk_in rising
  Destination Clock: vga_clk_in rising

  Data Path: signalgenerator_pm/hsync_counter_2 to signalgenerator_pm/hsync_counter_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             12   0.591   1.104  signalgenerator_pm/hsync_counter_2 (signalgenerator_pm/hsync_counter_2)
     LUT1:I0->O            1   0.648   0.000  signalgenerator_pm/Madd_hsync_counter_addsub0000_cy<2>_rt (signalgenerator_pm/Madd_hsync_counter_addsub0000_cy<2>_rt)
     MUXCY:S->O            1   0.632   0.000  signalgenerator_pm/Madd_hsync_counter_addsub0000_cy<2> (signalgenerator_pm/Madd_hsync_counter_addsub0000_cy<2>)
     XORCY:CI->O           1   0.844   0.423  signalgenerator_pm/Madd_hsync_counter_addsub0000_xor<3> (signalgenerator_pm/hsync_counter_addsub0000<3>)
     LUT4_D:I3->O          1   0.648   0.452  signalgenerator_pm/hsync_counter_cmp_eq000034_SW0 (N10)
     LUT4:I2->O           10   0.648   0.882  signalgenerator_pm/hsync_counter_cmp_eq000034 (signalgenerator_pm/hsync_counter_cmp_eq0000)
     FDS:S                     0.869          signalgenerator_pm/hsync_counter_0
    ----------------------------------------
    Total                      7.741ns (4.880ns logic, 2.861ns route)
                                       (63.0% logic, 37.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'vga_clk_in'
  Total number of paths / destination ports: 338 / 10
-------------------------------------------------------------------------
Offset:              10.848ns (Levels of Logic = 6)
  Source:            signalgenerator_pm/siggen_pos_y_0 (FF)
  Destination:       vga_red<3> (PAD)
  Source Clock:      vga_clk_in rising

  Data Path: signalgenerator_pm/siggen_pos_y_0 to vga_red<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.591   0.674  signalgenerator_pm/siggen_pos_y_0 (signalgenerator_pm/siggen_pos_y_0)
     LUT4:I0->O            1   0.648   0.000  pixelgenerator_pm/whiteborder_pm/green_gen<0>39_F (N52)
     MUXF5:I0->O           1   0.276   0.452  pixelgenerator_pm/whiteborder_pm/green_gen<0>39 (pixelgenerator_pm/whiteborder_pm/green_gen<0>39)
     LUT3:I2->O            1   0.648   0.423  pixelgenerator_pm/whiteborder_pm/green_gen<0>68 (pixelgenerator_pm/whiteborder_pm/green_gen<0>68)
     LUT4:I3->O            1   0.648   0.563  pixelgenerator_pm/whiteborder_pm/green_gen<0>182 (pixelgenerator_pm/whiteborder_pm/green_gen<0>182)
     LUT2:I0->O            8   0.648   0.757  pixelgenerator_pm/whiteborder_pm/green_gen<0>253 (vga_green_0_OBUF)
     OBUF:I->O                 4.520          vga_red_3_OBUF (vga_red<3>)
    ----------------------------------------
    Total                     10.848ns (7.979ns logic, 2.869ns route)
                                       (73.6% logic, 26.4% route)

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 11.16 secs
 
--> 


Total memory usage is 199408 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

