# Day1 : Introduction to Verilog RTL design and synthesis 

