

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_142_1'
================================================================
* Date:           Mon Jan 31 16:02:34 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.254 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_142_1  |        3|        3|         1|          1|          1|     3|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      58|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      14|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|     101|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     101|     126|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------+---------------+---------+----+---+----+-----+
    |     Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------+---------------+---------+----+---+----+-----+
    |mux_32_32_1_1_U6  |mux_32_32_1_1  |        0|   0|  0|  14|    0|
    +------------------+---------------+---------+----+---+----+-----+
    |Total             |               |        0|   0|  0|  14|    0|
    +------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln142_fu_99_p2   |         +|   0|  0|   9|           2|           1|
    |ap_condition_160     |       and|   0|  0|   2|           1|           1|
    |ap_condition_164     |       and|   0|  0|   2|           1|           1|
    |ap_condition_167     |       and|   0|  0|   2|           1|           1|
    |icmp_ln142_fu_93_p2  |      icmp|   0|  0|   8|           2|           2|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    |xor_ln143_fu_130_p2  |       xor|   0|  0|  33|          32|          33|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  58|          40|          41|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |b_num_1_1_fu_44          |   9|          2|   32|         64|
    |b_num_1_2_fu_48          |   9|          2|   32|         64|
    |b_num_1_fu_40            |   9|          2|   32|         64|
    |i_1_fu_36                |   9|          2|    2|          4|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|  100|        200|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |b_num_1_1_fu_44          |  32|   0|   32|          0|
    |b_num_1_2_fu_48          |  32|   0|   32|          0|
    |b_num_1_fu_40            |  32|   0|   32|          0|
    |i_1_fu_36                |   2|   0|    2|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 101|   0|  101|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+----------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_142_1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_142_1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_142_1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_142_1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_142_1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_142_1|  return value|
|b_num_2_reload  |   in|   32|     ap_none|                  b_num_2_reload|        scalar|
|b_num_1_reload  |   in|   32|     ap_none|                  b_num_1_reload|        scalar|
|b_num_0_reload  |   in|   32|     ap_none|                  b_num_0_reload|        scalar|
+----------------+-----+-----+------------+--------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 4 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%b_num_1 = alloca i32 1"   --->   Operation 5 'alloca' 'b_num_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%b_num_1_1 = alloca i32 1"   --->   Operation 6 'alloca' 'b_num_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%b_num_1_2 = alloca i32 1"   --->   Operation 7 'alloca' 'b_num_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%b_num_0_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b_num_0_reload"   --->   Operation 8 'read' 'b_num_0_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%b_num_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b_num_1_reload"   --->   Operation 9 'read' 'b_num_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%b_num_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b_num_2_reload"   --->   Operation 10 'read' 'b_num_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %b_num_2_reload_read, i32 %b_num_1_2"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %b_num_1_reload_read, i32 %b_num_1_1"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %b_num_0_reload_read, i32 %b_num_1"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %i_1"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN3BanC2EiPKf.exit11"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.25>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i = load i2 %i_1" [../src/ban.cpp:142]   --->   Operation 16 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.44ns)   --->   "%icmp_ln142 = icmp_eq  i2 %i, i2 3" [../src/ban.cpp:142]   --->   Operation 18 'icmp' 'icmp_ln142' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.54ns)   --->   "%add_ln142 = add i2 %i, i2 1" [../src/ban.cpp:142]   --->   Operation 20 'add' 'add_ln142' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln142 = br i1 %icmp_ln142, void %.split, void %_ZNK3BanmiERKS_.exit.exitStub" [../src/ban.cpp:142]   --->   Operation 21 'br' 'br_ln142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%b_num_1_load = load i32 %b_num_1" [../src/ban.cpp:143]   --->   Operation 22 'load' 'b_num_1_load' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%b_num_1_1_load = load i32 %b_num_1_1" [../src/ban.cpp:143]   --->   Operation 23 'load' 'b_num_1_1_load' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%b_num_1_2_load = load i32 %b_num_1_2" [../src/ban.cpp:143]   --->   Operation 24 'load' 'b_num_1_2_load' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln142 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [../src/ban.cpp:142]   --->   Operation 25 'specloopname' 'specloopname_ln142' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.47ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %b_num_1_load, i32 %b_num_1_1_load, i32 %b_num_1_2_load, i2 %i" [../src/ban.cpp:143]   --->   Operation 26 'mux' 'tmp' <Predicate = (!icmp_ln142)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%bitcast_ln143 = bitcast i32 %tmp" [../src/ban.cpp:143]   --->   Operation 27 'bitcast' 'bitcast_ln143' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.35ns)   --->   "%xor_ln143 = xor i32 %bitcast_ln143, i32 2147483648" [../src/ban.cpp:143]   --->   Operation 28 'xor' 'xor_ln143' <Predicate = (!icmp_ln142)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%b_num_1_4 = bitcast i32 %xor_ln143" [../src/ban.cpp:143]   --->   Operation 29 'bitcast' 'b_num_1_4' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.58ns)   --->   "%switch_ln143 = switch i2 %i, void %branch2, i2 0, void %.split..split27_crit_edge, i2 1, void %.split..split27_crit_edge4" [../src/ban.cpp:143]   --->   Operation 30 'switch' 'switch_ln143' <Predicate = (!icmp_ln142)> <Delay = 0.58>
ST_2 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln143 = store i32 %b_num_1_4, i32 %b_num_1_1" [../src/ban.cpp:143]   --->   Operation 31 'store' 'store_ln143' <Predicate = (!icmp_ln142 & i == 1)> <Delay = 0.42>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln143 = br void %.split27" [../src/ban.cpp:143]   --->   Operation 32 'br' 'br_ln143' <Predicate = (!icmp_ln142 & i == 1)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln143 = store i32 %b_num_1_4, i32 %b_num_1" [../src/ban.cpp:143]   --->   Operation 33 'store' 'store_ln143' <Predicate = (!icmp_ln142 & i == 0)> <Delay = 0.42>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln143 = br void %.split27" [../src/ban.cpp:143]   --->   Operation 34 'br' 'br_ln143' <Predicate = (!icmp_ln142 & i == 0)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln143 = store i32 %b_num_1_4, i32 %b_num_1_2" [../src/ban.cpp:143]   --->   Operation 35 'store' 'store_ln143' <Predicate = (!icmp_ln142 & i != 0 & i != 1)> <Delay = 0.42>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln143 = br void %.split27" [../src/ban.cpp:143]   --->   Operation 36 'br' 'br_ln143' <Predicate = (!icmp_ln142 & i != 0 & i != 1)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln142 = store i2 %add_ln142, i2 %i_1" [../src/ban.cpp:142]   --->   Operation 37 'store' 'store_ln142' <Predicate = (!icmp_ln142)> <Delay = 0.42>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN3BanC2EiPKf.exit11"   --->   Operation 38 'br' 'br_ln0' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = (icmp_ln142)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ b_num_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_num_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_num_0_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                 (alloca           ) [ 011]
b_num_1             (alloca           ) [ 011]
b_num_1_1           (alloca           ) [ 011]
b_num_1_2           (alloca           ) [ 011]
b_num_0_reload_read (read             ) [ 000]
b_num_1_reload_read (read             ) [ 000]
b_num_2_reload_read (read             ) [ 000]
store_ln0           (store            ) [ 000]
store_ln0           (store            ) [ 000]
store_ln0           (store            ) [ 000]
store_ln0           (store            ) [ 000]
br_ln0              (br               ) [ 000]
i                   (load             ) [ 011]
specpipeline_ln0    (specpipeline     ) [ 000]
icmp_ln142          (icmp             ) [ 011]
empty               (speclooptripcount) [ 000]
add_ln142           (add              ) [ 000]
br_ln142            (br               ) [ 000]
b_num_1_load        (load             ) [ 000]
b_num_1_1_load      (load             ) [ 000]
b_num_1_2_load      (load             ) [ 000]
specloopname_ln142  (specloopname     ) [ 000]
tmp                 (mux              ) [ 000]
bitcast_ln143       (bitcast          ) [ 000]
xor_ln143           (xor              ) [ 000]
b_num_1_4           (bitcast          ) [ 000]
switch_ln143        (switch           ) [ 000]
store_ln143         (store            ) [ 000]
br_ln143            (br               ) [ 000]
store_ln143         (store            ) [ 000]
br_ln143            (br               ) [ 000]
store_ln143         (store            ) [ 000]
br_ln143            (br               ) [ 000]
store_ln142         (store            ) [ 000]
br_ln0              (br               ) [ 000]
ret_ln0             (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="b_num_2_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_num_2_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b_num_1_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_num_1_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b_num_0_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_num_0_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3float.i2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="i_1_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="b_num_1_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_num_1/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="b_num_1_1_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_num_1_1/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="b_num_1_2_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_num_1_2/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="b_num_0_reload_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_num_0_reload_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="b_num_1_reload_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_num_1_reload_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="b_num_2_reload_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_num_2_reload_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="store_ln0_store_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="store_ln0_store_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="0"/>
<pin id="78" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="store_ln0_store_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="store_ln0_store_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="0"/>
<pin id="87" dir="0" index="1" bw="2" slack="0"/>
<pin id="88" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="i_load_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="2" slack="1"/>
<pin id="92" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="icmp_ln142_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="2" slack="0"/>
<pin id="95" dir="0" index="1" bw="2" slack="0"/>
<pin id="96" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln142/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="add_ln142_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="2" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln142/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="b_num_1_load_load_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="1"/>
<pin id="107" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_num_1_load/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="b_num_1_1_load_load_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="1"/>
<pin id="110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_num_1_1_load/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="b_num_1_2_load_load_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="1"/>
<pin id="113" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_num_1_2_load/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="32" slack="0"/>
<pin id="118" dir="0" index="3" bw="32" slack="0"/>
<pin id="119" dir="0" index="4" bw="2" slack="0"/>
<pin id="120" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="bitcast_ln143_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln143/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="xor_ln143_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln143/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="b_num_1_4_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="b_num_1_4/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln143_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="1"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln143_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="1"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="store_ln143_store_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="1"/>
<pin id="153" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="store_ln142_store_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="2" slack="0"/>
<pin id="157" dir="0" index="1" bw="2" slack="1"/>
<pin id="158" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/2 "/>
</bind>
</comp>

<comp id="160" class="1005" name="i_1_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="2" slack="0"/>
<pin id="162" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="167" class="1005" name="b_num_1_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="b_num_1 "/>
</bind>
</comp>

<comp id="174" class="1005" name="b_num_1_1_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="b_num_1_1 "/>
</bind>
</comp>

<comp id="181" class="1005" name="b_num_1_2_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="b_num_1_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="6" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="43"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="64" pin="2"/><net_sink comp="70" pin=0"/></net>

<net id="79"><net_src comp="58" pin="2"/><net_sink comp="75" pin=0"/></net>

<net id="84"><net_src comp="52" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="97"><net_src comp="90" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="98"><net_src comp="20" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="103"><net_src comp="90" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="26" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="121"><net_src comp="32" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="105" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="123"><net_src comp="108" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="124"><net_src comp="111" pin="1"/><net_sink comp="114" pin=3"/></net>

<net id="125"><net_src comp="90" pin="1"/><net_sink comp="114" pin=4"/></net>

<net id="129"><net_src comp="114" pin="5"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="34" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="139"><net_src comp="130" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="136" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="136" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="154"><net_src comp="136" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="99" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="36" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="165"><net_src comp="160" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="166"><net_src comp="160" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="170"><net_src comp="40" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="172"><net_src comp="167" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="173"><net_src comp="167" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="177"><net_src comp="44" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="179"><net_src comp="174" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="180"><net_src comp="174" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="184"><net_src comp="48" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="186"><net_src comp="181" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="187"><net_src comp="181" pin="1"/><net_sink comp="150" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: main_Pipeline_VITIS_LOOP_142_1 : b_num_2_reload | {1 }
	Port: main_Pipeline_VITIS_LOOP_142_1 : b_num_1_reload | {1 }
	Port: main_Pipeline_VITIS_LOOP_142_1 : b_num_0_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln142 : 1
		add_ln142 : 1
		br_ln142 : 2
		tmp : 1
		bitcast_ln143 : 2
		xor_ln143 : 3
		b_num_1_4 : 3
		switch_ln143 : 1
		store_ln143 : 4
		store_ln143 : 4
		store_ln143 : 4
		store_ln142 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|    xor   |        xor_ln143_fu_130        |    0    |    32   |
|----------|--------------------------------|---------|---------|
|    mux   |           tmp_fu_114           |    0    |    14   |
|----------|--------------------------------|---------|---------|
|    add   |         add_ln142_fu_99        |    0    |    9    |
|----------|--------------------------------|---------|---------|
|   icmp   |        icmp_ln142_fu_93        |    0    |    8    |
|----------|--------------------------------|---------|---------|
|          | b_num_0_reload_read_read_fu_52 |    0    |    0    |
|   read   | b_num_1_reload_read_read_fu_58 |    0    |    0    |
|          | b_num_2_reload_read_read_fu_64 |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |    63   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|b_num_1_1_reg_174|   32   |
|b_num_1_2_reg_181|   32   |
| b_num_1_reg_167 |   32   |
|   i_1_reg_160   |    2   |
+-----------------+--------+
|      Total      |   98   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   63   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   98   |    -   |
+-----------+--------+--------+
|   Total   |   98   |   63   |
+-----------+--------+--------+
