strict digraph  {
"0 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[0]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" [id=0, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[0]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]", type=asymmetric_quantize];
"1 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[0]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateInputs[1]/AsymmetricQuantizer[op]/asymmetric_quantize" [id=1, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[0]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateInputs[1]/AsymmetricQuantizer[op]", type=asymmetric_quantize];
"2 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[0]/NNCFConv2d[0]/conv2d" [id=2, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[0]/NNCFConv2d[0]", type=conv2d];
"3 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[0]/BatchNorm2d[1]/batch_norm" [id=3, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[0]/BatchNorm2d[1]", type=batch_norm];
"4 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[0]/ReLU[2]/RELU" [id=4, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[0]/ReLU[2]", type=RELU];
"5 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[0]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize" [id=5, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[0]/ReLU[2]/AsymmetricQuantizer", type=asymmetric_quantize];
"6 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[1]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" [id=6, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[1]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]", type=asymmetric_quantize];
"7 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[1]/NNCFConv2d[0]/conv2d" [id=7, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[1]/NNCFConv2d[0]", type=conv2d];
"8 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[1]/BatchNorm2d[1]/batch_norm" [id=8, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[1]/BatchNorm2d[1]", type=batch_norm];
"9 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[1]/ReLU[2]/RELU" [id=9, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[1]/ReLU[2]", type=RELU];
"10 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[1]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize" [id=10, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[1]/ReLU[2]/AsymmetricQuantizer", type=asymmetric_quantize];
"11 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[1]/NNCFConv2d[3]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" [id=11, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[1]/NNCFConv2d[3]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]", type=asymmetric_quantize];
"12 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[1]/NNCFConv2d[3]/conv2d" [id=12, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[1]/NNCFConv2d[3]", type=conv2d];
"13 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[1]/BatchNorm2d[4]/batch_norm" [id=13, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[1]/BatchNorm2d[4]", type=batch_norm];
"14 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[1]/ReLU[5]/RELU" [id=14, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[1]/ReLU[5]", type=RELU];
"15 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[1]/ReLU[5]/AsymmetricQuantizer/asymmetric_quantize" [id=15, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[1]/ReLU[5]/AsymmetricQuantizer", type=asymmetric_quantize];
"16 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[2]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" [id=16, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[2]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]", type=asymmetric_quantize];
"17 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[2]/NNCFConv2d[0]/conv2d" [id=17, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[2]/NNCFConv2d[0]", type=conv2d];
"18 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[2]/BatchNorm2d[1]/batch_norm" [id=18, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[2]/BatchNorm2d[1]", type=batch_norm];
"19 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[2]/ReLU[2]/RELU" [id=19, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[2]/ReLU[2]", type=RELU];
"20 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[2]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize" [id=20, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[2]/ReLU[2]/AsymmetricQuantizer", type=asymmetric_quantize];
"21 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[2]/NNCFConv2d[3]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" [id=21, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[2]/NNCFConv2d[3]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]", type=asymmetric_quantize];
"22 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[2]/NNCFConv2d[3]/conv2d" [id=22, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[2]/NNCFConv2d[3]", type=conv2d];
"23 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[2]/BatchNorm2d[4]/batch_norm" [id=23, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[2]/BatchNorm2d[4]", type=batch_norm];
"24 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[2]/ReLU[5]/RELU" [id=24, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[2]/ReLU[5]", type=RELU];
"25 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[2]/ReLU[5]/AsymmetricQuantizer/asymmetric_quantize" [id=25, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[2]/ReLU[5]/AsymmetricQuantizer", type=asymmetric_quantize];
"26 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[3]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" [id=26, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[3]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]", type=asymmetric_quantize];
"27 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[3]/NNCFConv2d[0]/conv2d" [id=27, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[3]/NNCFConv2d[0]", type=conv2d];
"28 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[3]/BatchNorm2d[1]/batch_norm" [id=28, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[3]/BatchNorm2d[1]", type=batch_norm];
"29 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[3]/ReLU[2]/RELU" [id=29, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[3]/ReLU[2]", type=RELU];
"30 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[3]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize" [id=30, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[3]/ReLU[2]/AsymmetricQuantizer", type=asymmetric_quantize];
"31 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[3]/NNCFConv2d[3]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" [id=31, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[3]/NNCFConv2d[3]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]", type=asymmetric_quantize];
"32 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[3]/NNCFConv2d[3]/conv2d" [id=32, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[3]/NNCFConv2d[3]", type=conv2d];
"33 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[3]/BatchNorm2d[4]/batch_norm" [id=33, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[3]/BatchNorm2d[4]", type=batch_norm];
"34 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[3]/ReLU[5]/RELU" [id=34, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[3]/ReLU[5]", type=RELU];
"35 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[3]/ReLU[5]/AsymmetricQuantizer/asymmetric_quantize" [id=35, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[3]/ReLU[5]/AsymmetricQuantizer", type=asymmetric_quantize];
"36 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[4]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" [id=36, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[4]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]", type=asymmetric_quantize];
"37 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[4]/NNCFConv2d[0]/conv2d" [id=37, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[4]/NNCFConv2d[0]", type=conv2d];
"38 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[4]/BatchNorm2d[1]/batch_norm" [id=38, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[4]/BatchNorm2d[1]", type=batch_norm];
"39 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[4]/ReLU[2]/RELU" [id=39, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[4]/ReLU[2]", type=RELU];
"40 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[4]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize" [id=40, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[4]/ReLU[2]/AsymmetricQuantizer", type=asymmetric_quantize];
"41 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[4]/NNCFConv2d[3]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" [id=41, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[4]/NNCFConv2d[3]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]", type=asymmetric_quantize];
"42 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[4]/NNCFConv2d[3]/conv2d" [id=42, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[4]/NNCFConv2d[3]", type=conv2d];
"43 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[4]/BatchNorm2d[4]/batch_norm" [id=43, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[4]/BatchNorm2d[4]", type=batch_norm];
"44 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[4]/ReLU[5]/RELU" [id=44, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[4]/ReLU[5]", type=RELU];
"45 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[4]/ReLU[5]/AsymmetricQuantizer/asymmetric_quantize" [id=45, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[4]/ReLU[5]/AsymmetricQuantizer", type=asymmetric_quantize];
"46 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[5]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" [id=46, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[5]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]", type=asymmetric_quantize];
"47 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[5]/NNCFConv2d[0]/conv2d" [id=47, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[5]/NNCFConv2d[0]", type=conv2d];
"48 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[5]/BatchNorm2d[1]/batch_norm" [id=48, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[5]/BatchNorm2d[1]", type=batch_norm];
"49 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[5]/ReLU[2]/RELU" [id=49, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[5]/ReLU[2]", type=RELU];
"50 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[5]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize" [id=50, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[5]/ReLU[2]/AsymmetricQuantizer", type=asymmetric_quantize];
"51 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[5]/NNCFConv2d[3]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" [id=51, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[5]/NNCFConv2d[3]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]", type=asymmetric_quantize];
"52 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[5]/NNCFConv2d[3]/conv2d" [id=52, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[5]/NNCFConv2d[3]", type=conv2d];
"53 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[5]/BatchNorm2d[4]/batch_norm" [id=53, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[5]/BatchNorm2d[4]", type=batch_norm];
"54 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[5]/ReLU[5]/RELU" [id=54, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[5]/ReLU[5]", type=RELU];
"55 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[5]/ReLU[5]/AsymmetricQuantizer/asymmetric_quantize" [id=55, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[5]/ReLU[5]/AsymmetricQuantizer", type=asymmetric_quantize];
"56 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[6]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" [id=56, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[6]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]", type=asymmetric_quantize];
"57 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[6]/NNCFConv2d[0]/conv2d" [id=57, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[6]/NNCFConv2d[0]", type=conv2d];
"58 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[6]/BatchNorm2d[1]/batch_norm" [id=58, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[6]/BatchNorm2d[1]", type=batch_norm];
"59 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[6]/ReLU[2]/RELU" [id=59, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[6]/ReLU[2]", type=RELU];
"60 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[6]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize" [id=60, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[6]/ReLU[2]/AsymmetricQuantizer", type=asymmetric_quantize];
"61 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[6]/NNCFConv2d[3]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" [id=61, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[6]/NNCFConv2d[3]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]", type=asymmetric_quantize];
"62 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[6]/NNCFConv2d[3]/conv2d" [id=62, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[6]/NNCFConv2d[3]", type=conv2d];
"63 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[6]/BatchNorm2d[4]/batch_norm" [id=63, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[6]/BatchNorm2d[4]", type=batch_norm];
"64 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[6]/ReLU[5]/RELU" [id=64, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[6]/ReLU[5]", type=RELU];
"65 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[6]/ReLU[5]/AsymmetricQuantizer/asymmetric_quantize" [id=65, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[6]/ReLU[5]/AsymmetricQuantizer", type=asymmetric_quantize];
"66 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[7]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" [id=66, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[7]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]", type=asymmetric_quantize];
"67 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[7]/NNCFConv2d[0]/conv2d" [id=67, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[7]/NNCFConv2d[0]", type=conv2d];
"68 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[7]/BatchNorm2d[1]/batch_norm" [id=68, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[7]/BatchNorm2d[1]", type=batch_norm];
"69 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[7]/ReLU[2]/RELU" [id=69, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[7]/ReLU[2]", type=RELU];
"70 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[7]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize" [id=70, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[7]/ReLU[2]/AsymmetricQuantizer", type=asymmetric_quantize];
"71 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[7]/NNCFConv2d[3]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" [id=71, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[7]/NNCFConv2d[3]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]", type=asymmetric_quantize];
"72 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[7]/NNCFConv2d[3]/conv2d" [id=72, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[7]/NNCFConv2d[3]", type=conv2d];
"73 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[7]/BatchNorm2d[4]/batch_norm" [id=73, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[7]/BatchNorm2d[4]", type=batch_norm];
"74 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[7]/ReLU[5]/RELU" [id=74, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[7]/ReLU[5]", type=RELU];
"75 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[7]/ReLU[5]/AsymmetricQuantizer/asymmetric_quantize" [id=75, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[7]/ReLU[5]/AsymmetricQuantizer", type=asymmetric_quantize];
"76 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[8]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" [id=76, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[8]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]", type=asymmetric_quantize];
"77 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[8]/NNCFConv2d[0]/conv2d" [id=77, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[8]/NNCFConv2d[0]", type=conv2d];
"78 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[8]/BatchNorm2d[1]/batch_norm" [id=78, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[8]/BatchNorm2d[1]", type=batch_norm];
"79 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[8]/ReLU[2]/RELU" [id=79, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[8]/ReLU[2]", type=RELU];
"80 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[8]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize" [id=80, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[8]/ReLU[2]/AsymmetricQuantizer", type=asymmetric_quantize];
"81 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[8]/NNCFConv2d[3]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" [id=81, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[8]/NNCFConv2d[3]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]", type=asymmetric_quantize];
"82 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[8]/NNCFConv2d[3]/conv2d" [id=82, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[8]/NNCFConv2d[3]", type=conv2d];
"83 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[8]/BatchNorm2d[4]/batch_norm" [id=83, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[8]/BatchNorm2d[4]", type=batch_norm];
"84 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[8]/ReLU[5]/RELU" [id=84, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[8]/ReLU[5]", type=RELU];
"85 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[8]/ReLU[5]/AsymmetricQuantizer/asymmetric_quantize" [id=85, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[8]/ReLU[5]/AsymmetricQuantizer", type=asymmetric_quantize];
"86 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[9]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" [id=86, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[9]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]", type=asymmetric_quantize];
"87 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[9]/NNCFConv2d[0]/conv2d" [id=87, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[9]/NNCFConv2d[0]", type=conv2d];
"88 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[9]/BatchNorm2d[1]/batch_norm" [id=88, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[9]/BatchNorm2d[1]", type=batch_norm];
"89 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[9]/ReLU[2]/RELU" [id=89, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[9]/ReLU[2]", type=RELU];
"90 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[9]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize" [id=90, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[9]/ReLU[2]/AsymmetricQuantizer", type=asymmetric_quantize];
"91 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[9]/NNCFConv2d[3]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" [id=91, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[9]/NNCFConv2d[3]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]", type=asymmetric_quantize];
"92 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[9]/NNCFConv2d[3]/conv2d" [id=92, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[9]/NNCFConv2d[3]", type=conv2d];
"93 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[9]/BatchNorm2d[4]/batch_norm" [id=93, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[9]/BatchNorm2d[4]", type=batch_norm];
"94 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[9]/ReLU[5]/RELU" [id=94, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[9]/ReLU[5]", type=RELU];
"95 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[9]/ReLU[5]/AsymmetricQuantizer/asymmetric_quantize" [id=95, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[9]/ReLU[5]/AsymmetricQuantizer", type=asymmetric_quantize];
"96 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[10]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" [id=96, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[10]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]", type=asymmetric_quantize];
"97 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[10]/NNCFConv2d[0]/conv2d" [id=97, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[10]/NNCFConv2d[0]", type=conv2d];
"98 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[10]/BatchNorm2d[1]/batch_norm" [id=98, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[10]/BatchNorm2d[1]", type=batch_norm];
"99 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[10]/ReLU[2]/RELU" [id=99, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[10]/ReLU[2]", type=RELU];
"100 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[10]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize" [id=100, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[10]/ReLU[2]/AsymmetricQuantizer", type=asymmetric_quantize];
"101 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[10]/NNCFConv2d[3]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" [id=101, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[10]/NNCFConv2d[3]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]", type=asymmetric_quantize];
"102 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[10]/NNCFConv2d[3]/conv2d" [id=102, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[10]/NNCFConv2d[3]", type=conv2d];
"103 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[10]/BatchNorm2d[4]/batch_norm" [id=103, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[10]/BatchNorm2d[4]", type=batch_norm];
"104 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[10]/ReLU[5]/RELU" [id=104, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[10]/ReLU[5]", type=RELU];
"105 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[10]/ReLU[5]/AsymmetricQuantizer/asymmetric_quantize" [id=105, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[10]/ReLU[5]/AsymmetricQuantizer", type=asymmetric_quantize];
"106 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[11]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" [id=106, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[11]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]", type=asymmetric_quantize];
"107 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[11]/NNCFConv2d[0]/conv2d" [id=107, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[11]/NNCFConv2d[0]", type=conv2d];
"108 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[11]/BatchNorm2d[1]/batch_norm" [id=108, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[11]/BatchNorm2d[1]", type=batch_norm];
"109 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[11]/ReLU[2]/RELU" [id=109, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[11]/ReLU[2]", type=RELU];
"110 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[11]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize" [id=110, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[11]/ReLU[2]/AsymmetricQuantizer", type=asymmetric_quantize];
"111 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[11]/NNCFConv2d[3]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" [id=111, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[11]/NNCFConv2d[3]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]", type=asymmetric_quantize];
"112 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[11]/NNCFConv2d[3]/conv2d" [id=112, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[11]/NNCFConv2d[3]", type=conv2d];
"113 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[11]/BatchNorm2d[4]/batch_norm" [id=113, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[11]/BatchNorm2d[4]", type=batch_norm];
"114 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[11]/ReLU[5]/RELU" [id=114, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[11]/ReLU[5]", type=RELU];
"115 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[11]/ReLU[5]/AsymmetricQuantizer/asymmetric_quantize" [id=115, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[11]/ReLU[5]/AsymmetricQuantizer", type=asymmetric_quantize];
"116 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[12]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" [id=116, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[12]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]", type=asymmetric_quantize];
"117 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[12]/NNCFConv2d[0]/conv2d" [id=117, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[12]/NNCFConv2d[0]", type=conv2d];
"118 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[12]/BatchNorm2d[1]/batch_norm" [id=118, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[12]/BatchNorm2d[1]", type=batch_norm];
"119 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[12]/ReLU[2]/RELU" [id=119, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[12]/ReLU[2]", type=RELU];
"120 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[12]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize" [id=120, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[12]/ReLU[2]/AsymmetricQuantizer", type=asymmetric_quantize];
"121 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[12]/NNCFConv2d[3]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" [id=121, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[12]/NNCFConv2d[3]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]", type=asymmetric_quantize];
"122 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[12]/NNCFConv2d[3]/conv2d" [id=122, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[12]/NNCFConv2d[3]", type=conv2d];
"123 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[12]/BatchNorm2d[4]/batch_norm" [id=123, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[12]/BatchNorm2d[4]", type=batch_norm];
"124 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[12]/ReLU[5]/RELU" [id=124, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[12]/ReLU[5]", type=RELU];
"125 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[12]/ReLU[5]/AsymmetricQuantizer/asymmetric_quantize" [id=125, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[12]/ReLU[5]/AsymmetricQuantizer", type=asymmetric_quantize];
"126 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[13]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" [id=126, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[13]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]", type=asymmetric_quantize];
"127 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[13]/NNCFConv2d[0]/conv2d" [id=127, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[13]/NNCFConv2d[0]", type=conv2d];
"128 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[13]/BatchNorm2d[1]/batch_norm" [id=128, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[13]/BatchNorm2d[1]", type=batch_norm];
"129 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[13]/ReLU[2]/RELU" [id=129, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[13]/ReLU[2]", type=RELU];
"130 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[13]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize" [id=130, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[13]/ReLU[2]/AsymmetricQuantizer", type=asymmetric_quantize];
"131 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[13]/NNCFConv2d[3]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" [id=131, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[13]/NNCFConv2d[3]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]", type=asymmetric_quantize];
"132 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[13]/NNCFConv2d[3]/conv2d" [id=132, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[13]/NNCFConv2d[3]", type=conv2d];
"133 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[13]/BatchNorm2d[4]/batch_norm" [id=133, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[13]/BatchNorm2d[4]", type=batch_norm];
"134 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[13]/ReLU[5]/RELU" [id=134, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[13]/ReLU[5]", type=RELU];
"135 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[13]/ReLU[5]/AsymmetricQuantizer/asymmetric_quantize" [id=135, scope="MobileNetSSD/MultiOutputSequential[basenet]/Sequential[13]/ReLU[5]/AsymmetricQuantizer", type=asymmetric_quantize];
"136 MobileNetSSD/MultiOutputSequential[extras]/Sequential[0]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" [id=136, scope="MobileNetSSD/MultiOutputSequential[extras]/Sequential[0]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]", type=asymmetric_quantize];
"137 MobileNetSSD/MultiOutputSequential[extras]/Sequential[0]/NNCFConv2d[0]/conv2d" [id=137, scope="MobileNetSSD/MultiOutputSequential[extras]/Sequential[0]/NNCFConv2d[0]", type=conv2d];
"138 MobileNetSSD/MultiOutputSequential[extras]/Sequential[0]/BatchNorm2d[1]/batch_norm" [id=138, scope="MobileNetSSD/MultiOutputSequential[extras]/Sequential[0]/BatchNorm2d[1]", type=batch_norm];
"139 MobileNetSSD/MultiOutputSequential[extras]/Sequential[0]/ReLU[2]/RELU" [id=139, scope="MobileNetSSD/MultiOutputSequential[extras]/Sequential[0]/ReLU[2]", type=RELU];
"140 MobileNetSSD/MultiOutputSequential[extras]/Sequential[0]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize" [id=140, scope="MobileNetSSD/MultiOutputSequential[extras]/Sequential[0]/ReLU[2]/AsymmetricQuantizer", type=asymmetric_quantize];
"141 MobileNetSSD/MultiOutputSequential[extras]/Sequential[1]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" [id=141, scope="MobileNetSSD/MultiOutputSequential[extras]/Sequential[1]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]", type=asymmetric_quantize];
"142 MobileNetSSD/MultiOutputSequential[extras]/Sequential[1]/NNCFConv2d[0]/conv2d" [id=142, scope="MobileNetSSD/MultiOutputSequential[extras]/Sequential[1]/NNCFConv2d[0]", type=conv2d];
"143 MobileNetSSD/MultiOutputSequential[extras]/Sequential[1]/BatchNorm2d[1]/batch_norm" [id=143, scope="MobileNetSSD/MultiOutputSequential[extras]/Sequential[1]/BatchNorm2d[1]", type=batch_norm];
"144 MobileNetSSD/MultiOutputSequential[extras]/Sequential[1]/ReLU[2]/RELU" [id=144, scope="MobileNetSSD/MultiOutputSequential[extras]/Sequential[1]/ReLU[2]", type=RELU];
"145 MobileNetSSD/MultiOutputSequential[extras]/Sequential[1]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize" [id=145, scope="MobileNetSSD/MultiOutputSequential[extras]/Sequential[1]/ReLU[2]/AsymmetricQuantizer", type=asymmetric_quantize];
"146 MobileNetSSD/MultiOutputSequential[extras]/Sequential[2]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" [id=146, scope="MobileNetSSD/MultiOutputSequential[extras]/Sequential[2]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]", type=asymmetric_quantize];
"147 MobileNetSSD/MultiOutputSequential[extras]/Sequential[2]/NNCFConv2d[0]/conv2d" [id=147, scope="MobileNetSSD/MultiOutputSequential[extras]/Sequential[2]/NNCFConv2d[0]", type=conv2d];
"148 MobileNetSSD/MultiOutputSequential[extras]/Sequential[2]/BatchNorm2d[1]/batch_norm" [id=148, scope="MobileNetSSD/MultiOutputSequential[extras]/Sequential[2]/BatchNorm2d[1]", type=batch_norm];
"149 MobileNetSSD/MultiOutputSequential[extras]/Sequential[2]/ReLU[2]/RELU" [id=149, scope="MobileNetSSD/MultiOutputSequential[extras]/Sequential[2]/ReLU[2]", type=RELU];
"150 MobileNetSSD/MultiOutputSequential[extras]/Sequential[2]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize" [id=150, scope="MobileNetSSD/MultiOutputSequential[extras]/Sequential[2]/ReLU[2]/AsymmetricQuantizer", type=asymmetric_quantize];
"151 MobileNetSSD/MultiOutputSequential[extras]/Sequential[3]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" [id=151, scope="MobileNetSSD/MultiOutputSequential[extras]/Sequential[3]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]", type=asymmetric_quantize];
"152 MobileNetSSD/MultiOutputSequential[extras]/Sequential[3]/NNCFConv2d[0]/conv2d" [id=152, scope="MobileNetSSD/MultiOutputSequential[extras]/Sequential[3]/NNCFConv2d[0]", type=conv2d];
"153 MobileNetSSD/MultiOutputSequential[extras]/Sequential[3]/BatchNorm2d[1]/batch_norm" [id=153, scope="MobileNetSSD/MultiOutputSequential[extras]/Sequential[3]/BatchNorm2d[1]", type=batch_norm];
"154 MobileNetSSD/MultiOutputSequential[extras]/Sequential[3]/ReLU[2]/RELU" [id=154, scope="MobileNetSSD/MultiOutputSequential[extras]/Sequential[3]/ReLU[2]", type=RELU];
"155 MobileNetSSD/MultiOutputSequential[extras]/Sequential[3]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize" [id=155, scope="MobileNetSSD/MultiOutputSequential[extras]/Sequential[3]/ReLU[2]/AsymmetricQuantizer", type=asymmetric_quantize];
"156 MobileNetSSD/MultiOutputSequential[extras]/Sequential[4]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" [id=156, scope="MobileNetSSD/MultiOutputSequential[extras]/Sequential[4]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]", type=asymmetric_quantize];
"157 MobileNetSSD/MultiOutputSequential[extras]/Sequential[4]/NNCFConv2d[0]/conv2d" [id=157, scope="MobileNetSSD/MultiOutputSequential[extras]/Sequential[4]/NNCFConv2d[0]", type=conv2d];
"158 MobileNetSSD/MultiOutputSequential[extras]/Sequential[4]/BatchNorm2d[1]/batch_norm" [id=158, scope="MobileNetSSD/MultiOutputSequential[extras]/Sequential[4]/BatchNorm2d[1]", type=batch_norm];
"159 MobileNetSSD/MultiOutputSequential[extras]/Sequential[4]/ReLU[2]/RELU" [id=159, scope="MobileNetSSD/MultiOutputSequential[extras]/Sequential[4]/ReLU[2]", type=RELU];
"160 MobileNetSSD/MultiOutputSequential[extras]/Sequential[4]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize" [id=160, scope="MobileNetSSD/MultiOutputSequential[extras]/Sequential[4]/ReLU[2]/AsymmetricQuantizer", type=asymmetric_quantize];
"161 MobileNetSSD/MultiOutputSequential[extras]/Sequential[5]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" [id=161, scope="MobileNetSSD/MultiOutputSequential[extras]/Sequential[5]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]", type=asymmetric_quantize];
"162 MobileNetSSD/MultiOutputSequential[extras]/Sequential[5]/NNCFConv2d[0]/conv2d" [id=162, scope="MobileNetSSD/MultiOutputSequential[extras]/Sequential[5]/NNCFConv2d[0]", type=conv2d];
"163 MobileNetSSD/MultiOutputSequential[extras]/Sequential[5]/BatchNorm2d[1]/batch_norm" [id=163, scope="MobileNetSSD/MultiOutputSequential[extras]/Sequential[5]/BatchNorm2d[1]", type=batch_norm];
"164 MobileNetSSD/MultiOutputSequential[extras]/Sequential[5]/ReLU[2]/RELU" [id=164, scope="MobileNetSSD/MultiOutputSequential[extras]/Sequential[5]/ReLU[2]", type=RELU];
"165 MobileNetSSD/MultiOutputSequential[extras]/Sequential[5]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize" [id=165, scope="MobileNetSSD/MultiOutputSequential[extras]/Sequential[5]/ReLU[2]/AsymmetricQuantizer", type=asymmetric_quantize];
"166 MobileNetSSD/MultiOutputSequential[extras]/Sequential[6]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" [id=166, scope="MobileNetSSD/MultiOutputSequential[extras]/Sequential[6]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]", type=asymmetric_quantize];
"167 MobileNetSSD/MultiOutputSequential[extras]/Sequential[6]/NNCFConv2d[0]/conv2d" [id=167, scope="MobileNetSSD/MultiOutputSequential[extras]/Sequential[6]/NNCFConv2d[0]", type=conv2d];
"168 MobileNetSSD/MultiOutputSequential[extras]/Sequential[6]/BatchNorm2d[1]/batch_norm" [id=168, scope="MobileNetSSD/MultiOutputSequential[extras]/Sequential[6]/BatchNorm2d[1]", type=batch_norm];
"169 MobileNetSSD/MultiOutputSequential[extras]/Sequential[6]/ReLU[2]/RELU" [id=169, scope="MobileNetSSD/MultiOutputSequential[extras]/Sequential[6]/ReLU[2]", type=RELU];
"170 MobileNetSSD/MultiOutputSequential[extras]/Sequential[6]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize" [id=170, scope="MobileNetSSD/MultiOutputSequential[extras]/Sequential[6]/ReLU[2]/AsymmetricQuantizer", type=asymmetric_quantize];
"171 MobileNetSSD/MultiOutputSequential[extras]/Sequential[7]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" [id=171, scope="MobileNetSSD/MultiOutputSequential[extras]/Sequential[7]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]", type=asymmetric_quantize];
"172 MobileNetSSD/MultiOutputSequential[extras]/Sequential[7]/NNCFConv2d[0]/conv2d" [id=172, scope="MobileNetSSD/MultiOutputSequential[extras]/Sequential[7]/NNCFConv2d[0]", type=conv2d];
"173 MobileNetSSD/MultiOutputSequential[extras]/Sequential[7]/BatchNorm2d[1]/batch_norm" [id=173, scope="MobileNetSSD/MultiOutputSequential[extras]/Sequential[7]/BatchNorm2d[1]", type=batch_norm];
"174 MobileNetSSD/MultiOutputSequential[extras]/Sequential[7]/ReLU[2]/RELU" [id=174, scope="MobileNetSSD/MultiOutputSequential[extras]/Sequential[7]/ReLU[2]", type=RELU];
"175 MobileNetSSD/MultiOutputSequential[extras]/Sequential[7]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize" [id=175, scope="MobileNetSSD/MultiOutputSequential[extras]/Sequential[7]/ReLU[2]/AsymmetricQuantizer", type=asymmetric_quantize];
"176 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" [id=176, scope="MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]", type=asymmetric_quantize];
"177 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/conv2d" [id=177, scope="MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]", type=conv2d];
"178 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/AsymmetricQuantizer/asymmetric_quantize" [id=178, scope="MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/AsymmetricQuantizer", type=asymmetric_quantize];
"179 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" [id=179, scope="MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]", type=asymmetric_quantize];
"180 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/conv2d" [id=180, scope="MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]", type=conv2d];
"181 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/AsymmetricQuantizer/asymmetric_quantize" [id=181, scope="MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/AsymmetricQuantizer", type=asymmetric_quantize];
"182 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" [id=182, scope="MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]", type=asymmetric_quantize];
"183 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/conv2d" [id=183, scope="MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]", type=conv2d];
"184 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/AsymmetricQuantizer/asymmetric_quantize" [id=184, scope="MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/AsymmetricQuantizer", type=asymmetric_quantize];
"185 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" [id=185, scope="MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]", type=asymmetric_quantize];
"186 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/conv2d" [id=186, scope="MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]", type=conv2d];
"187 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/AsymmetricQuantizer/asymmetric_quantize" [id=187, scope="MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/AsymmetricQuantizer", type=asymmetric_quantize];
"188 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" [id=188, scope="MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]", type=asymmetric_quantize];
"189 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/conv2d" [id=189, scope="MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]", type=conv2d];
"190 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/AsymmetricQuantizer/asymmetric_quantize" [id=190, scope="MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/AsymmetricQuantizer", type=asymmetric_quantize];
"191 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" [id=191, scope="MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]", type=asymmetric_quantize];
"192 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/conv2d" [id=192, scope="MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]", type=conv2d];
"193 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/AsymmetricQuantizer/asymmetric_quantize" [id=193, scope="MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/AsymmetricQuantizer", type=asymmetric_quantize];
"194 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" [id=194, scope="MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]", type=asymmetric_quantize];
"195 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/conv2d" [id=195, scope="MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]", type=conv2d];
"196 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/AsymmetricQuantizer/asymmetric_quantize" [id=196, scope="MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/AsymmetricQuantizer", type=asymmetric_quantize];
"197 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" [id=197, scope="MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]", type=asymmetric_quantize];
"198 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/conv2d" [id=198, scope="MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]", type=conv2d];
"199 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/AsymmetricQuantizer/asymmetric_quantize" [id=199, scope="MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/AsymmetricQuantizer", type=asymmetric_quantize];
"200 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" [id=200, scope="MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]", type=asymmetric_quantize];
"201 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/conv2d" [id=201, scope="MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]", type=conv2d];
"202 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/AsymmetricQuantizer/asymmetric_quantize" [id=202, scope="MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/AsymmetricQuantizer", type=asymmetric_quantize];
"203 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" [id=203, scope="MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]", type=asymmetric_quantize];
"204 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/conv2d" [id=204, scope="MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]", type=conv2d];
"205 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/AsymmetricQuantizer/asymmetric_quantize" [id=205, scope="MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/AsymmetricQuantizer", type=asymmetric_quantize];
"206 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" [id=206, scope="MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]", type=asymmetric_quantize];
"207 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/conv2d" [id=207, scope="MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]", type=conv2d];
"208 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/AsymmetricQuantizer/asymmetric_quantize" [id=208, scope="MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/AsymmetricQuantizer", type=asymmetric_quantize];
"209 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" [id=209, scope="MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]", type=asymmetric_quantize];
"210 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/conv2d" [id=210, scope="MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]", type=conv2d];
"211 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/AsymmetricQuantizer/asymmetric_quantize" [id=211, scope="MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/AsymmetricQuantizer", type=asymmetric_quantize];
"212 MobileNetSSD/SSDDetectionOutput[detection_head]/cat" [id=212, scope="MobileNetSSD/SSDDetectionOutput[detection_head]", type=cat];
"213 MobileNetSSD/SSDDetectionOutput[detection_head]/cat" [id=213, scope="MobileNetSSD/SSDDetectionOutput[detection_head]", type=cat];
"214 MobileNetSSD/SSDDetectionOutput[detection_head]/softmax" [id=214, scope="MobileNetSSD/SSDDetectionOutput[detection_head]", type=softmax];
"215 MobileNetSSD/SSDDetectionOutput[detection_head]/cat" [id=215, scope="MobileNetSSD/SSDDetectionOutput[detection_head]", type=cat];
"0 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[0]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" -> "2 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[0]/NNCFConv2d[0]/conv2d";
"1 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[0]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateInputs[1]/AsymmetricQuantizer[op]/asymmetric_quantize" -> "2 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[0]/NNCFConv2d[0]/conv2d";
"2 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[0]/NNCFConv2d[0]/conv2d" -> "3 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[0]/BatchNorm2d[1]/batch_norm";
"3 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[0]/BatchNorm2d[1]/batch_norm" -> "4 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[0]/ReLU[2]/RELU";
"4 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[0]/ReLU[2]/RELU" -> "5 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[0]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize";
"5 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[0]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize" -> "7 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[1]/NNCFConv2d[0]/conv2d";
"6 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[1]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" -> "7 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[1]/NNCFConv2d[0]/conv2d";
"7 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[1]/NNCFConv2d[0]/conv2d" -> "8 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[1]/BatchNorm2d[1]/batch_norm";
"8 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[1]/BatchNorm2d[1]/batch_norm" -> "9 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[1]/ReLU[2]/RELU";
"9 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[1]/ReLU[2]/RELU" -> "10 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[1]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize";
"10 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[1]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize" -> "12 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[1]/NNCFConv2d[3]/conv2d";
"11 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[1]/NNCFConv2d[3]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" -> "12 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[1]/NNCFConv2d[3]/conv2d";
"12 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[1]/NNCFConv2d[3]/conv2d" -> "13 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[1]/BatchNorm2d[4]/batch_norm";
"13 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[1]/BatchNorm2d[4]/batch_norm" -> "14 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[1]/ReLU[5]/RELU";
"14 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[1]/ReLU[5]/RELU" -> "15 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[1]/ReLU[5]/AsymmetricQuantizer/asymmetric_quantize";
"15 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[1]/ReLU[5]/AsymmetricQuantizer/asymmetric_quantize" -> "17 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[2]/NNCFConv2d[0]/conv2d";
"16 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[2]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" -> "17 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[2]/NNCFConv2d[0]/conv2d";
"17 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[2]/NNCFConv2d[0]/conv2d" -> "18 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[2]/BatchNorm2d[1]/batch_norm";
"18 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[2]/BatchNorm2d[1]/batch_norm" -> "19 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[2]/ReLU[2]/RELU";
"19 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[2]/ReLU[2]/RELU" -> "20 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[2]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize";
"20 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[2]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize" -> "22 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[2]/NNCFConv2d[3]/conv2d";
"21 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[2]/NNCFConv2d[3]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" -> "22 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[2]/NNCFConv2d[3]/conv2d";
"22 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[2]/NNCFConv2d[3]/conv2d" -> "23 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[2]/BatchNorm2d[4]/batch_norm";
"23 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[2]/BatchNorm2d[4]/batch_norm" -> "24 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[2]/ReLU[5]/RELU";
"24 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[2]/ReLU[5]/RELU" -> "25 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[2]/ReLU[5]/AsymmetricQuantizer/asymmetric_quantize";
"25 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[2]/ReLU[5]/AsymmetricQuantizer/asymmetric_quantize" -> "27 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[3]/NNCFConv2d[0]/conv2d";
"26 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[3]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" -> "27 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[3]/NNCFConv2d[0]/conv2d";
"27 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[3]/NNCFConv2d[0]/conv2d" -> "28 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[3]/BatchNorm2d[1]/batch_norm";
"28 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[3]/BatchNorm2d[1]/batch_norm" -> "29 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[3]/ReLU[2]/RELU";
"29 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[3]/ReLU[2]/RELU" -> "30 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[3]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize";
"30 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[3]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize" -> "32 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[3]/NNCFConv2d[3]/conv2d";
"31 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[3]/NNCFConv2d[3]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" -> "32 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[3]/NNCFConv2d[3]/conv2d";
"32 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[3]/NNCFConv2d[3]/conv2d" -> "33 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[3]/BatchNorm2d[4]/batch_norm";
"33 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[3]/BatchNorm2d[4]/batch_norm" -> "34 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[3]/ReLU[5]/RELU";
"34 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[3]/ReLU[5]/RELU" -> "35 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[3]/ReLU[5]/AsymmetricQuantizer/asymmetric_quantize";
"35 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[3]/ReLU[5]/AsymmetricQuantizer/asymmetric_quantize" -> "37 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[4]/NNCFConv2d[0]/conv2d";
"36 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[4]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" -> "37 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[4]/NNCFConv2d[0]/conv2d";
"37 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[4]/NNCFConv2d[0]/conv2d" -> "38 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[4]/BatchNorm2d[1]/batch_norm";
"38 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[4]/BatchNorm2d[1]/batch_norm" -> "39 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[4]/ReLU[2]/RELU";
"39 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[4]/ReLU[2]/RELU" -> "40 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[4]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize";
"40 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[4]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize" -> "42 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[4]/NNCFConv2d[3]/conv2d";
"41 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[4]/NNCFConv2d[3]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" -> "42 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[4]/NNCFConv2d[3]/conv2d";
"42 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[4]/NNCFConv2d[3]/conv2d" -> "43 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[4]/BatchNorm2d[4]/batch_norm";
"43 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[4]/BatchNorm2d[4]/batch_norm" -> "44 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[4]/ReLU[5]/RELU";
"44 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[4]/ReLU[5]/RELU" -> "45 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[4]/ReLU[5]/AsymmetricQuantizer/asymmetric_quantize";
"45 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[4]/ReLU[5]/AsymmetricQuantizer/asymmetric_quantize" -> "47 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[5]/NNCFConv2d[0]/conv2d";
"46 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[5]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" -> "47 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[5]/NNCFConv2d[0]/conv2d";
"47 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[5]/NNCFConv2d[0]/conv2d" -> "48 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[5]/BatchNorm2d[1]/batch_norm";
"48 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[5]/BatchNorm2d[1]/batch_norm" -> "49 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[5]/ReLU[2]/RELU";
"49 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[5]/ReLU[2]/RELU" -> "50 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[5]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize";
"50 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[5]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize" -> "52 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[5]/NNCFConv2d[3]/conv2d";
"51 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[5]/NNCFConv2d[3]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" -> "52 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[5]/NNCFConv2d[3]/conv2d";
"52 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[5]/NNCFConv2d[3]/conv2d" -> "53 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[5]/BatchNorm2d[4]/batch_norm";
"53 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[5]/BatchNorm2d[4]/batch_norm" -> "54 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[5]/ReLU[5]/RELU";
"54 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[5]/ReLU[5]/RELU" -> "55 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[5]/ReLU[5]/AsymmetricQuantizer/asymmetric_quantize";
"55 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[5]/ReLU[5]/AsymmetricQuantizer/asymmetric_quantize" -> "57 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[6]/NNCFConv2d[0]/conv2d";
"56 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[6]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" -> "57 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[6]/NNCFConv2d[0]/conv2d";
"57 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[6]/NNCFConv2d[0]/conv2d" -> "58 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[6]/BatchNorm2d[1]/batch_norm";
"58 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[6]/BatchNorm2d[1]/batch_norm" -> "59 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[6]/ReLU[2]/RELU";
"59 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[6]/ReLU[2]/RELU" -> "60 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[6]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize";
"60 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[6]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize" -> "62 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[6]/NNCFConv2d[3]/conv2d";
"61 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[6]/NNCFConv2d[3]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" -> "62 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[6]/NNCFConv2d[3]/conv2d";
"62 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[6]/NNCFConv2d[3]/conv2d" -> "63 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[6]/BatchNorm2d[4]/batch_norm";
"63 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[6]/BatchNorm2d[4]/batch_norm" -> "64 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[6]/ReLU[5]/RELU";
"64 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[6]/ReLU[5]/RELU" -> "65 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[6]/ReLU[5]/AsymmetricQuantizer/asymmetric_quantize";
"65 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[6]/ReLU[5]/AsymmetricQuantizer/asymmetric_quantize" -> "67 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[7]/NNCFConv2d[0]/conv2d";
"66 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[7]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" -> "67 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[7]/NNCFConv2d[0]/conv2d";
"67 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[7]/NNCFConv2d[0]/conv2d" -> "68 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[7]/BatchNorm2d[1]/batch_norm";
"68 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[7]/BatchNorm2d[1]/batch_norm" -> "69 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[7]/ReLU[2]/RELU";
"69 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[7]/ReLU[2]/RELU" -> "70 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[7]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize";
"70 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[7]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize" -> "72 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[7]/NNCFConv2d[3]/conv2d";
"71 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[7]/NNCFConv2d[3]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" -> "72 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[7]/NNCFConv2d[3]/conv2d";
"72 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[7]/NNCFConv2d[3]/conv2d" -> "73 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[7]/BatchNorm2d[4]/batch_norm";
"73 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[7]/BatchNorm2d[4]/batch_norm" -> "74 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[7]/ReLU[5]/RELU";
"74 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[7]/ReLU[5]/RELU" -> "75 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[7]/ReLU[5]/AsymmetricQuantizer/asymmetric_quantize";
"75 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[7]/ReLU[5]/AsymmetricQuantizer/asymmetric_quantize" -> "77 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[8]/NNCFConv2d[0]/conv2d";
"76 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[8]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" -> "77 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[8]/NNCFConv2d[0]/conv2d";
"77 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[8]/NNCFConv2d[0]/conv2d" -> "78 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[8]/BatchNorm2d[1]/batch_norm";
"78 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[8]/BatchNorm2d[1]/batch_norm" -> "79 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[8]/ReLU[2]/RELU";
"79 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[8]/ReLU[2]/RELU" -> "80 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[8]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize";
"80 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[8]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize" -> "82 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[8]/NNCFConv2d[3]/conv2d";
"81 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[8]/NNCFConv2d[3]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" -> "82 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[8]/NNCFConv2d[3]/conv2d";
"82 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[8]/NNCFConv2d[3]/conv2d" -> "83 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[8]/BatchNorm2d[4]/batch_norm";
"83 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[8]/BatchNorm2d[4]/batch_norm" -> "84 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[8]/ReLU[5]/RELU";
"84 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[8]/ReLU[5]/RELU" -> "85 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[8]/ReLU[5]/AsymmetricQuantizer/asymmetric_quantize";
"85 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[8]/ReLU[5]/AsymmetricQuantizer/asymmetric_quantize" -> "87 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[9]/NNCFConv2d[0]/conv2d";
"86 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[9]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" -> "87 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[9]/NNCFConv2d[0]/conv2d";
"87 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[9]/NNCFConv2d[0]/conv2d" -> "88 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[9]/BatchNorm2d[1]/batch_norm";
"88 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[9]/BatchNorm2d[1]/batch_norm" -> "89 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[9]/ReLU[2]/RELU";
"89 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[9]/ReLU[2]/RELU" -> "90 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[9]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize";
"90 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[9]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize" -> "92 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[9]/NNCFConv2d[3]/conv2d";
"91 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[9]/NNCFConv2d[3]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" -> "92 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[9]/NNCFConv2d[3]/conv2d";
"92 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[9]/NNCFConv2d[3]/conv2d" -> "93 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[9]/BatchNorm2d[4]/batch_norm";
"93 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[9]/BatchNorm2d[4]/batch_norm" -> "94 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[9]/ReLU[5]/RELU";
"94 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[9]/ReLU[5]/RELU" -> "95 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[9]/ReLU[5]/AsymmetricQuantizer/asymmetric_quantize";
"95 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[9]/ReLU[5]/AsymmetricQuantizer/asymmetric_quantize" -> "97 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[10]/NNCFConv2d[0]/conv2d";
"96 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[10]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" -> "97 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[10]/NNCFConv2d[0]/conv2d";
"97 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[10]/NNCFConv2d[0]/conv2d" -> "98 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[10]/BatchNorm2d[1]/batch_norm";
"98 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[10]/BatchNorm2d[1]/batch_norm" -> "99 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[10]/ReLU[2]/RELU";
"99 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[10]/ReLU[2]/RELU" -> "100 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[10]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize";
"100 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[10]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize" -> "102 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[10]/NNCFConv2d[3]/conv2d";
"101 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[10]/NNCFConv2d[3]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" -> "102 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[10]/NNCFConv2d[3]/conv2d";
"102 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[10]/NNCFConv2d[3]/conv2d" -> "103 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[10]/BatchNorm2d[4]/batch_norm";
"103 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[10]/BatchNorm2d[4]/batch_norm" -> "104 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[10]/ReLU[5]/RELU";
"104 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[10]/ReLU[5]/RELU" -> "105 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[10]/ReLU[5]/AsymmetricQuantizer/asymmetric_quantize";
"105 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[10]/ReLU[5]/AsymmetricQuantizer/asymmetric_quantize" -> "107 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[11]/NNCFConv2d[0]/conv2d";
"106 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[11]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" -> "107 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[11]/NNCFConv2d[0]/conv2d";
"107 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[11]/NNCFConv2d[0]/conv2d" -> "108 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[11]/BatchNorm2d[1]/batch_norm";
"108 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[11]/BatchNorm2d[1]/batch_norm" -> "109 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[11]/ReLU[2]/RELU";
"109 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[11]/ReLU[2]/RELU" -> "110 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[11]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize";
"110 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[11]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize" -> "112 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[11]/NNCFConv2d[3]/conv2d";
"111 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[11]/NNCFConv2d[3]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" -> "112 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[11]/NNCFConv2d[3]/conv2d";
"112 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[11]/NNCFConv2d[3]/conv2d" -> "113 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[11]/BatchNorm2d[4]/batch_norm";
"113 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[11]/BatchNorm2d[4]/batch_norm" -> "114 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[11]/ReLU[5]/RELU";
"114 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[11]/ReLU[5]/RELU" -> "115 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[11]/ReLU[5]/AsymmetricQuantizer/asymmetric_quantize";
"115 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[11]/ReLU[5]/AsymmetricQuantizer/asymmetric_quantize" -> "117 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[12]/NNCFConv2d[0]/conv2d";
"115 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[11]/ReLU[5]/AsymmetricQuantizer/asymmetric_quantize" -> "177 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/conv2d";
"115 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[11]/ReLU[5]/AsymmetricQuantizer/asymmetric_quantize" -> "180 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/conv2d";
"116 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[12]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" -> "117 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[12]/NNCFConv2d[0]/conv2d";
"117 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[12]/NNCFConv2d[0]/conv2d" -> "118 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[12]/BatchNorm2d[1]/batch_norm";
"118 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[12]/BatchNorm2d[1]/batch_norm" -> "119 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[12]/ReLU[2]/RELU";
"119 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[12]/ReLU[2]/RELU" -> "120 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[12]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize";
"120 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[12]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize" -> "122 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[12]/NNCFConv2d[3]/conv2d";
"121 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[12]/NNCFConv2d[3]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" -> "122 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[12]/NNCFConv2d[3]/conv2d";
"122 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[12]/NNCFConv2d[3]/conv2d" -> "123 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[12]/BatchNorm2d[4]/batch_norm";
"123 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[12]/BatchNorm2d[4]/batch_norm" -> "124 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[12]/ReLU[5]/RELU";
"124 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[12]/ReLU[5]/RELU" -> "125 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[12]/ReLU[5]/AsymmetricQuantizer/asymmetric_quantize";
"125 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[12]/ReLU[5]/AsymmetricQuantizer/asymmetric_quantize" -> "127 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[13]/NNCFConv2d[0]/conv2d";
"126 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[13]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" -> "127 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[13]/NNCFConv2d[0]/conv2d";
"127 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[13]/NNCFConv2d[0]/conv2d" -> "128 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[13]/BatchNorm2d[1]/batch_norm";
"128 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[13]/BatchNorm2d[1]/batch_norm" -> "129 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[13]/ReLU[2]/RELU";
"129 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[13]/ReLU[2]/RELU" -> "130 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[13]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize";
"130 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[13]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize" -> "132 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[13]/NNCFConv2d[3]/conv2d";
"131 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[13]/NNCFConv2d[3]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" -> "132 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[13]/NNCFConv2d[3]/conv2d";
"132 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[13]/NNCFConv2d[3]/conv2d" -> "133 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[13]/BatchNorm2d[4]/batch_norm";
"133 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[13]/BatchNorm2d[4]/batch_norm" -> "134 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[13]/ReLU[5]/RELU";
"134 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[13]/ReLU[5]/RELU" -> "135 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[13]/ReLU[5]/AsymmetricQuantizer/asymmetric_quantize";
"135 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[13]/ReLU[5]/AsymmetricQuantizer/asymmetric_quantize" -> "137 MobileNetSSD/MultiOutputSequential[extras]/Sequential[0]/NNCFConv2d[0]/conv2d";
"135 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[13]/ReLU[5]/AsymmetricQuantizer/asymmetric_quantize" -> "183 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/conv2d";
"135 MobileNetSSD/MultiOutputSequential[basenet]/Sequential[13]/ReLU[5]/AsymmetricQuantizer/asymmetric_quantize" -> "186 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/conv2d";
"136 MobileNetSSD/MultiOutputSequential[extras]/Sequential[0]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" -> "137 MobileNetSSD/MultiOutputSequential[extras]/Sequential[0]/NNCFConv2d[0]/conv2d";
"137 MobileNetSSD/MultiOutputSequential[extras]/Sequential[0]/NNCFConv2d[0]/conv2d" -> "138 MobileNetSSD/MultiOutputSequential[extras]/Sequential[0]/BatchNorm2d[1]/batch_norm";
"138 MobileNetSSD/MultiOutputSequential[extras]/Sequential[0]/BatchNorm2d[1]/batch_norm" -> "139 MobileNetSSD/MultiOutputSequential[extras]/Sequential[0]/ReLU[2]/RELU";
"139 MobileNetSSD/MultiOutputSequential[extras]/Sequential[0]/ReLU[2]/RELU" -> "140 MobileNetSSD/MultiOutputSequential[extras]/Sequential[0]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize";
"140 MobileNetSSD/MultiOutputSequential[extras]/Sequential[0]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize" -> "142 MobileNetSSD/MultiOutputSequential[extras]/Sequential[1]/NNCFConv2d[0]/conv2d";
"141 MobileNetSSD/MultiOutputSequential[extras]/Sequential[1]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" -> "142 MobileNetSSD/MultiOutputSequential[extras]/Sequential[1]/NNCFConv2d[0]/conv2d";
"142 MobileNetSSD/MultiOutputSequential[extras]/Sequential[1]/NNCFConv2d[0]/conv2d" -> "143 MobileNetSSD/MultiOutputSequential[extras]/Sequential[1]/BatchNorm2d[1]/batch_norm";
"143 MobileNetSSD/MultiOutputSequential[extras]/Sequential[1]/BatchNorm2d[1]/batch_norm" -> "144 MobileNetSSD/MultiOutputSequential[extras]/Sequential[1]/ReLU[2]/RELU";
"144 MobileNetSSD/MultiOutputSequential[extras]/Sequential[1]/ReLU[2]/RELU" -> "145 MobileNetSSD/MultiOutputSequential[extras]/Sequential[1]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize";
"145 MobileNetSSD/MultiOutputSequential[extras]/Sequential[1]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize" -> "147 MobileNetSSD/MultiOutputSequential[extras]/Sequential[2]/NNCFConv2d[0]/conv2d";
"145 MobileNetSSD/MultiOutputSequential[extras]/Sequential[1]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize" -> "189 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/conv2d";
"145 MobileNetSSD/MultiOutputSequential[extras]/Sequential[1]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize" -> "192 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/conv2d";
"146 MobileNetSSD/MultiOutputSequential[extras]/Sequential[2]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" -> "147 MobileNetSSD/MultiOutputSequential[extras]/Sequential[2]/NNCFConv2d[0]/conv2d";
"147 MobileNetSSD/MultiOutputSequential[extras]/Sequential[2]/NNCFConv2d[0]/conv2d" -> "148 MobileNetSSD/MultiOutputSequential[extras]/Sequential[2]/BatchNorm2d[1]/batch_norm";
"148 MobileNetSSD/MultiOutputSequential[extras]/Sequential[2]/BatchNorm2d[1]/batch_norm" -> "149 MobileNetSSD/MultiOutputSequential[extras]/Sequential[2]/ReLU[2]/RELU";
"149 MobileNetSSD/MultiOutputSequential[extras]/Sequential[2]/ReLU[2]/RELU" -> "150 MobileNetSSD/MultiOutputSequential[extras]/Sequential[2]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize";
"150 MobileNetSSD/MultiOutputSequential[extras]/Sequential[2]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize" -> "152 MobileNetSSD/MultiOutputSequential[extras]/Sequential[3]/NNCFConv2d[0]/conv2d";
"151 MobileNetSSD/MultiOutputSequential[extras]/Sequential[3]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" -> "152 MobileNetSSD/MultiOutputSequential[extras]/Sequential[3]/NNCFConv2d[0]/conv2d";
"152 MobileNetSSD/MultiOutputSequential[extras]/Sequential[3]/NNCFConv2d[0]/conv2d" -> "153 MobileNetSSD/MultiOutputSequential[extras]/Sequential[3]/BatchNorm2d[1]/batch_norm";
"153 MobileNetSSD/MultiOutputSequential[extras]/Sequential[3]/BatchNorm2d[1]/batch_norm" -> "154 MobileNetSSD/MultiOutputSequential[extras]/Sequential[3]/ReLU[2]/RELU";
"154 MobileNetSSD/MultiOutputSequential[extras]/Sequential[3]/ReLU[2]/RELU" -> "155 MobileNetSSD/MultiOutputSequential[extras]/Sequential[3]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize";
"155 MobileNetSSD/MultiOutputSequential[extras]/Sequential[3]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize" -> "157 MobileNetSSD/MultiOutputSequential[extras]/Sequential[4]/NNCFConv2d[0]/conv2d";
"155 MobileNetSSD/MultiOutputSequential[extras]/Sequential[3]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize" -> "195 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/conv2d";
"155 MobileNetSSD/MultiOutputSequential[extras]/Sequential[3]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize" -> "198 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/conv2d";
"156 MobileNetSSD/MultiOutputSequential[extras]/Sequential[4]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" -> "157 MobileNetSSD/MultiOutputSequential[extras]/Sequential[4]/NNCFConv2d[0]/conv2d";
"157 MobileNetSSD/MultiOutputSequential[extras]/Sequential[4]/NNCFConv2d[0]/conv2d" -> "158 MobileNetSSD/MultiOutputSequential[extras]/Sequential[4]/BatchNorm2d[1]/batch_norm";
"158 MobileNetSSD/MultiOutputSequential[extras]/Sequential[4]/BatchNorm2d[1]/batch_norm" -> "159 MobileNetSSD/MultiOutputSequential[extras]/Sequential[4]/ReLU[2]/RELU";
"159 MobileNetSSD/MultiOutputSequential[extras]/Sequential[4]/ReLU[2]/RELU" -> "160 MobileNetSSD/MultiOutputSequential[extras]/Sequential[4]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize";
"160 MobileNetSSD/MultiOutputSequential[extras]/Sequential[4]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize" -> "162 MobileNetSSD/MultiOutputSequential[extras]/Sequential[5]/NNCFConv2d[0]/conv2d";
"161 MobileNetSSD/MultiOutputSequential[extras]/Sequential[5]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" -> "162 MobileNetSSD/MultiOutputSequential[extras]/Sequential[5]/NNCFConv2d[0]/conv2d";
"162 MobileNetSSD/MultiOutputSequential[extras]/Sequential[5]/NNCFConv2d[0]/conv2d" -> "163 MobileNetSSD/MultiOutputSequential[extras]/Sequential[5]/BatchNorm2d[1]/batch_norm";
"163 MobileNetSSD/MultiOutputSequential[extras]/Sequential[5]/BatchNorm2d[1]/batch_norm" -> "164 MobileNetSSD/MultiOutputSequential[extras]/Sequential[5]/ReLU[2]/RELU";
"164 MobileNetSSD/MultiOutputSequential[extras]/Sequential[5]/ReLU[2]/RELU" -> "165 MobileNetSSD/MultiOutputSequential[extras]/Sequential[5]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize";
"165 MobileNetSSD/MultiOutputSequential[extras]/Sequential[5]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize" -> "167 MobileNetSSD/MultiOutputSequential[extras]/Sequential[6]/NNCFConv2d[0]/conv2d";
"165 MobileNetSSD/MultiOutputSequential[extras]/Sequential[5]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize" -> "201 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/conv2d";
"165 MobileNetSSD/MultiOutputSequential[extras]/Sequential[5]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize" -> "204 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/conv2d";
"166 MobileNetSSD/MultiOutputSequential[extras]/Sequential[6]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" -> "167 MobileNetSSD/MultiOutputSequential[extras]/Sequential[6]/NNCFConv2d[0]/conv2d";
"167 MobileNetSSD/MultiOutputSequential[extras]/Sequential[6]/NNCFConv2d[0]/conv2d" -> "168 MobileNetSSD/MultiOutputSequential[extras]/Sequential[6]/BatchNorm2d[1]/batch_norm";
"168 MobileNetSSD/MultiOutputSequential[extras]/Sequential[6]/BatchNorm2d[1]/batch_norm" -> "169 MobileNetSSD/MultiOutputSequential[extras]/Sequential[6]/ReLU[2]/RELU";
"169 MobileNetSSD/MultiOutputSequential[extras]/Sequential[6]/ReLU[2]/RELU" -> "170 MobileNetSSD/MultiOutputSequential[extras]/Sequential[6]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize";
"170 MobileNetSSD/MultiOutputSequential[extras]/Sequential[6]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize" -> "172 MobileNetSSD/MultiOutputSequential[extras]/Sequential[7]/NNCFConv2d[0]/conv2d";
"171 MobileNetSSD/MultiOutputSequential[extras]/Sequential[7]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" -> "172 MobileNetSSD/MultiOutputSequential[extras]/Sequential[7]/NNCFConv2d[0]/conv2d";
"172 MobileNetSSD/MultiOutputSequential[extras]/Sequential[7]/NNCFConv2d[0]/conv2d" -> "173 MobileNetSSD/MultiOutputSequential[extras]/Sequential[7]/BatchNorm2d[1]/batch_norm";
"173 MobileNetSSD/MultiOutputSequential[extras]/Sequential[7]/BatchNorm2d[1]/batch_norm" -> "174 MobileNetSSD/MultiOutputSequential[extras]/Sequential[7]/ReLU[2]/RELU";
"174 MobileNetSSD/MultiOutputSequential[extras]/Sequential[7]/ReLU[2]/RELU" -> "175 MobileNetSSD/MultiOutputSequential[extras]/Sequential[7]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize";
"175 MobileNetSSD/MultiOutputSequential[extras]/Sequential[7]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize" -> "207 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/conv2d";
"175 MobileNetSSD/MultiOutputSequential[extras]/Sequential[7]/ReLU[2]/AsymmetricQuantizer/asymmetric_quantize" -> "210 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/conv2d";
"176 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" -> "177 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/conv2d";
"177 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/conv2d" -> "178 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/AsymmetricQuantizer/asymmetric_quantize";
"178 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/AsymmetricQuantizer/asymmetric_quantize" -> "212 MobileNetSSD/SSDDetectionOutput[detection_head]/cat";
"179 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" -> "180 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/conv2d";
"180 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/conv2d" -> "181 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/AsymmetricQuantizer/asymmetric_quantize";
"181 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/AsymmetricQuantizer/asymmetric_quantize" -> "213 MobileNetSSD/SSDDetectionOutput[detection_head]/cat";
"182 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" -> "183 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/conv2d";
"183 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/conv2d" -> "184 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/AsymmetricQuantizer/asymmetric_quantize";
"184 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/AsymmetricQuantizer/asymmetric_quantize" -> "212 MobileNetSSD/SSDDetectionOutput[detection_head]/cat";
"185 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" -> "186 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/conv2d";
"186 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/conv2d" -> "187 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/AsymmetricQuantizer/asymmetric_quantize";
"187 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/AsymmetricQuantizer/asymmetric_quantize" -> "213 MobileNetSSD/SSDDetectionOutput[detection_head]/cat";
"188 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" -> "189 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/conv2d";
"189 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/conv2d" -> "190 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/AsymmetricQuantizer/asymmetric_quantize";
"190 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/AsymmetricQuantizer/asymmetric_quantize" -> "212 MobileNetSSD/SSDDetectionOutput[detection_head]/cat";
"191 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" -> "192 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/conv2d";
"192 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/conv2d" -> "193 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/AsymmetricQuantizer/asymmetric_quantize";
"193 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/AsymmetricQuantizer/asymmetric_quantize" -> "213 MobileNetSSD/SSDDetectionOutput[detection_head]/cat";
"194 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" -> "195 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/conv2d";
"195 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/conv2d" -> "196 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/AsymmetricQuantizer/asymmetric_quantize";
"196 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/AsymmetricQuantizer/asymmetric_quantize" -> "212 MobileNetSSD/SSDDetectionOutput[detection_head]/cat";
"197 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" -> "198 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/conv2d";
"198 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/conv2d" -> "199 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/AsymmetricQuantizer/asymmetric_quantize";
"199 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/AsymmetricQuantizer/asymmetric_quantize" -> "213 MobileNetSSD/SSDDetectionOutput[detection_head]/cat";
"200 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" -> "201 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/conv2d";
"201 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/conv2d" -> "202 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/AsymmetricQuantizer/asymmetric_quantize";
"202 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/AsymmetricQuantizer/asymmetric_quantize" -> "212 MobileNetSSD/SSDDetectionOutput[detection_head]/cat";
"203 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" -> "204 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/conv2d";
"204 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/conv2d" -> "205 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/AsymmetricQuantizer/asymmetric_quantize";
"205 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/AsymmetricQuantizer/asymmetric_quantize" -> "213 MobileNetSSD/SSDDetectionOutput[detection_head]/cat";
"206 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" -> "207 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/conv2d";
"207 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/conv2d" -> "208 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/AsymmetricQuantizer/asymmetric_quantize";
"208 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/AsymmetricQuantizer/asymmetric_quantize" -> "212 MobileNetSSD/SSDDetectionOutput[detection_head]/cat";
"209 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[0]/AsymmetricQuantizer[op]/asymmetric_quantize" -> "210 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/conv2d";
"210 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/conv2d" -> "211 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/AsymmetricQuantizer/asymmetric_quantize";
"211 MobileNetSSD/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/AsymmetricQuantizer/asymmetric_quantize" -> "213 MobileNetSSD/SSDDetectionOutput[detection_head]/cat";
"213 MobileNetSSD/SSDDetectionOutput[detection_head]/cat" -> "214 MobileNetSSD/SSDDetectionOutput[detection_head]/softmax";
}
