{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748596474801 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748596474802 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 30 16:14:34 2025 " "Processing started: Fri May 30 16:14:34 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748596474802 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596474802 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC_FPGA -c RISC_FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_FPGA -c RISC_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596474802 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1748596475074 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1748596475074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_delay " "Found entity 1: reset_delay" {  } { { "reset_delay.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/reset_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596480016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596480016 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "18 LCD_message.v(58) " "Verilog HDL Expression warning at LCD_message.v(58): truncated literal to match 18 bits" {  } { { "LCD_message.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/LCD_message.v" 58 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1748596480017 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LCD_message.v(120) " "Verilog HDL warning at LCD_message.v(120): extended using \"x\" or \"z\"" {  } { { "LCD_message.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/LCD_message.v" 120 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1748596480017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_message.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_message.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_message " "Found entity 1: LCD_message" {  } { { "LCD_message.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/LCD_message.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596480017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596480017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "LCD_controller.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/LCD_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596480018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596480018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file riscv_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 RiscV_Datapath " "Found entity 1: RiscV_Datapath" {  } { { "RiscV_Datapath.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RiscV_Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596480019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596480019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Register_File.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596480020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596480020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Program_Counter " "Found entity 1: Program_Counter" {  } { { "Program_Counter.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Program_Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596480021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596480021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_branch_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_branch_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_branch_adder " "Found entity 1: PC_branch_adder" {  } { { "PC_branch_adder.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/PC_branch_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596480022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596480022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_adder4.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_adder4.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_adder " "Found entity 1: PC_adder" {  } { { "PC_adder4.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/PC_adder4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596480023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596480023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/mux4_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596480023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596480023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/mux2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596480024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596480024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_to_w_register.v 1 1 " "Found 1 design units, including 1 entities, in source file m_to_w_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_to_W_register " "Found entity 1: M_to_W_register" {  } { { "M_to_W_register.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/M_to_W_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596480025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596480025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Memory " "Found entity 1: Instruction_Memory" {  } { { "Instruction_Mem.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Instruction_Mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596480026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596480026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hazard_unit " "Found entity 1: Hazard_unit" {  } { { "Hazard_unit.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Hazard_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596480027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596480027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_detect " "Found entity 1: hazard_detect" {  } { { "hazard_detect.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/hazard_detect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596480028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596480028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generate_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file generate_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 generate_clk " "Found entity 1: generate_clk" {  } { { "generate_clk.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/generate_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596480029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596480029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch_stage " "Found entity 1: Fetch_stage" {  } { { "Fetch_stage.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Fetch_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596480030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596480030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f_to_d_register.v 1 1 " "Found 1 design units, including 1 entities, in source file f_to_d_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 F_to_D_register " "Found entity 1: F_to_D_register" {  } { { "F_to_D_register.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/F_to_D_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596480030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596480030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend5to32.v 1 1 " "Found 1 design units, including 1 entities, in source file extend5to32.v" { { "Info" "ISGN_ENTITY_NAME" "1 extend5to32 " "Found entity 1: extend5to32" {  } { { "extend5to32.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/extend5to32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596480031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596480031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.v 1 1 " "Found 1 design units, including 1 entities, in source file extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596480032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596480032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e_to_m_register.v 1 1 " "Found 1 design units, including 1 entities, in source file e_to_m_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 E_to_M_register " "Found entity 1: E_to_M_register" {  } { { "E_to_M_register.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/E_to_M_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596480033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596480033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "def.v 0 0 " "Found 0 design units, including 0 entities, in source file def.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596480034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file decode_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decode_stage " "Found entity 1: Decode_stage" {  } { { "Decode_stage.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Decode_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596480034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596480034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 3 3 " "Found 3 design units, including 3 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce_better_version " "Found entity 1: debounce_better_version" {  } { { "debounce.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596480035 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_enable " "Found entity 2: clock_enable" {  } { { "debounce.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/debounce.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596480035 ""} { "Info" "ISGN_ENTITY_NAME" "3 my_dff_en " "Found entity 3: my_dff_en" {  } { { "debounce.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/debounce.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596480035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596480035 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Data_Memory.v(15) " "Verilog HDL warning at Data_Memory.v(15): extended using \"x\" or \"z\"" {  } { { "Data_Memory.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Data_Memory.v" 15 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1748596480036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "Data_Memory.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Data_Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596480036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596480036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_to_e_register.v 1 1 " "Found 1 design units, including 1 entities, in source file d_to_e_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_to_E_register " "Found entity 1: D_to_E_register" {  } { { "D_to_E_register.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/D_to_E_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596480037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596480037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Control_Unit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596480039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596480039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "choose_output.v 1 1 " "Found 1 design units, including 1 entities, in source file choose_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 choose_output " "Found entity 1: choose_output" {  } { { "choose_output.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/choose_output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596480039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596480039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b2d_ssd.v 1 1 " "Found 1 design units, including 1 entities, in source file b2d_ssd.v" { { "Info" "ISGN_ENTITY_NAME" "1 b2d_ssd " "Found entity 1: b2d_ssd" {  } { { "b2d_ssd.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/b2d_ssd.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596480040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596480040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596480041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596480041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_fpga.v 2 2 " "Found 2 design units, including 2 entities, in source file risc_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_FPGA " "Found entity 1: RISC_FPGA" {  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596480042 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2_1_1bit " "Found entity 2: mux2_1_1bit" {  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596480042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596480042 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RdE RISC_FPGA.v(28) " "Verilog HDL Implicit Net warning at RISC_FPGA.v(28): created implicit net for \"RdE\"" {  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596480043 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC_FPGA " "Elaborating entity \"RISC_FPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1748596480070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generate_clk generate_clk:DUT0 " "Elaborating entity \"generate_clk\" for hierarchy \"generate_clk:DUT0\"" {  } { { "RISC_FPGA.v" "DUT0" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596480072 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 generate_clk.v(12) " "Verilog HDL assignment warning at generate_clk.v(12): truncated value with size 32 to match size of target (25)" {  } { { "generate_clk.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/generate_clk.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748596480072 "|RISC_FPGA|generate_clk:DUT0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1_1bit mux2_1_1bit:choose_clk " "Elaborating entity \"mux2_1_1bit\" for hierarchy \"mux2_1_1bit:choose_clk\"" {  } { { "RISC_FPGA.v" "choose_clk" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596480073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_better_version debounce_better_version:debounce1 " "Elaborating entity \"debounce_better_version\" for hierarchy \"debounce_better_version:debounce1\"" {  } { { "RISC_FPGA.v" "debounce1" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596480073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_enable debounce_better_version:debounce1\|clock_enable:u1 " "Elaborating entity \"clock_enable\" for hierarchy \"debounce_better_version:debounce1\|clock_enable:u1\"" {  } { { "debounce.v" "u1" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/debounce.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596480074 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 debounce.v(18) " "Verilog HDL assignment warning at debounce.v(18): truncated value with size 32 to match size of target (27)" {  } { { "debounce.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/debounce.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748596480074 "|RISC_FPGA|debounce_better_version:debounce1|clock_enable:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_dff_en debounce_better_version:debounce1\|my_dff_en:d0 " "Elaborating entity \"my_dff_en\" for hierarchy \"debounce_better_version:debounce1\|my_dff_en:d0\"" {  } { { "debounce.v" "d0" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/debounce.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596480074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RiscV_Datapath RiscV_Datapath:DUT " "Elaborating entity \"RiscV_Datapath\" for hierarchy \"RiscV_Datapath:DUT\"" {  } { { "RISC_FPGA.v" "DUT" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596480075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetch_stage RiscV_Datapath:DUT\|Fetch_stage:comp1 " "Elaborating entity \"Fetch_stage\" for hierarchy \"RiscV_Datapath:DUT\|Fetch_stage:comp1\"" {  } { { "RiscV_Datapath.v" "comp1" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RiscV_Datapath.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596480080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Counter RiscV_Datapath:DUT\|Fetch_stage:comp1\|Program_Counter:comp1 " "Elaborating entity \"Program_Counter\" for hierarchy \"RiscV_Datapath:DUT\|Fetch_stage:comp1\|Program_Counter:comp1\"" {  } { { "Fetch_stage.v" "comp1" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Fetch_stage.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596480081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_adder RiscV_Datapath:DUT\|Fetch_stage:comp1\|PC_adder:comp2 " "Elaborating entity \"PC_adder\" for hierarchy \"RiscV_Datapath:DUT\|Fetch_stage:comp1\|PC_adder:comp2\"" {  } { { "Fetch_stage.v" "comp2" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Fetch_stage.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596480082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Memory RiscV_Datapath:DUT\|Fetch_stage:comp1\|Instruction_Memory:comp3 " "Elaborating entity \"Instruction_Memory\" for hierarchy \"RiscV_Datapath:DUT\|Fetch_stage:comp1\|Instruction_Memory:comp3\"" {  } { { "Fetch_stage.v" "comp3" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Fetch_stage.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596480082 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Imemory.data_a 0 Instruction_Mem.v(2) " "Net \"Imemory.data_a\" at Instruction_Mem.v(2) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Mem.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Instruction_Mem.v" 2 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748596480083 "|RISC_FPGA|RiscV_Datapath:DUT|Fetch_stage:comp1|Instruction_Memory:comp3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Imemory.waddr_a 0 Instruction_Mem.v(2) " "Net \"Imemory.waddr_a\" at Instruction_Mem.v(2) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Mem.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Instruction_Mem.v" 2 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748596480083 "|RISC_FPGA|RiscV_Datapath:DUT|Fetch_stage:comp1|Instruction_Memory:comp3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Imemory.we_a 0 Instruction_Mem.v(2) " "Net \"Imemory.we_a\" at Instruction_Mem.v(2) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Mem.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Instruction_Mem.v" 2 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748596480083 "|RISC_FPGA|RiscV_Datapath:DUT|Fetch_stage:comp1|Instruction_Memory:comp3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 RiscV_Datapath:DUT\|Fetch_stage:comp1\|mux2_1:comp4 " "Elaborating entity \"mux2_1\" for hierarchy \"RiscV_Datapath:DUT\|Fetch_stage:comp1\|mux2_1:comp4\"" {  } { { "Fetch_stage.v" "comp4" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Fetch_stage.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596480083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F_to_D_register RiscV_Datapath:DUT\|F_to_D_register:comp2 " "Elaborating entity \"F_to_D_register\" for hierarchy \"RiscV_Datapath:DUT\|F_to_D_register:comp2\"" {  } { { "RiscV_Datapath.v" "comp2" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RiscV_Datapath.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596480084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode_stage RiscV_Datapath:DUT\|Decode_stage:comp3 " "Elaborating entity \"Decode_stage\" for hierarchy \"RiscV_Datapath:DUT\|Decode_stage:comp3\"" {  } { { "RiscV_Datapath.v" "comp3" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RiscV_Datapath.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596480085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit RiscV_Datapath:DUT\|Decode_stage:comp3\|Control_Unit:comp6 " "Elaborating entity \"Control_Unit\" for hierarchy \"RiscV_Datapath:DUT\|Decode_stage:comp3\|Control_Unit:comp6\"" {  } { { "Decode_stage.v" "comp6" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Decode_stage.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596480086 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ImmSrc Control_Unit.v(19) " "Verilog HDL Always Construct warning at Control_Unit.v(19): inferring latch(es) for variable \"ImmSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_Unit.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Control_Unit.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748596480087 "|RISC_FPGA|RiscV_Datapath:DUT|Decode_stage:comp3|Control_Unit:comp6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUCtrl Control_Unit.v(19) " "Verilog HDL Always Construct warning at Control_Unit.v(19): inferring latch(es) for variable \"ALUCtrl\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_Unit.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Control_Unit.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748596480087 "|RISC_FPGA|RiscV_Datapath:DUT|Decode_stage:comp3|Control_Unit:comp6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUCtrl\[0\] Control_Unit.v(19) " "Inferred latch for \"ALUCtrl\[0\]\" at Control_Unit.v(19)" {  } { { "Control_Unit.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Control_Unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596480087 "|RISC_FPGA|RiscV_Datapath:DUT|Decode_stage:comp3|Control_Unit:comp6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUCtrl\[1\] Control_Unit.v(19) " "Inferred latch for \"ALUCtrl\[1\]\" at Control_Unit.v(19)" {  } { { "Control_Unit.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Control_Unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596480087 "|RISC_FPGA|RiscV_Datapath:DUT|Decode_stage:comp3|Control_Unit:comp6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUCtrl\[2\] Control_Unit.v(19) " "Inferred latch for \"ALUCtrl\[2\]\" at Control_Unit.v(19)" {  } { { "Control_Unit.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Control_Unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596480087 "|RISC_FPGA|RiscV_Datapath:DUT|Decode_stage:comp3|Control_Unit:comp6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUCtrl\[3\] Control_Unit.v(19) " "Inferred latch for \"ALUCtrl\[3\]\" at Control_Unit.v(19)" {  } { { "Control_Unit.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Control_Unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596480087 "|RISC_FPGA|RiscV_Datapath:DUT|Decode_stage:comp3|Control_Unit:comp6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUCtrl\[4\] Control_Unit.v(19) " "Inferred latch for \"ALUCtrl\[4\]\" at Control_Unit.v(19)" {  } { { "Control_Unit.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Control_Unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596480087 "|RISC_FPGA|RiscV_Datapath:DUT|Decode_stage:comp3|Control_Unit:comp6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmSrc\[0\] Control_Unit.v(19) " "Inferred latch for \"ImmSrc\[0\]\" at Control_Unit.v(19)" {  } { { "Control_Unit.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Control_Unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596480087 "|RISC_FPGA|RiscV_Datapath:DUT|Decode_stage:comp3|Control_Unit:comp6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmSrc\[1\] Control_Unit.v(19) " "Inferred latch for \"ImmSrc\[1\]\" at Control_Unit.v(19)" {  } { { "Control_Unit.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Control_Unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596480087 "|RISC_FPGA|RiscV_Datapath:DUT|Decode_stage:comp3|Control_Unit:comp6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmSrc\[2\] Control_Unit.v(19) " "Inferred latch for \"ImmSrc\[2\]\" at Control_Unit.v(19)" {  } { { "Control_Unit.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Control_Unit.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596480087 "|RISC_FPGA|RiscV_Datapath:DUT|Decode_stage:comp3|Control_Unit:comp6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File RiscV_Datapath:DUT\|Decode_stage:comp3\|Register_File:comp7 " "Elaborating entity \"Register_File\" for hierarchy \"RiscV_Datapath:DUT\|Decode_stage:comp3\|Register_File:comp7\"" {  } { { "Decode_stage.v" "comp7" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Decode_stage.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596480088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend RiscV_Datapath:DUT\|Decode_stage:comp3\|extend:comp8 " "Elaborating entity \"extend\" for hierarchy \"RiscV_Datapath:DUT\|Decode_stage:comp3\|extend:comp8\"" {  } { { "Decode_stage.v" "comp8" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Decode_stage.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596480089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_to_E_register RiscV_Datapath:DUT\|D_to_E_register:comp9 " "Elaborating entity \"D_to_E_register\" for hierarchy \"RiscV_Datapath:DUT\|D_to_E_register:comp9\"" {  } { { "RiscV_Datapath.v" "comp9" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RiscV_Datapath.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596480090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 RiscV_Datapath:DUT\|mux4_1:comp13 " "Elaborating entity \"mux4_1\" for hierarchy \"RiscV_Datapath:DUT\|mux4_1:comp13\"" {  } { { "RiscV_Datapath.v" "comp13" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RiscV_Datapath.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596480092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu RiscV_Datapath:DUT\|alu:comp15 " "Elaborating entity \"alu\" for hierarchy \"RiscV_Datapath:DUT\|alu:comp15\"" {  } { { "RiscV_Datapath.v" "comp15" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RiscV_Datapath.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596480093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_branch_adder RiscV_Datapath:DUT\|PC_branch_adder:comp18 " "Elaborating entity \"PC_branch_adder\" for hierarchy \"RiscV_Datapath:DUT\|PC_branch_adder:comp18\"" {  } { { "RiscV_Datapath.v" "comp18" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RiscV_Datapath.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596480095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "E_to_M_register RiscV_Datapath:DUT\|E_to_M_register:comp19 " "Elaborating entity \"E_to_M_register\" for hierarchy \"RiscV_Datapath:DUT\|E_to_M_register:comp19\"" {  } { { "RiscV_Datapath.v" "comp19" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RiscV_Datapath.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596480095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory RiscV_Datapath:DUT\|Data_Memory:comp20 " "Elaborating entity \"Data_Memory\" for hierarchy \"RiscV_Datapath:DUT\|Data_Memory:comp20\"" {  } { { "RiscV_Datapath.v" "comp20" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RiscV_Datapath.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596480097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_to_W_register RiscV_Datapath:DUT\|M_to_W_register:comp21 " "Elaborating entity \"M_to_W_register\" for hierarchy \"RiscV_Datapath:DUT\|M_to_W_register:comp21\"" {  } { { "RiscV_Datapath.v" "comp21" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RiscV_Datapath.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596480097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hazard_unit RiscV_Datapath:DUT\|Hazard_unit:comp23 " "Elaborating entity \"Hazard_unit\" for hierarchy \"RiscV_Datapath:DUT\|Hazard_unit:comp23\"" {  } { { "RiscV_Datapath.v" "comp23" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RiscV_Datapath.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596480099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_detect hazard_detect:DUT1 " "Elaborating entity \"hazard_detect\" for hierarchy \"hazard_detect:DUT1\"" {  } { { "RISC_FPGA.v" "DUT1" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596480100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "choose_output choose_output:DUT2 " "Elaborating entity \"choose_output\" for hierarchy \"choose_output:DUT2\"" {  } { { "RISC_FPGA.v" "DUT2" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596480100 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC_nowE choose_output.v(9) " "Verilog HDL Always Construct warning at choose_output.v(9): variable \"PC_nowE\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "choose_output.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/choose_output.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1748596480101 "|RISC_FPGA|choose_output:DUT2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PCTargetE choose_output.v(10) " "Verilog HDL Always Construct warning at choose_output.v(10): variable \"PCTargetE\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "choose_output.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/choose_output.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1748596480101 "|RISC_FPGA|choose_output:DUT2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Rs1E choose_output.v(11) " "Verilog HDL Always Construct warning at choose_output.v(11): variable \"Rs1E\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "choose_output.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/choose_output.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1748596480101 "|RISC_FPGA|choose_output:DUT2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Rs2E choose_output.v(12) " "Verilog HDL Always Construct warning at choose_output.v(12): variable \"Rs2E\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "choose_output.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/choose_output.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1748596480101 "|RISC_FPGA|choose_output:DUT2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RdE choose_output.v(13) " "Verilog HDL Always Construct warning at choose_output.v(13): variable \"RdE\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "choose_output.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/choose_output.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1748596480101 "|RISC_FPGA|choose_output:DUT2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ReadDataM choose_output.v(14) " "Verilog HDL Always Construct warning at choose_output.v(14): variable \"ReadDataM\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "choose_output.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/choose_output.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1748596480101 "|RISC_FPGA|choose_output:DUT2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "WriteDataE choose_output.v(15) " "Verilog HDL Always Construct warning at choose_output.v(15): variable \"WriteDataE\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "choose_output.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/choose_output.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1748596480101 "|RISC_FPGA|choose_output:DUT2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_outE choose_output.v(16) " "Verilog HDL Always Construct warning at choose_output.v(16): variable \"ALU_outE\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "choose_output.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/choose_output.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1748596480101 "|RISC_FPGA|choose_output:DUT2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "choose_output.v(8) " "Verilog HDL Case Statement information at choose_output.v(8): all case item expressions in this case statement are onehot" {  } { { "choose_output.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/choose_output.v" 8 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1748596480101 "|RISC_FPGA|choose_output:DUT2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b2d_ssd b2d_ssd:C1 " "Elaborating entity \"b2d_ssd\" for hierarchy \"b2d_ssd:C1\"" {  } { { "RISC_FPGA.v" "C1" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596480102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_delay reset_delay:r0 " "Elaborating entity \"reset_delay\" for hierarchy \"reset_delay:r0\"" {  } { { "RISC_FPGA.v" "r0" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596480104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_message LCD_message:mess_01 " "Elaborating entity \"LCD_message\" for hierarchy \"LCD_message:mess_01\"" {  } { { "RISC_FPGA.v" "mess_01" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596480105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_controller LCD_message:mess_01\|lcd_controller:u0 " "Elaborating entity \"lcd_controller\" for hierarchy \"LCD_message:mess_01\|lcd_controller:u0\"" {  } { { "LCD_message.v" "u0" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/LCD_message.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596480107 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[31\] " "Net \"Rs1E\[31\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[31\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[30\] " "Net \"Rs1E\[30\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[30\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[29\] " "Net \"Rs1E\[29\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[29\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[28\] " "Net \"Rs1E\[28\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[28\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[27\] " "Net \"Rs1E\[27\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[27\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[26\] " "Net \"Rs1E\[26\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[26\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[25\] " "Net \"Rs1E\[25\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[25\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[24\] " "Net \"Rs1E\[24\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[24\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[23\] " "Net \"Rs1E\[23\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[23\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[22\] " "Net \"Rs1E\[22\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[22\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[21\] " "Net \"Rs1E\[21\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[21\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[20\] " "Net \"Rs1E\[20\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[20\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[19\] " "Net \"Rs1E\[19\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[19\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[18\] " "Net \"Rs1E\[18\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[18\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[17\] " "Net \"Rs1E\[17\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[17\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[16\] " "Net \"Rs1E\[16\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[16\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[15\] " "Net \"Rs1E\[15\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[15\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[14\] " "Net \"Rs1E\[14\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[14\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[13\] " "Net \"Rs1E\[13\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[13\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[12\] " "Net \"Rs1E\[12\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[12\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[11\] " "Net \"Rs1E\[11\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[11\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[10\] " "Net \"Rs1E\[10\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[10\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[9\] " "Net \"Rs1E\[9\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[9\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[8\] " "Net \"Rs1E\[8\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[8\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[7\] " "Net \"Rs1E\[7\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[7\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[6\] " "Net \"Rs1E\[6\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[6\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[5\] " "Net \"Rs1E\[5\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[5\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[31\] " "Net \"Rs2E\[31\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[31\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[30\] " "Net \"Rs2E\[30\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[30\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[29\] " "Net \"Rs2E\[29\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[29\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[28\] " "Net \"Rs2E\[28\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[28\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[27\] " "Net \"Rs2E\[27\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[27\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[26\] " "Net \"Rs2E\[26\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[26\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[25\] " "Net \"Rs2E\[25\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[25\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[24\] " "Net \"Rs2E\[24\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[24\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[23\] " "Net \"Rs2E\[23\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[23\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[22\] " "Net \"Rs2E\[22\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[22\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[21\] " "Net \"Rs2E\[21\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[21\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[20\] " "Net \"Rs2E\[20\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[20\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[19\] " "Net \"Rs2E\[19\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[19\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[18\] " "Net \"Rs2E\[18\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[18\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[17\] " "Net \"Rs2E\[17\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[17\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[16\] " "Net \"Rs2E\[16\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[16\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[15\] " "Net \"Rs2E\[15\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[15\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[14\] " "Net \"Rs2E\[14\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[14\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[13\] " "Net \"Rs2E\[13\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[13\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[12\] " "Net \"Rs2E\[12\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[12\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[11\] " "Net \"Rs2E\[11\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[11\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[10\] " "Net \"Rs2E\[10\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[10\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[9\] " "Net \"Rs2E\[9\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[9\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[8\] " "Net \"Rs2E\[8\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[8\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[7\] " "Net \"Rs2E\[7\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[7\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[6\] " "Net \"Rs2E\[6\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[6\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480175 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[5\] " "Net \"Rs2E\[5\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[5\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480175 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1748596480175 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[31\] " "Net \"Rs1E\[31\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[31\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[30\] " "Net \"Rs1E\[30\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[30\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[29\] " "Net \"Rs1E\[29\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[29\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[28\] " "Net \"Rs1E\[28\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[28\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[27\] " "Net \"Rs1E\[27\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[27\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[26\] " "Net \"Rs1E\[26\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[26\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[25\] " "Net \"Rs1E\[25\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[25\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[24\] " "Net \"Rs1E\[24\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[24\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[23\] " "Net \"Rs1E\[23\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[23\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[22\] " "Net \"Rs1E\[22\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[22\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[21\] " "Net \"Rs1E\[21\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[21\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[20\] " "Net \"Rs1E\[20\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[20\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[19\] " "Net \"Rs1E\[19\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[19\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[18\] " "Net \"Rs1E\[18\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[18\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[17\] " "Net \"Rs1E\[17\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[17\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[16\] " "Net \"Rs1E\[16\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[16\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[15\] " "Net \"Rs1E\[15\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[15\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[14\] " "Net \"Rs1E\[14\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[14\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[13\] " "Net \"Rs1E\[13\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[13\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[12\] " "Net \"Rs1E\[12\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[12\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[11\] " "Net \"Rs1E\[11\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[11\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[10\] " "Net \"Rs1E\[10\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[10\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[9\] " "Net \"Rs1E\[9\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[9\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[8\] " "Net \"Rs1E\[8\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[8\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[7\] " "Net \"Rs1E\[7\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[7\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[6\] " "Net \"Rs1E\[6\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[6\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[5\] " "Net \"Rs1E\[5\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[5\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[31\] " "Net \"Rs2E\[31\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[31\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[30\] " "Net \"Rs2E\[30\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[30\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[29\] " "Net \"Rs2E\[29\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[29\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[28\] " "Net \"Rs2E\[28\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[28\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[27\] " "Net \"Rs2E\[27\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[27\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[26\] " "Net \"Rs2E\[26\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[26\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[25\] " "Net \"Rs2E\[25\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[25\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[24\] " "Net \"Rs2E\[24\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[24\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[23\] " "Net \"Rs2E\[23\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[23\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[22\] " "Net \"Rs2E\[22\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[22\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[21\] " "Net \"Rs2E\[21\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[21\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[20\] " "Net \"Rs2E\[20\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[20\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[19\] " "Net \"Rs2E\[19\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[19\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[18\] " "Net \"Rs2E\[18\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[18\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[17\] " "Net \"Rs2E\[17\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[17\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[16\] " "Net \"Rs2E\[16\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[16\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[15\] " "Net \"Rs2E\[15\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[15\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[14\] " "Net \"Rs2E\[14\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[14\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[13\] " "Net \"Rs2E\[13\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[13\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[12\] " "Net \"Rs2E\[12\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[12\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[11\] " "Net \"Rs2E\[11\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[11\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[10\] " "Net \"Rs2E\[10\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[10\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[9\] " "Net \"Rs2E\[9\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[9\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[8\] " "Net \"Rs2E\[8\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[8\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[7\] " "Net \"Rs2E\[7\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[7\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[6\] " "Net \"Rs2E\[6\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[6\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[5\] " "Net \"Rs2E\[5\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[5\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480177 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1748596480177 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[31\] " "Net \"Rs1E\[31\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[31\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[30\] " "Net \"Rs1E\[30\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[30\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[29\] " "Net \"Rs1E\[29\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[29\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[28\] " "Net \"Rs1E\[28\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[28\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[27\] " "Net \"Rs1E\[27\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[27\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[26\] " "Net \"Rs1E\[26\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[26\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[25\] " "Net \"Rs1E\[25\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[25\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[24\] " "Net \"Rs1E\[24\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[24\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[23\] " "Net \"Rs1E\[23\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[23\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[22\] " "Net \"Rs1E\[22\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[22\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[21\] " "Net \"Rs1E\[21\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[21\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[20\] " "Net \"Rs1E\[20\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[20\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[19\] " "Net \"Rs1E\[19\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[19\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[18\] " "Net \"Rs1E\[18\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[18\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[17\] " "Net \"Rs1E\[17\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[17\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[16\] " "Net \"Rs1E\[16\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[16\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[15\] " "Net \"Rs1E\[15\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[15\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[14\] " "Net \"Rs1E\[14\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[14\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[13\] " "Net \"Rs1E\[13\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[13\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[12\] " "Net \"Rs1E\[12\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[12\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[11\] " "Net \"Rs1E\[11\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[11\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[10\] " "Net \"Rs1E\[10\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[10\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[9\] " "Net \"Rs1E\[9\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[9\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[8\] " "Net \"Rs1E\[8\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[8\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[7\] " "Net \"Rs1E\[7\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[7\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[6\] " "Net \"Rs1E\[6\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[6\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[5\] " "Net \"Rs1E\[5\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[5\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[31\] " "Net \"Rs2E\[31\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[31\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[30\] " "Net \"Rs2E\[30\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[30\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[29\] " "Net \"Rs2E\[29\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[29\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[28\] " "Net \"Rs2E\[28\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[28\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[27\] " "Net \"Rs2E\[27\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[27\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[26\] " "Net \"Rs2E\[26\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[26\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[25\] " "Net \"Rs2E\[25\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[25\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[24\] " "Net \"Rs2E\[24\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[24\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[23\] " "Net \"Rs2E\[23\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[23\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[22\] " "Net \"Rs2E\[22\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[22\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[21\] " "Net \"Rs2E\[21\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[21\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[20\] " "Net \"Rs2E\[20\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[20\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[19\] " "Net \"Rs2E\[19\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[19\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[18\] " "Net \"Rs2E\[18\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[18\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[17\] " "Net \"Rs2E\[17\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[17\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[16\] " "Net \"Rs2E\[16\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[16\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[15\] " "Net \"Rs2E\[15\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[15\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[14\] " "Net \"Rs2E\[14\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[14\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[13\] " "Net \"Rs2E\[13\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[13\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[12\] " "Net \"Rs2E\[12\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[12\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[11\] " "Net \"Rs2E\[11\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[11\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[10\] " "Net \"Rs2E\[10\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[10\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[9\] " "Net \"Rs2E\[9\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[9\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[8\] " "Net \"Rs2E\[8\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[8\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[7\] " "Net \"Rs2E\[7\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[7\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[6\] " "Net \"Rs2E\[6\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[6\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480178 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[5\] " "Net \"Rs2E\[5\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[5\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480178 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1748596480178 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[31\] " "Net \"Rs1E\[31\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[31\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[30\] " "Net \"Rs1E\[30\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[30\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[29\] " "Net \"Rs1E\[29\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[29\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[28\] " "Net \"Rs1E\[28\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[28\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[27\] " "Net \"Rs1E\[27\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[27\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[26\] " "Net \"Rs1E\[26\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[26\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[25\] " "Net \"Rs1E\[25\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[25\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[24\] " "Net \"Rs1E\[24\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[24\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[23\] " "Net \"Rs1E\[23\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[23\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[22\] " "Net \"Rs1E\[22\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[22\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[21\] " "Net \"Rs1E\[21\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[21\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[20\] " "Net \"Rs1E\[20\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[20\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[19\] " "Net \"Rs1E\[19\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[19\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[18\] " "Net \"Rs1E\[18\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[18\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[17\] " "Net \"Rs1E\[17\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[17\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[16\] " "Net \"Rs1E\[16\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[16\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[15\] " "Net \"Rs1E\[15\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[15\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[14\] " "Net \"Rs1E\[14\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[14\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[13\] " "Net \"Rs1E\[13\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[13\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[12\] " "Net \"Rs1E\[12\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[12\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[11\] " "Net \"Rs1E\[11\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[11\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[10\] " "Net \"Rs1E\[10\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[10\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[9\] " "Net \"Rs1E\[9\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[9\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[8\] " "Net \"Rs1E\[8\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[8\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[7\] " "Net \"Rs1E\[7\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[7\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[6\] " "Net \"Rs1E\[6\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[6\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs1E\[5\] " "Net \"Rs1E\[5\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs1E\[5\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[31\] " "Net \"Rs2E\[31\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[31\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[30\] " "Net \"Rs2E\[30\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[30\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[29\] " "Net \"Rs2E\[29\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[29\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[28\] " "Net \"Rs2E\[28\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[28\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[27\] " "Net \"Rs2E\[27\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[27\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[26\] " "Net \"Rs2E\[26\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[26\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[25\] " "Net \"Rs2E\[25\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[25\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[24\] " "Net \"Rs2E\[24\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[24\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[23\] " "Net \"Rs2E\[23\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[23\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[22\] " "Net \"Rs2E\[22\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[22\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[21\] " "Net \"Rs2E\[21\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[21\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[20\] " "Net \"Rs2E\[20\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[20\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[19\] " "Net \"Rs2E\[19\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[19\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[18\] " "Net \"Rs2E\[18\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[18\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[17\] " "Net \"Rs2E\[17\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[17\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[16\] " "Net \"Rs2E\[16\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[16\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[15\] " "Net \"Rs2E\[15\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[15\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[14\] " "Net \"Rs2E\[14\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[14\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[13\] " "Net \"Rs2E\[13\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[13\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[12\] " "Net \"Rs2E\[12\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[12\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[11\] " "Net \"Rs2E\[11\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[11\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[10\] " "Net \"Rs2E\[10\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[10\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[9\] " "Net \"Rs2E\[9\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[9\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[8\] " "Net \"Rs2E\[8\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[8\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[7\] " "Net \"Rs2E\[7\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[7\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[6\] " "Net \"Rs2E\[6\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[6\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs2E\[5\] " "Net \"Rs2E\[5\]\" is missing source, defaulting to GND" {  } { { "RISC_FPGA.v" "Rs2E\[5\]" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748596480179 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1748596480179 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux2_1_1bit:choose_clk\|mux_out " "Found clock multiplexer mux2_1_1bit:choose_clk\|mux_out" {  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 54 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1748596480320 "|RISC_FPGA|mux2_1_1bit:choose_clk|mux_out"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1748596480320 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RiscV_Datapath:DUT\|Data_Memory:comp20\|DMemory " "RAM logic \"RiscV_Datapath:DUT\|Data_Memory:comp20\|DMemory\" is uninferred due to asynchronous read logic" {  } { { "Data_Memory.v" "DMemory" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Data_Memory.v" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1748596480723 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RiscV_Datapath:DUT\|Decode_stage:comp3\|Register_File:comp7\|Regfile " "RAM logic \"RiscV_Datapath:DUT\|Decode_stage:comp3\|Register_File:comp7\|Regfile\" is uninferred due to asynchronous read logic" {  } { { "Register_File.v" "Regfile" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Register_File.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1748596480723 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RiscV_Datapath:DUT\|Fetch_stage:comp1\|Instruction_Memory:comp3\|Imemory " "RAM logic \"RiscV_Datapath:DUT\|Fetch_stage:comp1\|Instruction_Memory:comp3\|Imemory\" is uninferred due to asynchronous read logic" {  } { { "Instruction_Mem.v" "Imemory" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Instruction_Mem.v" 2 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1748596480723 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1748596480723 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RiscV_Datapath:DUT\|Decode_stage:comp3\|Control_Unit:comp6\|ImmSrc\[2\] " "LATCH primitive \"RiscV_Datapath:DUT\|Decode_stage:comp3\|Control_Unit:comp6\|ImmSrc\[2\]\" is permanently enabled" {  } { { "Control_Unit.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Control_Unit.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1748596480732 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RiscV_Datapath:DUT\|Decode_stage:comp3\|Control_Unit:comp6\|ImmSrc\[1\] " "LATCH primitive \"RiscV_Datapath:DUT\|Decode_stage:comp3\|Control_Unit:comp6\|ImmSrc\[1\]\" is permanently enabled" {  } { { "Control_Unit.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Control_Unit.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1748596480732 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RiscV_Datapath:DUT\|Decode_stage:comp3\|Control_Unit:comp6\|ImmSrc\[0\] " "LATCH primitive \"RiscV_Datapath:DUT\|Decode_stage:comp3\|Control_Unit:comp6\|ImmSrc\[0\]\" is permanently enabled" {  } { { "Control_Unit.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Control_Unit.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1748596480732 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "RiscV_Datapath:DUT\|D_to_E_register:comp9\|PC_plus4E_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"RiscV_Datapath:DUT\|D_to_E_register:comp9\|PC_plus4E_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748596481648 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748596481648 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 30 " "Parameter WIDTH set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1748596481648 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1748596481648 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1748596481648 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RiscV_Datapath:DUT\|D_to_E_register:comp9\|altshift_taps:PC_plus4E_rtl_0 " "Elaborated megafunction instantiation \"RiscV_Datapath:DUT\|D_to_E_register:comp9\|altshift_taps:PC_plus4E_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596481709 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RiscV_Datapath:DUT\|D_to_E_register:comp9\|altshift_taps:PC_plus4E_rtl_0 " "Instantiated megafunction \"RiscV_Datapath:DUT\|D_to_E_register:comp9\|altshift_taps:PC_plus4E_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748596481709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748596481709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 30 " "Parameter \"WIDTH\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748596481709 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1748596481709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_akm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_akm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_akm " "Found entity 1: shift_taps_akm" {  } { { "db/shift_taps_akm.tdf" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/db/shift_taps_akm.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596481731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596481731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p861.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p861.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p861 " "Found entity 1: altsyncram_p861" {  } { { "db/altsyncram_p861.tdf" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/db/altsyncram_p861.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596481757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596481757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/db/add_sub_24e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596481780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596481780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596481803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596481803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596481825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596481825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p8h " "Found entity 1: cntr_p8h" {  } { { "db/cntr_p8h.tdf" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/db/cntr_p8h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748596481848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596481848 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1748596482280 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[3\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[3\]\" and its non-tri-state driver." {  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1748596482307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[4\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[4\]\" and its non-tri-state driver." {  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1748596482307 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[5\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[5\]\" and its non-tri-state driver." {  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1748596482307 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1748596482307 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "LCD_DATA\[0\] GND pin " "The pin \"LCD_DATA\[0\]\" is fed by GND" {  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 10 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1748596482307 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "LCD_DATA\[1\] GND pin " "The pin \"LCD_DATA\[1\]\" is fed by GND" {  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 10 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1748596482307 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "LCD_DATA\[2\] GND pin " "The pin \"LCD_DATA\[2\]\" is fed by GND" {  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 10 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1748596482307 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "LCD_DATA\[6\] GND pin " "The pin \"LCD_DATA\[6\]\" is fed by GND" {  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 10 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1748596482307 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "LCD_DATA\[7\] GND pin " "The pin \"LCD_DATA\[7\]\" is fed by GND" {  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 10 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1748596482307 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1748596482307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV_Datapath:DUT\|Decode_stage:comp3\|Control_Unit:comp6\|ALUCtrl\[0\] " "Latch RiscV_Datapath:DUT\|Decode_stage:comp3\|Control_Unit:comp6\|ALUCtrl\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[6\] " "Ports D and ENA on the latch are fed by the same signal RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[6\]" {  } { { "F_to_D_register.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/F_to_D_register.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748596482312 ""}  } { { "Control_Unit.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Control_Unit.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748596482312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV_Datapath:DUT\|Decode_stage:comp3\|Control_Unit:comp6\|ALUCtrl\[2\] " "Latch RiscV_Datapath:DUT\|Decode_stage:comp3\|Control_Unit:comp6\|ALUCtrl\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[6\] " "Ports D and ENA on the latch are fed by the same signal RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[6\]" {  } { { "F_to_D_register.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/F_to_D_register.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748596482312 ""}  } { { "Control_Unit.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Control_Unit.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748596482312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV_Datapath:DUT\|Decode_stage:comp3\|Control_Unit:comp6\|ALUCtrl\[1\] " "Latch RiscV_Datapath:DUT\|Decode_stage:comp3\|Control_Unit:comp6\|ALUCtrl\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[6\] " "Ports D and ENA on the latch are fed by the same signal RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[6\]" {  } { { "F_to_D_register.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/F_to_D_register.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748596482312 ""}  } { { "Control_Unit.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Control_Unit.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748596482312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV_Datapath:DUT\|Decode_stage:comp3\|Control_Unit:comp6\|ALUCtrl\[3\] " "Latch RiscV_Datapath:DUT\|Decode_stage:comp3\|Control_Unit:comp6\|ALUCtrl\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[6\] " "Ports D and ENA on the latch are fed by the same signal RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[6\]" {  } { { "F_to_D_register.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/F_to_D_register.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748596482312 ""}  } { { "Control_Unit.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Control_Unit.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748596482312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV_Datapath:DUT\|Decode_stage:comp3\|Control_Unit:comp6\|ALUCtrl\[4\] " "Latch RiscV_Datapath:DUT\|Decode_stage:comp3\|Control_Unit:comp6\|ALUCtrl\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[0\] " "Ports D and ENA on the latch are fed by the same signal RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[0\]" {  } { { "F_to_D_register.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/F_to_D_register.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748596482312 ""}  } { { "Control_Unit.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Control_Unit.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748596482312 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/shift_taps_akm.tdf" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/db/shift_taps_akm.tdf" 42 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1748596482329 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1748596482329 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[3\]~synth " "Node \"LCD_DATA\[3\]~synth\"" {  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748596483783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[4\]~synth " "Node \"LCD_DATA\[4\]~synth\"" {  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748596483783 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[5\]~synth " "Node \"LCD_DATA\[5\]~synth\"" {  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748596483783 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1748596483783 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748596483783 "|RISC_FPGA|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748596483783 "|RISC_FPGA|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748596483783 "|RISC_FPGA|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748596483783 "|RISC_FPGA|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748596483783 "|RISC_FPGA|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748596483783 "|RISC_FPGA|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748596483783 "|RISC_FPGA|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748596483783 "|RISC_FPGA|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748596483783 "|RISC_FPGA|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748596483783 "|RISC_FPGA|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748596483783 "|RISC_FPGA|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748596483783 "|RISC_FPGA|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748596483783 "|RISC_FPGA|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748596483783 "|RISC_FPGA|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "RISC_FPGA.v" "" { Text "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748596483783 "|RISC_FPGA|LEDR[13]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1748596483783 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1748596483944 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "304 " "304 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1748596486924 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/output_files/RISC_FPGA.map.smsg " "Generated suppressed messages file D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/output_files/RISC_FPGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596487045 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1748596487239 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748596487239 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6828 " "Implemented 6828 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1748596487442 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1748596487442 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1748596487442 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6700 " "Implemented 6700 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1748596487442 ""} { "Info" "ICUT_CUT_TM_RAMS" "30 " "Implemented 30 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1748596487442 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1748596487442 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 284 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 284 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4899 " "Peak virtual memory: 4899 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748596487459 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 30 16:14:47 2025 " "Processing ended: Fri May 30 16:14:47 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748596487459 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748596487459 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748596487459 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1748596487459 ""}
