INFO: [VRFC 10-2263] Analyzing Verilog file "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_op_7_8/Verilog_src/ntt/bitreverse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitreverse
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_op_7_8/Verilog_src/ntt/btf_dif_gs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_dif_gs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_op_7_8/Verilog_src/ntt/btf_dit_ct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_dit_ct
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_op_7_8/Verilog_src/ntt/modadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modadd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_op_7_8/Verilog_src/ntt/moddiv_by_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moddiv_by_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_op_7_8/Verilog_src/ntt/modmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modmul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_op_7_8/Verilog_src/ntt/modred_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modred_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_op_7_8/Verilog_src/ntt/modsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modsub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_op_7_8/Verilog_src/ntt/ntt_memory_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_memory_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_op_7_8/Verilog_src/ntt/ntt_sdf_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_sdf_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_op_7_8/Verilog_src/ntt/sdf_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_sdf_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_op_7_8/Verilog_src/ntt/shiftreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_op_7_8/Verilog_src/ntt/tw_roms.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_rom_1
INFO: [VRFC 10-311] analyzing module tw_rom_2
INFO: [VRFC 10-311] analyzing module tw_rom_3
INFO: [VRFC 10-311] analyzing module tw_rom_4
INFO: [VRFC 10-311] analyzing module tw_rom_5
INFO: [VRFC 10-311] analyzing module tw_rom_6
INFO: [VRFC 10-311] analyzing module tw_rom_7
INFO: [VRFC 10-311] analyzing module tw_rom_8
INFO: [VRFC 10-311] analyzing module tw_rom_9
INFO: [VRFC 10-311] analyzing module tw_rom_10
INFO: [VRFC 10-311] analyzing module tw_rom_11
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_op_7_8/Verilog_src/ntt/tw_roms_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_roms_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csa_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csa_tree
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module int_mult_add
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_op_7_8/Verilog_src/ntt/intmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module intmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/wlmont.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wlmont
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_op_7_8/project_1/project_1.srcs/sources_1/imports/wlmont/wlmont_sub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wlmont_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_op_7_8/Verilog_src/ntt/ntt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_tb
WARNING: [VRFC 10-3380] identifier 'TYPE_RED' is used before its declaration [/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_op_7_8/Verilog_src/ntt/ntt_tb.v:8]
WARNING: [VRFC 10-3380] identifier 'TYPE_RED' is used before its declaration [/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_op_7_8/Verilog_src/ntt/ntt_tb.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/fhirner/Desktop/proteus/vivado_projects/sdf/ntt_op_7_8/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
