0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/jimar/Desktop/digital_lab/lab2/Lab2/Lab 2.sim/sim_3/synth/func/xsim/testbench_D_func_synth.v,1669678493,verilog,,C:/Users/jimar/Desktop/digital_lab/lab2/tesbench_D.v,,Baud_controller;Baud_controller_0;SIPO;UART2;glbl;uart_reciever;uart_transmitter,,,,,,,,
C:/Users/jimar/Desktop/digital_lab/lab2/tesbench_D.v,1669662593,verilog,,,,testbench_D,,,,,,,,
