{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1654177779694 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1654177779695 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 02 21:49:39 2022 " "Processing started: Thu Jun 02 21:49:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1654177779695 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1654177779695 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off sdram_rw_test -c sdram_rw_test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off sdram_rw_test -c sdram_rw_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1654177779695 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sdram_rw_test_8l_1000mv_85c_slow.vho D:/Project development/FPGABoardDesign/FPGA_Code/2_sdram_rw_test/par/simulation/modelsim/ simulation " "Generated file sdram_rw_test_8l_1000mv_85c_slow.vho in folder \"D:/Project development/FPGABoardDesign/FPGA_Code/2_sdram_rw_test/par/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1654177781603 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sdram_rw_test_8l_1000mv_0c_slow.vho D:/Project development/FPGABoardDesign/FPGA_Code/2_sdram_rw_test/par/simulation/modelsim/ simulation " "Generated file sdram_rw_test_8l_1000mv_0c_slow.vho in folder \"D:/Project development/FPGABoardDesign/FPGA_Code/2_sdram_rw_test/par/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1654177782055 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sdram_rw_test_min_1000mv_0c_fast.vho D:/Project development/FPGABoardDesign/FPGA_Code/2_sdram_rw_test/par/simulation/modelsim/ simulation " "Generated file sdram_rw_test_min_1000mv_0c_fast.vho in folder \"D:/Project development/FPGABoardDesign/FPGA_Code/2_sdram_rw_test/par/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1654177782518 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sdram_rw_test.vho D:/Project development/FPGABoardDesign/FPGA_Code/2_sdram_rw_test/par/simulation/modelsim/ simulation " "Generated file sdram_rw_test.vho in folder \"D:/Project development/FPGABoardDesign/FPGA_Code/2_sdram_rw_test/par/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1654177782952 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sdram_rw_test_8l_1000mv_85c_vhd_slow.sdo D:/Project development/FPGABoardDesign/FPGA_Code/2_sdram_rw_test/par/simulation/modelsim/ simulation " "Generated file sdram_rw_test_8l_1000mv_85c_vhd_slow.sdo in folder \"D:/Project development/FPGABoardDesign/FPGA_Code/2_sdram_rw_test/par/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1654177783274 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sdram_rw_test_8l_1000mv_0c_vhd_slow.sdo D:/Project development/FPGABoardDesign/FPGA_Code/2_sdram_rw_test/par/simulation/modelsim/ simulation " "Generated file sdram_rw_test_8l_1000mv_0c_vhd_slow.sdo in folder \"D:/Project development/FPGABoardDesign/FPGA_Code/2_sdram_rw_test/par/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1654177783610 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sdram_rw_test_min_1000mv_0c_vhd_fast.sdo D:/Project development/FPGABoardDesign/FPGA_Code/2_sdram_rw_test/par/simulation/modelsim/ simulation " "Generated file sdram_rw_test_min_1000mv_0c_vhd_fast.sdo in folder \"D:/Project development/FPGABoardDesign/FPGA_Code/2_sdram_rw_test/par/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1654177783925 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sdram_rw_test_vhd.sdo D:/Project development/FPGABoardDesign/FPGA_Code/2_sdram_rw_test/par/simulation/modelsim/ simulation " "Generated file sdram_rw_test_vhd.sdo in folder \"D:/Project development/FPGABoardDesign/FPGA_Code/2_sdram_rw_test/par/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1654177784244 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4605 " "Peak virtual memory: 4605 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1654177784700 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 02 21:49:44 2022 " "Processing ended: Thu Jun 02 21:49:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1654177784700 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1654177784700 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1654177784700 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1654177784700 ""}
