INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX 2/Multiplier_IP/Multiplier_IP.ip_user_files/bd/Multi_Bit_Multiplier/sim/Multi_Bit_Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_Bit_Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX 2/Multiplier_IP/Multiplier_IP.srcs/sources_1/bd/Multi_Bit_Multiplier/hdl/Multi_Bit_Multiplier_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_Bit_Multiplier_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX 2/Multiplier_IP/Multiplier_IP.srcs/sim_1/new/Multi_Bit_Multiplier_Tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_Bit_Multiplier_Tb
