--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Fri Sep 28 21:48:23 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     i2s_loopback
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 26.315789 -name clk9 [get_nets BCLK_GATE_RELEASE]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 26.315789 -name clk8 [get_nets WCLK_OUT_c_6]
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 24.513ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \I2SM/READY_FLAG_69  (from WCLK_OUT_c_6 +)
   Destination:    FD1S3AX    D              \I2SM/READY_T_70  (to WCLK_OUT_c_6 +)

   Delay:                   1.642ns  (27.0% logic, 73.0% route), 1 logic levels.

 Constraint Details:

      1.642ns data_path \I2SM/READY_FLAG_69 to \I2SM/READY_T_70 meets
     26.315ns delay constraint less
      0.160ns L_S requirement (totaling 26.155ns) by 24.513ns

 Path Details: \I2SM/READY_FLAG_69 to \I2SM/READY_T_70

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \I2SM/READY_FLAG_69 (from WCLK_OUT_c_6)
Route         2   e 1.198                                  \I2SM/READY_FLAG
                  --------
                    1.642  (27.0% logic, 73.0% route), 1 logic levels.

Report: 1.802 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 26.315789 -name clk7 [get_nets BCLK_GATE_RELEASE_adj_113]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 26.315789 -name clk6 [get_nets WCLK_IN_c]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 26.315789 -name clk5 [get_nets BCLK_IN_c]
            41 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 23.336ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \I2SS/WCLK_R_53  (from BCLK_IN_c +)
   Destination:    FD1S3AX    D              \I2SS/WCLK_EDGE_54  (to BCLK_IN_c +)

   Delay:                   2.819ns  (33.2% logic, 66.8% route), 2 logic levels.

 Constraint Details:

      2.819ns data_path \I2SS/WCLK_R_53 to \I2SS/WCLK_EDGE_54 meets
     26.315ns delay constraint less
      0.160ns L_S requirement (totaling 26.155ns) by 23.336ns

 Path Details: \I2SS/WCLK_R_53 to \I2SS/WCLK_EDGE_54

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \I2SS/WCLK_R_53 (from BCLK_IN_c)
Route         1   e 0.941                                  \I2SS/WCLK_R
LUT4        ---     0.493              B to Z              \I2SS/WCLK_I_0_2_lut
Route         1   e 0.941                                  \I2SS/WCLK_EDGE_N_98
                  --------
                    2.819  (33.2% logic, 66.8% route), 2 logic levels.


Passed:  The following path meets requirements by 24.770ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \I2SS/WCLK_EDGE_54  (from BCLK_IN_c +)
   Destination:    FD1S3DX    D              BIT_DELAY_SR__1__i1  (to BCLK_IN_c +)

   Delay:                   1.385ns  (32.1% logic, 67.9% route), 1 logic levels.

 Constraint Details:

      1.385ns data_path \I2SS/WCLK_EDGE_54 to BIT_DELAY_SR__1__i1 meets
     26.315ns delay constraint less
      0.160ns L_S requirement (totaling 26.155ns) by 24.770ns

 Path Details: \I2SS/WCLK_EDGE_54 to BIT_DELAY_SR__1__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \I2SS/WCLK_EDGE_54 (from BCLK_IN_c)
Route         1   e 0.941                                  WCLK_EDGE_adj_112
                  --------
                    1.385  (32.1% logic, 67.9% route), 1 logic levels.


Passed:  The following path meets requirements by 24.770ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             BIT_DELAY_SR__1__i1  (from BCLK_IN_c +)
   Destination:    FD1S3DX    D              BIT_DELAY_SR__1__i2  (to BCLK_IN_c +)

   Delay:                   1.385ns  (32.1% logic, 67.9% route), 1 logic levels.

 Constraint Details:

      1.385ns data_path BIT_DELAY_SR__1__i1 to BIT_DELAY_SR__1__i2 meets
     26.315ns delay constraint less
      0.160ns L_S requirement (totaling 26.155ns) by 24.770ns

 Path Details: BIT_DELAY_SR__1__i1 to BIT_DELAY_SR__1__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              BIT_DELAY_SR__1__i1 (from BCLK_IN_c)
Route         1   e 0.941                                  n40_adj_142
                  --------
                    1.385  (32.1% logic, 67.9% route), 1 logic levels.

Report: 2.979 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 26.315789 -name clk4 [get_nets \I2SS/BCLK_SR_L]
            23 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 24.513ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \I2SS/DATA_IN_L_T_i0  (from \I2SS/BCLK_SR_L +)
   Destination:    FD1S3AX    D              \I2SS/DATA_IN_L_T_i1  (to \I2SS/BCLK_SR_L +)

   Delay:                   1.642ns  (27.0% logic, 73.0% route), 1 logic levels.

 Constraint Details:

      1.642ns data_path \I2SS/DATA_IN_L_T_i0 to \I2SS/DATA_IN_L_T_i1 meets
     26.315ns delay constraint less
      0.160ns L_S requirement (totaling 26.155ns) by 24.513ns

 Path Details: \I2SS/DATA_IN_L_T_i0 to \I2SS/DATA_IN_L_T_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \I2SS/DATA_IN_L_T_i0 (from \I2SS/BCLK_SR_L)
Route         2   e 1.198                                  DATA_IN_L[0]
                  --------
                    1.642  (27.0% logic, 73.0% route), 1 logic levels.


Passed:  The following path meets requirements by 24.513ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \I2SS/DATA_IN_L_T_i1  (from \I2SS/BCLK_SR_L +)
   Destination:    FD1S3AX    D              \I2SS/DATA_IN_L_T_i2  (to \I2SS/BCLK_SR_L +)

   Delay:                   1.642ns  (27.0% logic, 73.0% route), 1 logic levels.

 Constraint Details:

      1.642ns data_path \I2SS/DATA_IN_L_T_i1 to \I2SS/DATA_IN_L_T_i2 meets
     26.315ns delay constraint less
      0.160ns L_S requirement (totaling 26.155ns) by 24.513ns

 Path Details: \I2SS/DATA_IN_L_T_i1 to \I2SS/DATA_IN_L_T_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \I2SS/DATA_IN_L_T_i1 (from \I2SS/BCLK_SR_L)
Route         2   e 1.198                                  DATA_IN_L[1]
                  --------
                    1.642  (27.0% logic, 73.0% route), 1 logic levels.


Passed:  The following path meets requirements by 24.513ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \I2SS/DATA_IN_L_T_i2  (from \I2SS/BCLK_SR_L +)
   Destination:    FD1S3AX    D              \I2SS/DATA_IN_L_T_i3  (to \I2SS/BCLK_SR_L +)

   Delay:                   1.642ns  (27.0% logic, 73.0% route), 1 logic levels.

 Constraint Details:

      1.642ns data_path \I2SS/DATA_IN_L_T_i2 to \I2SS/DATA_IN_L_T_i3 meets
     26.315ns delay constraint less
      0.160ns L_S requirement (totaling 26.155ns) by 24.513ns

 Path Details: \I2SS/DATA_IN_L_T_i2 to \I2SS/DATA_IN_L_T_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \I2SS/DATA_IN_L_T_i2 (from \I2SS/BCLK_SR_L)
Route         2   e 1.198                                  DATA_IN_L[2]
                  --------
                    1.642  (27.0% logic, 73.0% route), 1 logic levels.

Report: 1.802 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 26.315789 -name clk3 [get_nets BCLK_OUT_c]
            74 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 22.030ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             CLK_TREE_57__i0  (from BCLK_OUT_c +)
   Destination:    FD1S3DX    D              CLK_TREE_57__i6  (to BCLK_OUT_c -)

   Delay:                   4.125ns  (52.9% logic, 47.1% route), 5 logic levels.

 Constraint Details:

      4.125ns data_path CLK_TREE_57__i0 to CLK_TREE_57__i6 meets
     26.315ns delay constraint less
      0.160ns L_S requirement (totaling 26.155ns) by 22.030ns

 Path Details: CLK_TREE_57__i0 to CLK_TREE_57__i6

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              CLK_TREE_57__i0 (from BCLK_OUT_c)
Route         1   e 0.941                                  n7
A1_TO_FCO   ---     0.827           A[2] to COUT           CLK_TREE_57_add_4_1
Route         1   e 0.020                                  n467
FCI_TO_FCO  ---     0.157            CIN to COUT           CLK_TREE_57_add_4_3
Route         1   e 0.020                                  n468
FCI_TO_FCO  ---     0.157            CIN to COUT           CLK_TREE_57_add_4_5
Route         1   e 0.020                                  n469
FCI_TO_F    ---     0.598            CIN to S[2]           CLK_TREE_57_add_4_7
Route         1   e 0.941                                  n34
                  --------
                    4.125  (52.9% logic, 47.1% route), 5 logic levels.


Passed:  The following path meets requirements by 22.030ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             CLK_TREE_57__i0  (from BCLK_OUT_c +)
   Destination:    FD1S3DX    D              CLK_TREE_57__i5  (to BCLK_OUT_c -)

   Delay:                   4.125ns  (52.9% logic, 47.1% route), 5 logic levels.

 Constraint Details:

      4.125ns data_path CLK_TREE_57__i0 to CLK_TREE_57__i5 meets
     26.315ns delay constraint less
      0.160ns L_S requirement (totaling 26.155ns) by 22.030ns

 Path Details: CLK_TREE_57__i0 to CLK_TREE_57__i5

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              CLK_TREE_57__i0 (from BCLK_OUT_c)
Route         1   e 0.941                                  n7
A1_TO_FCO   ---     0.827           A[2] to COUT           CLK_TREE_57_add_4_1
Route         1   e 0.020                                  n467
FCI_TO_FCO  ---     0.157            CIN to COUT           CLK_TREE_57_add_4_3
Route         1   e 0.020                                  n468
FCI_TO_FCO  ---     0.157            CIN to COUT           CLK_TREE_57_add_4_5
Route         1   e 0.020                                  n469
FCI_TO_F    ---     0.598            CIN to S[2]           CLK_TREE_57_add_4_7
Route         1   e 0.941                                  n35
                  --------
                    4.125  (52.9% logic, 47.1% route), 5 logic levels.


Passed:  The following path meets requirements by 22.207ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             CLK_TREE_57__i2  (from BCLK_OUT_c +)
   Destination:    FD1S3DX    D              CLK_TREE_57__i6  (to BCLK_OUT_c -)

   Delay:                   3.948ns  (51.3% logic, 48.7% route), 4 logic levels.

 Constraint Details:

      3.948ns data_path CLK_TREE_57__i2 to CLK_TREE_57__i6 meets
     26.315ns delay constraint less
      0.160ns L_S requirement (totaling 26.155ns) by 22.207ns

 Path Details: CLK_TREE_57__i2 to CLK_TREE_57__i6

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              CLK_TREE_57__i2 (from BCLK_OUT_c)
Route         1   e 0.941                                  n5_adj_100
A1_TO_FCO   ---     0.827           A[2] to COUT           CLK_TREE_57_add_4_3
Route         1   e 0.020                                  n468
FCI_TO_FCO  ---     0.157            CIN to COUT           CLK_TREE_57_add_4_5
Route         1   e 0.020                                  n469
FCI_TO_F    ---     0.598            CIN to S[2]           CLK_TREE_57_add_4_7
Route         1   e 0.941                                  n34
                  --------
                    3.948  (51.3% logic, 48.7% route), 4 logic levels.

Report: 4.285 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 26.315789 -name clk2 [get_nets \I2SS/BCLK_SR_R]
            23 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 24.513ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \I2SS/DATA_IN_R_T_i0  (from \I2SS/BCLK_SR_R +)
   Destination:    FD1S3AX    D              \I2SS/DATA_IN_R_T_i1  (to \I2SS/BCLK_SR_R +)

   Delay:                   1.642ns  (27.0% logic, 73.0% route), 1 logic levels.

 Constraint Details:

      1.642ns data_path \I2SS/DATA_IN_R_T_i0 to \I2SS/DATA_IN_R_T_i1 meets
     26.315ns delay constraint less
      0.160ns L_S requirement (totaling 26.155ns) by 24.513ns

 Path Details: \I2SS/DATA_IN_R_T_i0 to \I2SS/DATA_IN_R_T_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \I2SS/DATA_IN_R_T_i0 (from \I2SS/BCLK_SR_R)
Route         2   e 1.198                                  DATA_IN_R[0]
                  --------
                    1.642  (27.0% logic, 73.0% route), 1 logic levels.


Passed:  The following path meets requirements by 24.513ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \I2SS/DATA_IN_R_T_i1  (from \I2SS/BCLK_SR_R +)
   Destination:    FD1S3AX    D              \I2SS/DATA_IN_R_T_i2  (to \I2SS/BCLK_SR_R +)

   Delay:                   1.642ns  (27.0% logic, 73.0% route), 1 logic levels.

 Constraint Details:

      1.642ns data_path \I2SS/DATA_IN_R_T_i1 to \I2SS/DATA_IN_R_T_i2 meets
     26.315ns delay constraint less
      0.160ns L_S requirement (totaling 26.155ns) by 24.513ns

 Path Details: \I2SS/DATA_IN_R_T_i1 to \I2SS/DATA_IN_R_T_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \I2SS/DATA_IN_R_T_i1 (from \I2SS/BCLK_SR_R)
Route         2   e 1.198                                  DATA_IN_R[1]
                  --------
                    1.642  (27.0% logic, 73.0% route), 1 logic levels.


Passed:  The following path meets requirements by 24.513ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \I2SS/DATA_IN_R_T_i2  (from \I2SS/BCLK_SR_R +)
   Destination:    FD1S3AX    D              \I2SS/DATA_IN_R_T_i3  (to \I2SS/BCLK_SR_R +)

   Delay:                   1.642ns  (27.0% logic, 73.0% route), 1 logic levels.

 Constraint Details:

      1.642ns data_path \I2SS/DATA_IN_R_T_i2 to \I2SS/DATA_IN_R_T_i3 meets
     26.315ns delay constraint less
      0.160ns L_S requirement (totaling 26.155ns) by 24.513ns

 Path Details: \I2SS/DATA_IN_R_T_i2 to \I2SS/DATA_IN_R_T_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \I2SS/DATA_IN_R_T_i2 (from \I2SS/BCLK_SR_R)
Route         2   e 1.198                                  DATA_IN_R[2]
                  --------
                    1.642  (27.0% logic, 73.0% route), 1 logic levels.

Report: 1.802 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 26.315789 -name clk1 [get_nets \I2SS/BCLK_IN_c_derived_5]
            15 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 21.328ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \I2SS/BIT_CTR_59__i0  (from \I2SS/BCLK_IN_c_derived_5 +)
   Destination:    FD1S3DX    D              \I2SS/BIT_CTR_59__i4  (to \I2SS/BCLK_IN_c_derived_5 +)

   Delay:                   4.827ns  (29.6% logic, 70.4% route), 3 logic levels.

 Constraint Details:

      4.827ns data_path \I2SS/BIT_CTR_59__i0 to \I2SS/BIT_CTR_59__i4 meets
     26.315ns delay constraint less
      0.160ns L_S requirement (totaling 26.155ns) by 21.328ns

 Path Details: \I2SS/BIT_CTR_59__i0 to \I2SS/BIT_CTR_59__i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \I2SS/BIT_CTR_59__i0 (from \I2SS/BCLK_IN_c_derived_5)
Route         6   e 1.515                                  \I2SS/BIT_CTR[0]
LUT4        ---     0.493              B to Z              \I2SS/i226_2_lut_rep_4
Route         1   e 0.941                                  \I2SS/n590
LUT4        ---     0.493              B to Z              \I2SS/i244_3_lut_4_lut
Route         1   e 0.941                                  \I2SS/n26
                  --------
                    4.827  (29.6% logic, 70.4% route), 3 logic levels.


Passed:  The following path meets requirements by 21.381ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \I2SS/BIT_CTR_59__i1  (from \I2SS/BCLK_IN_c_derived_5 +)
   Destination:    FD1S3DX    D              \I2SS/BIT_CTR_59__i4  (to \I2SS/BCLK_IN_c_derived_5 +)

   Delay:                   4.774ns  (30.0% logic, 70.0% route), 3 logic levels.

 Constraint Details:

      4.774ns data_path \I2SS/BIT_CTR_59__i1 to \I2SS/BIT_CTR_59__i4 meets
     26.315ns delay constraint less
      0.160ns L_S requirement (totaling 26.155ns) by 21.381ns

 Path Details: \I2SS/BIT_CTR_59__i1 to \I2SS/BIT_CTR_59__i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \I2SS/BIT_CTR_59__i1 (from \I2SS/BCLK_IN_c_derived_5)
Route         5   e 1.462                                  \I2SS/BIT_CTR[1]
LUT4        ---     0.493              A to Z              \I2SS/i226_2_lut_rep_4
Route         1   e 0.941                                  \I2SS/n590
LUT4        ---     0.493              B to Z              \I2SS/i244_3_lut_4_lut
Route         1   e 0.941                                  \I2SS/n26
                  --------
                    4.774  (30.0% logic, 70.0% route), 3 logic levels.


Passed:  The following path meets requirements by 22.762ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \I2SS/BIT_CTR_59__i0  (from \I2SS/BCLK_IN_c_derived_5 +)
   Destination:    FD1S3DX    D              \I2SS/BIT_CTR_59__i0  (to \I2SS/BCLK_IN_c_derived_5 +)

   Delay:                   3.393ns  (27.6% logic, 72.4% route), 2 logic levels.

 Constraint Details:

      3.393ns data_path \I2SS/BIT_CTR_59__i0 to \I2SS/BIT_CTR_59__i0 meets
     26.315ns delay constraint less
      0.160ns L_S requirement (totaling 26.155ns) by 22.762ns

 Path Details: \I2SS/BIT_CTR_59__i0 to \I2SS/BIT_CTR_59__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \I2SS/BIT_CTR_59__i0 (from \I2SS/BCLK_IN_c_derived_5)
Route         6   e 1.515                                  \I2SS/BIT_CTR[0]
LUT4        ---     0.493              A to Z              \I2SS/i221_1_lut
Route         1   e 0.941                                  \I2SS/n30
                  --------
                    3.393  (27.6% logic, 72.4% route), 2 logic levels.

Report: 4.987 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 26.315789 -name clk0 [get_nets \I2SM/BCLK_SR]
            60 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 21.328ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \I2SM/BIT_CTR_58__i0  (from \I2SM/BCLK_SR +)
   Destination:    FD1S3DX    D              \I2SM/BIT_CTR_58__i4  (to \I2SM/BCLK_SR +)

   Delay:                   4.827ns  (29.6% logic, 70.4% route), 3 logic levels.

 Constraint Details:

      4.827ns data_path \I2SM/BIT_CTR_58__i0 to \I2SM/BIT_CTR_58__i4 meets
     26.315ns delay constraint less
      0.160ns L_S requirement (totaling 26.155ns) by 21.328ns

 Path Details: \I2SM/BIT_CTR_58__i0 to \I2SM/BIT_CTR_58__i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \I2SM/BIT_CTR_58__i0 (from \I2SM/BCLK_SR)
Route         6   e 1.515                                  \I2SM/BIT_CTR[0]
LUT4        ---     0.493              B to Z              \I2SM/i262_2_lut_rep_3
Route         1   e 0.941                                  \I2SM/n589
LUT4        ---     0.493              B to Z              \I2SM/i280_3_lut_4_lut
Route         1   e 0.941                                  \I2SM/n26
                  --------
                    4.827  (29.6% logic, 70.4% route), 3 logic levels.


Passed:  The following path meets requirements by 21.381ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \I2SM/BIT_CTR_58__i1  (from \I2SM/BCLK_SR +)
   Destination:    FD1S3DX    D              \I2SM/BIT_CTR_58__i4  (to \I2SM/BCLK_SR +)

   Delay:                   4.774ns  (30.0% logic, 70.0% route), 3 logic levels.

 Constraint Details:

      4.774ns data_path \I2SM/BIT_CTR_58__i1 to \I2SM/BIT_CTR_58__i4 meets
     26.315ns delay constraint less
      0.160ns L_S requirement (totaling 26.155ns) by 21.381ns

 Path Details: \I2SM/BIT_CTR_58__i1 to \I2SM/BIT_CTR_58__i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \I2SM/BIT_CTR_58__i1 (from \I2SM/BCLK_SR)
Route         5   e 1.462                                  \I2SM/BIT_CTR[1]
LUT4        ---     0.493              A to Z              \I2SM/i262_2_lut_rep_3
Route         1   e 0.941                                  \I2SM/n589
LUT4        ---     0.493              B to Z              \I2SM/i280_3_lut_4_lut
Route         1   e 0.941                                  \I2SM/n26
                  --------
                    4.774  (30.0% logic, 70.0% route), 3 logic levels.


Passed:  The following path meets requirements by 22.762ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \I2SM/BIT_CTR_58__i0  (from \I2SM/BCLK_SR +)
   Destination:    FD1S3DX    D              \I2SM/BIT_CTR_58__i0  (to \I2SM/BCLK_SR +)

   Delay:                   3.393ns  (27.6% logic, 72.4% route), 2 logic levels.

 Constraint Details:

      3.393ns data_path \I2SM/BIT_CTR_58__i0 to \I2SM/BIT_CTR_58__i0 meets
     26.315ns delay constraint less
      0.160ns L_S requirement (totaling 26.155ns) by 22.762ns

 Path Details: \I2SM/BIT_CTR_58__i0 to \I2SM/BIT_CTR_58__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \I2SM/BIT_CTR_58__i0 (from \I2SM/BCLK_SR)
Route         6   e 1.515                                  \I2SM/BIT_CTR[0]
LUT4        ---     0.493              A to Z              \I2SM/i257_1_lut
Route         1   e 0.941                                  \I2SM/n30
                  --------
                    3.393  (27.6% logic, 72.4% route), 2 logic levels.

Report: 4.987 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 26.315789 -name    |             |             |
clk9 [get_nets BCLK_GATE_RELEASE]       |            -|            -|     0  
                                        |             |             |
create_clock -period 26.315789 -name    |             |             |
clk8 [get_nets WCLK_OUT_c_6]            |    26.315 ns|     1.802 ns|     1  
                                        |             |             |
create_clock -period 26.315789 -name    |             |             |
clk7 [get_nets                          |             |             |
BCLK_GATE_RELEASE_adj_113]              |            -|            -|     0  
                                        |             |             |
create_clock -period 26.315789 -name    |             |             |
clk6 [get_nets WCLK_IN_c]               |            -|            -|     0  
                                        |             |             |
create_clock -period 26.315789 -name    |             |             |
clk5 [get_nets BCLK_IN_c]               |    26.315 ns|     2.979 ns|     2  
                                        |             |             |
create_clock -period 26.315789 -name    |             |             |
clk4 [get_nets \I2SS/BCLK_SR_L]         |    26.315 ns|     1.802 ns|     1  
                                        |             |             |
create_clock -period 26.315789 -name    |             |             |
clk3 [get_nets BCLK_OUT_c]              |    26.315 ns|     4.285 ns|     5  
                                        |             |             |
create_clock -period 26.315789 -name    |             |             |
clk2 [get_nets \I2SS/BCLK_SR_R]         |    26.315 ns|     1.802 ns|     1  
                                        |             |             |
create_clock -period 26.315789 -name    |             |             |
clk1 [get_nets                          |             |             |
\I2SS/BCLK_IN_c_derived_5]              |    26.315 ns|     4.987 ns|     3  
                                        |             |             |
create_clock -period 26.315789 -name    |             |             |
clk0 [get_nets \I2SM/BCLK_SR]           |    26.315 ns|     4.987 ns|     3  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  240 paths, 225 nets, and 403 connections (56.5% coverage)


Peak memory: 85319680 bytes, TRCE: 512000 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
