rom_sine.v,verilog,xil_defaultlib,../../../../DDS_test.srcs/sources_1/ip/rom_sine/sim/rom_sine.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
