
Copyright (C) 1994-2025 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: W-2025.03LR-SP1
Install: C:\lscc\radiant\2025.2\synpbase
OS: Windows 10 or later
Hostname: L-PF4L4NVG

Implementation : Avant

# Written on Tue Jan  6 09:37:02 2026

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\lscc\radiant\2025.2\scripts\tcl\flow\radiant_synplify_vars.tcl"
                         "O:\src\Avant_lib\sincos_linear\project\Avant\sincos_linear_Avant_cpe.ldc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                                             Requested     Requested     Clock        Clock                     Clock
Level     Clock                                                             Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                            200.0 MHz     5.000         system       system_clkgroup           0    
                                                                                                                                                    
0 -       gpll_ipgen_lscc_pll_Z1_layer0|clkout_clkop_o_inferred_clock       200.0 MHz     5.000         inferred     Inferred_clkgroup_0_1     211  
                                                                                                                                                    
0 -       gpll_ipgen_lscc_pll_Z1_layer0|clkout_testclk_o_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_0_2     27   
====================================================================================================================================================


Clock Load Summary
******************

                                                                  Clock     Source                                                         Clock Pin                                                          Non-clock Pin     Non-clock Pin
Clock                                                             Load      Pin                                                            Seq Example                                                        Seq Example       Comb Example 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                            0         -                                                              -                                                                  -                 -            
                                                                                                                                                                                                                                             
gpll_ipgen_lscc_pll_Z1_layer0|clkout_clkop_o_inferred_clock       211       gpll_i.lscc_pll_inst.gen_ext_outclkdiv\.u_pll.CLKOP(PLLC)      G_1.C                                                              -                 -            
                                                                                                                                                                                                                                             
gpll_ipgen_lscc_pll_Z1_layer0|clkout_testclk_o_inferred_clock     27        gpll_i.lscc_pll_inst.gen_ext_outclkdiv\.u_pll.CLKRES(PLLC)     gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init\.pll_lock_reg.C     -                 -            
=============================================================================================================================================================================================================================================
