-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ban_interface_p_sum_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_read13 : IN STD_LOGIC_VECTOR (127 downto 0);
    p_read4 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read10 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read11 : IN STD_LOGIC_VECTOR (31 downto 0);
    diff_p : IN STD_LOGIC_VECTOR (1 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_395_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_395_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_395_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_395_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_395_p_ce : OUT STD_LOGIC;
    grp_fu_1342_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1342_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1342_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_1342_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_1342_p_ce : OUT STD_LOGIC );
end;


architecture behav of ban_interface_p_sum_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (16 downto 0) := "00000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (16 downto 0) := "00000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (16 downto 0) := "00000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (16 downto 0) := "00000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (16 downto 0) := "00000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (16 downto 0) := "00000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (16 downto 0) := "00001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (16 downto 0) := "00010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (16 downto 0) := "00100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (16 downto 0) := "01000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (16 downto 0) := "10000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal reg_307 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal tmp_245_reg_669 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal trunc_ln111_fu_316_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln111_reg_641 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln111_fu_330_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln111_1_fu_345_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln111_1_reg_653 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln111_2_fu_359_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln111_2_reg_659 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln77_fu_363_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln77_reg_664 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_245_fu_369_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal select_ln117_fu_379_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_391_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_reg_678 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln77_3_fu_442_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_3_reg_683 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal empty_fu_450_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_reg_687 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal icmp_ln92_fu_455_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln92_reg_693 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln92_fu_461_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln92_reg_697 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_fu_502_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal icmp_ln104_fu_507_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln104_reg_717 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln104_fu_529_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln104_reg_721 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_ap_start : STD_LOGIC;
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_ap_done : STD_LOGIC;
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_ap_idle : STD_LOGIC;
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_ap_ready : STD_LOGIC;
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_idx_tmp_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_idx_tmp_out_ap_vld : STD_LOGIC;
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_grp_fu_301_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_grp_fu_301_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_grp_fu_301_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_grp_fu_301_p_ce : STD_LOGIC;
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_ap_start : STD_LOGIC;
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_ap_done : STD_LOGIC;
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_ap_idle : STD_LOGIC;
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_ap_ready : STD_LOGIC;
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_agg_result_num_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_agg_result_num_1_out_ap_vld : STD_LOGIC;
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_agg_result_num16_0_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_agg_result_num16_0_out_ap_vld : STD_LOGIC;
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_agg_result_num2_0_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_agg_result_num2_0_out_ap_vld : STD_LOGIC;
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_ap_start : STD_LOGIC;
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_ap_done : STD_LOGIC;
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_ap_idle : STD_LOGIC;
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_ap_ready : STD_LOGIC;
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_agg_result_num_4_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_agg_result_num_4_out_ap_vld : STD_LOGIC;
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_agg_result_num16_3_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_agg_result_num16_3_out_ap_vld : STD_LOGIC;
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_agg_result_num2_3_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_agg_result_num2_3_out_ap_vld : STD_LOGIC;
    signal agg_result_num_0_reg_132 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_num16_6_reg_142 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_num_3_reg_152 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_num16_2_reg_163 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_num2_2_reg_174 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_base_0_lcssa_i25_phi_fu_188_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal base_0_lcssa_i25_reg_184 : STD_LOGIC_VECTOR (1 downto 0);
    signal base_fu_485_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal agg_result_p_0_reg_196 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_agg_result_num_6_phi_fu_210_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_num_6_reg_207 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_phi_mux_agg_result_num16_5_phi_fu_222_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_num16_5_reg_219 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_agg_result_num2_5_phi_fu_234_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_num2_5_reg_231 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_agg_result_p_3_phi_fu_245_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_p_3_reg_242 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal grp_fu_294_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_294_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_301_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_301_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln111_1_fu_320_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln111_2_fu_335_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln111_3_fu_349_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln117_fu_376_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_391_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal bitcast_ln77_fu_400_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_231_fu_404_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln77_fu_414_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln77_10_fu_424_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln77_9_fu_418_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_fu_430_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_fu_436_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln92_fu_480_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln100_fu_492_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sext_ln100_fu_498_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln104_fu_513_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln104_8_fu_517_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln104_fu_523_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_301_ce : STD_LOGIC;
    signal grp_fu_301_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_return_0_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_1_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_2_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_3_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component ban_interface_p_sum_1_Pipeline_VITIS_LOOP_84_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        agg_result_num_0 : IN STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num16_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_287 : IN STD_LOGIC_VECTOR (31 downto 0);
        idx_tmp_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        idx_tmp_out_ap_vld : OUT STD_LOGIC;
        grp_fu_301_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_301_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_301_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_301_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_301_p_ce : OUT STD_LOGIC );
    end component;


    component ban_interface_p_sum_1_Pipeline_VITIS_LOOP_92_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        agg_result_num_0 : IN STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num16_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp_287 : IN STD_LOGIC_VECTOR (31 downto 0);
        zext_ln92 : IN STD_LOGIC_VECTOR (1 downto 0);
        xor_ln92 : IN STD_LOGIC_VECTOR (1 downto 0);
        agg_result_num_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num_1_out_ap_vld : OUT STD_LOGIC;
        agg_result_num16_0_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num16_0_out_ap_vld : OUT STD_LOGIC;
        agg_result_num2_0_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num2_0_out_ap_vld : OUT STD_LOGIC );
    end component;


    component ban_interface_p_sum_1_Pipeline_VITIS_LOOP_104_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        agg_result_num_3 : IN STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num16_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num2_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        zext_ln104 : IN STD_LOGIC_VECTOR (1 downto 0);
        zext_ln104_16 : IN STD_LOGIC_VECTOR (2 downto 0);
        agg_result_num_4_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num_4_out_ap_vld : OUT STD_LOGIC;
        agg_result_num16_3_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num16_3_out_ap_vld : OUT STD_LOGIC;
        agg_result_num2_3_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_num2_3_out_ap_vld : OUT STD_LOGIC );
    end component;


    component ban_interface_fadd_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component ban_interface_mux_32_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254 : component ban_interface_p_sum_1_Pipeline_VITIS_LOOP_84_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_ap_start,
        ap_done => grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_ap_done,
        ap_idle => grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_ap_idle,
        ap_ready => grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_ap_ready,
        agg_result_num_0 => agg_result_num_0_reg_132,
        agg_result_num16_6 => agg_result_num16_6_reg_142,
        tmp_287 => reg_307,
        idx_tmp_out => grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_idx_tmp_out,
        idx_tmp_out_ap_vld => grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_idx_tmp_out_ap_vld,
        grp_fu_301_p_din0 => grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_grp_fu_301_p_din0,
        grp_fu_301_p_din1 => grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_grp_fu_301_p_din1,
        grp_fu_301_p_opcode => grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_grp_fu_301_p_opcode,
        grp_fu_301_p_dout0 => grp_fu_1342_p_dout0,
        grp_fu_301_p_ce => grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_grp_fu_301_p_ce);

    grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264 : component ban_interface_p_sum_1_Pipeline_VITIS_LOOP_92_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_ap_start,
        ap_done => grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_ap_done,
        ap_idle => grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_ap_idle,
        ap_ready => grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_ap_ready,
        agg_result_num_0 => agg_result_num_0_reg_132,
        agg_result_num16_6 => agg_result_num16_6_reg_142,
        tmp_287 => reg_307,
        zext_ln92 => empty_reg_687,
        xor_ln92 => xor_ln92_reg_697,
        agg_result_num_1_out => grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_agg_result_num_1_out,
        agg_result_num_1_out_ap_vld => grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_agg_result_num_1_out_ap_vld,
        agg_result_num16_0_out => grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_agg_result_num16_0_out,
        agg_result_num16_0_out_ap_vld => grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_agg_result_num16_0_out_ap_vld,
        agg_result_num2_0_out => grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_agg_result_num2_0_out,
        agg_result_num2_0_out_ap_vld => grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_agg_result_num2_0_out_ap_vld);

    grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278 : component ban_interface_p_sum_1_Pipeline_VITIS_LOOP_104_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_ap_start,
        ap_done => grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_ap_done,
        ap_idle => grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_ap_idle,
        ap_ready => grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_ap_ready,
        agg_result_num_3 => agg_result_num_3_reg_152,
        agg_result_num16_2 => agg_result_num16_2_reg_163,
        agg_result_num2_2 => agg_result_num2_2_reg_174,
        zext_ln104 => base_0_lcssa_i25_reg_184,
        zext_ln104_16 => select_ln104_reg_721,
        agg_result_num_4_out => grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_agg_result_num_4_out,
        agg_result_num_4_out_ap_vld => grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_agg_result_num_4_out_ap_vld,
        agg_result_num16_3_out => grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_agg_result_num16_3_out,
        agg_result_num16_3_out_ap_vld => grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_agg_result_num16_3_out_ap_vld,
        agg_result_num2_3_out => grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_agg_result_num2_3_out,
        agg_result_num2_3_out_ap_vld => grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_agg_result_num2_3_out_ap_vld);

    mux_32_32_1_1_U522 : component ban_interface_mux_32_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => p_read4,
        din1 => p_read10,
        din2 => p_read11,
        din3 => tmp_s_fu_391_p4,
        dout => tmp_s_fu_391_p5);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_return_0_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_0_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                    ap_return_0_preg <= ap_phi_mux_agg_result_p_3_phi_fu_245_p6;
                end if; 
            end if;
        end if;
    end process;


    ap_return_1_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_1_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                    ap_return_1_preg <= ap_phi_mux_agg_result_num_6_phi_fu_210_p6;
                end if; 
            end if;
        end if;
    end process;


    ap_return_2_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_2_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                    ap_return_2_preg <= ap_phi_mux_agg_result_num16_5_phi_fu_222_p6;
                end if; 
            end if;
        end if;
    end process;


    ap_return_3_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_3_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                    ap_return_3_preg <= ap_phi_mux_agg_result_num2_5_phi_fu_234_p6;
                end if; 
            end if;
        end if;
    end process;


    grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state15) and ((icmp_ln104_fu_507_p2 = ap_const_lv1_0) or (icmp_ln92_reg_693 = ap_const_lv1_0)))) then 
                    grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_ap_ready = ap_const_logic_1)) then 
                    grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (ap_const_lv1_1 = and_ln77_3_reg_683))) then 
                    grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_ap_ready = ap_const_logic_1)) then 
                    grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln92_fu_455_p2 = ap_const_lv1_1))) then 
                    grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_ap_ready = ap_const_logic_1)) then 
                    grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    agg_result_num16_2_reg_163_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln104_fu_507_p2 = ap_const_lv1_0) and (icmp_ln92_reg_693 = ap_const_lv1_1))) then 
                agg_result_num16_2_reg_163 <= grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_agg_result_num16_0_out;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln92_fu_455_p2 = ap_const_lv1_0))) then 
                agg_result_num16_2_reg_163 <= agg_result_num16_6_reg_142;
            end if; 
        end if;
    end process;

    agg_result_num16_5_reg_219_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = and_ln77_3_reg_683) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                agg_result_num16_5_reg_219 <= agg_result_num16_6_reg_142;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln104_fu_507_p2 = ap_const_lv1_1) and (icmp_ln92_reg_693 = ap_const_lv1_1))) then 
                agg_result_num16_5_reg_219 <= grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_agg_result_num16_0_out;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state17) and (((icmp_ln104_reg_717 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_3_reg_683)) or ((ap_const_lv1_1 = and_ln77_3_reg_683) and (icmp_ln92_reg_693 = ap_const_lv1_0))))) then 
                agg_result_num16_5_reg_219 <= grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_agg_result_num16_3_out;
            end if; 
        end if;
    end process;

    agg_result_num16_6_reg_142_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_245_fu_369_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                agg_result_num16_6_reg_142 <= bitcast_ln111_1_reg_653;
            elsif (((tmp_245_reg_669 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                agg_result_num16_6_reg_142 <= grp_fu_395_p_dout0;
            end if; 
        end if;
    end process;

    agg_result_num2_2_reg_174_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln104_fu_507_p2 = ap_const_lv1_0) and (icmp_ln92_reg_693 = ap_const_lv1_1))) then 
                agg_result_num2_2_reg_174 <= grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_agg_result_num2_0_out;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln92_fu_455_p2 = ap_const_lv1_0))) then 
                agg_result_num2_2_reg_174 <= reg_307;
            end if; 
        end if;
    end process;

    agg_result_num2_5_reg_231_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = and_ln77_3_reg_683) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                agg_result_num2_5_reg_231 <= grp_fu_395_p_dout0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln104_fu_507_p2 = ap_const_lv1_1) and (icmp_ln92_reg_693 = ap_const_lv1_1))) then 
                agg_result_num2_5_reg_231 <= grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_agg_result_num2_0_out;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state17) and (((icmp_ln104_reg_717 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_3_reg_683)) or ((ap_const_lv1_1 = and_ln77_3_reg_683) and (icmp_ln92_reg_693 = ap_const_lv1_0))))) then 
                agg_result_num2_5_reg_231 <= grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_agg_result_num2_3_out;
            end if; 
        end if;
    end process;

    agg_result_num_0_reg_132_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln77_fu_363_p2 = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                agg_result_num_0_reg_132 <= bitcast_ln111_fu_330_p1;
            elsif (((icmp_ln77_reg_664 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                agg_result_num_0_reg_132 <= grp_fu_395_p_dout0;
            end if; 
        end if;
    end process;

    agg_result_num_3_reg_152_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln104_fu_507_p2 = ap_const_lv1_0) and (icmp_ln92_reg_693 = ap_const_lv1_1))) then 
                agg_result_num_3_reg_152 <= grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_agg_result_num_1_out;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln92_fu_455_p2 = ap_const_lv1_0))) then 
                agg_result_num_3_reg_152 <= agg_result_num_0_reg_132;
            end if; 
        end if;
    end process;

    agg_result_num_6_reg_207_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = and_ln77_3_reg_683) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                agg_result_num_6_reg_207 <= agg_result_num_0_reg_132;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln104_fu_507_p2 = ap_const_lv1_1) and (icmp_ln92_reg_693 = ap_const_lv1_1))) then 
                agg_result_num_6_reg_207 <= grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_agg_result_num_1_out;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state17) and (((icmp_ln104_reg_717 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_3_reg_683)) or ((ap_const_lv1_1 = and_ln77_3_reg_683) and (icmp_ln92_reg_693 = ap_const_lv1_0))))) then 
                agg_result_num_6_reg_207 <= grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_agg_result_num_4_out;
            end if; 
        end if;
    end process;

    agg_result_p_0_reg_196_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln104_fu_507_p2 = ap_const_lv1_0) and (icmp_ln92_reg_693 = ap_const_lv1_1))) then 
                agg_result_p_0_reg_196 <= tmp_fu_502_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln92_fu_455_p2 = ap_const_lv1_0))) then 
                agg_result_p_0_reg_196 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    agg_result_p_3_reg_242_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = and_ln77_3_reg_683) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                agg_result_p_3_reg_242 <= trunc_ln111_reg_641;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln104_fu_507_p2 = ap_const_lv1_1) and (icmp_ln92_reg_693 = ap_const_lv1_1))) then 
                agg_result_p_3_reg_242 <= tmp_fu_502_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state17) and (((icmp_ln104_reg_717 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_3_reg_683)) or ((ap_const_lv1_1 = and_ln77_3_reg_683) and (icmp_ln92_reg_693 = ap_const_lv1_0))))) then 
                agg_result_p_3_reg_242 <= agg_result_p_0_reg_196;
            end if; 
        end if;
    end process;

    base_0_lcssa_i25_reg_184_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln104_fu_507_p2 = ap_const_lv1_0) and (icmp_ln92_reg_693 = ap_const_lv1_1))) then 
                base_0_lcssa_i25_reg_184 <= base_fu_485_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln92_fu_455_p2 = ap_const_lv1_0))) then 
                base_0_lcssa_i25_reg_184 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                and_ln77_3_reg_683 <= and_ln77_3_fu_442_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                bitcast_ln111_1_reg_653 <= bitcast_ln111_1_fu_345_p1;
                bitcast_ln111_2_reg_659 <= bitcast_ln111_2_fu_359_p1;
                icmp_ln77_reg_664 <= icmp_ln77_fu_363_p2;
                trunc_ln111_reg_641 <= trunc_ln111_fu_316_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                empty_reg_687 <= empty_fu_450_p1;
                icmp_ln92_reg_693 <= icmp_ln92_fu_455_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln92_reg_693 = ap_const_lv1_1))) then
                icmp_ln104_reg_717 <= icmp_ln104_fu_507_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state11) or ((tmp_245_reg_669 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then
                reg_307 <= grp_fu_395_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state15) and ((icmp_ln104_fu_507_p2 = ap_const_lv1_0) or (icmp_ln92_reg_693 = ap_const_lv1_0)))) then
                select_ln104_reg_721 <= select_ln104_fu_529_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                tmp_245_reg_669 <= diff_p(1 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                tmp_s_reg_678 <= tmp_s_fu_391_p5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln92_fu_455_p2 = ap_const_lv1_1))) then
                xor_ln92_reg_697 <= xor_ln92_fu_461_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state11, icmp_ln77_fu_363_p2, tmp_245_fu_369_p3, ap_CS_fsm_state4, and_ln77_3_reg_683, ap_CS_fsm_state13, icmp_ln92_fu_455_p2, icmp_ln92_reg_693, ap_CS_fsm_state15, icmp_ln104_fu_507_p2, grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_ap_done, grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_ap_done, grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_ap_done, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((icmp_ln77_fu_363_p2 = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                elsif (((icmp_ln77_fu_363_p2 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((tmp_245_fu_369_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((ap_const_lv1_0 = and_ln77_3_reg_683) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state12 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state12) and (grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln92_fu_455_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state14 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state14) and (grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln104_fu_507_p2 = ap_const_lv1_1) and (icmp_ln92_reg_693 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state16 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state16) and (grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln104_fu_523_p2 <= std_logic_vector(unsigned(zext_ln104_fu_513_p1) + unsigned(ap_const_lv3_1));
    and_ln77_3_fu_442_p2 <= (icmp_ln77_reg_664 and and_ln77_fu_436_p2);
    and_ln77_fu_436_p2 <= (or_ln77_fu_430_p2 and grp_fu_1342_p_dout0);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_ap_done)
    begin
        if ((grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state13_blk <= ap_const_logic_0;

    ap_ST_fsm_state14_blk_assign_proc : process(grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_ap_done)
    begin
        if ((grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state15_blk <= ap_const_logic_0;

    ap_ST_fsm_state16_blk_assign_proc : process(grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_ap_done)
    begin
        if ((grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state16_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state16_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state17_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_agg_result_num16_5_phi_fu_222_p6_assign_proc : process(and_ln77_3_reg_683, icmp_ln92_reg_693, icmp_ln104_reg_717, grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_agg_result_num16_3_out, ap_CS_fsm_state17, agg_result_num16_5_reg_219)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) and (((icmp_ln104_reg_717 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_3_reg_683)) or ((ap_const_lv1_1 = and_ln77_3_reg_683) and (icmp_ln92_reg_693 = ap_const_lv1_0))))) then 
            ap_phi_mux_agg_result_num16_5_phi_fu_222_p6 <= grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_agg_result_num16_3_out;
        else 
            ap_phi_mux_agg_result_num16_5_phi_fu_222_p6 <= agg_result_num16_5_reg_219;
        end if; 
    end process;


    ap_phi_mux_agg_result_num2_5_phi_fu_234_p6_assign_proc : process(and_ln77_3_reg_683, icmp_ln92_reg_693, icmp_ln104_reg_717, grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_agg_result_num2_3_out, ap_CS_fsm_state17, agg_result_num2_5_reg_231)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) and (((icmp_ln104_reg_717 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_3_reg_683)) or ((ap_const_lv1_1 = and_ln77_3_reg_683) and (icmp_ln92_reg_693 = ap_const_lv1_0))))) then 
            ap_phi_mux_agg_result_num2_5_phi_fu_234_p6 <= grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_agg_result_num2_3_out;
        else 
            ap_phi_mux_agg_result_num2_5_phi_fu_234_p6 <= agg_result_num2_5_reg_231;
        end if; 
    end process;


    ap_phi_mux_agg_result_num_6_phi_fu_210_p6_assign_proc : process(and_ln77_3_reg_683, icmp_ln92_reg_693, icmp_ln104_reg_717, grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_agg_result_num_4_out, agg_result_num_6_reg_207, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) and (((icmp_ln104_reg_717 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_3_reg_683)) or ((ap_const_lv1_1 = and_ln77_3_reg_683) and (icmp_ln92_reg_693 = ap_const_lv1_0))))) then 
            ap_phi_mux_agg_result_num_6_phi_fu_210_p6 <= grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_agg_result_num_4_out;
        else 
            ap_phi_mux_agg_result_num_6_phi_fu_210_p6 <= agg_result_num_6_reg_207;
        end if; 
    end process;


    ap_phi_mux_agg_result_p_3_phi_fu_245_p6_assign_proc : process(and_ln77_3_reg_683, icmp_ln92_reg_693, icmp_ln104_reg_717, agg_result_p_0_reg_196, ap_CS_fsm_state17, agg_result_p_3_reg_242)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) and (((icmp_ln104_reg_717 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln77_3_reg_683)) or ((ap_const_lv1_1 = and_ln77_3_reg_683) and (icmp_ln92_reg_693 = ap_const_lv1_0))))) then 
            ap_phi_mux_agg_result_p_3_phi_fu_245_p6 <= agg_result_p_0_reg_196;
        else 
            ap_phi_mux_agg_result_p_3_phi_fu_245_p6 <= agg_result_p_3_reg_242;
        end if; 
    end process;


    ap_phi_mux_base_0_lcssa_i25_phi_fu_188_p4_assign_proc : process(icmp_ln92_reg_693, ap_CS_fsm_state15, icmp_ln104_fu_507_p2, base_0_lcssa_i25_reg_184, base_fu_485_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln104_fu_507_p2 = ap_const_lv1_0) and (icmp_ln92_reg_693 = ap_const_lv1_1))) then 
            ap_phi_mux_base_0_lcssa_i25_phi_fu_188_p4 <= base_fu_485_p2;
        else 
            ap_phi_mux_base_0_lcssa_i25_phi_fu_188_p4 <= base_0_lcssa_i25_reg_184;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_0_assign_proc : process(ap_CS_fsm_state17, ap_phi_mux_agg_result_p_3_phi_fu_245_p6, ap_return_0_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            ap_return_0 <= ap_phi_mux_agg_result_p_3_phi_fu_245_p6;
        else 
            ap_return_0 <= ap_return_0_preg;
        end if; 
    end process;


    ap_return_1_assign_proc : process(ap_phi_mux_agg_result_num_6_phi_fu_210_p6, ap_CS_fsm_state17, ap_return_1_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            ap_return_1 <= ap_phi_mux_agg_result_num_6_phi_fu_210_p6;
        else 
            ap_return_1 <= ap_return_1_preg;
        end if; 
    end process;


    ap_return_2_assign_proc : process(ap_CS_fsm_state17, ap_phi_mux_agg_result_num16_5_phi_fu_222_p6, ap_return_2_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            ap_return_2 <= ap_phi_mux_agg_result_num16_5_phi_fu_222_p6;
        else 
            ap_return_2 <= ap_return_2_preg;
        end if; 
    end process;


    ap_return_3_assign_proc : process(ap_CS_fsm_state17, ap_phi_mux_agg_result_num2_5_phi_fu_234_p6, ap_return_3_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            ap_return_3 <= ap_phi_mux_agg_result_num2_5_phi_fu_234_p6;
        else 
            ap_return_3 <= ap_return_3_preg;
        end if; 
    end process;

    base_fu_485_p2 <= std_logic_vector(unsigned(sub_ln92_fu_480_p2) + unsigned(ap_const_lv2_1));
    bitcast_ln111_1_fu_345_p1 <= trunc_ln111_2_fu_335_p4;
    bitcast_ln111_2_fu_359_p1 <= trunc_ln111_3_fu_349_p4;
    bitcast_ln111_fu_330_p1 <= trunc_ln111_1_fu_320_p4;
    bitcast_ln77_fu_400_p1 <= agg_result_num_0_reg_132;
    empty_fu_450_p1 <= grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_idx_tmp_out(2 - 1 downto 0);
    grp_fu_1342_p_ce <= grp_fu_301_ce;
    grp_fu_1342_p_din0 <= grp_fu_301_p0;
    grp_fu_1342_p_din1 <= grp_fu_301_p1;
    grp_fu_1342_p_opcode <= grp_fu_301_opcode;

    grp_fu_294_p0_assign_proc : process(ap_CS_fsm_state1, bitcast_ln111_fu_330_p1, bitcast_ln111_1_reg_653, bitcast_ln111_2_reg_659, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_294_p0 <= bitcast_ln111_2_reg_659;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_294_p0 <= bitcast_ln111_1_reg_653;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            grp_fu_294_p0 <= bitcast_ln111_fu_330_p1;
        else 
            grp_fu_294_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_294_p1_assign_proc : process(ap_CS_fsm_state1, p_read4, ap_CS_fsm_state4, select_ln117_fu_379_p3, tmp_s_reg_678, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_294_p1 <= tmp_s_reg_678;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_294_p1 <= select_ln117_fu_379_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            grp_fu_294_p1 <= p_read4;
        else 
            grp_fu_294_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_301_ce_assign_proc : process(grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_grp_fu_301_p_ce, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_301_ce <= grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_grp_fu_301_p_ce;
        else 
            grp_fu_301_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_301_opcode_assign_proc : process(ap_CS_fsm_state7, grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_grp_fu_301_p_opcode, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_301_opcode <= grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_grp_fu_301_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_301_opcode <= ap_const_lv5_1;
        else 
            grp_fu_301_opcode <= "XXXXX";
        end if; 
    end process;


    grp_fu_301_p0_assign_proc : process(ap_CS_fsm_state7, grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_grp_fu_301_p_din0, agg_result_num_0_reg_132, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_301_p0 <= grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_grp_fu_301_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_301_p0 <= agg_result_num_0_reg_132;
        else 
            grp_fu_301_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_301_p1_assign_proc : process(ap_CS_fsm_state7, grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_grp_fu_301_p_din1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_301_p1 <= grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_grp_fu_301_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_301_p1 <= ap_const_lv32_0;
        else 
            grp_fu_301_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_395_p_ce <= ap_const_logic_1;
    grp_fu_395_p_din0 <= grp_fu_294_p0;
    grp_fu_395_p_din1 <= grp_fu_294_p1;
    grp_fu_395_p_opcode <= ap_const_lv2_0;
    grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_ap_start <= grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_ap_start_reg;
    grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_ap_start <= grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_ap_start_reg;
    grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_ap_start <= grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_ap_start_reg;
    icmp_ln104_8_fu_517_p2 <= "0" when (ap_phi_mux_base_0_lcssa_i25_phi_fu_188_p4 = ap_const_lv2_3) else "1";
    icmp_ln104_fu_507_p2 <= "1" when (base_fu_485_p2 = ap_const_lv2_3) else "0";
    icmp_ln77_10_fu_424_p2 <= "1" when (trunc_ln77_fu_414_p1 = ap_const_lv23_0) else "0";
    icmp_ln77_9_fu_418_p2 <= "0" when (tmp_231_fu_404_p4 = ap_const_lv8_FF) else "1";
    icmp_ln77_fu_363_p2 <= "1" when (diff_p = ap_const_lv2_0) else "0";
    icmp_ln92_fu_455_p2 <= "1" when (unsigned(grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_idx_tmp_out) < unsigned(ap_const_lv32_3)) else "0";
    or_ln77_fu_430_p2 <= (icmp_ln77_9_fu_418_p2 or icmp_ln77_10_fu_424_p2);
    select_ln104_fu_529_p3 <= 
        ap_const_lv3_3 when (icmp_ln104_8_fu_517_p2(0) = '1') else 
        add_ln104_fu_523_p2;
    select_ln117_fu_379_p3 <= 
        p_read4 when (trunc_ln117_fu_376_p1(0) = '1') else 
        p_read10;
        sext_ln100_fu_498_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(xor_ln100_fu_492_p2),32));

    sub_ln92_fu_480_p2 <= std_logic_vector(signed(ap_const_lv2_2) - signed(empty_reg_687));
    tmp_231_fu_404_p4 <= bitcast_ln77_fu_400_p1(30 downto 23);
    tmp_245_fu_369_p3 <= diff_p(1 downto 1);
    tmp_fu_502_p2 <= std_logic_vector(signed(sext_ln100_fu_498_p1) + signed(trunc_ln111_reg_641));
    tmp_s_fu_391_p4 <= std_logic_vector(signed(ap_const_lv2_2) - signed(diff_p));
    trunc_ln111_1_fu_320_p4 <= p_read13(63 downto 32);
    trunc_ln111_2_fu_335_p4 <= p_read13(95 downto 64);
    trunc_ln111_3_fu_349_p4 <= p_read13(127 downto 96);
    trunc_ln111_fu_316_p1 <= p_read13(32 - 1 downto 0);
    trunc_ln117_fu_376_p1 <= diff_p(1 - 1 downto 0);
    trunc_ln77_fu_414_p1 <= bitcast_ln77_fu_400_p1(23 - 1 downto 0);
    xor_ln100_fu_492_p2 <= (sub_ln92_fu_480_p2 xor ap_const_lv2_2);
    xor_ln92_fu_461_p2 <= (empty_fu_450_p1 xor ap_const_lv2_3);
    zext_ln104_fu_513_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_base_0_lcssa_i25_phi_fu_188_p4),3));
end behav;
