
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+46 (git sha1 52ba31b1c, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Running command `read_verilog ../../../usb_cdc/phy_tx.v; read_verilog ../../../usb_cdc/phy_rx.v; read_verilog ../../../usb_cdc/sie.v; read_verilog ../../../usb_cdc/ctrl_endp.v; read_verilog ../../../usb_cdc/bulk_endp.v; read_verilog ../../../usb_cdc/usb_cdc.v; read_verilog ../../common/hdl/prescaler.v; read_verilog ../../common/hdl/ice40/SB_RAM256x16.v; read_verilog ../../common/hdl/ice40/rom.v; read_verilog ../../common/hdl/ice40/ram.v; read_verilog ../../common/hdl/flash/spi.v; read_verilog ../../common/hdl/flash/flash_spi.v; read_verilog ../hdl/demo/app.v; read_verilog ../hdl/demo/demo.v;' --

1. Executing Verilog-2005 frontend: ../../../usb_cdc/phy_tx.v
Parsing Verilog input from `../../../usb_cdc/phy_tx.v' to AST representation.
Generating RTLIL representation for module `\phy_tx'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_tx.v:106.4-183.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../../usb_cdc/phy_rx.v
Parsing Verilog input from `../../../usb_cdc/phy_rx.v' to AST representation.
Generating RTLIL representation for module `\phy_rx'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:74.4-83.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:186.4-272.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../../usb_cdc/sie.v
Parsing Verilog input from `../../../usb_cdc/sie.v' to AST representation.
Generating RTLIL representation for module `\sie'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/sie.v:292.4-524.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../../../usb_cdc/ctrl_endp.v
Parsing Verilog input from `../../../usb_cdc/ctrl_endp.v' to AST representation.
Generating RTLIL representation for module `\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:330.4-755.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../../../usb_cdc/bulk_endp.v
Parsing Verilog input from `../../../usb_cdc/bulk_endp.v' to AST representation.
Generating RTLIL representation for module `\bulk_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/bulk_endp.v:121.4-152.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../../../usb_cdc/usb_cdc.v
Parsing Verilog input from `../../../usb_cdc/usb_cdc.v' to AST representation.
Generating RTLIL representation for module `\usb_cdc'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../../common/hdl/prescaler.v
Parsing Verilog input from `../../common/hdl/prescaler.v' to AST representation.
Generating RTLIL representation for module `\prescaler'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../../common/hdl/ice40/SB_RAM256x16.v
Parsing Verilog input from `../../common/hdl/ice40/SB_RAM256x16.v' to AST representation.
Generating RTLIL representation for module `\SB_RAM256x16'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ../../common/hdl/ice40/rom.v
Parsing Verilog input from `../../common/hdl/ice40/rom.v' to AST representation.
Generating RTLIL representation for module `\rom'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: ../../common/hdl/ice40/ram.v
Parsing Verilog input from `../../common/hdl/ice40/ram.v' to AST representation.
Generating RTLIL representation for module `\ram'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: ../../common/hdl/flash/spi.v
Parsing Verilog input from `../../common/hdl/flash/spi.v' to AST representation.
Generating RTLIL representation for module `\spi'.
Note: Assuming pure combinatorial block at ../../common/hdl/flash/spi.v:131.4-198.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: ../../common/hdl/flash/flash_spi.v
Parsing Verilog input from `../../common/hdl/flash/flash_spi.v' to AST representation.
Generating RTLIL representation for module `\flash_spi'.
Note: Assuming pure combinatorial block at ../../common/hdl/flash/flash_spi.v:186.4-644.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: ../hdl/demo/app.v
Parsing Verilog input from `../hdl/demo/app.v' to AST representation.
Generating RTLIL representation for module `\app'.
Note: Assuming pure combinatorial block at ../hdl/demo/app.v:211.4-574.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: ../hdl/demo/demo.v
Parsing Verilog input from `../hdl/demo/demo.v' to AST representation.
Generating RTLIL representation for module `\demo'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -top demo; write_json output/demo/demo.json' --

15. Executing SYNTH_ICE40 pass.

15.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

15.2. Executing HIERARCHY pass (managing design hierarchy).

15.2.1. Analyzing design hierarchy..
Top module:  \demo
Used module:     \usb_cdc
Used module:         \bulk_endp
Used module:         \ctrl_endp
Used module:         \sie
Used module:             \phy_tx
Used module:             \phy_rx
Used module:     \app
Used module:         \flash_spi
Used module:             \spi
Used module:         \ram
Used module:             \SB_RAM256x16
Used module:         \rom
Used module:     \prescaler
Parameter \BIT_SAMPLES = 4

15.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\phy_tx'.
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_tx.v:106.4-183.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \BIT_SAMPLES = 4

15.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\phy_rx'.
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:74.4-83.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:186.4-272.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4

15.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$d596b195528d29703fb8c1c33e126f33b7d4dd31\bulk_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/bulk_endp.v:121.4-152.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \VENDORID = 16'0000000000000000
Parameter \PRODUCTID = 16'0000000000000000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010

15.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\ctrl_endp'.
Parameter \VENDORID = 16'0000000000000000
Parameter \PRODUCTID = 16'0000000000000000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010
Generating RTLIL representation for module `$paramod$ced5ffc91153af6e435f2d1e5bbc23bf62fd892a\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:330.4-755.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_CTRL = 4'0000
Parameter \ENDP_BULK = 4'0001
Parameter \BIT_SAMPLES = 4

15.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\sie'.
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_CTRL = 4'0000
Parameter \ENDP_BULK = 4'0001
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/sie.v:292.4-524.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \INIT_0 = 256'0010100010101000011110110000110011110111000100010010101000100011100111000011001010011100010111010000010011000110110111001000010011000100001010101101101100110010100010110110011000100000001111011011010001001011000100110010010011001110100011000000000000111010
Parameter \INIT_1 = 256'1011110001000100000001101000000100010010011001100001101101100000111010011100101001110111011010001010110100100000110110000001111111111001110001110110100110100110000011101110111101100011000000111001111000001001000111011100101011100000000010001011011101000101
Parameter \INIT_2 = 256'1010000000111110010000000100110011000011100000011100110110101001110111001100000110100111000010111010000011110011111100000110011111100010001011110110010111010100111001000101011011000110110111001001111000001000111001010011001011010100110011010111101001111101
Parameter \INIT_3 = 256'0000010000001001000111001010100000100000110101001011000101110111010011100010001010000000001000110011010111000010110100011010101010100100010001000010011011001101010111000010110011110110110101010010111111001111100011011100111010001011010001101001110001100110
Parameter \INIT_4 = 256'1101111111011111011101111001111000010100101000010000000000001010011011100100110111000001010000110001110011011101110110010011001011001111001111011001100111100110010000101010111000101110111101011100101011100000100100111100100111110111001111010110000110101011
Parameter \INIT_5 = 256'0100001111000111111010010100110011010001101101111100100111111110110010111010001100010001111100111010000001101100000100001101100001001100110100010011101011011111011001110011001101111101110011011010100011010000110111100111000101011001100001111111001110110011
Parameter \INIT_6 = 256'0011010001111100001100000001110011011011001101110000011001010000110110001000101000101010111011000101001011000001010011001001110110011010000011001110001001111111101110011000100010101101000001100110110101101101111101100000111111011111001111110111111110110100
Parameter \INIT_7 = 256'0010111010111001011111110011101100111100111011001001010101010010011011010100001111110001001100010111010100001110110011001010010101101010001110001001101100000000101111101010101000111110011001001011000001010010010111110100010100001010110010110001011001001101
Parameter \INIT_8 = 256'0111000010111101000110111110010111100100000010011000000000100010000011010101000001000110001101001001001100001110100000101010110011101001000001011010001001001101111010000000001100001111101011011111011010101110010101110010101101101001111001111010011010110000
Parameter \INIT_9 = 256'1111011000101111100111001010000001111111100001100000011110101010001111001001101111010000100110110010111101111110110110001011000011110000100001001010110001101110000010000111001110100001010011100011011010111101010010010010101100101001111010100001011000010111
Parameter \INIT_A = 256'1100110011010010111100000101011011001000001100101010001100010010001011101000000111111001110100111110111101101111011010111100011110011011000111100100010000101111111111110100000100111100001010100010010001101000110111101111000010111111111100111001010101001011
Parameter \INIT_B = 256'1000110101010000100011100111010011011111010011000000100000110110010100101011111101001011101010001100100010101001101000010000001110101001100000000111110010110110100110101010111101010100011011100011011101000100110111111001101110110011110110100100010010011001
Parameter \INIT_C = 256'0001100110010001101010101110100111011011000100111000000110100111010011000010010100000101111100000001011000001101000001000010011010100111111000001110001110100001101000011000111100011000111101110011101011100111111001100011111111001011010001011110001101101101
Parameter \INIT_D = 256'0000000100100010001101011111011000100111000001100001000011010000011001110000000100101001011100110110000100110111101101011001000001001001010011111111111100101010000100011100001010010100101100100010010000010101010100101001110010110100111001110110110111000001
Parameter \INIT_E = 256'0101010100110111100000011000011101010010100010010010110101010010100010010010110011000110011011100000011110011001101011111101001101000011100111101011011011110010000101100110100010010100100011100110111001111101001110001001100110001011111111011011011010010010
Parameter \INIT_F = 256'0110110100110011000111011101101100100110110100010101001110100101101101100111011111110101000010010011101110111011001011011101111101101000100111011010110000000000011101001111001100101001001000101000010110111110101001000011100011110011011111000010100110000100

15.2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RAM256x16'.
Parameter \INIT_0 = 256'0010100010101000011110110000110011110111000100010010101000100011100111000011001010011100010111010000010011000110110111001000010011000100001010101101101100110010100010110110011000100000001111011011010001001011000100110010010011001110100011000000000000111010
Parameter \INIT_1 = 256'1011110001000100000001101000000100010010011001100001101101100000111010011100101001110111011010001010110100100000110110000001111111111001110001110110100110100110000011101110111101100011000000111001111000001001000111011100101011100000000010001011011101000101
Parameter \INIT_2 = 256'1010000000111110010000000100110011000011100000011100110110101001110111001100000110100111000010111010000011110011111100000110011111100010001011110110010111010100111001000101011011000110110111001001111000001000111001010011001011010100110011010111101001111101
Parameter \INIT_3 = 256'0000010000001001000111001010100000100000110101001011000101110111010011100010001010000000001000110011010111000010110100011010101010100100010001000010011011001101010111000010110011110110110101010010111111001111100011011100111010001011010001101001110001100110
Parameter \INIT_4 = 256'1101111111011111011101111001111000010100101000010000000000001010011011100100110111000001010000110001110011011101110110010011001011001111001111011001100111100110010000101010111000101110111101011100101011100000100100111100100111110111001111010110000110101011
Parameter \INIT_5 = 256'0100001111000111111010010100110011010001101101111100100111111110110010111010001100010001111100111010000001101100000100001101100001001100110100010011101011011111011001110011001101111101110011011010100011010000110111100111000101011001100001111111001110110011
Parameter \INIT_6 = 256'0011010001111100001100000001110011011011001101110000011001010000110110001000101000101010111011000101001011000001010011001001110110011010000011001110001001111111101110011000100010101101000001100110110101101101111101100000111111011111001111110111111110110100
Parameter \INIT_7 = 256'0010111010111001011111110011101100111100111011001001010101010010011011010100001111110001001100010111010100001110110011001010010101101010001110001001101100000000101111101010101000111110011001001011000001010010010111110100010100001010110010110001011001001101
Parameter \INIT_8 = 256'0111000010111101000110111110010111100100000010011000000000100010000011010101000001000110001101001001001100001110100000101010110011101001000001011010001001001101111010000000001100001111101011011111011010101110010101110010101101101001111001111010011010110000
Parameter \INIT_9 = 256'1111011000101111100111001010000001111111100001100000011110101010001111001001101111010000100110110010111101111110110110001011000011110000100001001010110001101110000010000111001110100001010011100011011010111101010010010010101100101001111010100001011000010111
Parameter \INIT_A = 256'1100110011010010111100000101011011001000001100101010001100010010001011101000000111111001110100111110111101101111011010111100011110011011000111100100010000101111111111110100000100111100001010100010010001101000110111101111000010111111111100111001010101001011
Parameter \INIT_B = 256'1000110101010000100011100111010011011111010011000000100000110110010100101011111101001011101010001100100010101001101000010000001110101001100000000111110010110110100110101010111101010100011011100011011101000100110111111001101110110011110110100100010010011001
Parameter \INIT_C = 256'0001100110010001101010101110100111011011000100111000000110100111010011000010010100000101111100000001011000001101000001000010011010100111111000001110001110100001101000011000111100011000111101110011101011100111111001100011111111001011010001011110001101101101
Parameter \INIT_D = 256'0000000100100010001101011111011000100111000001100001000011010000011001110000000100101001011100110110000100110111101101011001000001001001010011111111111100101010000100011100001010010100101100100010010000010101010100101001110010110100111001110110110111000001
Parameter \INIT_E = 256'0101010100110111100000011000011101010010100010010010110101010010100010010010110011000110011011100000011110011001101011111101001101000011100111101011011011110010000101100110100010010100100011100110111001111101001110001001100110001011111111011011011010010010
Parameter \INIT_F = 256'0110110100110011000111011101101100100110110100010101001110100101101101100111011111110101000010010011101110111011001011011101111101101000100111011010110000000000011101001111001100101001001000101000010110111110101001000011100011110011011111000010100110000100
Generating RTLIL representation for module `$paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16'.
Parameter \INIT_0 = 256'0110110010101001001111101001011010010110100000010010101111000111010101101010101000100011101010111010011100100000101000011011000011110111011010100001111100101000010011000111010101111011111100110110010001010000010100110011010011110110011100001111111101101011
Parameter \INIT_1 = 256'1101000001111111100011000110110110111101100100011011011101011010100011001000000110111101010010110001000000001001001001001000011001010111111111101010100111101010000011001000100011101010001110101011010111110111111110010011000110001001001000001100011001000010
Parameter \INIT_2 = 256'1110010011010011001100111100110101101101111000000110111110111010111101101110000010000100011101110010010100100001011011010100000101100011010101111011010100011011100110100000100110110100011110111011000110110011100000010111011001100111011100001000110110010011
Parameter \INIT_3 = 256'1000101101010101001011110110110101100010001001111011111110000101110010011110010100000011000111111110000000010011100110111101000111110011101101101110111001010111111110011101111110011011000011111110011000011010000100001111010100101001111110010110001101101100
Parameter \INIT_4 = 256'0000110011010101000100000000011111010001110001010110011100100000110110001011010011110101110101011000101101101110111111101101011101111011100110010100011100010000100111011000010110100111011000000011000000100001101011000110011000110011111110000011100101010011
Parameter \INIT_5 = 256'1100111100011100111000000111100010110101100100011101000001110011110101101010100000101010110011100010010010001010011111110010010110111111000000110101110100101111011100011011010111101011011001011001101001001111010000000111111000101101100010001110100111001100
Parameter \INIT_6 = 256'1101001101001001001111001111001010001010110111100101111110011000101101111111001000010010000110000001011100011111111101000111111001100011010011101010010010011100010011100100100100011110011111001111110101100111101001011101110010001111101100101010001101111000
Parameter \INIT_7 = 256'0100110010101110001111001010000100110101111001001010000101101000011111000110100001100111110011110100000100101110101110010001010100010101100010011001000010110101000011101010000101101010100001001011100011010001011010011000110101110110001100000000000110111101
Parameter \INIT_8 = 256'1111010110010100110011100110011011111011011001100110100011000100010010111110100000000101110011000100110011100011111000100100110000000110010100110100001010011110000011110100101101001011001010000011001100101000000000110100111000100001001100101011111001101100
Parameter \INIT_9 = 256'1000001100000000011111010111111010010100001111010011000001011111011000101111000110111001011101001110111010000101010001010001011101011101110001000010001111001001010110101110100110101000110101111001010001010110100010101111011010111001100000001001111001001110
Parameter \INIT_A = 256'0101010101011101110010001011110001011011000100010001110000011110011011001010001100001100000101001100000101001110000101111111111000111101101101100000110001100110001110101101001000101101011110101101010001100101100101010101111100101111010101000001001001100000
Parameter \INIT_B = 256'1000001010010111001111100100011110111001111001100010111001000101101001101101010110100110111011110110000111011101111111010010000001011101000010111001001100101100101111101011000011100100110101110101101110011011010100100011001000110101010111100101111001111001
Parameter \INIT_C = 256'0101110000000101101010100110010101110011101001100110111011000011000001010100001101000111011011010100111011010111101011110111010001011000110011110001010000110110101010001111101011001101001110001101100101000000110101110010010001100000011010000011111011010011
Parameter \INIT_D = 256'0000111001111110001111111101011001011110100111111110100111010100111000001001111000101101111110000111100010101011110011011101011110010101100001100001000001110011000010111101001111000101001011011100111010110001100111001100101100110110010110100001111001111011
Parameter \INIT_E = 256'1100100100011101110010001100110010010000001101110111111100011110101000111011110110011101111111010101101101110110111011000100010011100011101111100111110001000010110111011001000100101110011000001101011101110001001101010001001110101101100010010000010011001011
Parameter \INIT_F = 256'1101011110100101110000111100110100000010000000111101110101000101000111010100111001001000011101110100000101010011101001111111101011000110001010101010101101010010011011010110011000110111101000111010010011101001000111010100001000010001110101110010010000000101

15.2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RAM256x16'.
Parameter \INIT_0 = 256'0110110010101001001111101001011010010110100000010010101111000111010101101010101000100011101010111010011100100000101000011011000011110111011010100001111100101000010011000111010101111011111100110110010001010000010100110011010011110110011100001111111101101011
Parameter \INIT_1 = 256'1101000001111111100011000110110110111101100100011011011101011010100011001000000110111101010010110001000000001001001001001000011001010111111111101010100111101010000011001000100011101010001110101011010111110111111110010011000110001001001000001100011001000010
Parameter \INIT_2 = 256'1110010011010011001100111100110101101101111000000110111110111010111101101110000010000100011101110010010100100001011011010100000101100011010101111011010100011011100110100000100110110100011110111011000110110011100000010111011001100111011100001000110110010011
Parameter \INIT_3 = 256'1000101101010101001011110110110101100010001001111011111110000101110010011110010100000011000111111110000000010011100110111101000111110011101101101110111001010111111110011101111110011011000011111110011000011010000100001111010100101001111110010110001101101100
Parameter \INIT_4 = 256'0000110011010101000100000000011111010001110001010110011100100000110110001011010011110101110101011000101101101110111111101101011101111011100110010100011100010000100111011000010110100111011000000011000000100001101011000110011000110011111110000011100101010011
Parameter \INIT_5 = 256'1100111100011100111000000111100010110101100100011101000001110011110101101010100000101010110011100010010010001010011111110010010110111111000000110101110100101111011100011011010111101011011001011001101001001111010000000111111000101101100010001110100111001100
Parameter \INIT_6 = 256'1101001101001001001111001111001010001010110111100101111110011000101101111111001000010010000110000001011100011111111101000111111001100011010011101010010010011100010011100100100100011110011111001111110101100111101001011101110010001111101100101010001101111000
Parameter \INIT_7 = 256'0100110010101110001111001010000100110101111001001010000101101000011111000110100001100111110011110100000100101110101110010001010100010101100010011001000010110101000011101010000101101010100001001011100011010001011010011000110101110110001100000000000110111101
Parameter \INIT_8 = 256'1111010110010100110011100110011011111011011001100110100011000100010010111110100000000101110011000100110011100011111000100100110000000110010100110100001010011110000011110100101101001011001010000011001100101000000000110100111000100001001100101011111001101100
Parameter \INIT_9 = 256'1000001100000000011111010111111010010100001111010011000001011111011000101111000110111001011101001110111010000101010001010001011101011101110001000010001111001001010110101110100110101000110101111001010001010110100010101111011010111001100000001001111001001110
Parameter \INIT_A = 256'0101010101011101110010001011110001011011000100010001110000011110011011001010001100001100000101001100000101001110000101111111111000111101101101100000110001100110001110101101001000101101011110101101010001100101100101010101111100101111010101000001001001100000
Parameter \INIT_B = 256'1000001010010111001111100100011110111001111001100010111001000101101001101101010110100110111011110110000111011101111111010010000001011101000010111001001100101100101111101011000011100100110101110101101110011011010100100011001000110101010111100101111001111001
Parameter \INIT_C = 256'0101110000000101101010100110010101110011101001100110111011000011000001010100001101000111011011010100111011010111101011110111010001011000110011110001010000110110101010001111101011001101001110001101100101000000110101110010010001100000011010000011111011010011
Parameter \INIT_D = 256'0000111001111110001111111101011001011110100111111110100111010100111000001001111000101101111110000111100010101011110011011101011110010101100001100001000001110011000010111101001111000101001011011100111010110001100111001100101100110110010110100001111001111011
Parameter \INIT_E = 256'1100100100011101110010001100110010010000001101110111111100011110101000111011110110011101111111010101101101110110111011000100010011100011101111100111110001000010110111011001000100101110011000001101011101110001001101010001001110101101100010010000010011001011
Parameter \INIT_F = 256'1101011110100101110000111100110100000010000000111101110101000101000111010100111001001000011101110100000101010011101001111111101011000110001010101010101101010010011011010110011000110111101000111010010011101001000111010100001000010001110101110010010000000101
Generating RTLIL representation for module `$paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100100101100100110110000111100110100010110101001000001001101011000111110110100011010100100111010001111011110000011111101101111101111101111001011000011010010111000010100001001100000100111010010000001011101111011101110101010011010111001000101100100011111111
Parameter \INIT_1 = 256'1010110000001000100100000010000101111101010011011110100101100110111001000100111001101000110100011011001101100001000100011100100011010011010111011000011101010111001100011000001001110101010010101011111100101001101101111011111111111011101110000101010101011101
Parameter \INIT_2 = 256'0011011000100111100100010000110000010010000001000101000100100000101010101110101111101011001001100001010000010100001010100111000010011111100001011011010001010001000010111010111001111010011111011010011110101001101000001001100011100001110101110100010101100100
Parameter \INIT_3 = 256'1111001111010010011110100101110001010000100101010011100111111001011000001100101000111001111100100000011100011111011111011011000110010010001001111100101010111001000010100110011011010000111011000100101001011010100110111111111000011011000111000011110101100010
Parameter \INIT_4 = 256'0110000100010000001101110001000110110101100111111010110011011000001001110111111000000000101001101001101011011101100010101001010111001001101000011111010101111101001101101010001100111000001001101000010000101001010110000110000101010111110101101101001111111100
Parameter \INIT_5 = 256'0111100010000011100111000111111110000010101101000101010111011000111111110001101111001100001100101110111001011111111001100001001111100010001000010011011010011010010101011100111011100100101110010011100100011110000111110101101101111000000001011111101111111000
Parameter \INIT_6 = 256'1011001100101000010100101100000000100001101111001101000110100011110111010101100110001000011111000100110001101110010010010100001101011100010111000000100000011000000010110010011001110110011001111111011111111011110100000100010011011110100000101011111101110100
Parameter \INIT_7 = 256'0011110011110000001110100000100000101111010000101111000010110100110101001111011010111111100111010000101000101101011011101011000101101110001010111010100010111100010011101001010000111100001100011100001100011101011100110001001000001100000110010111010111011001
Parameter \INIT_8 = 256'0011101101011101100110001010000100111100010100010100111011001101000110001010011110111010010011111011001101001000100100011011001100110000100111111011101011001110000110010000011111110101101000010011010000100100011111010101011111011001000010100011001001011011
Parameter \INIT_9 = 256'1101101000110010101011001111111011110001101100011010111110001100001001100001110110101001011001111011101101111001011100011000001001000010100110111111001000100000110011110100100111000011100010001100100100000011101110100001101000110110110100111100100110000110
Parameter \INIT_A = 256'1011000011110111110110010101100111010100011100110001001111110111110000100001001100001110110111001001011111100110001111000100111111001010111000111100101010100110011011001000001000111011110001100011111010100100111101110110100001001100111100101001011001001001
Parameter \INIT_B = 256'1001011011001110001011100110000011100001010100010011110001101111111100011000000011111000111110010011000100011101011000010011000001110111011110110011111100110011011110100000101011101100000001110101111000100111100010001001001110101000011100100100001101101111
Parameter \INIT_C = 256'0100101000001011100100001110100111001101101001100000010100001101010100010111000110011010001000100110011110010010011011001011101000000011100001010101111101101001100011110101010111001010100101110001011110000000000101010100100110011011111100011011100100110111
Parameter \INIT_D = 256'1000001110000110001110110100110000111101000011010000000000101111111011011010100011001000100000000110101001111011110010001000100111010111100111000101101010101110100101110011011010110100000101101110100111010110110110100101001001010111011100111101010110000100
Parameter \INIT_E = 256'1100001011111010011111000011011001010100000011100111011100000000101111011010110000101010111111111111010000101111011101110111011101111111000001110111101001000101101000100000010010110110001001110100101011101000100101100101000010001000111010101010011111011110
Parameter \INIT_F = 256'1100000111010100100000010110111011010010011001000110110100001000100110101110011001100001011010010000000101100100110110101011111000011011100001110011110101111111100011101100001110101111011111011000110001111101101001011100010000111111100101110100001111001101

15.2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100100101100100110110000111100110100010110101001000001001101011000111110110100011010100100111010001111011110000011111101101111101111101111001011000011010010111000010100001001100000100111010010000001011101111011101110101010011010111001000101100100011111111
Parameter \INIT_1 = 256'1010110000001000100100000010000101111101010011011110100101100110111001000100111001101000110100011011001101100001000100011100100011010011010111011000011101010111001100011000001001110101010010101011111100101001101101111011111111111011101110000101010101011101
Parameter \INIT_2 = 256'0011011000100111100100010000110000010010000001000101000100100000101010101110101111101011001001100001010000010100001010100111000010011111100001011011010001010001000010111010111001111010011111011010011110101001101000001001100011100001110101110100010101100100
Parameter \INIT_3 = 256'1111001111010010011110100101110001010000100101010011100111111001011000001100101000111001111100100000011100011111011111011011000110010010001001111100101010111001000010100110011011010000111011000100101001011010100110111111111000011011000111000011110101100010
Parameter \INIT_4 = 256'0110000100010000001101110001000110110101100111111010110011011000001001110111111000000000101001101001101011011101100010101001010111001001101000011111010101111101001101101010001100111000001001101000010000101001010110000110000101010111110101101101001111111100
Parameter \INIT_5 = 256'0111100010000011100111000111111110000010101101000101010111011000111111110001101111001100001100101110111001011111111001100001001111100010001000010011011010011010010101011100111011100100101110010011100100011110000111110101101101111000000001011111101111111000
Parameter \INIT_6 = 256'1011001100101000010100101100000000100001101111001101000110100011110111010101100110001000011111000100110001101110010010010100001101011100010111000000100000011000000010110010011001110110011001111111011111111011110100000100010011011110100000101011111101110100
Parameter \INIT_7 = 256'0011110011110000001110100000100000101111010000101111000010110100110101001111011010111111100111010000101000101101011011101011000101101110001010111010100010111100010011101001010000111100001100011100001100011101011100110001001000001100000110010111010111011001
Parameter \INIT_8 = 256'0011101101011101100110001010000100111100010100010100111011001101000110001010011110111010010011111011001101001000100100011011001100110000100111111011101011001110000110010000011111110101101000010011010000100100011111010101011111011001000010100011001001011011
Parameter \INIT_9 = 256'1101101000110010101011001111111011110001101100011010111110001100001001100001110110101001011001111011101101111001011100011000001001000010100110111111001000100000110011110100100111000011100010001100100100000011101110100001101000110110110100111100100110000110
Parameter \INIT_A = 256'1011000011110111110110010101100111010100011100110001001111110111110000100001001100001110110111001001011111100110001111000100111111001010111000111100101010100110011011001000001000111011110001100011111010100100111101110110100001001100111100101001011001001001
Parameter \INIT_B = 256'1001011011001110001011100110000011100001010100010011110001101111111100011000000011111000111110010011000100011101011000010011000001110111011110110011111100110011011110100000101011101100000001110101111000100111100010001001001110101000011100100100001101101111
Parameter \INIT_C = 256'0100101000001011100100001110100111001101101001100000010100001101010100010111000110011010001000100110011110010010011011001011101000000011100001010101111101101001100011110101010111001010100101110001011110000000000101010100100110011011111100011011100100110111
Parameter \INIT_D = 256'1000001110000110001110110100110000111101000011010000000000101111111011011010100011001000100000000110101001111011110010001000100111010111100111000101101010101110100101110011011010110100000101101110100111010110110110100101001001010111011100111101010110000100
Parameter \INIT_E = 256'1100001011111010011111000011011001010100000011100111011100000000101111011010110000101010111111111111010000101111011101110111011101111111000001110111101001000101101000100000010010110110001001110100101011101000100101100101000010001000111010101010011111011110
Parameter \INIT_F = 256'1100000111010100100000010110111011010010011001000110110100001000100110101110011001100001011010010000000101100100110110101011111000011011100001110011110101111111100011101100001110101111011111011000110001111101101001011100010000111111100101110100001111001101
Generating RTLIL representation for module `$paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100010000001010010010010111001101111110110100011010010001110010001110011110001010000010010001100101001111101000110011101111011101010100010011000001100110110001101100000100111100001011000110011010101010111010101000111011010001000111100110000101111110010110
Parameter \INIT_1 = 256'1101101100000110111100100110010101011001100000110000000101010111001000101101111110001011101111000101001110011111101111010000010000110000101010010010000100100000011111100000001101011101000100001100110111010000001010011101011100101101110101110010011111110111
Parameter \INIT_2 = 256'0100110101000011101111110011010011000000101000001001000111110100100111110110010000010000100100100110111001011100101010011111111100010001011011010101101011100011010001001101110000000011011000101011001000111110011110001000111111100010000011011000110100000110
Parameter \INIT_3 = 256'0001111011011001011001010101001100100011110011101000001010101000111000110001100000010010000000000001111111111110011010101010000011101000101110110101011000101011100000011011010011100101110011001011011111101010111111110000100000010111101011011011100101010101
Parameter \INIT_4 = 256'0000101100001100011011110011111110011101010010100001000010101000111001101111101100001001011111000110010110001100000100011111011010001100010011000010011010110001111000000101111101010011010010101010010000011000101111101101001001010011001001001010001001000110
Parameter \INIT_5 = 256'0110000100110110100110000001100001111100010110011010001101110110010111001100001001001000111101011011010111011111100101000011101100100000000010010111101101110111100101110000100011010001001010100111111001100111001000111010101011100111100100101101111000010100
Parameter \INIT_6 = 256'0110000011101111110000111100001111000100001100110111001101111011010001111100110111011111000111100100101110101001100001001001111111110110011000000001001101100101101001111110011011100111011101010010101001111100111011110101011000110011001101111001001011101011
Parameter \INIT_7 = 256'0111101111011000101100100001101100100010111000110111110101001010000101011010101010100111011011010110010101000001110001111001001100101010110111011101001110101101110100101010000111100000110001100000100111111101100010110101011111101110011100101001011100100001
Parameter \INIT_8 = 256'0010111101101111101001010101100101110011001001111000110111000000010010111111000110011100001001101010001011011111111010010001001001100001011111111110101011001100100011001110001111110000100110000000100110011100101011111001100010011000000011100110100101101100
Parameter \INIT_9 = 256'1100101100110100111011000010001000100111000010000000010011001110111010101110011011110001101110000110011001111011100001000111011001010001100101000101101001101001011001011000111001110101100000110111011110100011011110111111111110000101010011010111110000111111
Parameter \INIT_A = 256'0100101001110100010101000110001101110110110101010111101011010010110110101101100010011010110100010000000000000111001100000111011010111110110101101101001000100100001010010010010001010110111000100111011011101110001111011001010111111010000001010010101101010001
Parameter \INIT_B = 256'1010011010110000111001101111100011100110001101110101000000000000111110000100110101111001110110110100011000010011101111010001101001001000100001110010111110000101000011001111100001111111101010101100011111011101011001100100100100100010101011001110111010001010
Parameter \INIT_C = 256'1110001011000000100101110011010010111001000000011011011100010101110111110101100110110010101011000011011101010000010011111001000100010011111111100111000101100110111111100000000000100010001111011101001101010111100110111101011100111010101100111000000101111100
Parameter \INIT_D = 256'0000100011000111110111101010000000000000001000011111100001000001100001101100101000011111000101000011001010011101100000111100111110101111011010101011111000010000000101011010101011010110101111101001000000011100010100110100111011011010110101001001111010110100
Parameter \INIT_E = 256'0101101001011110001101001100011010110110010001010100101011001010011000110011101110000111001100001101101011001011000110011010001111011101011101001110100010111001001101100111001011001100001011100001011110111011101110111100010110000011111010110110011010111000
Parameter \INIT_F = 256'1010101110101100000011100110000111111110010101111000110010000001010011010001010001101111000011110010011100000111101011111110000011101110001010100010001011101011000011111110010000011000100000011101110110000000101111100010011100100111111000011100100111110110

15.2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100010000001010010010010111001101111110110100011010010001110010001110011110001010000010010001100101001111101000110011101111011101010100010011000001100110110001101100000100111100001011000110011010101010111010101000111011010001000111100110000101111110010110
Parameter \INIT_1 = 256'1101101100000110111100100110010101011001100000110000000101010111001000101101111110001011101111000101001110011111101111010000010000110000101010010010000100100000011111100000001101011101000100001100110111010000001010011101011100101101110101110010011111110111
Parameter \INIT_2 = 256'0100110101000011101111110011010011000000101000001001000111110100100111110110010000010000100100100110111001011100101010011111111100010001011011010101101011100011010001001101110000000011011000101011001000111110011110001000111111100010000011011000110100000110
Parameter \INIT_3 = 256'0001111011011001011001010101001100100011110011101000001010101000111000110001100000010010000000000001111111111110011010101010000011101000101110110101011000101011100000011011010011100101110011001011011111101010111111110000100000010111101011011011100101010101
Parameter \INIT_4 = 256'0000101100001100011011110011111110011101010010100001000010101000111001101111101100001001011111000110010110001100000100011111011010001100010011000010011010110001111000000101111101010011010010101010010000011000101111101101001001010011001001001010001001000110
Parameter \INIT_5 = 256'0110000100110110100110000001100001111100010110011010001101110110010111001100001001001000111101011011010111011111100101000011101100100000000010010111101101110111100101110000100011010001001010100111111001100111001000111010101011100111100100101101111000010100
Parameter \INIT_6 = 256'0110000011101111110000111100001111000100001100110111001101111011010001111100110111011111000111100100101110101001100001001001111111110110011000000001001101100101101001111110011011100111011101010010101001111100111011110101011000110011001101111001001011101011
Parameter \INIT_7 = 256'0111101111011000101100100001101100100010111000110111110101001010000101011010101010100111011011010110010101000001110001111001001100101010110111011101001110101101110100101010000111100000110001100000100111111101100010110101011111101110011100101001011100100001
Parameter \INIT_8 = 256'0010111101101111101001010101100101110011001001111000110111000000010010111111000110011100001001101010001011011111111010010001001001100001011111111110101011001100100011001110001111110000100110000000100110011100101011111001100010011000000011100110100101101100
Parameter \INIT_9 = 256'1100101100110100111011000010001000100111000010000000010011001110111010101110011011110001101110000110011001111011100001000111011001010001100101000101101001101001011001011000111001110101100000110111011110100011011110111111111110000101010011010111110000111111
Parameter \INIT_A = 256'0100101001110100010101000110001101110110110101010111101011010010110110101101100010011010110100010000000000000111001100000111011010111110110101101101001000100100001010010010010001010110111000100111011011101110001111011001010111111010000001010010101101010001
Parameter \INIT_B = 256'1010011010110000111001101111100011100110001101110101000000000000111110000100110101111001110110110100011000010011101111010001101001001000100001110010111110000101000011001111100001111111101010101100011111011101011001100100100100100010101011001110111010001010
Parameter \INIT_C = 256'1110001011000000100101110011010010111001000000011011011100010101110111110101100110110010101011000011011101010000010011111001000100010011111111100111000101100110111111100000000000100010001111011101001101010111100110111101011100111010101100111000000101111100
Parameter \INIT_D = 256'0000100011000111110111101010000000000000001000011111100001000001100001101100101000011111000101000011001010011101100000111100111110101111011010101011111000010000000101011010101011010110101111101001000000011100010100110100111011011010110101001001111010110100
Parameter \INIT_E = 256'0101101001011110001101001100011010110110010001010100101011001010011000110011101110000111001100001101101011001011000110011010001111011101011101001110100010111001001101100111001011001100001011100001011110111011101110111100010110000011111010110110011010111000
Parameter \INIT_F = 256'1010101110101100000011100110000111111110010101111000110010000001010011010001010001101111000011110010011100000111101011111110000011101110001010100010001011101011000011111110010000011000100000011101110110000000101111100010011100100111111000011100100111110110
Generating RTLIL representation for module `$paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16'.
Parameter \SCK_PERIOD_MULTIPLIER = 2

15.2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\spi'.
Parameter \SCK_PERIOD_MULTIPLIER = 2
Generating RTLIL representation for module `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010'.
Note: Assuming pure combinatorial block at ../../common/hdl/flash/spi.v:131.4-198.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \SCK_PERIOD_MULTIPLIER = 2
Parameter \CLK_PERIODS_PER_US = 2
Parameter \FLASH_SIZE = 1048576
Parameter \BLOCK_SIZE = 4096
Parameter \PAGE_SIZE = 256
Parameter \RESUME_US = 10
Parameter \BLOCK_ERASE_US = 60000
Parameter \PAGE_PROG_US = 700

15.2.12. Executing AST frontend in derive mode using pre-parsed AST for module `\flash_spi'.
Parameter \SCK_PERIOD_MULTIPLIER = 2
Parameter \CLK_PERIODS_PER_US = 2
Parameter \FLASH_SIZE = 1048576
Parameter \BLOCK_SIZE = 4096
Parameter \PAGE_SIZE = 256
Parameter \RESUME_US = 10
Parameter \BLOCK_ERASE_US = 60000
Parameter \PAGE_PROG_US = 700
Generating RTLIL representation for module `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi'.
Note: Assuming pure combinatorial block at ../../common/hdl/flash/flash_spi.v:186.4-644.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \VECTOR_LENGTH = 1024
Parameter \WORD_WIDTH = 8
Parameter \ADDR_WIDTH = 10

15.2.13. Executing AST frontend in derive mode using pre-parsed AST for module `\ram'.
Parameter \VECTOR_LENGTH = 1024
Parameter \WORD_WIDTH = 8
Parameter \ADDR_WIDTH = 10
Generating RTLIL representation for module `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram'.
Parameter \VECTOR_LENGTH = 1024
Parameter \WORD_WIDTH = 8
Parameter \ADDR_WIDTH = 10

15.2.14. Executing AST frontend in derive mode using pre-parsed AST for module `\rom'.
Parameter \VECTOR_LENGTH = 1024
Parameter \WORD_WIDTH = 8
Parameter \ADDR_WIDTH = 10
Generating RTLIL representation for module `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom'.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 24

15.2.15. Executing AST frontend in derive mode using pre-parsed AST for module `\usb_cdc'.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 24
Generating RTLIL representation for module `$paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc'.

15.2.16. Analyzing design hierarchy..
Top module:  \demo
Used module:     $paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc
Used module:         \bulk_endp
Used module:         \ctrl_endp
Used module:         \sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \app
Used module:         $paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi
Used module:             \spi
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram
Used module:             \SB_RAM256x16
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom
Used module:     \prescaler
Parameter \SCK_PERIOD_MULTIPLIER = 2
Found cached RTLIL representation for module `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010'.
Parameter \INIT_0 = 256'0100100101100100110110000111100110100010110101001000001001101011000111110110100011010100100111010001111011110000011111101101111101111101111001011000011010010111000010100001001100000100111010010000001011101111011101110101010011010111001000101100100011111111
Parameter \INIT_1 = 256'1010110000001000100100000010000101111101010011011110100101100110111001000100111001101000110100011011001101100001000100011100100011010011010111011000011101010111001100011000001001110101010010101011111100101001101101111011111111111011101110000101010101011101
Parameter \INIT_2 = 256'0011011000100111100100010000110000010010000001000101000100100000101010101110101111101011001001100001010000010100001010100111000010011111100001011011010001010001000010111010111001111010011111011010011110101001101000001001100011100001110101110100010101100100
Parameter \INIT_3 = 256'1111001111010010011110100101110001010000100101010011100111111001011000001100101000111001111100100000011100011111011111011011000110010010001001111100101010111001000010100110011011010000111011000100101001011010100110111111111000011011000111000011110101100010
Parameter \INIT_4 = 256'0110000100010000001101110001000110110101100111111010110011011000001001110111111000000000101001101001101011011101100010101001010111001001101000011111010101111101001101101010001100111000001001101000010000101001010110000110000101010111110101101101001111111100
Parameter \INIT_5 = 256'0111100010000011100111000111111110000010101101000101010111011000111111110001101111001100001100101110111001011111111001100001001111100010001000010011011010011010010101011100111011100100101110010011100100011110000111110101101101111000000001011111101111111000
Parameter \INIT_6 = 256'1011001100101000010100101100000000100001101111001101000110100011110111010101100110001000011111000100110001101110010010010100001101011100010111000000100000011000000010110010011001110110011001111111011111111011110100000100010011011110100000101011111101110100
Parameter \INIT_7 = 256'0011110011110000001110100000100000101111010000101111000010110100110101001111011010111111100111010000101000101101011011101011000101101110001010111010100010111100010011101001010000111100001100011100001100011101011100110001001000001100000110010111010111011001
Parameter \INIT_8 = 256'0011101101011101100110001010000100111100010100010100111011001101000110001010011110111010010011111011001101001000100100011011001100110000100111111011101011001110000110010000011111110101101000010011010000100100011111010101011111011001000010100011001001011011
Parameter \INIT_9 = 256'1101101000110010101011001111111011110001101100011010111110001100001001100001110110101001011001111011101101111001011100011000001001000010100110111111001000100000110011110100100111000011100010001100100100000011101110100001101000110110110100111100100110000110
Parameter \INIT_A = 256'1011000011110111110110010101100111010100011100110001001111110111110000100001001100001110110111001001011111100110001111000100111111001010111000111100101010100110011011001000001000111011110001100011111010100100111101110110100001001100111100101001011001001001
Parameter \INIT_B = 256'1001011011001110001011100110000011100001010100010011110001101111111100011000000011111000111110010011000100011101011000010011000001110111011110110011111100110011011110100000101011101100000001110101111000100111100010001001001110101000011100100100001101101111
Parameter \INIT_C = 256'0100101000001011100100001110100111001101101001100000010100001101010100010111000110011010001000100110011110010010011011001011101000000011100001010101111101101001100011110101010111001010100101110001011110000000000101010100100110011011111100011011100100110111
Parameter \INIT_D = 256'1000001110000110001110110100110000111101000011010000000000101111111011011010100011001000100000000110101001111011110010001000100111010111100111000101101010101110100101110011011010110100000101101110100111010110110110100101001001010111011100111101010110000100
Parameter \INIT_E = 256'1100001011111010011111000011011001010100000011100111011100000000101111011010110000101010111111111111010000101111011101110111011101111111000001110111101001000101101000100000010010110110001001110100101011101000100101100101000010001000111010101010011111011110
Parameter \INIT_F = 256'1100000111010100100000010110111011010010011001000110110100001000100110101110011001100001011010010000000101100100110110101011111000011011100001110011110101111111100011101100001110101111011111011000110001111101101001011100010000111111100101110100001111001101
Found cached RTLIL representation for module `$paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100010000001010010010010111001101111110110100011010010001110010001110011110001010000010010001100101001111101000110011101111011101010100010011000001100110110001101100000100111100001011000110011010101010111010101000111011010001000111100110000101111110010110
Parameter \INIT_1 = 256'1101101100000110111100100110010101011001100000110000000101010111001000101101111110001011101111000101001110011111101111010000010000110000101010010010000100100000011111100000001101011101000100001100110111010000001010011101011100101101110101110010011111110111
Parameter \INIT_2 = 256'0100110101000011101111110011010011000000101000001001000111110100100111110110010000010000100100100110111001011100101010011111111100010001011011010101101011100011010001001101110000000011011000101011001000111110011110001000111111100010000011011000110100000110
Parameter \INIT_3 = 256'0001111011011001011001010101001100100011110011101000001010101000111000110001100000010010000000000001111111111110011010101010000011101000101110110101011000101011100000011011010011100101110011001011011111101010111111110000100000010111101011011011100101010101
Parameter \INIT_4 = 256'0000101100001100011011110011111110011101010010100001000010101000111001101111101100001001011111000110010110001100000100011111011010001100010011000010011010110001111000000101111101010011010010101010010000011000101111101101001001010011001001001010001001000110
Parameter \INIT_5 = 256'0110000100110110100110000001100001111100010110011010001101110110010111001100001001001000111101011011010111011111100101000011101100100000000010010111101101110111100101110000100011010001001010100111111001100111001000111010101011100111100100101101111000010100
Parameter \INIT_6 = 256'0110000011101111110000111100001111000100001100110111001101111011010001111100110111011111000111100100101110101001100001001001111111110110011000000001001101100101101001111110011011100111011101010010101001111100111011110101011000110011001101111001001011101011
Parameter \INIT_7 = 256'0111101111011000101100100001101100100010111000110111110101001010000101011010101010100111011011010110010101000001110001111001001100101010110111011101001110101101110100101010000111100000110001100000100111111101100010110101011111101110011100101001011100100001
Parameter \INIT_8 = 256'0010111101101111101001010101100101110011001001111000110111000000010010111111000110011100001001101010001011011111111010010001001001100001011111111110101011001100100011001110001111110000100110000000100110011100101011111001100010011000000011100110100101101100
Parameter \INIT_9 = 256'1100101100110100111011000010001000100111000010000000010011001110111010101110011011110001101110000110011001111011100001000111011001010001100101000101101001101001011001011000111001110101100000110111011110100011011110111111111110000101010011010111110000111111
Parameter \INIT_A = 256'0100101001110100010101000110001101110110110101010111101011010010110110101101100010011010110100010000000000000111001100000111011010111110110101101101001000100100001010010010010001010110111000100111011011101110001111011001010111111010000001010010101101010001
Parameter \INIT_B = 256'1010011010110000111001101111100011100110001101110101000000000000111110000100110101111001110110110100011000010011101111010001101001001000100001110010111110000101000011001111100001111111101010101100011111011101011001100100100100100010101011001110111010001010
Parameter \INIT_C = 256'1110001011000000100101110011010010111001000000011011011100010101110111110101100110110010101011000011011101010000010011111001000100010011111111100111000101100110111111100000000000100010001111011101001101010111100110111101011100111010101100111000000101111100
Parameter \INIT_D = 256'0000100011000111110111101010000000000000001000011111100001000001100001101100101000011111000101000011001010011101100000111100111110101111011010101011111000010000000101011010101011010110101111101001000000011100010100110100111011011010110101001001111010110100
Parameter \INIT_E = 256'0101101001011110001101001100011010110110010001010100101011001010011000110011101110000111001100001101101011001011000110011010001111011101011101001110100010111001001101100111001011001100001011100001011110111011101110111100010110000011111010110110011010111000
Parameter \INIT_F = 256'1010101110101100000011100110000111111110010101111000110010000001010011010001010001101111000011110010011100000111101011111110000011101110001010100010001011101011000011111110010000011000100000011101110110000000101111100010011100100111111000011100100111110110
Found cached RTLIL representation for module `$paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16'.
Parameter \INIT_0 = 256'0010100010101000011110110000110011110111000100010010101000100011100111000011001010011100010111010000010011000110110111001000010011000100001010101101101100110010100010110110011000100000001111011011010001001011000100110010010011001110100011000000000000111010
Parameter \INIT_1 = 256'1011110001000100000001101000000100010010011001100001101101100000111010011100101001110111011010001010110100100000110110000001111111111001110001110110100110100110000011101110111101100011000000111001111000001001000111011100101011100000000010001011011101000101
Parameter \INIT_2 = 256'1010000000111110010000000100110011000011100000011100110110101001110111001100000110100111000010111010000011110011111100000110011111100010001011110110010111010100111001000101011011000110110111001001111000001000111001010011001011010100110011010111101001111101
Parameter \INIT_3 = 256'0000010000001001000111001010100000100000110101001011000101110111010011100010001010000000001000110011010111000010110100011010101010100100010001000010011011001101010111000010110011110110110101010010111111001111100011011100111010001011010001101001110001100110
Parameter \INIT_4 = 256'1101111111011111011101111001111000010100101000010000000000001010011011100100110111000001010000110001110011011101110110010011001011001111001111011001100111100110010000101010111000101110111101011100101011100000100100111100100111110111001111010110000110101011
Parameter \INIT_5 = 256'0100001111000111111010010100110011010001101101111100100111111110110010111010001100010001111100111010000001101100000100001101100001001100110100010011101011011111011001110011001101111101110011011010100011010000110111100111000101011001100001111111001110110011
Parameter \INIT_6 = 256'0011010001111100001100000001110011011011001101110000011001010000110110001000101000101010111011000101001011000001010011001001110110011010000011001110001001111111101110011000100010101101000001100110110101101101111101100000111111011111001111110111111110110100
Parameter \INIT_7 = 256'0010111010111001011111110011101100111100111011001001010101010010011011010100001111110001001100010111010100001110110011001010010101101010001110001001101100000000101111101010101000111110011001001011000001010010010111110100010100001010110010110001011001001101
Parameter \INIT_8 = 256'0111000010111101000110111110010111100100000010011000000000100010000011010101000001000110001101001001001100001110100000101010110011101001000001011010001001001101111010000000001100001111101011011111011010101110010101110010101101101001111001111010011010110000
Parameter \INIT_9 = 256'1111011000101111100111001010000001111111100001100000011110101010001111001001101111010000100110110010111101111110110110001011000011110000100001001010110001101110000010000111001110100001010011100011011010111101010010010010101100101001111010100001011000010111
Parameter \INIT_A = 256'1100110011010010111100000101011011001000001100101010001100010010001011101000000111111001110100111110111101101111011010111100011110011011000111100100010000101111111111110100000100111100001010100010010001101000110111101111000010111111111100111001010101001011
Parameter \INIT_B = 256'1000110101010000100011100111010011011111010011000000100000110110010100101011111101001011101010001100100010101001101000010000001110101001100000000111110010110110100110101010111101010100011011100011011101000100110111111001101110110011110110100100010010011001
Parameter \INIT_C = 256'0001100110010001101010101110100111011011000100111000000110100111010011000010010100000101111100000001011000001101000001000010011010100111111000001110001110100001101000011000111100011000111101110011101011100111111001100011111111001011010001011110001101101101
Parameter \INIT_D = 256'0000000100100010001101011111011000100111000001100001000011010000011001110000000100101001011100110110000100110111101101011001000001001001010011111111111100101010000100011100001010010100101100100010010000010101010100101001110010110100111001110110110111000001
Parameter \INIT_E = 256'0101010100110111100000011000011101010010100010010010110101010010100010010010110011000110011011100000011110011001101011111101001101000011100111101011011011110010000101100110100010010100100011100110111001111101001110001001100110001011111111011011011010010010
Parameter \INIT_F = 256'0110110100110011000111011101101100100110110100010101001110100101101101100111011111110101000010010011101110111011001011011101111101101000100111011010110000000000011101001111001100101001001000101000010110111110101001000011100011110011011111000010100110000100
Found cached RTLIL representation for module `$paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16'.
Parameter \INIT_0 = 256'0110110010101001001111101001011010010110100000010010101111000111010101101010101000100011101010111010011100100000101000011011000011110111011010100001111100101000010011000111010101111011111100110110010001010000010100110011010011110110011100001111111101101011
Parameter \INIT_1 = 256'1101000001111111100011000110110110111101100100011011011101011010100011001000000110111101010010110001000000001001001001001000011001010111111111101010100111101010000011001000100011101010001110101011010111110111111110010011000110001001001000001100011001000010
Parameter \INIT_2 = 256'1110010011010011001100111100110101101101111000000110111110111010111101101110000010000100011101110010010100100001011011010100000101100011010101111011010100011011100110100000100110110100011110111011000110110011100000010111011001100111011100001000110110010011
Parameter \INIT_3 = 256'1000101101010101001011110110110101100010001001111011111110000101110010011110010100000011000111111110000000010011100110111101000111110011101101101110111001010111111110011101111110011011000011111110011000011010000100001111010100101001111110010110001101101100
Parameter \INIT_4 = 256'0000110011010101000100000000011111010001110001010110011100100000110110001011010011110101110101011000101101101110111111101101011101111011100110010100011100010000100111011000010110100111011000000011000000100001101011000110011000110011111110000011100101010011
Parameter \INIT_5 = 256'1100111100011100111000000111100010110101100100011101000001110011110101101010100000101010110011100010010010001010011111110010010110111111000000110101110100101111011100011011010111101011011001011001101001001111010000000111111000101101100010001110100111001100
Parameter \INIT_6 = 256'1101001101001001001111001111001010001010110111100101111110011000101101111111001000010010000110000001011100011111111101000111111001100011010011101010010010011100010011100100100100011110011111001111110101100111101001011101110010001111101100101010001101111000
Parameter \INIT_7 = 256'0100110010101110001111001010000100110101111001001010000101101000011111000110100001100111110011110100000100101110101110010001010100010101100010011001000010110101000011101010000101101010100001001011100011010001011010011000110101110110001100000000000110111101
Parameter \INIT_8 = 256'1111010110010100110011100110011011111011011001100110100011000100010010111110100000000101110011000100110011100011111000100100110000000110010100110100001010011110000011110100101101001011001010000011001100101000000000110100111000100001001100101011111001101100
Parameter \INIT_9 = 256'1000001100000000011111010111111010010100001111010011000001011111011000101111000110111001011101001110111010000101010001010001011101011101110001000010001111001001010110101110100110101000110101111001010001010110100010101111011010111001100000001001111001001110
Parameter \INIT_A = 256'0101010101011101110010001011110001011011000100010001110000011110011011001010001100001100000101001100000101001110000101111111111000111101101101100000110001100110001110101101001000101101011110101101010001100101100101010101111100101111010101000001001001100000
Parameter \INIT_B = 256'1000001010010111001111100100011110111001111001100010111001000101101001101101010110100110111011110110000111011101111111010010000001011101000010111001001100101100101111101011000011100100110101110101101110011011010100100011001000110101010111100101111001111001
Parameter \INIT_C = 256'0101110000000101101010100110010101110011101001100110111011000011000001010100001101000111011011010100111011010111101011110111010001011000110011110001010000110110101010001111101011001101001110001101100101000000110101110010010001100000011010000011111011010011
Parameter \INIT_D = 256'0000111001111110001111111101011001011110100111111110100111010100111000001001111000101101111110000111100010101011110011011101011110010101100001100001000001110011000010111101001111000101001011011100111010110001100111001100101100110110010110100001111001111011
Parameter \INIT_E = 256'1100100100011101110010001100110010010000001101110111111100011110101000111011110110011101111111010101101101110110111011000100010011100011101111100111110001000010110111011001000100101110011000001101011101110001001101010001001110101101100010010000010011001011
Parameter \INIT_F = 256'1101011110100101110000111100110100000010000000111101110101000101000111010100111001001000011101110100000101010011101001111111101011000110001010101010101101010010011011010110011000110111101000111010010011101001000111010100001000010001110101110010010000000101
Found cached RTLIL representation for module `$paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 24

15.2.17. Executing AST frontend in derive mode using pre-parsed AST for module `\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 24
Generating RTLIL representation for module `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/bulk_endp.v:121.4-152.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010

15.2.18. Executing AST frontend in derive mode using pre-parsed AST for module `\ctrl_endp'.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010
Generating RTLIL representation for module `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:330.4-755.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_CTRL = 4'0000
Parameter \ENDP_BULK = 4'0001
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie'.

15.2.19. Analyzing design hierarchy..
Top module:  \demo
Used module:     $paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc
Used module:         $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp
Used module:         $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp
Used module:         $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie
Used module:             \phy_tx
Used module:             \phy_rx
Used module:     \app
Used module:         $paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi
Used module:             $paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram
Used module:             $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16
Used module:             $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom
Used module:             $paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16
Used module:             $paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16
Used module:     \prescaler
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100'.

15.2.20. Analyzing design hierarchy..
Top module:  \demo
Used module:     $paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc
Used module:         $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp
Used module:         $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp
Used module:         $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \app
Used module:         $paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi
Used module:             $paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram
Used module:             $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16
Used module:             $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom
Used module:             $paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16
Used module:             $paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16
Used module:     \prescaler

15.2.21. Analyzing design hierarchy..
Top module:  \demo
Used module:     $paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc
Used module:         $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp
Used module:         $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp
Used module:         $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \app
Used module:         $paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi
Used module:             $paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram
Used module:             $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16
Used module:             $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom
Used module:             $paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16
Used module:             $paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16
Used module:     \prescaler
Removing unused module `$paramod$ced5ffc91153af6e435f2d1e5bbc23bf62fd892a\ctrl_endp'.
Removing unused module `$paramod$d596b195528d29703fb8c1c33e126f33b7d4dd31\bulk_endp'.
Removing unused module `\flash_spi'.
Removing unused module `\spi'.
Removing unused module `\ram'.
Removing unused module `\rom'.
Removing unused module `\SB_RAM256x16'.
Removing unused module `\usb_cdc'.
Removing unused module `\bulk_endp'.
Removing unused module `\ctrl_endp'.
Removing unused module `\sie'.
Removing unused module `\phy_rx'.
Removing unused module `\phy_tx'.
Removed 13 unused modules.

15.3. Executing PROC pass (convert processes to netlists).

15.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$3260'.
Cleaned up 1 empty switch.

15.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:385$3239 in module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
Marked 6 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:354$3200 in module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:340$3196 in module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:307$3180 in module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:292$3175 in module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
Marked 4 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:201$3161 in module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
Marked 4 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:169$3145 in module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
Marked 5 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:121$3115 in module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:103$3113 in module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
Marked 15 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:186$1988 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 7 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:139$1973 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:87$1949 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:74$1939 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:58$1937 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Removed 1 dead cases from process $proc$../../../usb_cdc/phy_tx.v:106$1921 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 9 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:106$1921 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:86$1919 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:68$1909 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1757 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1750 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1746 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1739 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1736 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1733 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1730 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1727 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1719 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1712 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1708 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1701 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1698 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1695 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1692 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1689 in module SB_DFFSR.
Removed 1 dead cases from process $proc$../hdl/demo/app.v:211$1253 in module app.
Marked 79 switch rules as full_case in process $proc$../hdl/demo/app.v:211$1253 in module app.
Marked 3 switch rules as full_case in process $proc$../hdl/demo/app.v:151$1244 in module app.
Marked 1 switch rules as full_case in process $proc$../hdl/demo/app.v:87$1236 in module app.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/usb_cdc.v:86$3095 in module $paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.
Marked 81 switch rules as full_case in process $proc$../../common/hdl/flash/flash_spi.v:186$2855 in module $paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.
Marked 1 switch rules as full_case in process $proc$../../common/hdl/flash/flash_spi.v:139$2843 in module $paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.
Removed 1 dead cases from process $proc$../../common/hdl/flash/spi.v:131$2826 in module $paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.
Marked 9 switch rules as full_case in process $proc$../../common/hdl/flash/spi.v:131$2826 in module $paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.
Marked 1 switch rules as full_case in process $proc$../../common/hdl/flash/spi.v:99$2819 in module $paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.
Marked 1 switch rules as full_case in process $proc$../../common/hdl/prescaler.v:14$949 in module prescaler.
Marked 76 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:292$2406 in module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:260$2404 in module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:237$2391 in module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Marked 86 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:330$3260 in module $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:300$3258 in module $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:281$3249 in module $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.
Removed a total of 3 dead cases.

15.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 38 redundant assignments.
Promoted 193 assignments to connections.

15.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1760'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1756'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1749'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1745'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1738'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1735'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1732'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1729'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1726'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1724'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1722'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1718'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1711'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1707'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1700'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1697'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1694'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1691'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1688'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1686'.
  Set init value: \Q = 1'0

15.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \genblk1.u_gtex4_async_data.data_rstn in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:385$3239'.
Found async reset \rstn in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:354$3200'.
Found async reset \genblk1.u_gtex4_async_data.data_rstn in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:340$3196'.
Found async reset \rstn in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:307$3180'.
Found async reset \rstn in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:292$3175'.
Found async reset \rstn in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:201$3161'.
Found async reset \rstn in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:169$3145'.
Found async reset \rstn in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:103$3113'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1973'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:87$1949'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:58$1937'.
Found async reset \rstn_i in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1919'.
Found async reset \rstn_i in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:68$1909'.
Found async reset \S in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1757'.
Found async reset \R in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1746'.
Found async reset \S in `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1736'.
Found async reset \R in `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1730'.
Found async reset \S in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1719'.
Found async reset \R in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1708'.
Found async reset \S in `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1698'.
Found async reset \R in `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1692'.
Found async reset \rstn in `\app.$proc$../hdl/demo/app.v:151$1244'.
Found async reset \rstn_i in `\app.$proc$../hdl/demo/app.v:87$1236'.
Found async reset \rstn_i in `$paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:86$3095'.
Found async reset \rstn_i in `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:139$2843'.
Found async reset \rstn_i in `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:99$2819'.
Found async reset \rstn_i in `\prescaler.$proc$../../common/hdl/prescaler.v:14$949'.
Found async reset \rstn in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$2404'.
Found async reset \rstn in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:237$2391'.
Found async reset \rstn in `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:300$3258'.
Found async reset \rstn_i in `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:281$3249'.

15.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:385$3239'.
     1/2: $0\genblk1.u_gtex4_async_data.in_consumed_q[0:0]
     2/2: $0\genblk1.u_gtex4_async_data.in_data_q[7:0]
Creating decoders for process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:354$3200'.
     1/18: $5$lookahead\in_fifo_q$3199[71:0]$3224
     2/18: $5$bitselwrite$data$../../../usb_cdc/bulk_endp.v:368$3110[71:0]$3223
     3/18: $5$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:368$3109[71:0]$3222
     4/18: $4$lookahead\in_fifo_q$3199[71:0]$3220
     5/18: $4$bitselwrite$data$../../../usb_cdc/bulk_endp.v:368$3110[71:0]$3219
     6/18: $4$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:368$3109[71:0]$3218
     7/18: $3$lookahead\in_fifo_q$3199[71:0]$3216
     8/18: $3$bitselwrite$data$../../../usb_cdc/bulk_endp.v:368$3110[71:0]$3215
     9/18: $3$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:368$3109[71:0]$3214
    10/18: $2$lookahead\in_fifo_q$3199[71:0]$3211
    11/18: $2$bitselwrite$data$../../../usb_cdc/bulk_endp.v:368$3110[71:0]$3210
    12/18: $2$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:368$3109[71:0]$3209
    13/18: $1$lookahead\in_fifo_q$3199[71:0]$3207
    14/18: $1$bitselwrite$data$../../../usb_cdc/bulk_endp.v:368$3110[71:0]$3206
    15/18: $1$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:368$3109[71:0]$3205
    16/18: $0\genblk1.u_gtex4_async_data.in_ready_q[0:0]
    17/18: $0\delay_in_cnt_q[1:0]
    18/18: $0\in_last_q[3:0]
Creating decoders for process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:340$3196'.
     1/1: $0\genblk1.u_gtex4_async_data.out_consumed_q[0:0]
Creating decoders for process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:307$3180'.
     1/5: $0\genblk1.u_gtex4_async_data.app_clk_sq[2:0]
     2/5: $0\genblk1.u_gtex4_async_data.out_valid_q[0:0]
     3/5: $0\delay_out_cnt_q[1:0]
     4/5: $0\out_full_q[0:0]
     5/5: $0\out_first_q[3:0]
Creating decoders for process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:292$3175'.
     1/1: $0\genblk1.u_gtex4_async_data.data_rstn_sq[1:0]
Creating decoders for process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:201$3161'.
     1/2: $0\in_first_qq[3:0]
     2/2: $0\in_first_q[3:0]
Creating decoders for process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:169$3145'.
     1/3: $0\in_req_q[0:0]
     2/3: $0\in_valid_q[0:0]
     3/3: $0\in_state_q[0:0]
Creating decoders for process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:121$3115'.
     1/23: $5\out_last_dd[3:0]
     2/23: $3\out_nak_d[0:0]
     3/23: $3\out_state_d[1:0]
     4/23: $3$bitselwrite$data$../../../usb_cdc/bulk_endp.v:145$3108[71:0]$3129
     5/23: $3$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:145$3107[71:0]$3128
     6/23: $4\out_last_dd[3:0]
     7/23: $3\out_fifo_d[71:0]
     8/23: $3\out_last_dd[3:0]
     9/23: $3\out_last_d[3:0]
    10/23: $2\out_last_dd[3:0]
    11/23: $2\out_last_d[3:0]
    12/23: $2\out_state_d[1:0]
    13/23: $2$bitselwrite$data$../../../usb_cdc/bulk_endp.v:145$3108[71:0]$3123
    14/23: $2$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:145$3107[71:0]$3122
    15/23: $2\out_nak_d[0:0]
    16/23: $2\out_fifo_d[71:0]
    17/23: $1\out_nak_d[0:0]
    18/23: $1\out_last_dd[3:0]
    19/23: $1\out_state_d[1:0]
    20/23: $1$bitselwrite$data$../../../usb_cdc/bulk_endp.v:145$3108[71:0]$3120
    21/23: $1$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:145$3107[71:0]$3119
    22/23: $1\out_last_d[3:0]
    23/23: $1\out_fifo_d[71:0]
Creating decoders for process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:103$3113'.
     1/5: $0\out_nak_q[0:0]
     2/5: $0\out_last_qq[3:0]
     3/5: $0\out_last_q[3:0]
     4/5: $0\out_fifo_q[71:0]
     5/5: $0\out_state_q[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:186$1988'.
     1/48: $13\rx_state_d[2:0]
     2/48: $9\rx_valid_fd[0:0]
     3/48: $12\data_d[7:0]
     4/48: $9\stuffing_cnt_d[2:0]
     5/48: $11\data_d[8:8]
     6/48: $9\data_d[8:0] [8]
     7/48: $9\data_d[8:0] [7:0]
     8/48: $12\rx_state_d[2:0]
     9/48: $10\data_d[8:0]
    10/48: $7\rx_valid_fd[0:0]
    11/48: $11\rx_state_d[2:0]
    12/48: $8\rx_valid_fd[0:0]
    13/48: $8\stuffing_cnt_d[2:0]
    14/48: $6\rx_valid_fd[0:0]
    15/48: $10\rx_state_d[2:0]
    16/48: $7\stuffing_cnt_d[2:0]
    17/48: $8\data_d[8:0]
    18/48: $7\data_d[8:0]
    19/48: $5\rx_valid_fd[0:0]
    20/48: $9\rx_state_d[2:0]
    21/48: $8\rx_state_d[2:0]
    22/48: $4\rx_valid_fd[0:0]
    23/48: $6\data_d[8:0]
    24/48: $3\rx_valid_fd[0:0]
    25/48: $7\rx_state_d[2:0]
    26/48: $5\data_d[8:0]
    27/48: $6\stuffing_cnt_d[2:0]
    28/48: $2\rx_valid_fd[0:0]
    29/48: $6\rx_state_d[2:0]
    30/48: $5\stuffing_cnt_d[2:0]
    31/48: $4\data_d[8:0]
    32/48: $4\stuffing_cnt_d[2:0]
    33/48: $4\rx_valid_rd[0:0]
    34/48: $5\rx_state_d[2:0]
    35/48: $3\rx_valid_rd[0:0]
    36/48: $4\rx_state_d[2:0]
    37/48: $3\stuffing_cnt_d[2:0]
    38/48: $3\data_d[8:0]
    39/48: $3\rx_state_d[2:0]
    40/48: $2\rx_valid_rd[0:0]
    41/48: $2\stuffing_cnt_d[2:0]
    42/48: $2\data_d[8:0]
    43/48: $2\rx_state_d[2:0]
    44/48: $1\rx_state_d[2:0]
    45/48: $1\rx_valid_fd[0:0]
    46/48: $1\rx_valid_rd[0:0]
    47/48: $1\stuffing_cnt_d[2:0]
    48/48: $1\data_d[8:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1973'.
     1/9: $0\rx_en_q[0:0]
     2/9: $0\dp_pu_q[0:0]
     3/9: $0\cnt_q[17:0]
     4/9: $0\rx_valid_fq[0:0]
     5/9: $0\rx_valid_rq[0:0]
     6/9: $0\rx_state_q[2:0]
     7/9: $0\nrzi_q[3:0]
     8/9: $0\stuffing_cnt_q[2:0]
     9/9: $0\data_q[8:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:87$1949'.
     1/1: $0\clk_cnt_q[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:74$1939'.
     1/3: $3\nrzi[1:0]
     2/3: $2\nrzi[1:0]
     3/3: $1\nrzi[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:58$1937'.
     1/2: $0\dn_q[2:0]
     2/2: $0\dp_q[2:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1921'.
     1/41: $8\data_d[7:0]
     2/41: $8\bit_cnt_d[2:0]
     3/41: $8\tx_state_d[1:0]
     4/41: $6\tx_ready[0:0]
     5/41: $7\data_d[7:0]
     6/41: $7\bit_cnt_d[2:0]
     7/41: $7\tx_state_d[1:0]
     8/41: $5\tx_ready[0:0]
     9/41: $6\data_d[7:0]
    10/41: $6\bit_cnt_d[2:0]
    11/41: $6\tx_state_d[1:0]
    12/41: $4\tx_ready[0:0]
    13/41: $5\data_d[7:0]
    14/41: $5\bit_cnt_d[2:0]
    15/41: $5\tx_state_d[1:0]
    16/41: $6\nrzi_d[0:0]
    17/41: $5\stuffing_cnt_d[2:0]
    18/41: $3\tx_ready[0:0]
    19/41: $5\nrzi_d[0:0]
    20/41: $4\stuffing_cnt_d[2:0]
    21/41: $4\data_d[7:0]
    22/41: $4\bit_cnt_d[2:0]
    23/41: $4\tx_state_d[1:0]
    24/41: $3\tx_state_d[1:0]
    25/41: $4\nrzi_d[0:0]
    26/41: $3\data_d[7:0]
    27/41: $3\bit_cnt_d[2:0]
    28/41: $3\stuffing_cnt_d[2:0]
    29/41: $3\nrzi_d[0:0]
    30/41: $2\data_d[7:0]
    31/41: $2\bit_cnt_d[2:0]
    32/41: $2\tx_state_d[1:0]
    33/41: $2\tx_ready[0:0]
    34/41: $2\stuffing_cnt_d[2:0]
    35/41: $2\nrzi_d[0:0]
    36/41: $1\nrzi_d[0:0]
    37/41: $1\stuffing_cnt_d[2:0]
    38/41: $1\tx_ready[0:0]
    39/41: $1\data_d[7:0]
    40/41: $1\bit_cnt_d[2:0]
    41/41: $1\tx_state_d[1:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1919'.
     1/6: $0\tx_valid_q[0:0]
     2/6: $0\nrzi_q[0:0]
     3/6: $0\stuffing_cnt_q[2:0]
     4/6: $0\data_q[7:0]
     5/6: $0\bit_cnt_q[2:0]
     6/6: $0\tx_state_q[1:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:68$1909'.
     1/1: $0\clk_cnt_q[1:0]
Creating decoders for process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1760'.
Creating decoders for process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1757'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1756'.
Creating decoders for process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1750'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1749'.
Creating decoders for process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1746'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1745'.
Creating decoders for process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1739'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1738'.
Creating decoders for process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1736'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1735'.
Creating decoders for process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1733'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1732'.
Creating decoders for process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1730'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1729'.
Creating decoders for process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1727'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1726'.
Creating decoders for process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1725'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1724'.
Creating decoders for process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:868$1723'.
Creating decoders for process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1722'.
Creating decoders for process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1719'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1718'.
Creating decoders for process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1712'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1711'.
Creating decoders for process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1708'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1707'.
Creating decoders for process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1701'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1700'.
Creating decoders for process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1698'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1697'.
Creating decoders for process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1695'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1694'.
Creating decoders for process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1692'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1691'.
Creating decoders for process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1689'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1688'.
Creating decoders for process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1687'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1686'.
Creating decoders for process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1685'.
Creating decoders for process `\app.$proc$../hdl/demo/app.v:211$1253'.
     1/290: $43\state_d[3:0]
     2/290: $28\byte_cnt_d[23:0]
     3/290: $11\crc32$func$../hdl/demo/app.v:561$1230.$result[31:0]$1512
     4/290: $10\crc32$func$../hdl/demo/app.v:561$1230.$result[31:0]$1508
     5/290: $9\crc32$func$../hdl/demo/app.v:561$1230.$result[31:0]$1504
     6/290: $8\crc32$func$../hdl/demo/app.v:561$1230.$result[31:0]$1500
     7/290: $7\crc32$func$../hdl/demo/app.v:561$1230.$result[31:0]$1496
     8/290: $6\crc32$func$../hdl/demo/app.v:561$1230.$result[31:0]$1492
     9/290: $5\crc32$func$../hdl/demo/app.v:561$1230.$result[31:0]$1488
    10/290: $4\crc32$func$../hdl/demo/app.v:561$1230.$result[31:0]$1484
    11/290: $9\wait_cnt_d[7:0]
    12/290: $27\byte_cnt_d[23:0]
    13/290: $42\state_d[3:0]
    14/290: $5\crc32_d[31:0]
    15/290: $3\crc32$func$../hdl/demo/app.v:561$1230.i[3:0]$1481
    16/290: $3\crc32$func$../hdl/demo/app.v:561$1230.$result[31:0]$1478
    17/290: $3\crc32$func$../hdl/demo/app.v:561$1230.crc[31:0]$1480
    18/290: $3\crc32$func$../hdl/demo/app.v:561$1230.data[7:0]$1479
    19/290: $41\state_d[3:0]
    20/290: $26\byte_cnt_d[23:0]
    21/290: $25\byte_cnt_d[23:0]
    22/290: $40\state_d[3:0]
    23/290: $24\byte_cnt_d[23:0]
    24/290: $39\state_d[3:0]
    25/290: $2\flash_out_valid[0:0]
    26/290: $7\out_ready[0:0]
    27/290: $2\crc32$func$../hdl/demo/app.v:561$1230.i[3:0]$1472
    28/290: $2\crc32$func$../hdl/demo/app.v:561$1230.crc[31:0]$1471
    29/290: $2\crc32$func$../hdl/demo/app.v:561$1230.data[7:0]$1470
    30/290: $2\crc32$func$../hdl/demo/app.v:561$1230.$result[31:0]$1469
    31/290: $4\crc32_d[31:0]
    32/290: $8\wait_cnt_d[7:0]
    33/290: $1\byte_cnt_d[23:0] [23:16]
    34/290: $23\byte_cnt_d[23:0]
    35/290: $7\wait_cnt_d[7:0]
    36/290: $22\byte_cnt_d[23:0]
    37/290: $37\state_d[3:0]
    38/290: $36\state_d[3:0]
    39/290: $4\in_valid[0:0]
    40/290: $2\flash_in_ready[0:0]
    41/290: $6\wait_cnt_d[7:0]
    42/290: $21\byte_cnt_d[23:0]
    43/290: $1\byte_cnt_d[23:0] [15:8]
    44/290: $35\state_d[3:0]
    45/290: $7\ram_clke[0:0]
    46/290: $7\mem_valid_d[0:0]
    47/290: $20\byte_cnt_d[23:0]
    48/290: $5\wait_cnt_d[7:0]
    49/290: $6\ram_clke[0:0]
    50/290: $16\mem_addr_d[23:0]
    51/290: $6\mem_valid_d[0:0]
    52/290: $19\byte_cnt_d[23:0]
    53/290: $34\state_d[3:0]
    54/290: $15\mem_addr_d[23:0]
    55/290: $5\mem_valid_d[0:0]
    56/290: $5\ram_clke[0:0]
    57/290: $1\mem_addr_d[23:0] [7:0]
    58/290: $33\state_d[3:0]
    59/290: $4\rom_clke[0:0]
    60/290: $4\mem_valid_d[0:0]
    61/290: $18\byte_cnt_d[23:0]
    62/290: $4\wait_cnt_d[7:0]
    63/290: $3\rom_clke[0:0]
    64/290: $13\mem_addr_d[23:0]
    65/290: $3\mem_valid_d[0:0]
    66/290: $17\byte_cnt_d[23:0]
    67/290: $32\state_d[3:0]
    68/290: $12\mem_addr_d[23:0]
    69/290: $2\mem_valid_d[0:0]
    70/290: $2\rom_clke[0:0]
    71/290: $1\lfsr_d[23:0] [23:16]
    72/290: $3\rev8$func$../hdl/demo/app.v:478$1221.$result[7:0]$1440 [6]
    73/290: $3\rev8$func$../hdl/demo/app.v:478$1221.$result[7:0]$1440 [5]
    74/290: $3\rev8$func$../hdl/demo/app.v:478$1221.$result[7:0]$1440 [4]
    75/290: $3\rev8$func$../hdl/demo/app.v:478$1221.$result[7:0]$1440 [3]
    76/290: $3\rev8$func$../hdl/demo/app.v:478$1221.$result[7:0]$1440 [2]
    77/290: $3\rev8$func$../hdl/demo/app.v:478$1221.$result[7:0]$1440 [1]
    78/290: $3\rev8$func$../hdl/demo/app.v:478$1221.$result[7:0]$1440 [0]
    79/290: $3\rev8$func$../hdl/demo/app.v:478$1221.i[3:0]$1442
    80/290: $3\rev8$func$../hdl/demo/app.v:478$1221.data[7:0]$1441
    81/290: $9\in_data[7:0]
    82/290: $8\in_data[7:0]
    83/290: $2\rev8$func$../hdl/demo/app.v:478$1221.i[3:0]$1438
    84/290: $2\rev8$func$../hdl/demo/app.v:478$1221.data[7:0]$1437
    85/290: $2\rev8$func$../hdl/demo/app.v:478$1221.$result[7:0]$1436
    86/290: $31\state_d[3:0]
    87/290: $1\lfsr_d[23:0] [15:8]
    88/290: $3\rev8$func$../hdl/demo/app.v:466$1220.$result[7:0]$1430 [6]
    89/290: $3\rev8$func$../hdl/demo/app.v:466$1220.$result[7:0]$1430 [5]
    90/290: $3\rev8$func$../hdl/demo/app.v:466$1220.$result[7:0]$1430 [4]
    91/290: $3\rev8$func$../hdl/demo/app.v:466$1220.$result[7:0]$1430 [3]
    92/290: $3\rev8$func$../hdl/demo/app.v:466$1220.$result[7:0]$1430 [2]
    93/290: $3\rev8$func$../hdl/demo/app.v:466$1220.$result[7:0]$1430 [1]
    94/290: $3\rev8$func$../hdl/demo/app.v:466$1220.$result[7:0]$1430 [0]
    95/290: $3\rev8$func$../hdl/demo/app.v:466$1220.i[3:0]$1432
    96/290: $3\rev8$func$../hdl/demo/app.v:466$1220.data[7:0]$1431
    97/290: $7\in_data[7:0]
    98/290: $6\in_data[7:0]
    99/290: $2\rev8$func$../hdl/demo/app.v:466$1220.i[3:0]$1428
   100/290: $2\rev8$func$../hdl/demo/app.v:466$1220.data[7:0]$1427
   101/290: $2\rev8$func$../hdl/demo/app.v:466$1220.$result[7:0]$1426
   102/290: $30\state_d[3:0]
   103/290: $1\byte_cnt_d[23:0] [7:0]
   104/290: $3\rev8$func$../hdl/demo/app.v:454$1219.$result[7:0]$1420 [6]
   105/290: $3\rev8$func$../hdl/demo/app.v:454$1219.$result[7:0]$1420 [5]
   106/290: $3\rev8$func$../hdl/demo/app.v:454$1219.$result[7:0]$1420 [4]
   107/290: $3\rev8$func$../hdl/demo/app.v:454$1219.$result[7:0]$1420 [3]
   108/290: $3\rev8$func$../hdl/demo/app.v:454$1219.$result[7:0]$1420 [2]
   109/290: $3\rev8$func$../hdl/demo/app.v:454$1219.$result[7:0]$1420 [1]
   110/290: $3\rev8$func$../hdl/demo/app.v:454$1219.$result[7:0]$1420 [0]
   111/290: $3\rev8$func$../hdl/demo/app.v:454$1219.i[3:0]$1422
   112/290: $3\rev8$func$../hdl/demo/app.v:454$1219.data[7:0]$1421
   113/290: $5\in_data[7:0]
   114/290: $4\in_data[7:0]
   115/290: $2\rev8$func$../hdl/demo/app.v:454$1219.i[3:0]$1418
   116/290: $2\rev8$func$../hdl/demo/app.v:454$1219.data[7:0]$1417
   117/290: $2\rev8$func$../hdl/demo/app.v:454$1219.$result[7:0]$1416
   118/290: $29\state_d[3:0]
   119/290: $1\mem_addr_d[23:0] [23:16]
   120/290: $3\rev8$func$../hdl/demo/app.v:442$1218.$result[7:0]$1410 [6]
   121/290: $3\rev8$func$../hdl/demo/app.v:442$1218.$result[7:0]$1410 [5]
   122/290: $3\rev8$func$../hdl/demo/app.v:442$1218.$result[7:0]$1410 [4]
   123/290: $3\rev8$func$../hdl/demo/app.v:442$1218.$result[7:0]$1410 [3]
   124/290: $3\rev8$func$../hdl/demo/app.v:442$1218.$result[7:0]$1410 [2]
   125/290: $3\rev8$func$../hdl/demo/app.v:442$1218.$result[7:0]$1410 [1]
   126/290: $3\rev8$func$../hdl/demo/app.v:442$1218.$result[7:0]$1410 [0]
   127/290: $3\rev8$func$../hdl/demo/app.v:442$1218.i[3:0]$1412
   128/290: $3\rev8$func$../hdl/demo/app.v:442$1218.data[7:0]$1411
   129/290: $3\in_data[7:0]
   130/290: $2\in_data[7:0]
   131/290: $2\rev8$func$../hdl/demo/app.v:442$1218.i[3:0]$1408
   132/290: $2\rev8$func$../hdl/demo/app.v:442$1218.data[7:0]$1407
   133/290: $2\rev8$func$../hdl/demo/app.v:442$1218.$result[7:0]$1406
   134/290: $28\state_d[3:0]
   135/290: $17\mem_addr_d[23:0]
   136/290: $16\byte_cnt_d[23:0]
   137/290: $10\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1400
   138/290: $9\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1396
   139/290: $8\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1392
   140/290: $7\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1388
   141/290: $6\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1384
   142/290: $5\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1380
   143/290: $4\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1376
   144/290: $3\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1372
   145/290: $3\wait_cnt_d[7:0]
   146/290: $15\byte_cnt_d[23:0]
   147/290: $26\state_d[3:0]
   148/290: $3\crc32_d[31:0]
   149/290: $2\crc32$func$../hdl/demo/app.v:424$1217.i[3:0]$1369
   150/290: $2\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1366
   151/290: $2\crc32$func$../hdl/demo/app.v:424$1217.crc[31:0]$1368
   152/290: $2\crc32$func$../hdl/demo/app.v:424$1217.data[7:0]$1367
   153/290: $3\rev8$func$../hdl/demo/app.v:454$1219.$result[7:0]$1420 [7]
   154/290: $14\byte_cnt_d[23:0]
   155/290: $10\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1359
   156/290: $9\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1355
   157/290: $8\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1351
   158/290: $7\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1347
   159/290: $6\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1343
   160/290: $5\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1339
   161/290: $4\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1335
   162/290: $3\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1331
   163/290: $2\wait_cnt_d[7:0]
   164/290: $13\byte_cnt_d[23:0]
   165/290: $24\state_d[3:0]
   166/290: $8\lfsr_d[23:0]
   167/290: $2\crc32_d[31:0]
   168/290: $2\crc32$func$../hdl/demo/app.v:412$1216.i[3:0]$1328
   169/290: $2\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1325
   170/290: $2\crc32$func$../hdl/demo/app.v:412$1216.crc[31:0]$1327
   171/290: $2\crc32$func$../hdl/demo/app.v:412$1216.data[7:0]$1326
   172/290: $38\state_d[3:0]
   173/290: $12\byte_cnt_d[23:16]
   174/290: $23\state_d[3:0]
   175/290: $9\mem_addr_d[23:0] [15:0]
   176/290: $22\state_d[3:0]
   177/290: $11\mem_addr_d[23:0]
   178/290: $21\state_d[3:0]
   179/290: $11\byte_cnt_d[23:16]
   180/290: $20\state_d[3:0]
   181/290: $10\byte_cnt_d[23:16]
   182/290: $19\state_d[3:0]
   183/290: $9\byte_cnt_d[23:16]
   184/290: $18\state_d[3:0]
   185/290: $7\lfsr_d[23:16]
   186/290: $10\mem_addr_d[23:16]
   187/290: $17\state_d[3:0]
   188/290: $7\byte_cnt_d[23:16]
   189/290: $16\state_d[3:0]
   190/290: $6\byte_cnt_d[23:16]
   191/290: $15\state_d[3:0]
   192/290: $6\out_ready[0:0]
   193/290: $2\flash_en[0:0]
   194/290: $8\byte_cnt_d[23:16]
   195/290: $6\lfsr_d[23:16]
   196/290: $1\mem_addr_d[23:0] [15:8]
   197/290: $14\state_d[3:0]
   198/290: $8\mem_addr_d[15:8]
   199/290: $13\state_d[3:0]
   200/290: $5\byte_cnt_d[15:8]
   201/290: $12\state_d[3:0]
   202/290: $4\byte_cnt_d[15:8]
   203/290: $11\state_d[3:0]
   204/290: $5\out_ready[0:0]
   205/290: $7\mem_addr_d[15:8]
   206/290: $4\lfsr_d[15:8]
   207/290: $1\lfsr_d[23:0] [7:0]
   208/290: $9\mem_addr_d[23:0] [23:16]
   209/290: $3\rev8$func$../hdl/demo/app.v:442$1218.$result[7:0]$1410 [7]
   210/290: $3\rev8$func$../hdl/demo/app.v:478$1221.$result[7:0]$1440 [7]
   211/290: $10\state_d[3:0]
   212/290: $3\wait_d[7:0]
   213/290: $9\state_d[3:0]
   214/290: $6\mem_addr_d[7:0]
   215/290: $8\state_d[3:0]
   216/290: $3\byte_cnt_d[7:0]
   217/290: $7\state_d[3:0]
   218/290: $2\byte_cnt_d[7:0]
   219/290: $6\state_d[3:0]
   220/290: $4\out_ready[0:0]
   221/290: $2\flash_clear_status[0:0]
   222/290: $5\mem_addr_d[7:0]
   223/290: $2\wait_d[7:0]
   224/290: $2\lfsr_d[7:0]
   225/290: $25\state_d[3:0]
   226/290: $3\rev8$func$../hdl/demo/app.v:466$1220.$result[7:0]$1430 [7]
   227/290: $27\state_d[3:0]
   228/290: $3\lfsr_d[7:0]
   229/290: $5\state_d[3:0]
   230/290: $4\mem_addr_d[23:0]
   231/290: $4\ram_we[0:0]
   232/290: $4\ram_clke[0:0]
   233/290: $3\out_ready[0:0]
   234/290: $4\state_d[3:0]
   235/290: $3\ram_we[0:0]
   236/290: $3\ram_clke[0:0]
   237/290: $3\mem_addr_d[23:0]
   238/290: $3\in_valid[0:0]
   239/290: $2\ram_we[0:0]
   240/290: $2\ram_clke[0:0]
   241/290: $2\mem_addr_d[23:0]
   242/290: $2\out_ready[0:0]
   243/290: $2\in_valid[0:0]
   244/290: $3\state_d[3:0]
   245/290: $2\state_d[3:0]
   246/290: $1\state_d[3:0]
   247/290: $1\crc32$func$../hdl/demo/app.v:561$1230.i[3:0]$1301
   248/290: $1\crc32$func$../hdl/demo/app.v:561$1230.crc[31:0]$1300
   249/290: $1\crc32$func$../hdl/demo/app.v:561$1230.data[7:0]$1299
   250/290: $1\crc32$func$../hdl/demo/app.v:561$1230.$result[31:0]$1298
   251/290: $1\rev8$func$../hdl/demo/app.v:478$1221.i[3:0]$1297
   252/290: $1\rev8$func$../hdl/demo/app.v:478$1221.data[7:0]$1296
   253/290: $1\rev8$func$../hdl/demo/app.v:478$1221.$result[7:0]$1295
   254/290: $1\rev8$func$../hdl/demo/app.v:466$1220.i[3:0]$1294
   255/290: $1\rev8$func$../hdl/demo/app.v:466$1220.data[7:0]$1293
   256/290: $1\rev8$func$../hdl/demo/app.v:466$1220.$result[7:0]$1292
   257/290: $1\rev8$func$../hdl/demo/app.v:454$1219.i[3:0]$1291
   258/290: $1\rev8$func$../hdl/demo/app.v:454$1219.data[7:0]$1290
   259/290: $1\rev8$func$../hdl/demo/app.v:454$1219.$result[7:0]$1289
   260/290: $1\rev8$func$../hdl/demo/app.v:442$1218.i[3:0]$1288
   261/290: $1\rev8$func$../hdl/demo/app.v:442$1218.data[7:0]$1287
   262/290: $1\rev8$func$../hdl/demo/app.v:442$1218.$result[7:0]$1286
   263/290: $1\crc32$func$../hdl/demo/app.v:424$1217.i[3:0]$1285
   264/290: $1\crc32$func$../hdl/demo/app.v:424$1217.crc[31:0]$1284
   265/290: $1\crc32$func$../hdl/demo/app.v:424$1217.data[7:0]$1283
   266/290: $1\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1282
   267/290: $1\crc32$func$../hdl/demo/app.v:412$1216.i[3:0]$1281
   268/290: $1\crc32$func$../hdl/demo/app.v:412$1216.crc[31:0]$1280
   269/290: $1\crc32$func$../hdl/demo/app.v:412$1216.data[7:0]$1279
   270/290: $1\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1278
   271/290: $1\end_block_addr[7:0]
   272/290: $1\start_block_addr[7:0]
   273/290: $1\flash_clear_status[0:0]
   274/290: $1\flash_out_valid[0:0]
   275/290: $1\flash_in_ready[0:0]
   276/290: $1\flash_en[0:0]
   277/290: $1\ram_we[0:0]
   278/290: $1\ram_clke[0:0]
   279/290: $1\rom_clke[0:0]
   280/290: $14\mem_addr_d[23:0]
   281/290: $1\mem_valid_d[0:0]
   282/290: $1\wait_d[7:0]
   283/290: $5\lfsr_d[15:8]
   284/290: $1\crc32_d[31:0]
   285/290: $1\cmd_d[7:0]
   286/290: $1\wait_cnt_d[7:0]
   287/290: $1\out_ready[0:0]
   288/290: $1\in_valid[0:0]
   289/290: $1\in_data[7:0]
   290/290: $2\cmd_d[7:0]
Creating decoders for process `\app.$proc$../hdl/demo/app.v:151$1244'.
     1/11: $0\wait_cnt_q[7:0]
     2/11: $0\mem_addr_q[23:0]
     3/11: $0\mem_valid_q[0:0]
     4/11: $0\wait_q[7:0]
     5/11: $0\byte_cnt_q[23:0]
     6/11: $0\lfsr_q[23:0]
     7/11: $0\crc32_q[31:0]
     8/11: $0\cmd_q[7:0]
     9/11: $0\state_q[3:0]
    10/11: $0\out_valid_q[0:0]
    11/11: $0\out_data_q[7:0]
Creating decoders for process `\app.$proc$../hdl/demo/app.v:87$1236'.
     1/1: $0\rstn_sq[1:0]
Creating decoders for process `$paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:86$3095'.
     1/1: $0\rstn_sq[1:0]
Creating decoders for process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:63$3066'.
     1/1: $0\u_multi_bank.block_addr_q[0:0]
Creating decoders for process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:35$3062'.
     1/1: $0\u_8bit.byte_addr_q[0:0]
Creating decoders for process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:74$3037'.
     1/1: $0\u_multi_bank.block_addr_q[0:0]
Creating decoders for process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:42$3030'.
     1/1: $0\u_8bit.byte_addr_q[0:0]
Creating decoders for process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:186$2855'.
     1/215: $1\page_addr_d[11:0] [11:4]
     2/215: $52\byte_cnt_d[7:0]
     3/215: $9\wr_valid[0:0]
     4/215: $13\wr_data[7:0]
     5/215: $10\en[0:0]
     6/215: $38\state_d[4:0]
     7/215: $1\page_addr_d[11:0] [3:0]
     8/215: $53\byte_cnt_d[7:0]
     9/215: $37\state_d[4:0]
    10/215: $17\page_addr_d[11:0]
    11/215: $16\page_addr_d[11:0]
    12/215: $34\state_d[4:0]
    13/215: $15\page_addr_d[11:0]
    14/215: $33\state_d[4:0]
    15/215: $14\page_addr_d[11:0]
    16/215: $32\state_d[4:0]
    17/215: $13\page_addr_d[11:0]
    18/215: $31\state_d[4:0]
    19/215: $51\byte_cnt_d[7:0]
    20/215: $36\state_d[4:0]
    21/215: $30\state_d[4:0]
    22/215: $10\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$3012
    23/215: $9\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$3008
    24/215: $8\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$3004
    25/215: $7\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$3000
    26/215: $6\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$2996
    27/215: $5\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$2992
    28/215: $4\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$2988
    29/215: $3\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$2984
    30/215: $49\byte_cnt_d[7:0]
    31/215: $29\state_d[4:0]
    32/215: $7\crc16_d[15:0]
    33/215: $2\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.i[3:0]$2981
    34/215: $2\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$2978
    35/215: $2\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.crc[15:0]$2980
    36/215: $2\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.data[7:0]$2979
    37/215: $35\state_d[4:0]
    38/215: $28\state_d[4:0]
    39/215: $6\crc16_d[15:0]
    40/215: $11\wait_cnt_d[15:0]
    41/215: $12\wr_data[7:0]
    42/215: $10\wait_cnt_d[15:0]
    43/215: $47\byte_cnt_d[7:0]
    44/215: $27\state_d[4:0]
    45/215: $5\crc16_d[15:0]
    46/215: $46\byte_cnt_d[7:0]
    47/215: $50\byte_cnt_d[7:0]
    48/215: $45\byte_cnt_d[7:0]
    49/215: $44\byte_cnt_d[7:0]
    50/215: $43\byte_cnt_d[7:0]
    51/215: $42\byte_cnt_d[7:0]
    52/215: $41\byte_cnt_d[7:0]
    53/215: $40\byte_cnt_d[7:0]
    54/215: $8\wr_valid[0:0]
    55/215: $11\wr_data[7:0]
    56/215: $9\en[0:0]
    57/215: $8\wait_cnt_d[15:0]
    58/215: $4\rd_ready[0:0]
    59/215: $26\state_d[4:0]
    60/215: $48\byte_cnt_d[7:0]
    61/215: $11\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2962
    62/215: $10\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2958
    63/215: $9\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2954
    64/215: $8\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2950
    65/215: $7\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2946
    66/215: $6\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2942
    67/215: $5\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2938
    68/215: $4\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2934
    69/215: $24\state_d[4:0]
    70/215: $3\last_byte_d[7:0]
    71/215: $39\byte_cnt_d[7:0]
    72/215: $4\crc16_d[15:0]
    73/215: $3\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.i[3:0]$2931
    74/215: $3\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2928
    75/215: $3\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.crc[15:0]$2930
    76/215: $3\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.data[7:0]$2929
    77/215: $2\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.i[3:0]$2926
    78/215: $2\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.crc[15:0]$2925
    79/215: $2\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.data[7:0]$2924
    80/215: $2\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2923
    81/215: $2\last_byte_d[7:0]
    82/215: $38\byte_cnt_d[7:0]
    83/215: $23\state_d[4:0]
    84/215: $3\crc16_d[15:0]
    85/215: $2\out_ready[0:0]
    86/215: $7\wr_valid[0:0]
    87/215: $10\wr_data[7:0]
    88/215: $8\en[0:0]
    89/215: $7\wait_cnt_d[15:0]
    90/215: $9\wait_cnt_d[15:0]
    91/215: $22\state_d[4:0]
    92/215: $9\wr_data[7:0]
    93/215: $36\byte_cnt_d[7:0]
    94/215: $21\state_d[4:0]
    95/215: $2\crc16_d[15:0]
    96/215: $35\byte_cnt_d[7:0]
    97/215: $25\state_d[4:0]
    98/215: $33\byte_cnt_d[7:0]
    99/215: $6\wr_valid[0:0]
   100/215: $8\wr_data[7:0]
   101/215: $7\en[0:0]
   102/215: $20\state_d[4:0]
   103/215: $37\byte_cnt_d[7:0]
   104/215: $34\byte_cnt_d[7:0]
   105/215: $18\state_d[4:0]
   106/215: $11\page_addr_d[11:0]
   107/215: $17\state_d[4:0]
   108/215: $32\byte_cnt_d[7:0]
   109/215: $10\page_addr_d[11:0]
   110/215: $31\byte_cnt_d[7:0]
   111/215: $16\state_d[4:0]
   112/215: $9\page_addr_d[11:0]
   113/215: $30\byte_cnt_d[7:0]
   114/215: $15\state_d[4:0]
   115/215: $19\state_d[4:0]
   116/215: $8\page_addr_d[3:0]
   117/215: $14\state_d[4:0]
   118/215: $7\wr_data[7:0]
   119/215: $7\page_addr_d[3:0]
   120/215: $28\byte_cnt_d[7:0]
   121/215: $13\state_d[4:0]
   122/215: $27\byte_cnt_d[7:0]
   123/215: $6\wait_cnt_d[15:0]
   124/215: $26\byte_cnt_d[7:0]
   125/215: $25\byte_cnt_d[7:0]
   126/215: $24\byte_cnt_d[7:0]
   127/215: $23\byte_cnt_d[7:0]
   128/215: $22\byte_cnt_d[7:0]
   129/215: $21\byte_cnt_d[7:0]
   130/215: $5\wr_valid[0:0]
   131/215: $6\wr_data[7:0]
   132/215: $6\en[0:0]
   133/215: $5\wait_cnt_d[15:0]
   134/215: $3\rd_ready[0:0]
   135/215: $12\state_d[4:0]
   136/215: $12\page_addr_d[11:0]
   137/215: $19\byte_cnt_d[7:0]
   138/215: $18\byte_cnt_d[7:0]
   139/215: $17\byte_cnt_d[7:0]
   140/215: $16\byte_cnt_d[7:0]
   141/215: $4\wr_valid[0:0]
   142/215: $5\wr_data[7:0]
   143/215: $5\en[0:0]
   144/215: $4\wait_cnt_d[15:0]
   145/215: $11\state_d[4:0]
   146/215: $29\byte_cnt_d[7:0]
   147/215: $14\byte_cnt_d[7:0]
   148/215: $3\wr_valid[0:0]
   149/215: $4\wr_data[7:0]
   150/215: $4\en[0:0]
   151/215: $10\state_d[4:0]
   152/215: $20\byte_cnt_d[7:0]
   153/215: $5\en_d[0:0]
   154/215: $6\page_addr_d[11:0]
   155/215: $5\page_addr_d[11:0]
   156/215: $4\en_d[0:0]
   157/215: $13\byte_cnt_d[7:0]
   158/215: $4\page_addr_d[11:0]
   159/215: $3\en_d[0:0]
   160/215: $12\byte_cnt_d[7:0]
   161/215: $2\rd_ready[0:0]
   162/215: $2\in_valid[0:0]
   163/215: $2\in_data[7:0]
   164/215: $3\en[0:0]
   165/215: $9\state_d[4:0]
   166/215: $15\byte_cnt_d[7:0]
   167/215: $8\state_d[4:0]
   168/215: $3\wr_data[7:0]
   169/215: $3\page_addr_d[3:0]
   170/215: $10\byte_cnt_d[7:0]
   171/215: $7\state_d[4:0]
   172/215: $9\byte_cnt_d[7:0]
   173/215: $6\en_d[0:0]
   174/215: $11\byte_cnt_d[7:0]
   175/215: $6\state_d[4:0]
   176/215: $7\byte_cnt_d[7:0]
   177/215: $5\state_d[4:0]
   178/215: $6\byte_cnt_d[7:0]
   179/215: $4\state_d[4:0]
   180/215: $2\page_addr_d[11:0] [11:4]
   181/215: $2\page_addr_d[11:0] [3:0]
   182/215: $5\byte_cnt_d[7:0]
   183/215: $4\byte_cnt_d[7:0]
   184/215: $3\byte_cnt_d[7:0]
   185/215: $2\byte_cnt_d[7:0]
   186/215: $2\wr_valid[0:0]
   187/215: $2\wr_data[7:0]
   188/215: $2\en[0:0]
   189/215: $2\wait_cnt_d[15:0]
   190/215: $3\wait_cnt_d[15:0]
   191/215: $3\state_d[4:0]
   192/215: $2\en_d[0:0]
   193/215: $2\state_d[4:0]
   194/215: $1\wait_cnt_d[15:0]
   195/215: $1\byte_cnt_d[7:0]
   196/215: $1\en_d[0:0]
   197/215: $1\state_d[4:0]
   198/215: $1\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.i[3:0]$2872
   199/215: $1\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.crc[15:0]$2871
   200/215: $1\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.data[7:0]$2870
   201/215: $1\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$2869
   202/215: $1\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.i[3:0]$2868
   203/215: $1\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.crc[15:0]$2867
   204/215: $1\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.data[7:0]$2866
   205/215: $1\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2865
   206/215: $1\wr_data[7:0]
   207/215: $1\en[0:0]
   208/215: $8\byte_cnt_d[7:0]
   209/215: $1\last_byte_d[7:0]
   210/215: $1\rd_ready[0:0]
   211/215: $1\wr_valid[0:0]
   212/215: $1\out_ready[0:0]
   213/215: $1\in_valid[0:0]
   214/215: $1\in_data[7:0]
   215/215: $1\crc16_d[15:0]
Creating decoders for process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:139$2843'.
     1/7: $0\en_q[0:0]
     2/7: $0\last_byte_q[7:0]
     3/7: $0\crc16_q[15:0]
     4/7: $0\wait_cnt_q[15:0]
     5/7: $0\page_addr_q[11:0]
     6/7: $0\byte_cnt_q[7:0]
     7/7: $0\state_q[4:0]
Creating decoders for process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:131$2826'.
     1/39: $9\state_d[1:0]
     2/39: $5\rd_data_d[7:0]
     3/39: $4\sck_d[0:0]
     4/39: $8\state_d[1:0]
     5/39: $8\wr_data_d[7:0]
     6/39: $3\sck_d[0:0]
     7/39: $4\rd_data_d[7:0]
     8/39: $2\sck_d[0:0]
     9/39: $3\rd_data_d[7:0]
    10/39: $7\wr_data_d[7:0]
    11/39: $7\state_d[1:0]
    12/39: $5\wr_ready[0:0]
    13/39: $6\wr_data_d[7:0]
    14/39: $6\state_d[1:0]
    15/39: $5\wr_data_d[7:0]
    16/39: $5\state_d[1:0]
    17/39: $4\wr_ready[0:0]
    18/39: $3\wr_ready[0:0]
    19/39: $4\wr_data_d[7:0]
    20/39: $4\state_d[1:0]
    21/39: $3\rd_valid[0:0]
    22/39: $3\bit_cnt_d[2:0]
    23/39: $2\rd_valid[0:0]
    24/39: $2\wr_ready[0:0]
    25/39: $3\wr_data_d[7:0]
    26/39: $3\state_d[1:0]
    27/39: $2\bit_cnt_d[2:0]
    28/39: $2\rd_data_d[7:0]
    29/39: $2\state_d[1:0]
    30/39: $2\wr_data_d[7:0]
    31/39: $2\en_d[0:0]
    32/39: $1\state_d[1:0]
    33/39: $1\rd_valid[0:0]
    34/39: $1\wr_ready[0:0]
    35/39: $1\sck_d[0:0]
    36/39: $1\en_d[0:0]
    37/39: $1\rd_data_d[7:0]
    38/39: $1\wr_data_d[7:0]
    39/39: $1\bit_cnt_d[2:0]
Creating decoders for process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:99$2819'.
     1/6: $0\en_q[0:0]
     2/6: $0\sck_q[0:0]
     3/6: $0\rd_data_q[7:0]
     4/6: $0\wr_data_q[7:0]
     5/6: $0\state_q[1:0]
     6/6: $0\bit_cnt_q[2:0]
Creating decoders for process `\prescaler.$proc$../../common/hdl/prescaler.v:14$949'.
     1/1: $0\prescaler_cnt[3:0]
Creating decoders for process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2406'.
     1/285: $2\rev8$func$../../../usb_cdc/sie.v:515$2379.$result[7:0]$2509 [7]
     2/285: $2\rev8$func$../../../usb_cdc/sie.v:515$2379.$result[7:0]$2509 [5]
     3/285: $2\rev8$func$../../../usb_cdc/sie.v:515$2379.$result[7:0]$2509 [4]
     4/285: $2\rev8$func$../../../usb_cdc/sie.v:515$2379.$result[7:0]$2509 [3]
     5/285: $2\rev8$func$../../../usb_cdc/sie.v:515$2379.$result[7:0]$2509 [2]
     6/285: $2\rev8$func$../../../usb_cdc/sie.v:515$2379.$result[7:0]$2509 [1]
     7/285: $2\rev8$func$../../../usb_cdc/sie.v:515$2379.$result[7:0]$2509 [0]
     8/285: $2\rev8$func$../../../usb_cdc/sie.v:510$2378.$result[7:0]$2506 [7]
     9/285: $2\rev8$func$../../../usb_cdc/sie.v:510$2378.$result[7:0]$2506 [4]
    10/285: $2\rev8$func$../../../usb_cdc/sie.v:510$2378.$result[7:0]$2506 [3]
    11/285: $2\rev8$func$../../../usb_cdc/sie.v:510$2378.$result[7:0]$2506 [2]
    12/285: $2\rev8$func$../../../usb_cdc/sie.v:510$2378.$result[7:0]$2506 [1]
    13/285: $2\rev8$func$../../../usb_cdc/sie.v:510$2378.$result[7:0]$2506 [0]
    14/285: $3\dataout_toggle_d[15:0] [15:1]
    15/285: $3\dataout_toggle_d[15:0] [0]
    16/285: $9\crc16$func$../../../usb_cdc/sie.v:504$2377.$result[15:0]$2804
    17/285: $8\crc16$func$../../../usb_cdc/sie.v:504$2377.$result[15:0]$2800
    18/285: $7\crc16$func$../../../usb_cdc/sie.v:504$2377.$result[15:0]$2796
    19/285: $6\crc16$func$../../../usb_cdc/sie.v:504$2377.$result[15:0]$2792
    20/285: $5\crc16$func$../../../usb_cdc/sie.v:504$2377.$result[15:0]$2788
    21/285: $4\crc16$func$../../../usb_cdc/sie.v:504$2377.$result[15:0]$2784
    22/285: $3\crc16$func$../../../usb_cdc/sie.v:504$2377.$result[15:0]$2780
    23/285: $25\phy_state_d[3:0]
    24/285: $6\in_ready[0:0]
    25/285: $3\datain_toggle_d[15:0] [0]
    26/285: $5\in_ready[0:0]
    27/285: $5\tx_data[7:0]
    28/285: $10\pid_d[3:0]
    29/285: $23\phy_state_d[3:0]
    30/285: $4\tx_data[7:0]
    31/285: $9\pid_d[3:0]
    32/285: $4\in_ready[0:0]
    33/285: $22\phy_state_d[3:0]
    34/285: $3\tx_data[7:0]
    35/285: $8\pid_d[3:0]
    36/285: $3\in_ready[0:0]
    37/285: $2\data_d[15:0] [15:8]
    38/285: $9\crc16$func$../../../usb_cdc/sie.v:454$2376.$result[15:0]$2743
    39/285: $8\crc16$func$../../../usb_cdc/sie.v:454$2376.$result[15:0]$2739
    40/285: $7\crc16$func$../../../usb_cdc/sie.v:454$2376.$result[15:0]$2735
    41/285: $6\crc16$func$../../../usb_cdc/sie.v:454$2376.$result[15:0]$2731
    42/285: $5\crc16$func$../../../usb_cdc/sie.v:454$2376.$result[15:0]$2727
    43/285: $4\crc16$func$../../../usb_cdc/sie.v:454$2376.$result[15:0]$2723
    44/285: $3\crc16$func$../../../usb_cdc/sie.v:454$2376.$result[15:0]$2719
    45/285: $7\pid_d[3:0]
    46/285: $14\dataout_toggle_d[15:0]
    47/285: $6$bitselwrite$data$../../../usb_cdc/sie.v:443$2375[15:0]$2709
    48/285: $6$bitselwrite$mask$../../../usb_cdc/sie.v:443$2374[15:0]$2708
    49/285: $6\pid_d[3:0]
    50/285: $5$bitselwrite$data$../../../usb_cdc/sie.v:443$2375[15:0]$2706
    51/285: $5$bitselwrite$mask$../../../usb_cdc/sie.v:443$2374[15:0]$2705
    52/285: $13\dataout_toggle_d[15:0]
    53/285: $15\out_eop[0:0]
    54/285: $12\dataout_toggle_d[15:0]
    55/285: $5$bitselwrite$data$../../../usb_cdc/sie.v:434$2373[15:0]$2694
    56/285: $5$bitselwrite$mask$../../../usb_cdc/sie.v:434$2372[15:0]$2693
    57/285: $5\out_err[0:0]
    58/285: $4$bitselwrite$data$../../../usb_cdc/sie.v:443$2375[15:0]$2686
    59/285: $4$bitselwrite$mask$../../../usb_cdc/sie.v:443$2374[15:0]$2685
    60/285: $11\dataout_toggle_d[15:0]
    61/285: $5\pid_d[3:0]
    62/285: $21\phy_state_d[3:0]
    63/285: $4$bitselwrite$data$../../../usb_cdc/sie.v:434$2373[15:0]$2684
    64/285: $4$bitselwrite$mask$../../../usb_cdc/sie.v:434$2372[15:0]$2683
    65/285: $14\out_eop[0:0]
    66/285: $4\out_err[0:0]
    67/285: $11\crc16$func$../../../usb_cdc/sie.v:431$2371.$result[15:0]$2680
    68/285: $10\crc16$func$../../../usb_cdc/sie.v:431$2371.$result[15:0]$2676
    69/285: $9\crc16$func$../../../usb_cdc/sie.v:431$2371.$result[15:0]$2672
    70/285: $8\crc16$func$../../../usb_cdc/sie.v:431$2371.$result[15:0]$2668
    71/285: $7\crc16$func$../../../usb_cdc/sie.v:431$2371.$result[15:0]$2664
    72/285: $6\crc16$func$../../../usb_cdc/sie.v:431$2371.$result[15:0]$2660
    73/285: $5\crc16$func$../../../usb_cdc/sie.v:431$2371.$result[15:0]$2656
    74/285: $4\crc16$func$../../../usb_cdc/sie.v:431$2371.$result[15:0]$2652
    75/285: $3\out_valid[0:0]
    76/285: $3$bitselwrite$data$../../../usb_cdc/sie.v:443$2375[15:0]$2649
    77/285: $3$bitselwrite$mask$../../../usb_cdc/sie.v:443$2374[15:0]$2648
    78/285: $3$bitselwrite$data$../../../usb_cdc/sie.v:434$2373[15:0]$2647
    79/285: $3$bitselwrite$mask$../../../usb_cdc/sie.v:434$2372[15:0]$2646
    80/285: $3\crc16$func$../../../usb_cdc/sie.v:431$2371.i[3:0]$2645
    81/285: $3\crc16$func$../../../usb_cdc/sie.v:431$2371.crc[15:0]$2644
    82/285: $3\crc16$func$../../../usb_cdc/sie.v:431$2371.data[7:0]$2643
    83/285: $3\crc16$func$../../../usb_cdc/sie.v:431$2371.$result[15:0]$2642
    84/285: $13\out_eop[0:0]
    85/285: $3\out_err[0:0]
    86/285: $10\dataout_toggle_d[15:0]
    87/285: $4\pid_d[3:0]
    88/285: $20\phy_state_d[3:0]
    89/285: $2\rev8$func$../../../usb_cdc/sie.v:515$2379.$result[7:0]$2509 [6]
    90/285: $9\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2635
    91/285: $8\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2631
    92/285: $7\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2627
    93/285: $6\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2623
    94/285: $5\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2619
    95/285: $4\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2615
    96/285: $3\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2611
    97/285: $19\phy_state_d[3:0]
    98/285: $24\phy_state_d[3:0]
    99/285: $9\dataout_toggle_d[0:0]
   100/285: $13\datain_toggle_d[0:0]
   101/285: $18\phy_state_d[3:0]
   102/285: $11\out_eop[0:0]
   103/285: $8\dataout_toggle_d[0:0]
   104/285: $12\datain_toggle_d[0:0]
   105/285: $10\out_eop[0:0]
   106/285: $7\dataout_toggle_d[0:0]
   107/285: $11\datain_toggle_d[0:0]
   108/285: $17\phy_state_d[3:0]
   109/285: $5\frame_d[10:0]
   110/285: $9\out_eop[0:0]
   111/285: $6\dataout_toggle_d[0:0]
   112/285: $10\datain_toggle_d[0:0]
   113/285: $5\endp_d[3:0]
   114/285: $5\addr_d[6:0]
   115/285: $16\phy_state_d[3:0]
   116/285: $8\out_eop[0:0]
   117/285: $5\dataout_toggle_d[0:0]
   118/285: $9\datain_toggle_d[0:0]
   119/285: $4\frame_d[10:0]
   120/285: $4\endp_d[3:0]
   121/285: $4\addr_d[6:0]
   122/285: $15\phy_state_d[3:0]
   123/285: $14\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2600
   124/285: $13\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2596
   125/285: $12\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2592
   126/285: $11\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2588
   127/285: $10\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2584
   128/285: $9\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2580
   129/285: $8\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2576
   130/285: $7\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2572
   131/285: $6\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2568
   132/285: $5\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2564
   133/285: $4\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2560
   134/285: $7\out_eop[0:0]
   135/285: $4\dataout_toggle_d[0:0]
   136/285: $8\datain_toggle_d[0:0]
   137/285: $3\frame_d[10:0]
   138/285: $3\endp_d[3:0]
   139/285: $3\addr_d[6:0]
   140/285: $14\phy_state_d[3:0]
   141/285: $3\rev5$func$../../../usb_cdc/sie.v:397$2369.i[2:0]$2557
   142/285: $3\rev5$func$../../../usb_cdc/sie.v:397$2369.$result[4:0]$2555 [3]
   143/285: $3\rev5$func$../../../usb_cdc/sie.v:397$2369.$result[4:0]$2555 [2]
   144/285: $3\rev5$func$../../../usb_cdc/sie.v:397$2369.$result[4:0]$2555 [1]
   145/285: $3\rev5$func$../../../usb_cdc/sie.v:397$2369.$result[4:0]$2555 [0]
   146/285: $12\out_eop[0:0]
   147/285: $3\rev5$func$../../../usb_cdc/sie.v:397$2369.data[4:0]$2556
   148/285: $3\crc5$func$../../../usb_cdc/sie.v:397$2368.i[3:0]$2554
   149/285: $3\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2552
   150/285: $3\crc5$func$../../../usb_cdc/sie.v:397$2368.data[10:0]$2553
   151/285: $2\data_d[15:0] [7:0]
   152/285: $2\rev8$func$../../../usb_cdc/sie.v:510$2378.$result[7:0]$2506 [5]
   153/285: $3\rev5$func$../../../usb_cdc/sie.v:397$2369.$result[4:0]$2555 [4]
   154/285: $10\crc16$func$../../../usb_cdc/sie.v:454$2376.$result[15:0]$2747
   155/285: $13\phy_state_d[3:0]
   156/285: $11\phy_state_d[3:0]
   157/285: $6\out_eop[0:0]
   158/285: $7\datain_toggle_d[15:0]
   159/285: $6$bitselwrite$data$../../../usb_cdc/sie.v:364$2367[15:0]$2538
   160/285: $6$bitselwrite$mask$../../../usb_cdc/sie.v:364$2366[15:0]$2537
   161/285: $5$bitselwrite$data$../../../usb_cdc/sie.v:364$2367[15:0]$2533
   162/285: $5$bitselwrite$mask$../../../usb_cdc/sie.v:364$2366[15:0]$2532
   163/285: $5\out_eop[0:0]
   164/285: $6\datain_toggle_d[15:0]
   165/285: $10\phy_state_d[3:0]
   166/285: $9\phy_state_d[3:0]
   167/285: $8\phy_state_d[3:0]
   168/285: $7\phy_state_d[3:0]
   169/285: $6\phy_state_d[3:0]
   170/285: $4$bitselwrite$data$../../../usb_cdc/sie.v:364$2367[15:0]$2519
   171/285: $4$bitselwrite$mask$../../../usb_cdc/sie.v:364$2366[15:0]$2518
   172/285: $4\out_eop[0:0]
   173/285: $5\datain_toggle_d[15:0]
   174/285: $3$bitselwrite$data$../../../usb_cdc/sie.v:364$2367[15:0]$2517
   175/285: $3$bitselwrite$mask$../../../usb_cdc/sie.v:364$2366[15:0]$2516
   176/285: $3\out_eop[0:0]
   177/285: $4\datain_toggle_d[15:0]
   178/285: $5\phy_state_d[3:0]
   179/285: $3\pid_d[3:0]
   180/285: $4\phy_state_d[3:0]
   181/285: $3\phy_state_d[3:0]
   182/285: $2\phy_state_d[3:0]
   183/285: $2\rev8$func$../../../usb_cdc/sie.v:515$2379.i[3:0]$2511
   184/285: $2\rev8$func$../../../usb_cdc/sie.v:515$2379.data[7:0]$2510
   185/285: $2\rev8$func$../../../usb_cdc/sie.v:510$2378.$result[7:0]$2506 [6]
   186/285: $2\rev8$func$../../../usb_cdc/sie.v:510$2378.i[3:0]$2508
   187/285: $2\rev8$func$../../../usb_cdc/sie.v:510$2378.data[7:0]$2507
   188/285: $3\datain_toggle_d[15:0] [15:1]
   189/285: $2\crc16$func$../../../usb_cdc/sie.v:504$2377.i[3:0]$2505
   190/285: $2\crc16$func$../../../usb_cdc/sie.v:504$2377.crc[15:0]$2504
   191/285: $2\crc16$func$../../../usb_cdc/sie.v:504$2377.data[7:0]$2503
   192/285: $2\crc16$func$../../../usb_cdc/sie.v:504$2377.$result[15:0]$2502
   193/285: $2\crc16$func$../../../usb_cdc/sie.v:454$2376.i[3:0]$2501
   194/285: $2\crc16$func$../../../usb_cdc/sie.v:454$2376.crc[15:0]$2500
   195/285: $2\crc16$func$../../../usb_cdc/sie.v:454$2376.data[7:0]$2499
   196/285: $2\crc16$func$../../../usb_cdc/sie.v:454$2376.$result[15:0]$2498
   197/285: $2$bitselwrite$data$../../../usb_cdc/sie.v:443$2375[15:0]$2497
   198/285: $2$bitselwrite$mask$../../../usb_cdc/sie.v:443$2374[15:0]$2496
   199/285: $2$bitselwrite$data$../../../usb_cdc/sie.v:434$2373[15:0]$2495
   200/285: $2$bitselwrite$mask$../../../usb_cdc/sie.v:434$2372[15:0]$2494
   201/285: $2\crc16$func$../../../usb_cdc/sie.v:431$2371.i[3:0]$2493
   202/285: $2\crc16$func$../../../usb_cdc/sie.v:431$2371.crc[15:0]$2492
   203/285: $2\crc16$func$../../../usb_cdc/sie.v:431$2371.data[7:0]$2491
   204/285: $2\crc16$func$../../../usb_cdc/sie.v:431$2371.$result[15:0]$2490
   205/285: $2\crc16$func$../../../usb_cdc/sie.v:425$2370.i[3:0]$2489
   206/285: $2\crc16$func$../../../usb_cdc/sie.v:425$2370.crc[15:0]$2488
   207/285: $2\crc16$func$../../../usb_cdc/sie.v:425$2370.data[7:0]$2487
   208/285: $2\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2486
   209/285: $2\rev5$func$../../../usb_cdc/sie.v:397$2369.i[2:0]$2485
   210/285: $2\rev5$func$../../../usb_cdc/sie.v:397$2369.data[4:0]$2484
   211/285: $2\rev5$func$../../../usb_cdc/sie.v:397$2369.$result[4:0]$2483
   212/285: $2\crc5$func$../../../usb_cdc/sie.v:397$2368.i[3:0]$2482
   213/285: $2\crc5$func$../../../usb_cdc/sie.v:397$2368.data[10:0]$2481
   214/285: $2\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2480
   215/285: $2$bitselwrite$data$../../../usb_cdc/sie.v:364$2367[15:0]$2479
   216/285: $2$bitselwrite$mask$../../../usb_cdc/sie.v:364$2366[15:0]$2478
   217/285: $2\in_req[0:0]
   218/285: $2\in_ready[0:0]
   219/285: $2\tx_valid[0:0]
   220/285: $2\tx_data[7:0]
   221/285: $2\out_eop[0:0]
   222/285: $2\out_err[0:0]
   223/285: $2\out_valid[0:0]
   224/285: $2\in_byte_d[3:0]
   225/285: $10\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2639
   226/285: $10\crc16$func$../../../usb_cdc/sie.v:504$2377.$result[15:0]$2808
   227/285: $2\crc16_d[15:0]
   228/285: $2\frame_d[10:0]
   229/285: $2\endp_d[3:0]
   230/285: $2\addr_d[6:0]
   231/285: $2\pid_d[3:0]
   232/285: $12\phy_state_d[3:0]
   233/285: $1\out_err[0:0]
   234/285: $1\phy_state_d[3:0]
   235/285: $1\rev8$func$../../../usb_cdc/sie.v:515$2379.i[3:0]$2477
   236/285: $1\rev8$func$../../../usb_cdc/sie.v:515$2379.data[7:0]$2476
   237/285: $1\rev8$func$../../../usb_cdc/sie.v:515$2379.$result[7:0]$2475
   238/285: $1\rev8$func$../../../usb_cdc/sie.v:510$2378.i[3:0]$2474
   239/285: $1\rev8$func$../../../usb_cdc/sie.v:510$2378.data[7:0]$2473
   240/285: $1\rev8$func$../../../usb_cdc/sie.v:510$2378.$result[7:0]$2472
   241/285: $1\crc16$func$../../../usb_cdc/sie.v:504$2377.i[3:0]$2471
   242/285: $1\crc16$func$../../../usb_cdc/sie.v:504$2377.crc[15:0]$2470
   243/285: $1\crc16$func$../../../usb_cdc/sie.v:504$2377.data[7:0]$2469
   244/285: $1\crc16$func$../../../usb_cdc/sie.v:504$2377.$result[15:0]$2468
   245/285: $1\crc16$func$../../../usb_cdc/sie.v:454$2376.i[3:0]$2467
   246/285: $1\crc16$func$../../../usb_cdc/sie.v:454$2376.crc[15:0]$2466
   247/285: $1\crc16$func$../../../usb_cdc/sie.v:454$2376.data[7:0]$2465
   248/285: $1\crc16$func$../../../usb_cdc/sie.v:454$2376.$result[15:0]$2464
   249/285: $1$bitselwrite$data$../../../usb_cdc/sie.v:443$2375[15:0]$2463
   250/285: $1$bitselwrite$mask$../../../usb_cdc/sie.v:443$2374[15:0]$2462
   251/285: $1$bitselwrite$data$../../../usb_cdc/sie.v:434$2373[15:0]$2461
   252/285: $1$bitselwrite$mask$../../../usb_cdc/sie.v:434$2372[15:0]$2460
   253/285: $1\crc16$func$../../../usb_cdc/sie.v:431$2371.i[3:0]$2459
   254/285: $1\crc16$func$../../../usb_cdc/sie.v:431$2371.crc[15:0]$2458
   255/285: $1\crc16$func$../../../usb_cdc/sie.v:431$2371.data[7:0]$2457
   256/285: $1\crc16$func$../../../usb_cdc/sie.v:431$2371.$result[15:0]$2456
   257/285: $1\crc16$func$../../../usb_cdc/sie.v:425$2370.i[3:0]$2455
   258/285: $1\crc16$func$../../../usb_cdc/sie.v:425$2370.crc[15:0]$2454
   259/285: $1\crc16$func$../../../usb_cdc/sie.v:425$2370.data[7:0]$2453
   260/285: $1\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2452
   261/285: $1\rev5$func$../../../usb_cdc/sie.v:397$2369.i[2:0]$2451
   262/285: $1\rev5$func$../../../usb_cdc/sie.v:397$2369.data[4:0]$2450
   263/285: $1\rev5$func$../../../usb_cdc/sie.v:397$2369.$result[4:0]$2449
   264/285: $1\crc5$func$../../../usb_cdc/sie.v:397$2368.i[3:0]$2448
   265/285: $1\crc5$func$../../../usb_cdc/sie.v:397$2368.data[10:0]$2447
   266/285: $1\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2446
   267/285: $1$bitselwrite$data$../../../usb_cdc/sie.v:364$2367[15:0]$2445
   268/285: $1$bitselwrite$mask$../../../usb_cdc/sie.v:364$2366[15:0]$2444
   269/285: $1\in_req[0:0]
   270/285: $1\in_ready[0:0]
   271/285: $1\tx_valid[0:0]
   272/285: $1\tx_data[7:0]
   273/285: $1\out_eop[0:0]
   274/285: $1\out_valid[0:0]
   275/285: $1\in_byte_d[3:0]
   276/285: $2\dataout_toggle_d[15:0]
   277/285: $2\datain_toggle_d[15:0]
   278/285: $1\crc16_d[15:0]
   279/285: $1\frame_d[10:0]
   280/285: $1\endp_d[3:0]
   281/285: $1\addr_d[6:0]
   282/285: $1\pid_d[3:0]
   283/285: $1\data_d[15:0]
   284/285: $1\dataout_toggle_d[1:1]
   285/285: $1\datain_toggle_d[1:1]
Creating decoders for process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$2404'.
     1/14: $0\dataout_toggle_q[15:0] [1]
     2/14: $0\dataout_toggle_q[15:0] [0]
     3/14: $0\dataout_toggle_q[15:0] [15:2]
     4/14: $0\datain_toggle_q[15:0] [0]
     5/14: $0\datain_toggle_q[15:0] [15:2]
     6/14: $0\datain_toggle_q[15:0] [1]
     7/14: $0\in_byte_q[3:0]
     8/14: $0\crc16_q[15:0]
     9/14: $0\frame_q[10:0]
    10/14: $0\endp_q[3:0]
    11/14: $0\addr_q[6:0]
    12/14: $0\pid_q[3:0]
    13/14: $0\phy_state_q[3:0]
    14/14: $0\data_q[15:0]
Creating decoders for process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:237$2391'.
     1/3: $0\out_eop_q[0:0]
     2/3: $0\out_err_q[0:0]
     3/3: $0\delay_cnt_q[4:0]
Creating decoders for process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$3260'.
     1/178: $6\in_toggle_reset[0:0]
     2/178: $6\out_toggle_reset[0:0]
     3/178: $6\dev_state_dd[1:0]
     4/178: $5\dev_state_dd[1:0]
     5/178: $5\addr_dd[6:0]
     6/178: $5\out_toggle_reset[0:0]
     7/178: $5\in_toggle_reset[0:0]
     8/178: $4\out_toggle_reset[0:0]
     9/178: $4\in_toggle_reset[0:0]
    10/178: $4\addr_dd[6:0]
    11/178: $4\dev_state_dd[1:0]
    12/178: $10\in_valid[0:0]
    13/178: $4\in_zlp[0:0]
    14/178: $15\state_d[2:0]
    15/178: $14\state_d[2:0]
    16/178: $9\in_valid[0:0]
    17/178: $9\in_data[7:0]
    18/178: $8\in_valid[0:0]
    19/178: $8\in_data[7:0]
    20/178: $7\in_valid[0:0]
    21/178: $7\in_data[7:0]
    22/178: $8\byte_cnt_d[6:0]
    23/178: $13\state_d[2:0]
    24/178: $12\state_d[2:0]
    25/178: $6\in_valid[0:0]
    26/178: $6\in_data[7:0]
    27/178: $7\byte_cnt_d[6:0]
    28/178: $11\state_d[2:0]
    29/178: $5\in_valid[0:0]
    30/178: $5\in_data[7:0]
    31/178: $6\byte_cnt_d[6:0]
    32/178: $4\in_valid[0:0]
    33/178: $4\in_data[7:0]
    34/178: $5\byte_cnt_d[6:0]
    35/178: $10\state_d[2:0]
    36/178: $9\state_d[2:0]
    37/178: $8\state_d[2:0]
    38/178: $7\state_d[2:0]
    39/178: $6\state_d[2:0]
    40/178: $65\req_d[3:0]
    41/178: $64\req_d[3:0]
    42/178: $63\req_d[3:0]
    43/178: $62\req_d[3:0]
    44/178: $9\max_length_d[6:0]
    45/178: $61\req_d[3:0]
    46/178: $60\req_d[3:0]
    47/178: $59\req_d[3:0]
    48/178: $8\max_length_d[6:0]
    49/178: $58\req_d[3:0]
    50/178: $57\req_d[3:0]
    51/178: $56\req_d[3:0]
    52/178: $55\req_d[3:0]
    53/178: $7\max_length_d[6:0]
    54/178: $54\req_d[3:0]
    55/178: $53\req_d[3:0]
    56/178: $52\req_d[3:0]
    57/178: $6\max_length_d[6:0]
    58/178: $51\req_d[3:0]
    59/178: $50\req_d[3:0]
    60/178: $49\req_d[3:0]
    61/178: $48\req_d[3:0]
    62/178: $47\req_d[3:0]
    63/178: $46\req_d[3:0]
    64/178: $45\req_d[3:0]
    65/178: $44\req_d[3:0]
    66/178: $43\req_d[3:0]
    67/178: $42\req_d[3:0]
    68/178: $41\req_d[3:0]
    69/178: $40\req_d[3:0]
    70/178: $39\req_d[3:0]
    71/178: $38\req_d[3:0]
    72/178: $37\req_d[3:0]
    73/178: $36\req_d[3:0]
    74/178: $35\req_d[3:0]
    75/178: $34\req_d[3:0]
    76/178: $33\req_d[3:0]
    77/178: $32\req_d[3:0]
    78/178: $31\req_d[3:0]
    79/178: $30\req_d[3:0]
    80/178: $29\req_d[3:0]
    81/178: $28\req_d[3:0]
    82/178: $27\req_d[3:0]
    83/178: $8\dev_state_d[1:0]
    84/178: $26\req_d[3:0]
    85/178: $7\dev_state_d[1:0]
    86/178: $25\req_d[3:0]
    87/178: $7\addr_d[6:0]
    88/178: $24\req_d[3:0]
    89/178: $23\req_d[3:0]
    90/178: $22\req_d[3:0]
    91/178: $21\req_d[3:0]
    92/178: $20\req_d[3:0]
    93/178: $19\req_d[3:0]
    94/178: $18\req_d[3:0]
    95/178: $6\dev_state_d[1:0]
    96/178: $6\addr_d[6:0]
    97/178: $17\req_d[3:0]
    98/178: $16\req_d[3:0]
    99/178: $15\req_d[3:0]
   100/178: $14\req_d[3:0]
   101/178: $13\req_d[3:0]
   102/178: $12\req_d[3:0]
   103/178: $11\req_d[3:0]
   104/178: $10\req_d[3:0]
   105/178: $9\req_d[3:0]
   106/178: $8\req_d[3:0]
   107/178: $7\req_d[3:0]
   108/178: $6\req_d[3:0]
   109/178: $5\req_d[3:0]
   110/178: $5\rec_d[1:0]
   111/178: $5\class_d[0:0]
   112/178: $5\in_dir_d[0:0]
   113/178: $5\in_endp_d[0:0]
   114/178: $5\dev_state_d[1:0]
   115/178: $5\max_length_d[6:0]
   116/178: $5\addr_d[6:0]
   117/178: $4\in_endp_d[0:0]
   118/178: $4\dev_state_d[1:0]
   119/178: $4\req_d[3:0]
   120/178: $4\rec_d[1:0]
   121/178: $4\class_d[0:0]
   122/178: $4\in_dir_d[0:0]
   123/178: $4\max_length_d[6:0]
   124/178: $4\addr_d[6:0]
   125/178: $4\byte_cnt_d[6:0]
   126/178: $5\state_d[2:0]
   127/178: $3\out_toggle_reset[0:0]
   128/178: $3\in_toggle_reset[0:0]
   129/178: $3\in_valid[0:0]
   130/178: $3\in_zlp[0:0]
   131/178: $3\in_data[7:0]
   132/178: $3\in_endp_d[0:0]
   133/178: $3\addr_dd[6:0]
   134/178: $3\dev_state_dd[1:0]
   135/178: $3\dev_state_d[1:0]
   136/178: $3\req_d[3:0]
   137/178: $3\rec_d[1:0]
   138/178: $3\class_d[0:0]
   139/178: $3\in_dir_d[0:0]
   140/178: $3\max_length_d[6:0]
   141/178: $3\byte_cnt_d[6:0]
   142/178: $4\state_d[2:0]
   143/178: $3\addr_d[6:0]
   144/178: $3\state_d[2:0]
   145/178: $2\out_toggle_reset[0:0]
   146/178: $2\in_toggle_reset[0:0]
   147/178: $2\in_valid[0:0]
   148/178: $2\in_zlp[0:0]
   149/178: $2\in_data[7:0]
   150/178: $2\in_endp_d[0:0]
   151/178: $2\addr_dd[6:0]
   152/178: $2\dev_state_dd[1:0]
   153/178: $2\dev_state_d[1:0]
   154/178: $2\req_d[3:0]
   155/178: $2\rec_d[1:0]
   156/178: $2\class_d[0:0]
   157/178: $2\in_dir_d[0:0]
   158/178: $2\max_length_d[6:0]
   159/178: $2\byte_cnt_d[6:0]
   160/178: $2\addr_d[6:0]
   161/178: $2\state_d[2:0]
   162/178: $1\state_d[2:0]
   163/178: $1\out_toggle_reset[0:0]
   164/178: $1\in_toggle_reset[0:0]
   165/178: $1\in_valid[0:0]
   166/178: $1\in_zlp[0:0]
   167/178: $1\in_data[7:0]
   168/178: $1\in_endp_d[0:0]
   169/178: $1\addr_dd[6:0]
   170/178: $1\dev_state_dd[1:0]
   171/178: $1\dev_state_d[1:0]
   172/178: $1\req_d[3:0]
   173/178: $1\rec_d[1:0]
   174/178: $1\class_d[0:0]
   175/178: $1\in_dir_d[0:0]
   176/178: $1\max_length_d[6:0]
   177/178: $1\byte_cnt_d[6:0]
   178/178: $1\addr_d[6:0]
Creating decoders for process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:300$3258'.
     1/11: $0\in_endp_q[0:0]
     2/11: $0\addr_qq[6:0]
     3/11: $0\dev_state_q[1:0]
     4/11: $0\req_q[3:0]
     5/11: $0\rec_q[1:0]
     6/11: $0\class_q[0:0]
     7/11: $0\in_dir_q[0:0]
     8/11: $0\max_length_q[6:0]
     9/11: $0\byte_cnt_q[6:0]
    10/11: $0\state_q[2:0]
    11/11: $0\addr_q[6:0]
Creating decoders for process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:281$3249'.
     1/2: $0\usb_reset_q[0:0]
     2/2: $0\dev_state_qq[1:0]

15.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\out_state_d' from process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:121$3115'.
No latch inferred for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\out_fifo_d' from process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:121$3115'.
No latch inferred for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\out_last_d' from process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:121$3115'.
No latch inferred for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\out_last_dd' from process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:121$3115'.
No latch inferred for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\out_nak_d' from process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:121$3115'.
No latch inferred for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:145$3107' from process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:121$3115'.
No latch inferred for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$bitselwrite$data$../../../usb_cdc/bulk_endp.v:145$3108' from process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:121$3115'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:186$1988'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:186$1988'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_state_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:186$1988'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_rd' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:186$1988'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_fd' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:186$1988'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:74$1939'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_state_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1921'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\bit_cnt_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1921'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1921'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1921'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1921'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_ready' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1921'.
No latch inferred for signal `\app.\state_d' from process `\app.$proc$../hdl/demo/app.v:211$1253'.
No latch inferred for signal `\app.\byte_cnt_d' from process `\app.$proc$../hdl/demo/app.v:211$1253'.
No latch inferred for signal `\app.\in_data' from process `\app.$proc$../hdl/demo/app.v:211$1253'.
No latch inferred for signal `\app.\in_valid' from process `\app.$proc$../hdl/demo/app.v:211$1253'.
No latch inferred for signal `\app.\out_ready' from process `\app.$proc$../hdl/demo/app.v:211$1253'.
No latch inferred for signal `\app.\wait_cnt_d' from process `\app.$proc$../hdl/demo/app.v:211$1253'.
No latch inferred for signal `\app.\cmd_d' from process `\app.$proc$../hdl/demo/app.v:211$1253'.
No latch inferred for signal `\app.\crc32_d' from process `\app.$proc$../hdl/demo/app.v:211$1253'.
No latch inferred for signal `\app.\lfsr_d' from process `\app.$proc$../hdl/demo/app.v:211$1253'.
No latch inferred for signal `\app.\wait_d' from process `\app.$proc$../hdl/demo/app.v:211$1253'.
No latch inferred for signal `\app.\mem_valid_d' from process `\app.$proc$../hdl/demo/app.v:211$1253'.
No latch inferred for signal `\app.\mem_addr_d' from process `\app.$proc$../hdl/demo/app.v:211$1253'.
No latch inferred for signal `\app.\rom_clke' from process `\app.$proc$../hdl/demo/app.v:211$1253'.
No latch inferred for signal `\app.\ram_clke' from process `\app.$proc$../hdl/demo/app.v:211$1253'.
No latch inferred for signal `\app.\ram_we' from process `\app.$proc$../hdl/demo/app.v:211$1253'.
No latch inferred for signal `\app.\flash_en' from process `\app.$proc$../hdl/demo/app.v:211$1253'.
No latch inferred for signal `\app.\flash_in_ready' from process `\app.$proc$../hdl/demo/app.v:211$1253'.
No latch inferred for signal `\app.\flash_out_valid' from process `\app.$proc$../hdl/demo/app.v:211$1253'.
No latch inferred for signal `\app.\flash_clear_status' from process `\app.$proc$../hdl/demo/app.v:211$1253'.
No latch inferred for signal `\app.\start_block_addr' from process `\app.$proc$../hdl/demo/app.v:211$1253'.
No latch inferred for signal `\app.\end_block_addr' from process `\app.$proc$../hdl/demo/app.v:211$1253'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:412$1216.$result' from process `\app.$proc$../hdl/demo/app.v:211$1253'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:412$1216.data' from process `\app.$proc$../hdl/demo/app.v:211$1253'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:412$1216.crc' from process `\app.$proc$../hdl/demo/app.v:211$1253'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:412$1216.i' from process `\app.$proc$../hdl/demo/app.v:211$1253'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:424$1217.$result' from process `\app.$proc$../hdl/demo/app.v:211$1253'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:424$1217.data' from process `\app.$proc$../hdl/demo/app.v:211$1253'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:424$1217.crc' from process `\app.$proc$../hdl/demo/app.v:211$1253'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:424$1217.i' from process `\app.$proc$../hdl/demo/app.v:211$1253'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:442$1218.$result' from process `\app.$proc$../hdl/demo/app.v:211$1253'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:442$1218.data' from process `\app.$proc$../hdl/demo/app.v:211$1253'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:442$1218.i' from process `\app.$proc$../hdl/demo/app.v:211$1253'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:454$1219.$result' from process `\app.$proc$../hdl/demo/app.v:211$1253'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:454$1219.data' from process `\app.$proc$../hdl/demo/app.v:211$1253'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:454$1219.i' from process `\app.$proc$../hdl/demo/app.v:211$1253'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:466$1220.$result' from process `\app.$proc$../hdl/demo/app.v:211$1253'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:466$1220.data' from process `\app.$proc$../hdl/demo/app.v:211$1253'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:466$1220.i' from process `\app.$proc$../hdl/demo/app.v:211$1253'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:478$1221.$result' from process `\app.$proc$../hdl/demo/app.v:211$1253'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:478$1221.data' from process `\app.$proc$../hdl/demo/app.v:211$1253'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:478$1221.i' from process `\app.$proc$../hdl/demo/app.v:211$1253'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:561$1230.$result' from process `\app.$proc$../hdl/demo/app.v:211$1253'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:561$1230.data' from process `\app.$proc$../hdl/demo/app.v:211$1253'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:561$1230.crc' from process `\app.$proc$../hdl/demo/app.v:211$1253'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:561$1230.i' from process `\app.$proc$../hdl/demo/app.v:211$1253'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\crc16_d' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:186$2855'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\state_d' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:186$2855'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\byte_cnt_d' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:186$2855'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\in_data' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:186$2855'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\in_valid' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:186$2855'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\out_ready' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:186$2855'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\en_d' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:186$2855'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\wr_valid' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:186$2855'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\rd_ready' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:186$2855'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\last_byte_d' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:186$2855'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\page_addr_d' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:186$2855'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\wait_cnt_d' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:186$2855'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\en' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:186$2855'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\wr_data' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:186$2855'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\cmd_addr' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:186$2855'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\cmd_rdaddr' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:186$2855'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:186$2855'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.data' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:186$2855'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.crc' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:186$2855'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.i' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:186$2855'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:186$2855'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.data' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:186$2855'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.crc' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:186$2855'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.i' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:186$2855'.
No latch inferred for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\bit_cnt_d' from process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:131$2826'.
No latch inferred for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\state_d' from process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:131$2826'.
No latch inferred for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\wr_data_d' from process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:131$2826'.
No latch inferred for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\rd_data_d' from process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:131$2826'.
No latch inferred for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\en_d' from process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:131$2826'.
No latch inferred for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\sck_d' from process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:131$2826'.
No latch inferred for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\wr_ready' from process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:131$2826'.
No latch inferred for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\rd_valid' from process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:131$2826'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\data_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2406'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\phy_state_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2406'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\pid_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2406'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\addr_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2406'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\endp_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2406'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\frame_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2406'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2406'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\datain_toggle_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2406'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\dataout_toggle_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2406'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_byte_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2406'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_valid' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2406'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_err' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2406'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_eop' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2406'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\tx_data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2406'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\tx_valid' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2406'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_ready' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2406'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_req' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2406'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:364$2366' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2406'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$data$../../../usb_cdc/sie.v:364$2367' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2406'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc5$func$../../../usb_cdc/sie.v:397$2368.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2406'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc5$func$../../../usb_cdc/sie.v:397$2368.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2406'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc5$func$../../../usb_cdc/sie.v:397$2368.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2406'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev5$func$../../../usb_cdc/sie.v:397$2369.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2406'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev5$func$../../../usb_cdc/sie.v:397$2369.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2406'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev5$func$../../../usb_cdc/sie.v:397$2369.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2406'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:425$2370.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2406'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:425$2370.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2406'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:425$2370.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2406'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:425$2370.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2406'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:431$2371.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2406'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:431$2371.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2406'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:431$2371.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2406'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:431$2371.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2406'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:434$2372' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2406'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$data$../../../usb_cdc/sie.v:434$2373' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2406'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:443$2374' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2406'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$data$../../../usb_cdc/sie.v:443$2375' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2406'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:454$2376.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2406'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:454$2376.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2406'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:454$2376.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2406'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:454$2376.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2406'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:504$2377.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2406'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:504$2377.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2406'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:504$2377.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2406'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:504$2377.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2406'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:510$2378.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2406'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:510$2378.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2406'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:510$2378.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2406'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:515$2379.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2406'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:515$2379.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2406'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:515$2379.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2406'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\addr_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$3260'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\state_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$3260'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\byte_cnt_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$3260'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\max_length_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$3260'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_dir_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$3260'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\class_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$3260'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\rec_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$3260'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\req_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$3260'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\dev_state_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$3260'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\dev_state_dd' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$3260'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\addr_dd' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$3260'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_endp_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$3260'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_data' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$3260'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_zlp' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$3260'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_valid' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$3260'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_toggle_reset' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$3260'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\out_toggle_reset' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$3260'.

15.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\genblk1.u_gtex4_async_data.in_data_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:385$3239'.
  created $adff cell `$procdff$20983' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\genblk1.u_gtex4_async_data.in_consumed_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:385$3239'.
  created $adff cell `$procdff$20984' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\in_fifo_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:354$3200'.
  created $adff cell `$procdff$20985' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\in_last_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:354$3200'.
  created $adff cell `$procdff$20986' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\delay_in_cnt_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:354$3200'.
  created $adff cell `$procdff$20987' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\genblk1.u_gtex4_async_data.in_ready_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:354$3200'.
  created $adff cell `$procdff$20988' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:368$3109' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:354$3200'.
  created $adff cell `$procdff$20989' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$bitselwrite$data$../../../usb_cdc/bulk_endp.v:368$3110' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:354$3200'.
  created $adff cell `$procdff$20990' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$lookahead\in_fifo_q$3199' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:354$3200'.
  created $adff cell `$procdff$20991' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\genblk1.u_gtex4_async_data.out_consumed_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:340$3196'.
  created $adff cell `$procdff$20992' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\out_first_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:307$3180'.
  created $adff cell `$procdff$20993' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\out_full_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:307$3180'.
  created $adff cell `$procdff$20994' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\delay_out_cnt_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:307$3180'.
  created $adff cell `$procdff$20995' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\genblk1.u_gtex4_async_data.app_clk_sq' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:307$3180'.
  created $adff cell `$procdff$20996' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\genblk1.u_gtex4_async_data.out_valid_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:307$3180'.
  created $adff cell `$procdff$20997' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\genblk1.u_gtex4_async_data.data_rstn_sq' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:292$3175'.
  created $adff cell `$procdff$20998' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\in_first_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:201$3161'.
  created $adff cell `$procdff$20999' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\in_first_qq' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:201$3161'.
  created $adff cell `$procdff$21000' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\in_state_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:169$3145'.
  created $adff cell `$procdff$21001' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\in_req_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:169$3145'.
  created $adff cell `$procdff$21002' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\in_valid_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:169$3145'.
  created $adff cell `$procdff$21003' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\out_state_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:103$3113'.
  created $adff cell `$procdff$21004' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\out_fifo_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:103$3113'.
  created $adff cell `$procdff$21005' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\out_last_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:103$3113'.
  created $adff cell `$procdff$21006' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\out_last_qq' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:103$3113'.
  created $adff cell `$procdff$21007' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\out_nak_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:103$3113'.
  created $adff cell `$procdff$21008' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1973'.
  created $adff cell `$procdff$21009' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1973'.
  created $adff cell `$procdff$21010' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1973'.
  created $adff cell `$procdff$21011' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_state_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1973'.
  created $adff cell `$procdff$21012' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_rq' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1973'.
  created $adff cell `$procdff$21013' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_fq' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1973'.
  created $adff cell `$procdff$21014' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1973'.
  created $adff cell `$procdff$21015' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dp_pu_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1973'.
  created $adff cell `$procdff$21016' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_en_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1973'.
  created $adff cell `$procdff$21017' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\clk_cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:87$1949'.
  created $adff cell `$procdff$21018' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dp_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:58$1937'.
  created $adff cell `$procdff$21019' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dn_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:58$1937'.
  created $adff cell `$procdff$21020' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_state_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1919'.
  created $adff cell `$procdff$21021' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\bit_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1919'.
  created $adff cell `$procdff$21022' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1919'.
  created $adff cell `$procdff$21023' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1919'.
  created $adff cell `$procdff$21024' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1919'.
  created $adff cell `$procdff$21025' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_valid_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1919'.
  created $adff cell `$procdff$21026' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\clk_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:68$1909'.
  created $adff cell `$procdff$21027' with positive edge clock and negative level reset.
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1757'.
  created $adff cell `$procdff$21028' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1750'.
  created $dff cell `$procdff$21029' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1746'.
  created $adff cell `$procdff$21030' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1739'.
  created $dff cell `$procdff$21031' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1736'.
  created $adff cell `$procdff$21032' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1733'.
  created $dff cell `$procdff$21033' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1730'.
  created $adff cell `$procdff$21034' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1727'.
  created $dff cell `$procdff$21035' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1725'.
  created $dff cell `$procdff$21036' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:868$1723'.
  created $dff cell `$procdff$21037' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1719'.
  created $adff cell `$procdff$21038' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1712'.
  created $dff cell `$procdff$21039' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1708'.
  created $adff cell `$procdff$21040' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1701'.
  created $dff cell `$procdff$21041' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1698'.
  created $adff cell `$procdff$21042' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1695'.
  created $dff cell `$procdff$21043' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1692'.
  created $adff cell `$procdff$21044' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1689'.
  created $dff cell `$procdff$21045' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1687'.
  created $dff cell `$procdff$21046' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1685'.
  created $dff cell `$procdff$21047' with positive edge clock.
Creating register for signal `\app.\state_q' using process `\app.$proc$../hdl/demo/app.v:151$1244'.
  created $adff cell `$procdff$21048' with positive edge clock and negative level reset.
Creating register for signal `\app.\byte_cnt_q' using process `\app.$proc$../hdl/demo/app.v:151$1244'.
  created $adff cell `$procdff$21049' with positive edge clock and negative level reset.
Creating register for signal `\app.\wait_cnt_q' using process `\app.$proc$../hdl/demo/app.v:151$1244'.
  created $adff cell `$procdff$21050' with positive edge clock and negative level reset.
Creating register for signal `\app.\out_data_q' using process `\app.$proc$../hdl/demo/app.v:151$1244'.
  created $adff cell `$procdff$21051' with positive edge clock and negative level reset.
Creating register for signal `\app.\out_valid_q' using process `\app.$proc$../hdl/demo/app.v:151$1244'.
  created $adff cell `$procdff$21052' with positive edge clock and negative level reset.
Creating register for signal `\app.\cmd_q' using process `\app.$proc$../hdl/demo/app.v:151$1244'.
  created $adff cell `$procdff$21053' with positive edge clock and negative level reset.
Creating register for signal `\app.\crc32_q' using process `\app.$proc$../hdl/demo/app.v:151$1244'.
  created $adff cell `$procdff$21054' with positive edge clock and negative level reset.
Creating register for signal `\app.\lfsr_q' using process `\app.$proc$../hdl/demo/app.v:151$1244'.
  created $adff cell `$procdff$21055' with positive edge clock and negative level reset.
Creating register for signal `\app.\wait_q' using process `\app.$proc$../hdl/demo/app.v:151$1244'.
  created $adff cell `$procdff$21056' with positive edge clock and negative level reset.
Creating register for signal `\app.\mem_valid_q' using process `\app.$proc$../hdl/demo/app.v:151$1244'.
  created $adff cell `$procdff$21057' with positive edge clock and negative level reset.
Creating register for signal `\app.\mem_addr_q' using process `\app.$proc$../hdl/demo/app.v:151$1244'.
  created $adff cell `$procdff$21058' with positive edge clock and negative level reset.
Creating register for signal `\app.\rstn_sq' using process `\app.$proc$../hdl/demo/app.v:87$1236'.
  created $adff cell `$procdff$21059' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.\rstn_sq' using process `$paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:86$3095'.
  created $adff cell `$procdff$21060' with positive edge clock and negative level reset.
Creating register for signal `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.\u_multi_bank.block_addr_q' using process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:63$3066'.
  created $dff cell `$procdff$21061' with positive edge clock.
Creating register for signal `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.\u_8bit.byte_addr_q' using process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:35$3062'.
  created $dff cell `$procdff$21062' with positive edge clock.
Creating register for signal `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.\u_multi_bank.block_addr_q' using process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:74$3037'.
  created $dff cell `$procdff$21063' with positive edge clock.
Creating register for signal `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.\u_8bit.byte_addr_q' using process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:42$3030'.
  created $dff cell `$procdff$21064' with positive edge clock.
Creating register for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\crc16_q' using process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:139$2843'.
  created $adff cell `$procdff$21065' with positive edge clock and negative level reset.
Creating register for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\state_q' using process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:139$2843'.
  created $adff cell `$procdff$21066' with positive edge clock and negative level reset.
Creating register for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\byte_cnt_q' using process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:139$2843'.
  created $adff cell `$procdff$21067' with positive edge clock and negative level reset.
Creating register for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\en_q' using process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:139$2843'.
  created $adff cell `$procdff$21068' with positive edge clock and negative level reset.
Creating register for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\last_byte_q' using process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:139$2843'.
  created $adff cell `$procdff$21069' with positive edge clock and negative level reset.
Creating register for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\page_addr_q' using process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:139$2843'.
  created $adff cell `$procdff$21070' with positive edge clock and negative level reset.
Creating register for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\wait_cnt_q' using process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:139$2843'.
  created $adff cell `$procdff$21071' with positive edge clock and negative level reset.
Creating register for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\bit_cnt_q' using process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:99$2819'.
  created $adff cell `$procdff$21072' with positive edge clock and negative level reset.
Creating register for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\state_q' using process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:99$2819'.
  created $adff cell `$procdff$21073' with positive edge clock and negative level reset.
Creating register for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\wr_data_q' using process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:99$2819'.
  created $adff cell `$procdff$21074' with positive edge clock and negative level reset.
Creating register for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\rd_data_q' using process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:99$2819'.
  created $adff cell `$procdff$21075' with positive edge clock and negative level reset.
Creating register for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\en_q' using process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:99$2819'.
  created $adff cell `$procdff$21076' with positive edge clock and negative level reset.
Creating register for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\sck_q' using process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:99$2819'.
  created $adff cell `$procdff$21077' with positive edge clock and negative level reset.
Creating register for signal `\prescaler.\prescaler_cnt' using process `\prescaler.$proc$../../common/hdl/prescaler.v:14$949'.
  created $adff cell `$procdff$21078' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\data_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$2404'.
  created $adff cell `$procdff$21079' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\phy_state_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$2404'.
  created $adff cell `$procdff$21080' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\pid_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$2404'.
  created $adff cell `$procdff$21081' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\addr_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$2404'.
  created $adff cell `$procdff$21082' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\endp_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$2404'.
  created $adff cell `$procdff$21083' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\frame_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$2404'.
  created $adff cell `$procdff$21084' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$2404'.
  created $adff cell `$procdff$21085' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\datain_toggle_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$2404'.
  created $adff cell `$procdff$21086' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\dataout_toggle_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$2404'.
  created $adff cell `$procdff$21087' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_byte_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$2404'.
  created $adff cell `$procdff$21088' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\delay_cnt_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:237$2391'.
  created $adff cell `$procdff$21089' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_err_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:237$2391'.
  created $adff cell `$procdff$21090' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_eop_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:237$2391'.
  created $adff cell `$procdff$21091' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\addr_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:300$3258'.
  created $adff cell `$procdff$21092' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\state_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:300$3258'.
  created $adff cell `$procdff$21093' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\byte_cnt_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:300$3258'.
  created $adff cell `$procdff$21094' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\max_length_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:300$3258'.
  created $adff cell `$procdff$21095' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_dir_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:300$3258'.
  created $adff cell `$procdff$21096' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\class_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:300$3258'.
  created $adff cell `$procdff$21097' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\rec_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:300$3258'.
  created $adff cell `$procdff$21098' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\req_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:300$3258'.
  created $adff cell `$procdff$21099' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\dev_state_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:300$3258'.
  created $adff cell `$procdff$21100' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\addr_qq' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:300$3258'.
  created $adff cell `$procdff$21101' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_endp_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:300$3258'.
  created $adff cell `$procdff$21102' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\dev_state_qq' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:281$3249'.
  created $adff cell `$procdff$21103' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\usb_reset_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:281$3249'.
  created $adff cell `$procdff$21104' with positive edge clock and negative level reset.

15.3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

15.3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:385$3239'.
Removing empty process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:385$3239'.
Found and cleaned up 6 empty switches in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:354$3200'.
Removing empty process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:354$3200'.
Removing empty process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:340$3196'.
Found and cleaned up 6 empty switches in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:307$3180'.
Removing empty process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:307$3180'.
Removing empty process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:292$3175'.
Found and cleaned up 5 empty switches in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:201$3161'.
Removing empty process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:201$3161'.
Found and cleaned up 6 empty switches in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:169$3145'.
Removing empty process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:169$3145'.
Found and cleaned up 5 empty switches in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:121$3115'.
Removing empty process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:121$3115'.
Found and cleaned up 1 empty switch in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:103$3113'.
Removing empty process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:103$3113'.
Found and cleaned up 15 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:186$1988'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:186$1988'.
Found and cleaned up 10 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1973'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1973'.
Found and cleaned up 2 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:87$1949'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:87$1949'.
Found and cleaned up 3 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:74$1939'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:74$1939'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:58$1937'.
Found and cleaned up 9 empty switches in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1921'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1921'.
Found and cleaned up 1 empty switch in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1919'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1919'.
Found and cleaned up 2 empty switches in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:68$1909'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:68$1909'.
Removing empty process `SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1760'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1757'.
Removing empty process `SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1757'.
Removing empty process `SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1756'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1750'.
Removing empty process `SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1750'.
Removing empty process `SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1749'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1746'.
Removing empty process `SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1746'.
Removing empty process `SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1745'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1739'.
Removing empty process `SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1739'.
Removing empty process `SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1738'.
Removing empty process `SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1736'.
Removing empty process `SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1735'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1733'.
Removing empty process `SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1733'.
Removing empty process `SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1732'.
Removing empty process `SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1730'.
Removing empty process `SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1729'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1727'.
Removing empty process `SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1727'.
Removing empty process `SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1726'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1725'.
Removing empty process `SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1725'.
Removing empty process `SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1724'.
Removing empty process `SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:868$1723'.
Removing empty process `SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1722'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1719'.
Removing empty process `SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1719'.
Removing empty process `SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1718'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1712'.
Removing empty process `SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1712'.
Removing empty process `SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1711'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1708'.
Removing empty process `SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1708'.
Removing empty process `SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1707'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1701'.
Removing empty process `SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1701'.
Removing empty process `SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1700'.
Removing empty process `SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1698'.
Removing empty process `SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1697'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1695'.
Removing empty process `SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1695'.
Removing empty process `SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1694'.
Removing empty process `SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1692'.
Removing empty process `SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1691'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1689'.
Removing empty process `SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1689'.
Removing empty process `SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1688'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1687'.
Removing empty process `SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1687'.
Removing empty process `SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1686'.
Removing empty process `SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1685'.
Found and cleaned up 79 empty switches in `\app.$proc$../hdl/demo/app.v:211$1253'.
Removing empty process `app.$proc$../hdl/demo/app.v:211$1253'.
Found and cleaned up 3 empty switches in `\app.$proc$../hdl/demo/app.v:151$1244'.
Removing empty process `app.$proc$../hdl/demo/app.v:151$1244'.
Removing empty process `app.$proc$../hdl/demo/app.v:87$1236'.
Removing empty process `$paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:86$3095'.
Found and cleaned up 1 empty switch in `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:63$3066'.
Removing empty process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:63$3066'.
Found and cleaned up 1 empty switch in `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:35$3062'.
Removing empty process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:35$3062'.
Found and cleaned up 1 empty switch in `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:74$3037'.
Removing empty process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:74$3037'.
Found and cleaned up 1 empty switch in `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:42$3030'.
Removing empty process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:42$3030'.
Found and cleaned up 81 empty switches in `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:186$2855'.
Removing empty process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:186$2855'.
Removing empty process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:139$2843'.
Found and cleaned up 9 empty switches in `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:131$2826'.
Removing empty process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:131$2826'.
Found and cleaned up 1 empty switch in `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:99$2819'.
Removing empty process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:99$2819'.
Removing empty process `prescaler.$proc$../../common/hdl/prescaler.v:14$949'.
Found and cleaned up 76 empty switches in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2406'.
Removing empty process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2406'.
Found and cleaned up 1 empty switch in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$2404'.
Removing empty process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$2404'.
Found and cleaned up 3 empty switches in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:237$2391'.
Removing empty process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:237$2391'.
Found and cleaned up 86 empty switches in `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$3260'.
Removing empty process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$3260'.
Found and cleaned up 1 empty switch in `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:300$3258'.
Removing empty process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:300$3258'.
Found and cleaned up 2 empty switches in `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:281$3249'.
Removing empty process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:281$3249'.
Cleaned up 436 empty switches.

15.3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
<suppressed ~58 debug messages>
Optimizing module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
<suppressed ~24 debug messages>
Optimizing module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
<suppressed ~23 debug messages>
Optimizing module demo.
Optimizing module app.
<suppressed ~168 debug messages>
Optimizing module $paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.
<suppressed ~7 debug messages>
Optimizing module $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.
<suppressed ~3 debug messages>
Optimizing module $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.
<suppressed ~14 debug messages>
Optimizing module $paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.
<suppressed ~133 debug messages>
Optimizing module $paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.
<suppressed ~17 debug messages>
Optimizing module prescaler.
Optimizing module $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16.
Optimizing module $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16.
Optimizing module $paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16.
Optimizing module $paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16.
Optimizing module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
<suppressed ~146 debug messages>
Optimizing module $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.
<suppressed ~114 debug messages>

15.4. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
Deleting now unused module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Deleting now unused module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Deleting now unused module app.
Deleting now unused module $paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.
Deleting now unused module $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.
Deleting now unused module $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.
Deleting now unused module $paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.
Deleting now unused module $paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.
Deleting now unused module prescaler.
Deleting now unused module $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16.
Deleting now unused module $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16.
Deleting now unused module $paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16.
Deleting now unused module $paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16.
Deleting now unused module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Deleting now unused module $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.
<suppressed ~16 debug messages>

15.5. Executing TRIBUF pass.

15.6. Executing DEMINOUT pass (demote inout ports to input or output).

15.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~31 debug messages>

15.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 1183 unused cells and 5238 unused wires.
<suppressed ~1197 debug messages>

15.9. Executing CHECK pass (checking for obvious problems).
Checking module demo...
Found and reported 0 problems.

15.10. Executing OPT pass (performing simple optimizations).

15.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

15.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~6408 debug messages>
Removed a total of 2136 cells.

15.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3652: \u_usb_cdc.u_bulk_endp.in_state_q -> 1'1
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3655: \u_usb_cdc.u_bulk_endp.in_state_q -> 1'0
      Replacing known input bits on port B of cell $flatten\u_app.$procmux$5385: \u_app.mem_valid_q -> 1'1
      Replacing known input bits on port B of cell $flatten\u_app.$procmux$5517: \u_app.mem_valid_q -> 1'1
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4445: \u_usb_cdc.u_sie.u_phy_rx.cnt_q -> { \u_usb_cdc.u_sie.u_phy_rx.cnt_q [17:6] 1'1 \u_usb_cdc.u_sie.u_phy_rx.cnt_q [4:3] 1'1 \u_usb_cdc.u_sie.u_phy_rx.cnt_q [1:0] }
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7164.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5329.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7185.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5331.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7187.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7209.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7211.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7234.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7236.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5338.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7259.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7261.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9195.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9201.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5345.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9207.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9213.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9219.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5352.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9039.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9041.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7281.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9237.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9239.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9246.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5359.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9259.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9261.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9263.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9265.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9267.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9279.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9281.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9283.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9285.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9297.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9299.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9301.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9303.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9314.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9316.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9318.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5366.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9329.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9331.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9333.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9343.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9345.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9355.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9357.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5373.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9366.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9375.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9384.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7303.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9392.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5380.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9403.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9405.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9416.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9418.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5387.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5394.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9519.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9529.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7325.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9539.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9592.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9594.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9596.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9598.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9600.
    dead port 1/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9612.
    dead port 2/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9612.
    dead port 3/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9612.
    dead port 4/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9612.
    dead port 5/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9612.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7341.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9618.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7363.
    dead port 1/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9630.
    dead port 2/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9630.
    dead port 3/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9630.
    dead port 4/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9630.
    dead port 5/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9630.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7365.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9636.
    dead port 1/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9648.
    dead port 2/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9648.
    dead port 3/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9648.
    dead port 4/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9648.
    dead port 5/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9648.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7384.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9654.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9669.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5420.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5422.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9684.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5431.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5433.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9699.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7418.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7420.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5442.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7438.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9714.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5444.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7440.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7458.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9729.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9740.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7460.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9751.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9753.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5453.
    dead port 1/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9766.
    dead port 2/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9766.
    dead port 3/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9766.
    dead port 4/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9766.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7479.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5455.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9771.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9786.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9788.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9790.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5463.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9804.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9806.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9821.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7481.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9823.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5471.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9839.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9841.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7500.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5319.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9856.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5479.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9871.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5487.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9886.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7502.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5042.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7119.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9901.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5495.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5044.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9161.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9916.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9929.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9941.
    dead port 1/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9953.
    dead port 2/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9953.
    dead port 3/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9953.
    dead port 4/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9953.
    dead port 5/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9953.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5503.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9959.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9975.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9977.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9979.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7520.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5511.
    dead port 1/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13347.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13349.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13351.
    dead port 1/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13358.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13360.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13362.
    dead port 1/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13369.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13371.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13373.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13379.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13381.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13387.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13389.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13395.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13397.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13403.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13405.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13410.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13415.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13420.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13425.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13430.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13439.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13441.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13443.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13445.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13454.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13456.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13458.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13460.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13468.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13470.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13472.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13480.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13482.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13484.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13492.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13494.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13496.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13503.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13505.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13512.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13514.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5321.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13521.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13523.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13530.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13532.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13539.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13541.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13547.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13553.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13559.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13565.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13571.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13577.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13584.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13591.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13598.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5519.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5050.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5527.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5052.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7538.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5058.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5060.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5066.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5068.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7556.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7573.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5107.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5109.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7589.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3465.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3467.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3470.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3500.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3503.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3527.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3663.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3666.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3669.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3675.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3678.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3684.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3687.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3711.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3714.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3720.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3723.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3729.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3732.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3738.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3741.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3747.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3753.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3759.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3777.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3783.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5111.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7140.
    dead port 1/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13231.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17542.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17544.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17546.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17549.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17552.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17561.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17563.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17565.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17568.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17571.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17581.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17583.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17585.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17588.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17591.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17599.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17601.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5118.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17604.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17607.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17616.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17618.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17621.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17624.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17632.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17634.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17637.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17640.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17648.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17650.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17653.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17656.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17662.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17665.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17668.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17674.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5662.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17677.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17680.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17686.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17689.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17692.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17698.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17701.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17704.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17710.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17713.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17716.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17722.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17725.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17728.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17736.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17739.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17741.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17744.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17747.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17755.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17757.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5664.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17760.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17763.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17777.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17779.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17782.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17785.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17787.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17789.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17792.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17795.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17809.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17811.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17814.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17817.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17819.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17821.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17824.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17827.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17840.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17843.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17846.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17848.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17850.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5120.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17853.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17856.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17869.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17872.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17875.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17877.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17879.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10134.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17882.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17885.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10136.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17898.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17901.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17903.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17905.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17908.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17911.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10151.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10153.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17924.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17927.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17929.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17931.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5673.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17934.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17937.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17946.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17949.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17951.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17953.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17956.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17959.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17968.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17971.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17973.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17975.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10168.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17978.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17981.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17990.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17992.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17994.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10170.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17997.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18000.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18009.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18011.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18013.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5122.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18016.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18019.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18028.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18030.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18032.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18035.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18038.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18047.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18049.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18051.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10185.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18054.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18057.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18065.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18067.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10187.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18070.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18073.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18081.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18083.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18086.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18089.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18097.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18099.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18102.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18105.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18113.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18115.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10325.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18118.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18121.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18128.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5709.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18131.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18134.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18141.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18144.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18147.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18154.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10339.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18157.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18160.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18167.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18170.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18173.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18183.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18186.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18188.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18191.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18193.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18196.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18199.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18209.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18211.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18214.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18216.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18219.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18222.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18231.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18234.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18236.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10353.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18239.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18242.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18251.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18253.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18256.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18259.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18270.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18272.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18274.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18276.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10367.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18279.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18282.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18294.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18296.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18298.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18300.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10381.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18303.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18306.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18319.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18321.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5128.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18323.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18325.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18328.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18331.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18345.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18347.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10395.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18349.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18351.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18354.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18357.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18372.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10409.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18374.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5130.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18376.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18378.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18381.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18384.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18400.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10423.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18402.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18404.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18406.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18409.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18412.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18429.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10437.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18431.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7622.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18433.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18435.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18438.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18441.
    dead port 1/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10450.
    dead port 2/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10450.
    dead port 3/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10450.
    dead port 4/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10450.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10455.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18456.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18458.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18460.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18463.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18466.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13234.
    dead port 1/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10471.
    dead port 2/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10471.
    dead port 3/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10471.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18480.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7670.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18482.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18484.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5136.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18487.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18490.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18502.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10475.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18504.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18506.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18508.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18511.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18514.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18527.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18529.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7672.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18531.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18533.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5138.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18536.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18539.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18553.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18555.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10492.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18557.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18559.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7694.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18562.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18565.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18580.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18582.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18584.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18586.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7696.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18589.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18592.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18608.
    dead port 1/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$13237.
    dead port 2/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$13237.
    dead port 3/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$13237.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10509.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18610.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18612.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18614.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18617.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18620.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18637.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7718.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18639.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18641.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18643.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7720.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18646.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18649.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18667.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10526.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18669.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5143.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18671.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18673.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18676.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18679.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7743.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10543.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7745.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18695.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10558.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18697.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18699.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18702.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18705.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10574.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18720.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10576.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18722.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18724.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10578.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18727.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18730.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18743.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18745.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18747.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18749.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18752.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18755.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18769.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7768.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18771.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10594.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18773.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18775.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18778.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18781.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18796.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18798.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5148.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18800.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18802.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10610.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18805.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18808.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18824.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7770.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18826.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18828.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18830.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18833.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18836.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18853.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10626.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18855.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18857.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18859.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7794.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18862.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18865.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18883.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10642.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18885.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8986.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18887.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18889.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18892.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18895.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18914.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18916.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10658.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18918.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18920.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5153.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18923.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18926.
    dead port 1/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10674.
    dead port 2/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10674.
    dead port 3/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10674.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5854.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13241.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5856.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10678.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18944.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10695.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18946.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18948.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7796.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18951.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18954.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18968.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10697.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18970.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18972.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18974.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18977.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18980.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18995.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18997.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10719.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18999.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19001.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10721.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19004.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19007.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19023.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10723.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19025.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10725.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19027.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19029.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19032.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19035.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19052.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19054.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10746.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19056.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19058.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10748.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19061.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19064.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19082.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8988.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10750.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19084.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19086.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19088.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10771.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19091.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19094.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19113.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10773.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19115.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10775.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19117.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19119.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7820.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19122.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19125.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19145.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19147.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10796.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19149.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19151.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10798.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19154.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19157.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10800.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10820.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7142.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10822.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5866.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10842.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19176.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10844.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19178.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19180.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19183.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19186.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19201.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19203.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19205.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19207.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10864.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19210.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19213.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19229.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10866.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19231.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19233.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19235.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19238.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19241.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19258.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10885.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19260.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5906.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19262.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19264.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19267.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19270.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19288.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10904.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19290.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5158.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19292.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19294.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19297.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19300.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19320.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19322.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19324.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10923.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19326.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19328.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19331.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19334.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19353.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19355.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10940.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19357.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19359.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7822.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19362.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19365.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19385.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19387.
    dead port 1/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10961.
    dead port 2/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10961.
    dead port 3/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10961.
    dead port 4/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10961.
    dead port 5/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10961.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19389.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19391.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19394.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19397.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19418.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19420.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19422.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19424.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19427.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19430.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10967.
    dead port 1/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10988.
    dead port 2/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10988.
    dead port 3/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10988.
    dead port 4/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10988.
    dead port 5/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10988.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5183.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19450.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19452.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19454.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5188.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19457.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19460.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19477.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19479.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19481.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19483.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19485.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10994.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19488.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19491.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19508.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19510.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7845.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19512.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19514.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19516.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19519.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19522.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19538.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19540.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19542.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19544.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11018.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19547.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19550.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19566.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19568.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19570.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19572.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19575.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19578.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19595.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19597.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19599.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19601.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19604.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19607.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19624.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19626.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11042.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19628.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19630.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19633.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19636.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19654.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19656.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19658.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19660.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19663.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19666.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19685.
    dead port 1/2 on $mux $flatten\u_app.$procmux$6061.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19687.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6063.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19689.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19691.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7868.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19694.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19697.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19717.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11066.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19719.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19721.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19723.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19726.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19729.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19750.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19752.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19754.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19756.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6074.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19759.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19762.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19784.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19786.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19788.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19790.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11090.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19793.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19796.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11110.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6118.
    dead port 1/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$11132.
    dead port 2/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$11132.
    dead port 3/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$11132.
    dead port 4/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$11132.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19817.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19819.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19821.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19824.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19827.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19842.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11137.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19844.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19846.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19849.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19852.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19868.
    dead port 1/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$11159.
    dead port 2/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$11159.
    dead port 3/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$11159.
    dead port 4/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$11159.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19870.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19872.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7891.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19875.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19878.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19896.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19898.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19900.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19902.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19904.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19907.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19910.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19929.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19931.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19933.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19935.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19937.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19939.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19942.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19945.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19965.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19967.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19969.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19971.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11164.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19973.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19975.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7908.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19978.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19981.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20002.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20004.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20006.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20008.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11188.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20010.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20012.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11190.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20015.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20018.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20040.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20042.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20044.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20046.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20048.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20050.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11192.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20053.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20056.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20079.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20081.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20083.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20085.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20087.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20089.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20092.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20095.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20119.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20121.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20123.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20125.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11215.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20127.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20129.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20132.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20135.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20160.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11217.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20162.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20164.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20166.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7930.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20168.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20170.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20173.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20176.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11241.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11243.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11268.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5212.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20200.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20202.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20204.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11270.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20206.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20208.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7951.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20211.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20214.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20231.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20233.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20235.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20237.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5215.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20240.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20243.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20259.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20261.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20263.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5217.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20266.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20269.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20286.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20288.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20290.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7971.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20293.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20296.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11294.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11318.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7986.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7988.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20312.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20314.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11342.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20317.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20320.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20336.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20338.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20341.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20344.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20360.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20362.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8015.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20365.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20368.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8017.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20384.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20386.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11366.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20389.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20392.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5224.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20404.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20406.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20409.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20412.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20426.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20428.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8038.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20431.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20434.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5226.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8040.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20444.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20446.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11390.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20449.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20452.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20466.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20468.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20471.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20474.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20482.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20485.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20488.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20496.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11412.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20499.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20502.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20510.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8058.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20513.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20516.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20524.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20527.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20530.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20538.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20541.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20544.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20552.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11433.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20555.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20558.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20566.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20569.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20572.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20580.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20583.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20586.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20594.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11455.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20597.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20600.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20608.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11457.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20611.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20614.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11459.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20620.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20623.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11461.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20629.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20632.
    dead port 1/2 on $mux $flatten\u_app.$procmux$8079.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20639.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20642.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11485.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20648.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20651.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8081.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20658.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20661.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11487.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20669.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20672.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20678.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20681.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20687.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20690.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11512.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20698.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20701.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8083.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20709.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20712.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11514.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20720.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20723.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5233.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20731.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20734.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20742.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20745.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11540.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20753.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20756.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11542.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20764.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20767.
    dead port 1/2 on $mux $flatten\u_app.$procmux$8104.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8106.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20776.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20779.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8108.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20787.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20790.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20796.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20802.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20808.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20814.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20820.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20826.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20832.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20838.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20844.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20850.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20856.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20862.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20868.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20874.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20880.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20886.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20892.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20898.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11567.
    dead port 1/2 on $mux $flatten\u_app.$procmux$8129.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8131.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8133.
    dead port 1/2 on $mux $flatten\u_app.$procmux$6283.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11592.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8153.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8155.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6285.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11617.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8175.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8177.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5235.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8197.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11642.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8199.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8219.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8221.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11667.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6297.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8241.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8243.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11692.
    dead port 1/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$11713.
    dead port 2/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$11713.
    dead port 3/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$11713.
    dead port 4/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$11713.
    dead port 5/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$11713.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8263.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8265.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8284.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11719.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6345.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7162.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13745.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11742.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13757.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8303.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11765.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13842.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11788.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13845.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13853.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8322.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13856.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13870.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13880.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13883.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13885.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13888.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13898.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13901.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13903.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11811.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13906.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13916.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13919.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13921.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13924.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13934.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13936.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13939.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13949.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13951.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8341.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13954.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13964.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13966.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11834.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13969.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13979.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13981.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6353.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13984.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13993.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13996.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14005.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11857.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14008.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14017.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14020.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14029.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11859.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14032.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8360.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14045.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11885.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11887.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11889.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11915.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14156.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14158.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14161.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14163.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11917.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14166.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14179.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14181.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14184.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14186.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11919.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14189.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14247.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14250.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14252.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6355.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14255.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14307.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14310.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14312.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14315.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14327.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14330.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14332.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11944.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14335.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11946.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14407.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14410.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14412.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14415.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14461.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14463.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14466.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14478.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14480.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11971.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14483.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14495.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14497.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11973.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14500.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14546.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14548.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8379.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14551.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14563.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14565.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14568.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11998.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12000.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5242.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12024.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12048.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14715.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8399.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14718.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14841.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14844.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14855.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12072.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14858.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14869.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14872.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14883.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14886.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14897.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12096.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14900.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12120.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6369.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12144.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6371.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15023.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15026.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15036.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15039.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15041.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12168.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15044.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15061.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15063.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15066.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15068.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15070.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15072.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5244.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15075.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15092.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15094.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15097.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15099.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15101.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15103.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15106.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15122.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15125.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15127.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15129.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15131.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12192.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15134.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15150.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15153.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15155.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15157.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15159.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15162.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15178.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15181.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15183.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15185.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15187.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15190.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15206.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15209.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15211.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15213.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15215.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12216.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15218.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15234.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15236.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15238.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15240.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6385.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15243.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15259.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15261.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15263.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15265.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12218.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15268.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15284.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15286.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15288.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15290.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6387.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15293.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15309.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15311.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15313.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15315.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15318.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15355.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15357.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15359.
    dead port 1/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12244.
    dead port 2/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12244.
    dead port 3/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12244.
    dead port 4/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12244.
    dead port 5/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12244.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15362.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15377.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15379.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15381.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15384.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15399.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15401.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15403.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15406.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15421.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15423.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15425.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15428.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15443.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15445.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15447.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15450.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15465.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15467.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15469.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15472.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15486.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15488.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12250.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15491.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15505.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15507.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15510.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15524.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15526.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15529.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15562.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15564.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15567.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15581.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15583.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15586.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15600.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15602.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15605.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5250.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12279.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12308.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15827.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15830.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15843.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15846.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15859.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15862.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15891.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15894.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15907.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15910.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15923.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15926.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16023.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16025.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16028.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16030.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16032.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16034.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12337.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16037.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5256.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16110.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16144.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16147.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16161.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16164.
    dead port 1/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$16181.
    dead port 2/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$16181.
    dead port 3/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$16181.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16185.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16187.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16190.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16208.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16210.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16212.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16214.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16217.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16235.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16237.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12366.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16239.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16241.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16244.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16363.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16365.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16367.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12391.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16370.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16387.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16389.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16391.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16394.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16411.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12418.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16413.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16415.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12420.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16418.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16437.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16439.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12422.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16441.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16443.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12424.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16446.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16464.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16466.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16468.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16471.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16490.
    dead port 1/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12450.
    dead port 2/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12450.
    dead port 3/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12450.
    dead port 4/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12450.
    dead port 5/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12450.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16492.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16494.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16497.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6512.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5262.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16515.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16517.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16520.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12456.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16578.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16580.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6525.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16583.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16599.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16601.
    dead port 1/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12483.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16604.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16655.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12486.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16658.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16673.
    dead port 1/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12489.
    dead port 2/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12489.
    dead port 3/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12489.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16676.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16691.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16694.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16709.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16712.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16728.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16731.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16748.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16751.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6538.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12493.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12520.
    dead port 1/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12523.
    dead port 2/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12523.
    dead port 3/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12523.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6551.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16767.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12527.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16815.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5268.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17144.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12554.
    dead port 1/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12557.
    dead port 2/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12557.
    dead port 3/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12557.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17153.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6632.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17163.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12561.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6634.
    dead port 1/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12588.
    dead port 2/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12588.
    dead port 3/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12588.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17173.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6649.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12592.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17186.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6651.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17197.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17208.
    dead port 1/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12619.
    dead port 2/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12619.
    dead port 3/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12619.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17217.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17229.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17232.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17240.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17243.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12623.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5274.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17255.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17281.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12651.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17294.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17305.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17321.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17323.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17326.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12679.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12706.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12708.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12736.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12738.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12767.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12769.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12797.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3821.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3828.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3837.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3840.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3843.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3846.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3848.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3857.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3860.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3863.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3866.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3868.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12825.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3877.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3880.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3883.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3886.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3888.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3897.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3900.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3903.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3905.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3914.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3917.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3920.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3922.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3931.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3934.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3937.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3940.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3942.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12853.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3951.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3954.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3957.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3960.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3962.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4932.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3971.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3974.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3977.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3979.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3988.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3991.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3994.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3996.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4005.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4008.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4011.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4014.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4016.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12881.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4025.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4028.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4031.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4033.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4042.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4045.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4047.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4056.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4059.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4061.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4070.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4073.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4075.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12907.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4084.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4087.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4089.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4099.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4101.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4104.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4106.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4116.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4118.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4121.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4123.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12934.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4133.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4135.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4138.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4140.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4935.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4149.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4152.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4154.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12936.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4163.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4166.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4168.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4177.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4180.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4182.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4191.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4193.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6784.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4202.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4204.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4937.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4213.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4215.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4224.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4226.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12964.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4234.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6798.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4242.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4250.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12991.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4258.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4268.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4271.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4273.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4283.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4286.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4288.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4298.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4301.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4303.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13018.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4313.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4315.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4325.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4327.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4337.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4339.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4349.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4351.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6812.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4360.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4369.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4378.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4387.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6826.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4397.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4943.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6840.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4946.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6903.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6906.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6908.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4948.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4485.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4488.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4494.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6924.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6926.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6942.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4502.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6944.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4505.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4510.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4513.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4518.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4521.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4528.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4530.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4533.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4540.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4542.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4954.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4545.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4552.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4554.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4557.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4564.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4566.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4957.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4569.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4575.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6959.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4578.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4584.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4959.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4587.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4593.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4596.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4602.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6976.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4605.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4613.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4615.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4618.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4626.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4628.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4631.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4638.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4640.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6978.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4643.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4651.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4653.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4656.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4664.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4666.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4669.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4677.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4679.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6994.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4682.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4689.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4692.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4699.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6996.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4702.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4709.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5299.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4712.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4719.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4722.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4729.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4732.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4739.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7014.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4742.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4750.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4753.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4761.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7016.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4764.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4772.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5301.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4775.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4783.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4786.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7033.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7035.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4794.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7054.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4802.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7056.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5309.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7074.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4810.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5311.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7076.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4818.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7096.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4826.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7098.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7117.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4834.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4840.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4846.
Removed 1871 multiplexer ports.
<suppressed ~269 debug messages>

15.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$9060: { $flatten\u_app.$procmux$5204_CMP $auto$opt_reduce.cc:134:opt_mux$21108 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$9897: $auto$opt_reduce.cc:134:opt_mux$21110
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$9911: $auto$opt_reduce.cc:134:opt_mux$21112
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$11362: $auto$opt_reduce.cc:134:opt_mux$21114
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$11385: $auto$opt_reduce.cc:134:opt_mux$21116
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$5396: { $flatten\u_app.$procmux$5205_CMP $flatten\u_app.$procmux$5203_CMP $flatten\u_app.$procmux$5201_CMP $flatten\u_app.$procmux$5194_CMP $flatten\u_app.$procmux$5193_CMP $auto$opt_reduce.cc:134:opt_mux$21118 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$9007: { $flatten\u_app.$procmux$5203_CMP $auto$opt_reduce.cc:134:opt_mux$21120 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7338: $auto$opt_reduce.cc:134:opt_mux$21122
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$9077: { $flatten\u_app.$procmux$5200_CMP $flatten\u_app.$procmux$5199_CMP $auto$opt_reduce.cc:134:opt_mux$21124 $flatten\u_app.$procmux$5194_CMP $flatten\u_app.$procmux$5193_CMP $flatten\u_app.$procmux$5192_CMP $flatten\u_app.$procmux$4938_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$11587: $auto$opt_reduce.cc:134:opt_mux$21126
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$11637: $auto$opt_reduce.cc:134:opt_mux$21128
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$11662: $auto$opt_reduce.cc:134:opt_mux$21130
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7386: { $flatten\u_app.$procmux$5205_CMP $flatten\u_app.$procmux$5202_CMP $flatten\u_app.$procmux$5201_CMP $flatten\u_app.$procmux$5194_CMP $flatten\u_app.$procmux$5193_CMP $auto$opt_reduce.cc:134:opt_mux$21132 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$11687: $auto$opt_reduce.cc:134:opt_mux$21134
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$5711: { $flatten\u_app.$procmux$5202_CMP $flatten\u_app.$procmux$5200_CMP $auto$opt_reduce.cc:134:opt_mux$21136 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$9678: $auto$opt_reduce.cc:134:opt_mux$21138
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$9094: { $flatten\u_app.$procmux$5205_CMP $flatten\u_app.$procmux$5203_CMP $flatten\u_app.$procmux$5202_CMP $flatten\u_app.$procmux$5201_CMP $auto$opt_reduce.cc:134:opt_mux$21142 $auto$opt_reduce.cc:134:opt_mux$21140 $flatten\u_app.$procmux$4938_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$9693: $auto$opt_reduce.cc:134:opt_mux$21144
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$14040: $auto$opt_reduce.cc:134:opt_mux$21146
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13605: { $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13446_CMP $auto$opt_reduce.cc:134:opt_mux$21148 }
    New ctrl vector for $mux cell $flatten\u_app.$procmux$5517: { }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13615: { $auto$opt_reduce.cc:134:opt_mux$21150 $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13446_CMP $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13352_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13620: { $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13585_CMP $auto$opt_reduce.cc:134:opt_mux$21152 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13625: { $auto$opt_reduce.cc:134:opt_mux$21154 $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13446_CMP $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13352_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13635: { $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13604_CMP $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13446_CMP $auto$opt_reduce.cc:134:opt_mux$21156 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$9708: $auto$opt_reduce.cc:134:opt_mux$21158
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$5529: { $flatten\u_app.$procmux$5201_CMP $flatten\u_app.$procmux$5200_CMP $auto$opt_reduce.cc:134:opt_mux$21160 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7552: $auto$opt_reduce.cc:134:opt_mux$21162
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$10505: $auto$opt_reduce.cc:134:opt_mux$21164
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$10522: $auto$opt_reduce.cc:134:opt_mux$21166
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$10539: $auto$opt_reduce.cc:134:opt_mux$21168
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$9723: $auto$opt_reduce.cc:134:opt_mux$21170
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$12302: $auto$opt_reduce.cc:134:opt_mux$21172
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8826: $auto$opt_reduce.cc:134:opt_mux$21174
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$12331: $auto$opt_reduce.cc:134:opt_mux$21176
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$16106: $auto$opt_reduce.cc:134:opt_mux$21178
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$12360: $auto$opt_reduce.cc:134:opt_mux$21180
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8843: { $auto$opt_reduce.cc:134:opt_mux$21184 $auto$opt_reduce.cc:134:opt_mux$21182 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$9111: { $flatten\u_app.$procmux$5205_CMP $auto$opt_reduce.cc:134:opt_mux$21190 $auto$opt_reduce.cc:134:opt_mux$21188 $flatten\u_app.$procmux$5192_CMP $auto$opt_reduce.cc:134:opt_mux$21186 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$17140: $auto$opt_reduce.cc:134:opt_mux$21192
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$17156: $auto$opt_reduce.cc:134:opt_mux$21194
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8860: { $flatten\u_app.$procmux$5203_CMP $auto$opt_reduce.cc:134:opt_mux$21196 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$9043: { $flatten\u_app.$procmux$5201_CMP $flatten\u_app.$procmux$5200_CMP $flatten\u_app.$procmux$5199_CMP $auto$opt_reduce.cc:134:opt_mux$21198 $flatten\u_app.$procmux$4938_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$17248: { $flatten\u_usb_cdc.\u_sie.$procmux$14042_CMP $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:244$2396_Y $auto$opt_reduce.cc:134:opt_mux$21200 $flatten\u_usb_cdc.\u_sie.$procmux$13766_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$12647: $auto$opt_reduce.cc:134:opt_mux$21202
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$12675: $auto$opt_reduce.cc:134:opt_mux$21204
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8877: { $auto$opt_reduce.cc:134:opt_mux$21206 $flatten\u_app.$procmux$4938_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$5276: { $flatten\u_app.$procmux$5202_CMP $flatten\u_app.$procmux$5200_CMP $flatten\u_app.$procmux$5199_CMP $auto$opt_reduce.cc:134:opt_mux$21208 $flatten\u_app.$procmux$5194_CMP $flatten\u_app.$procmux$5193_CMP $flatten\u_app.$procmux$5192_CMP $flatten\u_app.$procmux$4938_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$13266: { $flatten\u_app.\u_flash_spi.$procmux$12494_CMP $flatten\u_app.\u_flash_spi.$procmux$11743_CMP $flatten\u_app.\u_flash_spi.$procmux$11488_CMP $flatten\u_app.\u_flash_spi.$procmux$11138_CMP $flatten\u_app.\u_flash_spi.$procmux$10595_CMP $flatten\u_app.\u_flash_spi.$procmux$10000_CMP $flatten\u_app.\u_flash_spi.$procmux$10456_CMP $auto$opt_reduce.cc:134:opt_mux$21210 $flatten\u_app.\u_flash_spi.$procmux$13037_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7316: $auto$opt_reduce.cc:134:opt_mux$21212
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$5908: { $flatten\u_app.$procmux$5203_CMP $flatten\u_app.$procmux$5200_CMP $flatten\u_app.$procmux$5199_CMP $auto$opt_reduce.cc:134:opt_mux$21214 $flatten\u_app.$procmux$5194_CMP $flatten\u_app.$procmux$5193_CMP $flatten\u_app.$procmux$5192_CMP $flatten\u_app.$procmux$4938_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$13259: { $flatten\u_app.\u_flash_spi.$procmux$11890_CMP $flatten\u_app.\u_flash_spi.$procmux$11138_CMP $flatten\u_app.\u_flash_spi.$procmux$10456_CMP $auto$opt_reduce.cc:134:opt_mux$21216 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7591: { $flatten\u_app.$procmux$5203_CMP $flatten\u_app.$procmux$5200_CMP $auto$opt_reduce.cc:134:opt_mux$21218 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8894: { $flatten\u_app.$procmux$5192_CMP $auto$opt_reduce.cc:134:opt_mux$21220 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$5190: { $flatten\u_app.$procmux$5201_CMP $flatten\u_app.$procmux$5200_CMP $flatten\u_app.$procmux$5199_CMP $auto$opt_reduce.cc:134:opt_mux$21222 $flatten\u_app.$procmux$5194_CMP $flatten\u_app.$procmux$5193_CMP $flatten\u_app.$procmux$5192_CMP $flatten\u_app.$procmux$4938_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7861: { $flatten\u_app.$procmux$7480_CTRL $flatten\u_app.$procmux$7141_CMP $flatten\u_app.$procmux$7695_CMP $flatten\u_app.$procmux$7097_CMP $auto$opt_reduce.cc:134:opt_mux$21224 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$12960: $auto$opt_reduce.cc:134:opt_mux$21226
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$11036: $auto$opt_reduce.cc:134:opt_mux$21228
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8990: { $flatten\u_app.$procmux$5204_CMP $flatten\u_app.$procmux$5194_CMP $flatten\u_app.$procmux$5193_CMP $auto$opt_reduce.cc:134:opt_mux$21230 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$13026: { $flatten\u_app.\u_flash_spi.$procmux$12494_CMP $flatten\u_app.\u_flash_spi.$procmux$11488_CMP $flatten\u_app.\u_flash_spi.$procmux$11138_CMP $flatten\u_app.\u_flash_spi.$procmux$10000_CMP $auto$opt_reduce.cc:134:opt_mux$21232 $flatten\u_app.\u_flash_spi.$procmux$10456_CMP $flatten\u_app.\u_flash_spi.$procmux$13027_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$11060: $auto$opt_reduce.cc:134:opt_mux$21234
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$13036: { $flatten\u_app.\u_flash_spi.$procmux$12494_CMP $flatten\u_app.\u_flash_spi.$procmux$12251_CMP $flatten\u_app.\u_flash_spi.$procmux$11890_CMP $flatten\u_app.\u_flash_spi.$procmux$11743_CMP $flatten\u_app.\u_flash_spi.$procmux$11488_CMP $flatten\u_app.\u_flash_spi.$procmux$11138_CMP $flatten\u_app.\u_flash_spi.$procmux$10968_CMP $flatten\u_app.\u_flash_spi.$procmux$10726_CMP $flatten\u_app.\u_flash_spi.$procmux$10595_CMP $flatten\u_app.\u_flash_spi.$procmux$10476_CMP $flatten\u_app.\u_flash_spi.$procmux$10000_CMP $flatten\u_app.\u_flash_spi.$procmux$10456_CMP $flatten\u_app.\u_flash_spi.$procmux$13027_CMP $flatten\u_app.\u_flash_spi.$procmux$13041_CMP $flatten\u_app.\u_flash_spi.$procmux$13040_CMP $auto$opt_reduce.cc:134:opt_mux$21236 $flatten\u_app.\u_flash_spi.$procmux$13037_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8911: { $flatten\u_app.$procmux$5201_CMP $auto$opt_reduce.cc:134:opt_mux$21240 $auto$opt_reduce.cc:134:opt_mux$21238 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4407: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3849_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:129$1964_Y $auto$opt_reduce.cc:134:opt_mux$21242 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8928: { $flatten\u_app.$procmux$5205_CMP $auto$opt_reduce.cc:134:opt_mux$21244 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$11084: $auto$opt_reduce.cc:134:opt_mux$21246
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7886: $auto$opt_reduce.cc:134:opt_mux$21248
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$6120: { $flatten\u_app.$procmux$5205_CMP $flatten\u_app.$procmux$5201_CMP $flatten\u_app.$procmux$5194_CMP $flatten\u_app.$procmux$5193_CMP $auto$opt_reduce.cc:134:opt_mux$21250 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8945: { $flatten\u_app.$procmux$5205_CMP $flatten\u_app.$procmux$5193_CMP $auto$opt_reduce.cc:134:opt_mux$21252 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4788: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4616_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4531_CMP $auto$opt_reduce.cc:134:opt_mux$21254 }
    New ctrl vector for $mux cell $flatten\u_app.$procmux$5385: { }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8962: { $flatten\u_app.$procmux$5194_CMP $auto$opt_reduce.cc:134:opt_mux$21256 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$13190: { $flatten\u_app.\u_flash_spi.$procmux$12494_CMP $flatten\u_app.\u_flash_spi.$procmux$11890_CMP $flatten\u_app.\u_flash_spi.$procmux$11743_CMP $flatten\u_app.\u_flash_spi.$procmux$11488_CMP $flatten\u_app.\u_flash_spi.$procmux$11138_CMP $flatten\u_app.\u_flash_spi.$procmux$10595_CMP $flatten\u_app.\u_flash_spi.$procmux$10000_CMP $flatten\u_app.\u_flash_spi.$procmux$10456_CMP $auto$opt_reduce.cc:134:opt_mux$21258 $flatten\u_app.\u_flash_spi.$procmux$13037_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$9128: { $flatten\u_app.$procmux$5200_CMP $flatten\u_app.$procmux$5198_CMP $flatten\u_app.$procmux$5197_CMP $flatten\u_app.$procmux$5196_CMP $flatten\u_app.$procmux$5195_CMP $flatten\u_app.$procmux$5194_CMP $flatten\u_app.$procmux$5193_CMP $flatten\u_app.$procmux$5192_CMP $auto$opt_reduce.cc:134:opt_mux$21260 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4828: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4616_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4531_CMP $auto$opt_reduce.cc:134:opt_mux$21262 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$21161: { $flatten\u_app.$procmux$6925_CMP $flatten\u_app.$procmux$6977_CMP $flatten\u_app.$procmux$7015_CMP $flatten\u_app.$procmux$7055_CMP $flatten\u_app.$procmux$7097_CMP $flatten\u_app.$procmux$7141_CMP $flatten\u_app.$procmux$7210_CMP $flatten\u_app.$procmux$7235_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$21247: { $flatten\u_app.$procmux$6925_CMP $flatten\u_app.$procmux$6977_CMP $flatten\u_app.$procmux$7015_CMP $flatten\u_app.$procmux$7055_CMP $flatten\u_app.$procmux$7097_CMP $flatten\u_app.$procmux$7141_CMP $flatten\u_app.$procmux$7210_CMP $flatten\u_app.$procmux$7235_CMP $flatten\u_app.$procmux$7695_CMP }
  Optimizing cells in module \demo.
Performed a total of 77 changes.

15.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~453 debug messages>
Removed a total of 151 cells.

15.10.6. Executing OPT_DFF pass (perform DFF optimizations).

15.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 4035 unused wires.
<suppressed ~3 debug messages>

15.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

15.10.9. Rerunning OPT passes. (Maybe there is more to do..)

15.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~283 debug messages>

15.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$5190: { $flatten\u_app.$procmux$5201_CMP $flatten\u_app.$procmux$5200_CMP $flatten\u_app.$procmux$5199_CMP $auto$opt_reduce.cc:134:opt_mux$21222 $auto$opt_reduce.cc:134:opt_mux$21264 $flatten\u_app.$procmux$5192_CMP $flatten\u_app.$procmux$4938_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$5276: { $flatten\u_app.$procmux$5202_CMP $flatten\u_app.$procmux$5200_CMP $flatten\u_app.$procmux$5199_CMP $auto$opt_reduce.cc:134:opt_mux$21208 $auto$opt_reduce.cc:134:opt_mux$21266 $flatten\u_app.$procmux$5192_CMP $flatten\u_app.$procmux$4938_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$5396: { $flatten\u_app.$procmux$5205_CMP $flatten\u_app.$procmux$5203_CMP $flatten\u_app.$procmux$5201_CMP $auto$opt_reduce.cc:134:opt_mux$21268 $auto$opt_reduce.cc:134:opt_mux$21118 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$5908: { $flatten\u_app.$procmux$5203_CMP $flatten\u_app.$procmux$5200_CMP $flatten\u_app.$procmux$5199_CMP $auto$opt_reduce.cc:134:opt_mux$21214 $auto$opt_reduce.cc:134:opt_mux$21270 $flatten\u_app.$procmux$5192_CMP $flatten\u_app.$procmux$4938_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$6120: { $flatten\u_app.$procmux$5205_CMP $flatten\u_app.$procmux$5201_CMP $auto$opt_reduce.cc:134:opt_mux$21272 $auto$opt_reduce.cc:134:opt_mux$21250 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7274: $auto$opt_reduce.cc:134:opt_mux$21274
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7294: { $flatten\u_app.$procmux$7235_CMP $flatten\u_app.$procmux$7210_CMP $auto$opt_reduce.cc:134:opt_mux$21276 $flatten\u_app.$procmux$7055_CMP $flatten\u_app.$procmux$7015_CMP $flatten\u_app.$procmux$6977_CMP $flatten\u_app.$procmux$6925_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7386: { $flatten\u_app.$procmux$5205_CMP $flatten\u_app.$procmux$5202_CMP $flatten\u_app.$procmux$5201_CMP $auto$opt_reduce.cc:134:opt_mux$21278 $auto$opt_reduce.cc:134:opt_mux$21132 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7534: $auto$opt_reduce.cc:134:opt_mux$21280
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7861: { $flatten\u_app.$procmux$7695_CMP $auto$opt_reduce.cc:134:opt_mux$21282 $auto$opt_reduce.cc:134:opt_mux$21224 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8401: { $flatten\u_app.$procmux$5206_CMP $flatten\u_app.$procmux$5205_CMP $flatten\u_app.$procmux$5204_CMP $flatten\u_app.$procmux$5203_CMP $flatten\u_app.$procmux$5202_CMP $flatten\u_app.$procmux$5201_CMP $flatten\u_app.$procmux$5200_CMP $flatten\u_app.$procmux$5199_CMP $flatten\u_app.$procmux$5198_CMP $flatten\u_app.$procmux$5197_CMP $flatten\u_app.$procmux$5196_CMP $flatten\u_app.$procmux$5195_CMP $auto$opt_reduce.cc:134:opt_mux$21284 $flatten\u_app.$procmux$5192_CMP $flatten\u_app.$procmux$4938_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8990: { $flatten\u_app.$procmux$5204_CMP $auto$opt_reduce.cc:134:opt_mux$21286 $auto$opt_reduce.cc:134:opt_mux$21230 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$9077: { $flatten\u_app.$procmux$5200_CMP $flatten\u_app.$procmux$5199_CMP $auto$opt_reduce.cc:134:opt_mux$21124 $auto$opt_reduce.cc:134:opt_mux$21288 $flatten\u_app.$procmux$5192_CMP $flatten\u_app.$procmux$4938_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$9094: { $flatten\u_app.$procmux$5205_CMP $flatten\u_app.$procmux$5203_CMP $auto$opt_reduce.cc:134:opt_mux$21290 $auto$opt_reduce.cc:134:opt_mux$21142 $auto$opt_reduce.cc:134:opt_mux$21140 $flatten\u_app.$procmux$4938_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$11562: $auto$opt_reduce.cc:134:opt_mux$21292
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$13036: { $flatten\u_app.\u_flash_spi.$procmux$12494_CMP $flatten\u_app.\u_flash_spi.$procmux$12251_CMP $flatten\u_app.\u_flash_spi.$procmux$11890_CMP $flatten\u_app.\u_flash_spi.$procmux$11488_CMP $flatten\u_app.\u_flash_spi.$procmux$11138_CMP $flatten\u_app.\u_flash_spi.$procmux$10726_CMP $flatten\u_app.\u_flash_spi.$procmux$10476_CMP $flatten\u_app.\u_flash_spi.$procmux$10000_CMP $flatten\u_app.\u_flash_spi.$procmux$10456_CMP $auto$opt_reduce.cc:134:opt_mux$21296 $flatten\u_app.\u_flash_spi.$procmux$13041_CMP $flatten\u_app.\u_flash_spi.$procmux$13040_CMP $auto$opt_reduce.cc:134:opt_mux$21236 $auto$opt_reduce.cc:134:opt_mux$21294 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$13080: { $flatten\u_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:180$2847_Y $flatten\u_app.\u_flash_spi.$procmux$12494_CMP $flatten\u_app.\u_flash_spi.$procmux$12251_CMP $flatten\u_app.\u_flash_spi.$procmux$11890_CMP $flatten\u_app.\u_flash_spi.$procmux$11743_CMP $flatten\u_app.\u_flash_spi.$procmux$11488_CMP $flatten\u_app.\u_flash_spi.$procmux$11138_CMP $flatten\u_app.\u_flash_spi.$procmux$10968_CMP $flatten\u_app.\u_flash_spi.$procmux$10726_CMP $flatten\u_app.\u_flash_spi.$procmux$13048_CMP $flatten\u_app.\u_flash_spi.$procmux$10595_CMP $flatten\u_app.\u_flash_spi.$procmux$10476_CMP $flatten\u_app.\u_flash_spi.$procmux$10000_CMP $flatten\u_app.\u_flash_spi.$procmux$13029_CMP $flatten\u_app.\u_flash_spi.$procmux$10456_CMP $flatten\u_app.\u_flash_spi.$procmux$13027_CMP $flatten\u_app.\u_flash_spi.$procmux$13041_CMP $flatten\u_app.\u_flash_spi.$procmux$13040_CMP $auto$opt_reduce.cc:134:opt_mux$21298 $flatten\u_app.\u_flash_spi.$procmux$13037_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$13176: { $flatten\u_app.\u_flash_spi.$procmux$12494_CMP $flatten\u_app.\u_flash_spi.$procmux$12251_CMP $flatten\u_app.\u_flash_spi.$procmux$11488_CMP $auto$opt_reduce.cc:134:opt_mux$21304 $flatten\u_app.\u_flash_spi.$procmux$10476_CMP $flatten\u_app.\u_flash_spi.$procmux$10000_CMP $auto$opt_reduce.cc:134:opt_mux$21302 $auto$opt_reduce.cc:134:opt_mux$21300 $flatten\u_app.\u_flash_spi.$procmux$13037_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$13190: { $flatten\u_app.\u_flash_spi.$procmux$11488_CMP $auto$opt_reduce.cc:134:opt_mux$21310 $auto$opt_reduce.cc:134:opt_mux$21308 $auto$opt_reduce.cc:134:opt_mux$21258 $auto$opt_reduce.cc:134:opt_mux$21306 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$13259: { $flatten\u_app.\u_flash_spi.$procmux$11890_CMP $auto$opt_reduce.cc:134:opt_mux$21312 $auto$opt_reduce.cc:134:opt_mux$21216 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$13266: { $flatten\u_app.\u_flash_spi.$procmux$11488_CMP $flatten\u_app.\u_flash_spi.$procmux$10000_CMP $auto$opt_reduce.cc:134:opt_mux$21210 $auto$opt_reduce.cc:134:opt_mux$21314 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18449: $auto$opt_reduce.cc:134:opt_mux$21316
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18688: { $auto$opt_reduce.cc:134:opt_mux$21320 $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18320_CMP $auto$opt_reduce.cc:134:opt_mux$21318 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18936: $auto$opt_reduce.cc:134:opt_mux$21322
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19168: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17543_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18346_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18320_CMP $auto$opt_reduce.cc:134:opt_mux$21324 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19442: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19323_CMP $auto$opt_reduce.cc:134:opt_mux$21326 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19809: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17543_CMP $auto$opt_reduce.cc:134:opt_mux$21328 $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17582_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17597_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$16511: { $flatten\u_usb_cdc.\u_sie.$procmux$16184_CMP $flatten\u_usb_cdc.\u_sie.$procmux$16183_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4812: { $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:530$2813_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4531_CMP $auto$opt_reduce.cc:134:opt_mux$21330 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4828: { $auto$opt_reduce.cc:134:opt_mux$21332 $auto$opt_reduce.cc:134:opt_mux$21254 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$21279: { $flatten\u_app.$procmux$6925_CMP $flatten\u_app.$procmux$6977_CMP $flatten\u_app.$procmux$7015_CMP $flatten\u_app.$procmux$7055_CMP $flatten\u_app.$procmux$7097_CMP $flatten\u_app.$procmux$7141_CMP $flatten\u_app.$procmux$7210_CMP $flatten\u_app.$procmux$7235_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$21281: { $flatten\u_app.$procmux$6925_CMP $flatten\u_app.$procmux$6977_CMP $flatten\u_app.$procmux$7015_CMP $flatten\u_app.$procmux$7055_CMP $flatten\u_app.$procmux$7097_CMP $flatten\u_app.$procmux$7141_CMP $flatten\u_app.$procmux$7210_CMP $flatten\u_app.$procmux$7235_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$21321: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18346_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18320_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17780_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17597_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17582_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17543_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:671$3439_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:670$3435_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$21323: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17780_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17597_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17582_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:671$3439_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:670$3435_Y }
  Optimizing cells in module \demo.
Performed a total of 34 changes.

15.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~51 debug messages>
Removed a total of 17 cells.

15.10.13. Executing OPT_DFF pass (perform DFF optimizations).

15.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 17 unused wires.
<suppressed ~1 debug messages>

15.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

15.10.16. Rerunning OPT passes. (Maybe there is more to do..)

15.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~283 debug messages>

15.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

15.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

15.10.20. Executing OPT_DFF pass (perform DFF optimizations).

15.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

15.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

15.10.23. Finished OPT passes. (There is nothing left to do.)

15.11. Executing FSM pass (extract and optimize FSM).

15.11.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking demo.u_app.state_q as FSM state register:
    Circuit seems to be self-resetting.
Not marking demo.u_app.u_flash_spi.state_q as FSM state register:
    Circuit seems to be self-resetting.
Not marking demo.u_app.u_flash_spi.u_spi.state_q as FSM state register:
    Circuit seems to be self-resetting.
Found FSM state register demo.u_usb_cdc.u_bulk_endp.out_state_q.
Not marking demo.u_usb_cdc.u_ctrl_endp.dev_state_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register demo.u_usb_cdc.u_ctrl_endp.req_q.
Found FSM state register demo.u_usb_cdc.u_ctrl_endp.state_q.
Found FSM state register demo.u_usb_cdc.u_sie.phy_state_q.
Found FSM state register demo.u_usb_cdc.u_sie.u_phy_rx.rx_state_q.
Found FSM state register demo.u_usb_cdc.u_sie.u_phy_tx.tx_state_q.

15.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\u_usb_cdc.u_bulk_endp.out_state_q' from module `\demo'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_bulk_endp.$procdff$21004
  root of input selection tree: $flatten\u_usb_cdc.\u_bulk_endp.$0\out_state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_usb_cdc.u_bulk_endp.out_ready_i
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.u_bulk_endp.out_valid_i
  found ctrl input: $flatten\u_usb_cdc.\u_bulk_endp.$logic_or$../../../usb_cdc/bulk_endp.v:140$3127_Y
  found state code: 2'01
  found state code: 2'10
  found ctrl output: $flatten\u_usb_cdc.\u_bulk_endp.$eq$../../../usb_cdc/bulk_endp.v:140$3126_Y
  ctrl inputs: { \u_usb_cdc.u_sie.out_err_q $flatten\u_usb_cdc.\u_bulk_endp.$logic_or$../../../usb_cdc/bulk_endp.v:140$3127_Y \u_usb_cdc.u_bulk_endp.out_ready_i \u_usb_cdc.u_bulk_endp.out_valid_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_bulk_endp.$eq$../../../usb_cdc/bulk_endp.v:140$3126_Y $flatten\u_usb_cdc.\u_bulk_endp.$0\out_state_q[1:0] }
  transition:       2'00 4'--0- ->       2'00 3'000
  transition:       2'00 4'0-10 ->       2'00 3'000
  transition:       2'00 4'0011 ->       2'01 3'001
  transition:       2'00 4'0111 ->       2'10 3'010
  transition:       2'00 4'1-1- ->       2'00 3'000
  transition:       2'10 4'--0- ->       2'10 3'110
  transition:       2'10 4'0-10 ->       2'00 3'100
  transition:       2'10 4'0011 ->       2'01 3'101
  transition:       2'10 4'0111 ->       2'10 3'110
  transition:       2'10 4'1-1- ->       2'00 3'100
  transition:       2'01 4'--0- ->       2'01 3'001
  transition:       2'01 4'0-10 ->       2'00 3'000
  transition:       2'01 4'0011 ->       2'01 3'001
  transition:       2'01 4'0111 ->       2'10 3'010
  transition:       2'01 4'1-1- ->       2'00 3'000
Extracting FSM `\u_usb_cdc.u_ctrl_endp.req_q' from module `\demo'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$21099
  root of input selection tree: $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0]
  found reset state: 4'0000 (from async reset)
  found ctrl input: \u_usb_cdc.u_ctrl_endp.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.setup
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18194_CMP
  found ctrl input: \u_usb_cdc.u_bulk_endp.out_valid_i
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18273_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18505_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18746_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18971_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19204_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19482_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19901_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20287_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$21316
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:427$3316_Y
  found state code: 4'1011
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$21318
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18320_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$21320
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:595$3407_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:583$3402_Y
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$21322
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$21324
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18346_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17543_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:521$3380_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:517$3358_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:502$3350_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19323_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:451$3325_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:473$3331_Y
  found state code: 4'0101
  found state code: 4'0100
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17597_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17582_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$21328
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:449$3324_Y
  found ctrl input: \u_usb_cdc.u_sie.data_q [15]
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:423$3313_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:376$3272_Y
  found ctrl input: \u_usb_cdc.u_ctrl_endp.class_q
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19930_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19966_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20041_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20080_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20120_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:404$3300_Y
  found state code: 4'1001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:400$3295_Y
  found state code: 4'1000
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:396$3292_Y
  found state code: 4'0111
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:392$3289_Y
  found state code: 4'0110
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:384$3279_Y
  found state code: 4'0011
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:384$3281_Y
  found state code: 4'0010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:380$3276_Y
  found state code: 4'0001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:411$3309_Y
  found state code: 4'1010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:369$3271_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:376$3272_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:651$3428_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:670$3435_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:671$3439_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17543_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17582_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17597_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17780_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18320_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18346_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19323_CMP
  ctrl inputs: { \u_usb_cdc.setup \u_usb_cdc.u_sie.out_err_q \u_usb_cdc.u_sie.data_q [15] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20287_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20120_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20080_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20041_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19966_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19930_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19901_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19482_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19204_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18971_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18746_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18505_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18273_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18194_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:595$3407_Y $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:583$3402_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:521$3380_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:517$3358_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:502$3350_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:473$3331_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:451$3325_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:449$3324_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:427$3316_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:423$3313_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:411$3309_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:404$3300_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:400$3295_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:396$3292_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:392$3289_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:384$3281_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:384$3279_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:380$3276_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:369$3271_Y \u_usb_cdc.u_ctrl_endp.clk_gate \u_usb_cdc.u_ctrl_endp.class_q \u_usb_cdc.u_bulk_endp.out_valid_i $auto$opt_reduce.cc:134:opt_mux$21318 $auto$opt_reduce.cc:134:opt_mux$21328 $auto$opt_reduce.cc:134:opt_mux$21320 $auto$opt_reduce.cc:134:opt_mux$21322 $auto$opt_reduce.cc:134:opt_mux$21324 $auto$opt_reduce.cc:134:opt_mux$21316 }
  ctrl outputs: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19323_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18346_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18320_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17780_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17597_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17582_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17543_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:671$3439_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:670$3435_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:651$3428_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:376$3272_Y $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] }
  transition:     4'0000 45'------------------------------------0-------- ->     4'0000 15'000000000010000
  transition:     4'0000 45'00--------------0-------------------1-------- ->     4'0000 15'000000000010000
  transition:     4'0000 45'00--------------1-------------------1-0------ ->     4'0000 15'000000000010000
  transition:     4'0000 45'00-0-----00000001-------------------1-1------ ->     4'0000 15'000000000010000
  transition:     4'0000 45'00-1------------1------------------01-1------ ->     4'0000 15'000000000010000
  transition:     4'0000 45'00-1------------1------------------11-1------ ->     4'1011 15'000000000011011
  transition:     4'0000 45'00--000001------1------00-----------101------ ->     4'1011 15'000000000011011
  transition:     4'0000 45'00-------1------1------1----------0-101------ ->     4'1011 15'000000000011011
  transition:     4'0000 45'00-------1------1------1----------1-101------ ->     4'0001 15'000000000010001
  transition:     4'0000 45'00--1----1------1---------------0---101------ ->     4'1011 15'000000000011011
  transition:     4'0000 45'00--1----1------1---------------1---101------ ->     4'0010 15'000000000010010
  transition:     4'0000 45'00---1---1------1----------------0--101------ ->     4'1011 15'000000000011011
  transition:     4'0000 45'00---1---1------1----------------1--101------ ->     4'0011 15'000000000010011
  transition:     4'0000 45'00----1--1------1--------------0----101------ ->     4'1011 15'000000000011011
  transition:     4'0000 45'00----1--1------1--------------1----101------ ->     4'0110 15'000000000010110
  transition:     4'0000 45'00-------1------1-------1-----0-----101------ ->     4'1011 15'000000000011011
  transition:     4'0000 45'00-------1------1-------1-----1-----101------ ->     4'0111 15'000000000010111
  transition:     4'0000 45'00-----1-1------1------------0------101------ ->     4'1011 15'000000000011011
  transition:     4'0000 45'00-----1-1------1------------1------101------ ->     4'1000 15'000000000011000
  transition:     4'0000 45'00------11------1-----------0-------101------ ->     4'1011 15'000000000011011
  transition:     4'0000 45'00------11------1-----------1-------101------ ->     4'1001 15'000000000011001
  transition:     4'0000 45'00-------1------1----------0--------111------ ->     4'1011 15'000000000011011
  transition:     4'0000 45'00-------1------1----------1--------111------ ->     4'1010 15'000000000011010
  transition:     4'0000 45'00--------1-----1-------------------1-1------ ->     4'0000 15'000000000010000
  transition:     4'0000 45'00---------1----1-------------------1-1------ ->     4'0000 15'000000000010000
  transition:     4'0000 45'00----------1---1-------------------1-1------ ->     4'0000 15'000000000010000
  transition:     4'0000 45'00-----------1--1-------------------1-1------ ->     4'0000 15'000000000010000
  transition:     4'0000 45'00------------1-1-------------------1-1------ ->     4'0000 15'000000000010000
  transition:     4'0000 45'00-------------11-------------------1-1------ ->     4'0000 15'000000000010000
  transition:     4'0000 45'10----------------------------------1-------- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-1----------------------------------1-------- ->     4'0000 15'000000000010000
  transition:     4'1000 45'------------------------------------0-------- ->     4'1000 15'000001000001000
  transition:     4'1000 45'00--------------0-------------------1-------- ->     4'1000 15'000001000001000
  transition:     4'1000 45'00--------------1-------------------1-0------ ->     4'1000 15'000001000001000
  transition:     4'1000 45'00-0-----00000001-------------------1-1------ ->     4'1000 15'000001000001000
  transition:     4'1000 45'00-1------------1------------------01-1------ ->     4'0000 15'000001000000000
  transition:     4'1000 45'00-1------------1------------------11-1------ ->     4'1011 15'000001000001011
  transition:     4'1000 45'00-------1------1-------------------1-1------ ->     4'1011 15'000001000001011
  transition:     4'1000 45'000-------1-----1-------------------1-1------ ->     4'1000 15'000001000001000
  transition:     4'1000 45'001-------1-----1-------------------1-1------ ->     4'1011 15'000001000001011
  transition:     4'1000 45'00---------1----1--------0----------1-1------ ->     4'1000 15'000001000001000
  transition:     4'1000 45'00---------1----1--------1----------1-1------ ->     4'1011 15'000001000001011
  transition:     4'1000 45'00----------1---1--------0----------1-1------ ->     4'1000 15'000001000001000
  transition:     4'1000 45'00----------1---1--------1----------1-1------ ->     4'1011 15'000001000001011
  transition:     4'1000 45'00-----------1--1--------0----------1-1------ ->     4'1000 15'000001000001000
  transition:     4'1000 45'00-----------1--1--------1----------1-1------ ->     4'1011 15'000001000001011
  transition:     4'1000 45'00------------1-1--------0----------1-1--0--- ->     4'1000 15'000001000001000
  transition:     4'1000 45'00------------1-1--------1----------1-1--0--- ->     4'1011 15'000001000001011
  transition:     4'1000 45'00-------------11--------0----------1-1------ ->     4'1000 15'000001000001000
  transition:     4'1000 45'00-------------11--------1----------1-1------ ->     4'1011 15'000001000001011
  transition:     4'1000 45'10----------------------------------1-------- ->     4'1000 15'000001000001000
  transition:     4'1000 45'-1----------------------------------1-------- ->     4'1000 15'000001000001000
  transition:     4'0100 45'------------------------------------0-------- ->     4'0100 15'000000001000100
  transition:     4'0100 45'00--------------0-------------------1-------- ->     4'0100 15'000000001000100
  transition:     4'0100 45'00--------------1-------------------1-0------ ->     4'0100 15'000000001000100
  transition:     4'0100 45'00-0-----00000001-------------------1-1------ ->     4'0100 15'000000001000100
  transition:     4'0100 45'00-1------------1------------------01-1------ ->     4'0000 15'000000001000000
  transition:     4'0100 45'00-1------------1------------------11-1------ ->     4'1011 15'000000001001011
  transition:     4'0100 45'00-------1------1-------------------1-1------ ->     4'1011 15'000000001001011
  transition:     4'0100 45'00--------1-----1-------------------1-1------ ->     4'0100 15'000000001000100
  transition:     4'0100 45'00---------1----1-------------------1-1------ ->     4'0100 15'000000001000100
  transition:     4'0100 45'00----------1---1--------0----------1-1------ ->     4'0100 15'000000001000100
  transition:     4'0100 45'00----------1---1--------1----------1-1------ ->     4'1011 15'000000001001011
  transition:     4'0100 45'00-----------1--1--------0----------1-1------ ->     4'0100 15'000000001000100
  transition:     4'0100 45'00-----------1--1--------1----------1-1------ ->     4'1011 15'000000001001011
  transition:     4'0100 45'00------------1-1-------------------1-1------ ->     4'0100 15'000000001000100
  transition:     4'0100 45'00-------------11-------------------1-1------ ->     4'0100 15'000000001000100
  transition:     4'0100 45'10----------------------------------1-------- ->     4'0100 15'000000001000100
  transition:     4'0100 45'-1----------------------------------1-------- ->     4'0100 15'000000001000100
  transition:     4'0010 45'------------------------------------0-------- ->     4'0010 15'000100000000010
  transition:     4'0010 45'00--------------0-------------------1-------- ->     4'0010 15'000100000000010
  transition:     4'0010 45'00--------------1-------------------1-0------ ->     4'0010 15'000100000000010
  transition:     4'0010 45'00-0-----00000001-------------------1-1------ ->     4'0010 15'000100000000010
  transition:     4'0010 45'00-1------------1------------------01-1------ ->     4'0000 15'000100000000000
  transition:     4'0010 45'00-1------------1------------------11-1------ ->     4'1011 15'000100000001011
  transition:     4'0010 45'00-------1------1-------------------1-1------ ->     4'1011 15'000100000001011
  transition:     4'0010 45'00--------1-----1--------0----------1-1------ ->     4'0010 15'000100000000010
  transition:     4'0010 45'00--------1-----1--------1----------1-1------ ->     4'1011 15'000100000001011
  transition:     4'0010 45'00---------1----1--------0----------1-1------ ->     4'0010 15'000100000000010
  transition:     4'0010 45'00---------1----1--------1----------1-1------ ->     4'1011 15'000100000001011
  transition:     4'0010 45'00----------1---1--------0----------1-1------ ->     4'0010 15'000100000000010
  transition:     4'0010 45'00----------1---1--------1----------1-1------ ->     4'1011 15'000100000001011
  transition:     4'0010 45'00-----------1--1--------0----------1-1------ ->     4'0010 15'000100000000010
  transition:     4'0010 45'00-----------1--1--------1----------1-1------ ->     4'1011 15'000100000001011
  transition:     4'0010 45'00------------1-1-0-----------------1-1------ ->     4'0010 15'000100000000010
  transition:     4'0010 45'00------------1-1-1-----------------1-1------ ->     4'1011 15'000100000001011
  transition:     4'0010 45'00-------------11--------0----------1-1------ ->     4'0010 15'000100000000010
  transition:     4'0010 45'00-------------11--------1----------1-1------ ->     4'1011 15'000100000001011
  transition:     4'0010 45'10----------------------------------1-------- ->     4'0010 15'000100000000010
  transition:     4'0010 45'-1----------------------------------1-------- ->     4'0010 15'000100000000010
  transition:     4'1010 45'------------------------------------0-------- ->     4'1010 15'000000000001010
  transition:     4'1010 45'00--------------0-------------------1-------- ->     4'1010 15'000000000001010
  transition:     4'1010 45'00--------------1-------------------1-0------ ->     4'1010 15'000000000001010
  transition:     4'1010 45'00-0-----00000001-------------------1-1------ ->     4'1010 15'000000000001010
  transition:     4'1010 45'00-1------------1------------------01-1------ ->     4'0000 15'000000000000000
  transition:     4'1010 45'00-1------------1------------------11-1------ ->     4'1011 15'000000000001011
  transition:     4'1010 45'00-------1------1-------------------1-1------ ->     4'1011 15'000000000001011
  transition:     4'1010 45'00--------1-----1-------------------1-1------ ->     4'1010 15'000000000001010
  transition:     4'1010 45'00---------1----1-------------------1-1------ ->     4'1010 15'000000000001010
  transition:     4'1010 45'00----------1---1-------------------1-1------ ->     4'1010 15'000000000001010
  transition:     4'1010 45'00-----------1--1-------------------1-1------ ->     4'1010 15'000000000001010
  transition:     4'1010 45'00------------1-1-------------------1-1------ ->     4'1010 15'000000000001010
  transition:     4'1010 45'00-------------11-------------------1-1------ ->     4'1010 15'000000000001010
  transition:     4'1010 45'10----------------------------------1-------- ->     4'1010 15'000000000001010
  transition:     4'1010 45'-1----------------------------------1-------- ->     4'1010 15'000000000001010
  transition:     4'0110 45'------------------------------------0-------- ->     4'0110 15'010000000000110
  transition:     4'0110 45'00--------------0-------------------1-------- ->     4'0110 15'010000000000110
  transition:     4'0110 45'00--------------1-------------------1-0------ ->     4'0110 15'010000000000110
  transition:     4'0110 45'00-0-----00000001-------------------1-1------ ->     4'0110 15'010000000000110
  transition:     4'0110 45'00-1------------1------------------01-1------ ->     4'0000 15'010000000000000
  transition:     4'0110 45'00-1------------1------------------11-1------ ->     4'1011 15'010000000001011
  transition:     4'0110 45'00-------1------1-------------------1-1------ ->     4'1011 15'010000000001011
  transition:     4'0110 45'00--------1-----1--------0----------1-1------ ->     4'0110 15'010000000000110
  transition:     4'0110 45'00--------1-----1--------1----------1-1------ ->     4'1011 15'010000000001011
  transition:     4'0110 45'00---------1----1--------0----------1-1------ ->     4'0110 15'010000000000110
  transition:     4'0110 45'00---------1----1--------1----------1-1------ ->     4'1011 15'010000000001011
  transition:     4'0110 45'00----------1---1---0---------------1-1------ ->     4'1011 15'010000000001011
  transition:     4'0110 45'00----------1---1---1---------------1-1------ ->     4'0110 15'010000000000110
  transition:     4'0110 45'00-----------1--1--------0----------1-1------ ->     4'0110 15'010000000000110
  transition:     4'0110 45'00-----------1--1--------1----------1-1------ ->     4'1011 15'010000000001011
  transition:     4'0110 45'00------------1-1-0-----------------1-1------ ->     4'0110 15'010000000000110
  transition:     4'0110 45'00------------1-1-1-----------------1-1------ ->     4'1011 15'010000000001011
  transition:     4'0110 45'00-------------11--------0----------1-1------ ->     4'0110 15'010000000000110
  transition:     4'0110 45'00-------------11--------1----------1-1------ ->     4'1011 15'010000000001011
  transition:     4'0110 45'10----------------------------------1-------- ->     4'0110 15'010000000000110
  transition:     4'0110 45'-1----------------------------------1-------- ->     4'0110 15'010000000000110
  transition:     4'0001 45'------------------------------------0-------- ->     4'0001 15'000000100000001
  transition:     4'0001 45'00--------------0-------------------1-------- ->     4'0001 15'000000100000001
  transition:     4'0001 45'00--------------1-------------------1-0------ ->     4'0001 15'000000100000001
  transition:     4'0001 45'00-0-----00000001-------------------1-1------ ->     4'0001 15'000000100000001
  transition:     4'0001 45'00-1------------1------------------01-1------ ->     4'0000 15'000000100000000
  transition:     4'0001 45'00-1------------1------------------11-1------ ->     4'1011 15'000000100001011
  transition:     4'0001 45'00-------1------1-------------------1-1------ ->     4'1011 15'000000100001011
  transition:     4'0001 45'00--------1-----1---------0---------1-1------ ->     4'1011 15'000000100001011
  transition:     4'0001 45'00--------1-----1---------1---------1-1------ ->     4'0001 15'000000100000001
  transition:     4'0001 45'00---------1----1--------0----------1-1------ ->     4'0001 15'000000100000001
  transition:     4'0001 45'00---------1----1--------1----------1-1------ ->     4'1011 15'000000100001011
  transition:     4'0001 45'00----------1---1----0--------------1-1------ ->     4'1011 15'000000100001011
  transition:     4'0001 45'00----------1---1----1--------------1-1------ ->     4'0001 15'000000100000001
  transition:     4'0001 45'00-----------1--1--------0----------1-1------ ->     4'0001 15'000000100000001
  transition:     4'0001 45'00-----------1--1--------1----------1-1------ ->     4'1011 15'000000100001011
  transition:     4'0001 45'00------------1-1--------0----------1-1--0--- ->     4'0001 15'000000100000001
  transition:     4'0001 45'00------------1-1--------1----------1-1--0--- ->     4'1011 15'000000100001011
  transition:     4'0001 45'00-------------11--------0----------1-1------ ->     4'0001 15'000000100000001
  transition:     4'0001 45'00-------------11--------1----------1-1------ ->     4'1011 15'000000100001011
  transition:     4'0001 45'10----------------------------------1-------- ->     4'0001 15'000000100000001
  transition:     4'0001 45'-1----------------------------------1-------- ->     4'0001 15'000000100000001
  transition:     4'1001 45'------------------------------------0-------- ->     4'1001 15'000010000001001
  transition:     4'1001 45'00--------------0-------------------1-------- ->     4'1001 15'000010000001001
  transition:     4'1001 45'00--------------1-------------------1-0------ ->     4'1001 15'000010000001001
  transition:     4'1001 45'00-0-----00000001-------------------1-1------ ->     4'1001 15'000010000001001
  transition:     4'1001 45'00-1------------1------------------01-1------ ->     4'0000 15'000010000000000
  transition:     4'1001 45'00-1------------1------------------11-1------ ->     4'1011 15'000010000001011
  transition:     4'1001 45'00-------1------1-------------------1-1------ ->     4'1011 15'000010000001011
  transition:     4'1001 45'00--------1-----1------00-----------1-1------ ->     4'1011 15'000010000001011
  transition:     4'1001 45'00--------1-----1------1------------1-1------ ->     4'1001 15'000010000001001
  transition:     4'1001 45'00--------1-----1-------1-----------1-1------ ->     4'1001 15'000010000001001
  transition:     4'1001 45'00---------1----1--------0----------1-1------ ->     4'1001 15'000010000001001
  transition:     4'1001 45'00---------1----1--------1----------1-1------ ->     4'1011 15'000010000001011
  transition:     4'1001 45'00----------1---1--------0----------1-1------ ->     4'1001 15'000010000001001
  transition:     4'1001 45'00----------1---1--------1----------1-1------ ->     4'1011 15'000010000001011
  transition:     4'1001 45'00-----------1--1--------0----------1-1------ ->     4'1001 15'000010000001001
  transition:     4'1001 45'00-----------1--1--------1----------1-1------ ->     4'1011 15'000010000001011
  transition:     4'1001 45'00------------1-1--------0----------1-1--0--- ->     4'1001 15'000010000001001
  transition:     4'1001 45'00------------1-1--------1----------1-1--0--- ->     4'1011 15'000010000001011
  transition:     4'1001 45'00-------------11--------0----------1-1------ ->     4'1001 15'000010000001001
  transition:     4'1001 45'00-------------11--------1----------1-1------ ->     4'1011 15'000010000001011
  transition:     4'1001 45'10----------------------------------1-------- ->     4'1001 15'000010000001001
  transition:     4'1001 45'-1----------------------------------1-------- ->     4'1001 15'000010000001001
  transition:     4'0101 45'------------------------------------0-------- ->     4'0101 15'000000010000101
  transition:     4'0101 45'00--------------0-------------------1-------- ->     4'0101 15'000000010000101
  transition:     4'0101 45'00--------------1-------------------1-0------ ->     4'0101 15'000000010000101
  transition:     4'0101 45'00-0-----00000001-------------------1-1------ ->     4'0101 15'000000010000101
  transition:     4'0101 45'00-1------------1------------------01-1------ ->     4'0000 15'000000010000000
  transition:     4'0101 45'00-1------------1------------------11-1------ ->     4'1011 15'000000010001011
  transition:     4'0101 45'00-------1------1-------------------1-1------ ->     4'1011 15'000000010001011
  transition:     4'0101 45'00--------1-----1-------------------1-1------ ->     4'0101 15'000000010000101
  transition:     4'0101 45'00---------1----1-------------------1-1------ ->     4'0101 15'000000010000101
  transition:     4'0101 45'00----------1---1--------0----------1-1------ ->     4'0101 15'000000010000101
  transition:     4'0101 45'00----------1---1--------1----------1-1------ ->     4'1011 15'000000010001011
  transition:     4'0101 45'00-----------1--1--------0----------1-1------ ->     4'0101 15'000000010000101
  transition:     4'0101 45'00-----------1--1--------1----------1-1------ ->     4'1011 15'000000010001011
  transition:     4'0101 45'00------------1-1-------------------1-1------ ->     4'0101 15'000000010000101
  transition:     4'0101 45'00-------------11-------------------1-1------ ->     4'0101 15'000000010000101
  transition:     4'0101 45'10----------------------------------1-------- ->     4'0101 15'000000010000101
  transition:     4'0101 45'-1----------------------------------1-------- ->     4'0101 15'000000010000101
  transition:     4'0011 45'------------------------------------0-------- ->     4'0011 15'100000000000011
  transition:     4'0011 45'00--------------0-------------------1-------- ->     4'0011 15'100000000000011
  transition:     4'0011 45'00--------------1-------------------1-0------ ->     4'0011 15'100000000000011
  transition:     4'0011 45'00-0-----00000001-------------------1-1------ ->     4'0011 15'100000000000011
  transition:     4'0011 45'00-1------------1------------------01-1------ ->     4'0000 15'100000000000000
  transition:     4'0011 45'00-1------------1------------------11-1------ ->     4'1011 15'100000000001011
  transition:     4'0011 45'00-------1------1-------------------1-1------ ->     4'1011 15'100000000001011
  transition:     4'0011 45'00--------1-----1--------0----------1-1------ ->     4'0011 15'100000000000011
  transition:     4'0011 45'00--------1-----1--------1----------1-1------ ->     4'1011 15'100000000001011
  transition:     4'0011 45'00---------1----1-----00------------1-1------ ->     4'1011 15'100000000001011
  transition:     4'0011 45'00---------1----1-----10------------1-1------ ->     4'0101 15'100000000000101
  transition:     4'0011 45'00---------1----1------1------------1-1------ ->     4'0100 15'100000000000100
  transition:     4'0011 45'00----------1---1-------------------1-1------ ->     4'0011 15'100000000000011
  transition:     4'0011 45'00-----------1--1-------------------1-1------ ->     4'0011 15'100000000000011
  transition:     4'0011 45'00------------1-1-------------------1-1------ ->     4'0011 15'100000000000011
  transition:     4'0011 45'00-------------11-------------------1-1------ ->     4'0011 15'100000000000011
  transition:     4'0011 45'10----------------------------------1-------- ->     4'0011 15'100000000000011
  transition:     4'0011 45'-1----------------------------------1-------- ->     4'0011 15'100000000000011
  transition:     4'1011 45'------------------------------------0-------- ->     4'1011 15'000000000101011
  transition:     4'1011 45'00--------------0-------------------1-------- ->     4'1011 15'000000000101011
  transition:     4'1011 45'00--------------1-------------------1-0------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'00-0-----00000001-------------------1-1------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'00-1------------1------------------01-1------ ->     4'0000 15'000000000100000
  transition:     4'1011 45'00-1------------1------------------11-1------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'00-------1------1-------------------1-1------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'00--------1-----1-------------------1-1------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'00---------1----1-------------------1-1------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'00----------1---1-------------------1-1------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'00-----------1--1-------------------1-1------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'00------------1-1-------------------1-1------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'00-------------11-------------------1-1------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'10----------------------------------1-------- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-1----------------------------------1-------- ->     4'1011 15'000000000101011
  transition:     4'0111 45'------------------------------------0-------- ->     4'0111 15'001000000000111
  transition:     4'0111 45'00--------------0-------------------1-------- ->     4'0111 15'001000000000111
  transition:     4'0111 45'00--------------1-------------------1-0------ ->     4'0111 15'001000000000111
  transition:     4'0111 45'00-0-----00000001-------------------1-1------ ->     4'0111 15'001000000000111
  transition:     4'0111 45'00-1------------1------------------01-1------ ->     4'0000 15'001000000000000
  transition:     4'0111 45'00-1------------1------------------11-1------ ->     4'1011 15'001000000001011
  transition:     4'0111 45'00-------1------1-------------------1-1------ ->     4'1011 15'001000000001011
  transition:     4'0111 45'00--------1-----1--------0----------1-1------ ->     4'0111 15'001000000000111
  transition:     4'0111 45'00--------1-----1--------1----------1-1------ ->     4'1011 15'001000000001011
  transition:     4'0111 45'00---------1----1--------0----------1-1------ ->     4'0111 15'001000000000111
  transition:     4'0111 45'00---------1----1--------1----------1-1------ ->     4'1011 15'001000000001011
  transition:     4'0111 45'00----------1---1--0----------------1-1------ ->     4'1011 15'001000000001011
  transition:     4'0111 45'00----------1---1--1----------------1-1------ ->     4'0111 15'001000000000111
  transition:     4'0111 45'00-----------1--1--------0----------1-1------ ->     4'0111 15'001000000000111
  transition:     4'0111 45'00-----------1--1--------1----------1-1------ ->     4'1011 15'001000000001011
  transition:     4'0111 45'00------------1-10------------------1-1------ ->     4'0111 15'001000000000111
  transition:     4'0111 45'00------------1-11------------------1-1------ ->     4'1011 15'001000000001011
  transition:     4'0111 45'00-------------11--------0----------1-1------ ->     4'0111 15'001000000000111
  transition:     4'0111 45'00-------------11--------1----------1-1------ ->     4'1011 15'001000000001011
  transition:     4'0111 45'10----------------------------------1-------- ->     4'0111 15'001000000000111
  transition:     4'0111 45'-1----------------------------------1-------- ->     4'0111 15'001000000000111
Extracting FSM `\u_usb_cdc.u_ctrl_endp.state_q' from module `\demo'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$21093
  root of input selection tree: $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_usb_cdc.u_ctrl_endp.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.setup
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17742_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18194_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20774_CTRL
  found ctrl input: \u_usb_cdc.u_ctrl_endp.in_dir_q
  found ctrl input: \u_usb_cdc.u_ctrl_endp.in_req_i
  found ctrl input: \u_usb_cdc.u_bulk_endp.out_valid_i
  found state code: 3'100
  found state code: 3'001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:669$3441_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:650$3427_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:651$3428_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:656$3430_Y
  found state code: 3'011
  found state code: 3'010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:353$3262_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:353$3262_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17547_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17742_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18194_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20774_CMP [0]
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:272$3246_Y
  ctrl inputs: { \u_usb_cdc.setup \u_usb_cdc.u_sie.out_err_q $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20774_CTRL $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:669$3441_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:656$3430_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:651$3428_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:650$3427_Y \u_usb_cdc.u_ctrl_endp.clk_gate \u_usb_cdc.u_ctrl_endp.in_dir_q \u_usb_cdc.u_ctrl_endp.in_req_i \u_usb_cdc.u_bulk_endp.out_valid_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20774_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18194_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17742_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17547_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:353$3262_Y $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:272$3246_Y }
  transition:      3'000 11'-------0--- ->      3'000 9'100010000
  transition:      3'000 11'00-----1--- ->      3'000 9'100010000
  transition:      3'000 11'10-----1--- ->      3'010 9'100010100
  transition:      3'000 11'-1-----1--- ->      3'000 9'100010000
  transition:      3'100 11'-------0--- ->      3'100 9'000111000
  transition:      3'100 11'00-----1--- ->      3'000 9'000110000
  transition:      3'100 11'10-----1--- ->      3'010 9'000110100
  transition:      3'100 11'-1-----1--- ->      3'000 9'000110000
  transition:      3'010 11'-------0--- ->      3'010 9'010010100
  transition:      3'010 11'00----01--0 ->      3'001 9'010010010
  transition:      3'010 11'00--00110-0 ->      3'011 9'010010110
  transition:      3'010 11'00--10110-0 ->      3'100 9'010011000
  transition:      3'010 11'00---0111-0 ->      3'011 9'010010110
  transition:      3'010 11'00---111--0 ->      3'001 9'010010010
  transition:      3'010 11'00-----1--1 ->      3'010 9'010010100
  transition:      3'010 11'10-----1--- ->      3'010 9'010010100
  transition:      3'010 11'-1-----1--- ->      3'000 9'010010000
  transition:      3'001 11'-------0--- ->      3'001 9'000000011
  transition:      3'001 11'00-----1--- ->      3'001 9'000000011
  transition:      3'001 11'10-----1--- ->      3'010 9'000000101
  transition:      3'001 11'-1-----1--- ->      3'001 9'000000011
  transition:      3'011 11'-------0--- ->      3'011 9'001010110
  transition:      3'011 11'00-----1000 ->      3'100 9'001011000
  transition:      3'011 11'00-----1001 ->      3'011 9'001010110
  transition:      3'011 11'00-----101- ->      3'001 9'001010010
  transition:      3'011 11'00-0---11-0 ->      3'011 9'001010110
  transition:      3'011 11'00-1---1100 ->      3'100 9'001011000
  transition:      3'011 11'00-1---1110 ->      3'001 9'001010010
  transition:      3'011 11'00-----11-1 ->      3'001 9'001010010
  transition:      3'011 11'10-----1--- ->      3'010 9'001010100
  transition:      3'011 11'-1-----1--- ->      3'000 9'001010000
Extracting FSM `\u_usb_cdc.u_sie.phy_state_q' from module `\demo'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.$procdff$21080
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0]
  found reset state: 4'0000 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.rx_err
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$16756_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$13766_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$13886_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:244$2396_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$14042_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:243$2394_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$14043_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:243$2393_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$16729_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$16749_CMP
  found state code: 4'1011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:496$2777_Y
  found state code: 4'1010
  found ctrl input: \u_usb_cdc.stall
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:466$2763_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:481$2768_Y
  found state code: 4'1001
  found ctrl input: \u_usb_cdc.u_sie.rx_valid
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:431$2682_Y
  found state code: 4'0111
  found state code: 4'0101
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:397$2603_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:398$2604_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:403$2605_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:404$2606_Y
  found state code: 4'1000
  found state code: 4'0110
  found state code: 4'0011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:338$2515_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$16183_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$16184_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:350$2530_Y
  found state code: 4'0100
  found state code: 4'0010
  found state code: 4'0001
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:243$2393_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:243$2394_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:244$2396_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$13766_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$13886_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$14042_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$14043_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$16729_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$16749_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$16756_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$17157_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$17161_CMP
  ctrl inputs: { \u_usb_cdc.stall \u_usb_cdc.u_sie.u_phy_rx.rx_err $flatten\u_usb_cdc.\u_sie.$procmux$16184_CMP $flatten\u_usb_cdc.\u_sie.$procmux$16183_CMP $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:496$2777_Y $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:481$2768_Y $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:466$2763_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:431$2682_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:404$2606_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:403$2605_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:398$2604_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:397$2603_Y $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:350$2530_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:338$2515_Y \u_usb_cdc.u_sie.clk_gate \u_usb_cdc.u_sie.rx_valid }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.$procmux$17161_CMP $flatten\u_usb_cdc.\u_sie.$procmux$17157_CMP $flatten\u_usb_cdc.\u_sie.$procmux$16756_CMP $flatten\u_usb_cdc.\u_sie.$procmux$16749_CMP $flatten\u_usb_cdc.\u_sie.$procmux$16729_CMP $flatten\u_usb_cdc.\u_sie.$procmux$14043_CMP $flatten\u_usb_cdc.\u_sie.$procmux$14042_CMP $flatten\u_usb_cdc.\u_sie.$procmux$13886_CMP $flatten\u_usb_cdc.\u_sie.$procmux$13766_CMP $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:244$2396_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:243$2394_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:243$2393_Y }
  transition:     4'0000 16'--------------0- ->     4'0000 16'0000100000000000
  transition:     4'0000 16'-0------------10 ->     4'0000 16'0000100000000000
  transition:     4'0000 16'-0------------11 ->     4'0001 16'0000100000001000
  transition:     4'0000 16'-1------------1- ->     4'0000 16'0000100000000000
  transition:     4'1000 16'--------------0- ->     4'1000 16'0000000101000000
  transition:     4'1000 16'00---00-------1- ->     4'1001 16'0000000101001000
  transition:     4'1000 16'00---10-------1- ->     4'1010 16'0000000101010000
  transition:     4'1000 16'00----1-------1- ->     4'0000 16'0000000100000000
  transition:     4'1000 16'10------------1- ->     4'0000 16'0000000100000000
  transition:     4'1000 16'-1------------1- ->     4'0000 16'0000000100000000
  transition:     4'0100 16'--------------0- ->     4'0100 16'0000001000100000
  transition:     4'0100 16'-0------------10 ->     4'0000 16'0000001000000000
  transition:     4'0100 16'-0------------11 ->     4'0101 16'0000001000101000
  transition:     4'0100 16'-1------------1- ->     4'0000 16'0000001000000000
  transition:     4'0010 16'--------------0- ->     4'0010 16'0000010000010000
  transition:     4'0010 16'-0------------10 ->     4'0000 16'0000010000000000
  transition:     4'0010 16'-0------------11 ->     4'0011 16'0000010000011000
  transition:     4'0010 16'-1------------1- ->     4'0000 16'0000010000000000
  transition:     4'1010 16'--------------0- ->     4'1010 16'0010000001010000
  transition:     4'1010 16'-0------------1- ->     4'1011 16'0010000001011000
  transition:     4'1010 16'-1------------1- ->     4'0000 16'0010000000000000
  transition:     4'0110 16'--------------0- ->     4'0110 16'0001000000110000
  transition:     4'0110 16'-0------------10 ->     4'0000 16'0001000000000000
  transition:     4'0110 16'-0------------11 ->     4'0110 16'0001000000110000
  transition:     4'0110 16'-1------------1- ->     4'0000 16'0001000000000000
  transition:     4'0001 16'--------------0- ->     4'0001 16'0000000000001001
  transition:     4'0001 16'-0-----------010 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-0-----------011 ->     4'0110 16'0000000000110001
  transition:     4'0001 16'-000---------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-000---------111 ->     4'0110 16'0000000000110001
  transition:     4'0001 16'-01----------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-01----------111 ->     4'0010 16'0000000000010001
  transition:     4'0001 16'-0-1---------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-0-1--------0111 ->     4'0110 16'0000000000110001
  transition:     4'0001 16'-0-1--------1111 ->     4'0100 16'0000000000100001
  transition:     4'0001 16'-1------------1- ->     4'0000 16'0000000000000001
  transition:     4'1001 16'--------------0- ->     4'1001 16'0000000011001000
  transition:     4'1001 16'-0--0---------1- ->     4'1001 16'0000000011001000
  transition:     4'1001 16'-0--1---------1- ->     4'1010 16'0000000011010000
  transition:     4'1001 16'-1------------1- ->     4'0000 16'0000000010000000
  transition:     4'0101 16'--------------0- ->     4'0101 16'0000000000101100
  transition:     4'0101 16'-0-----0------10 ->     4'0000 16'0000000000000100
  transition:     4'0101 16'-0-----1------10 ->     4'0111 16'0000000000111100
  transition:     4'0101 16'-0------------11 ->     4'0101 16'0000000000101100
  transition:     4'0101 16'-1------------1- ->     4'0000 16'0000000000000100
  transition:     4'0011 16'--------------0- ->     4'0011 16'0000000000011010
  transition:     4'0011 16'-0---------0--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0-------001--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0------0101--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0------1101--10 ->     4'1000 16'0000000001000010
  transition:     4'0011 16'-0--------11--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0------------11 ->     4'0110 16'0000000000110010
  transition:     4'0011 16'-1------------1- ->     4'0000 16'0000000000000010
  transition:     4'1011 16'--------------0- ->     4'1011 16'0100000001011000
  transition:     4'1011 16'-0------------1- ->     4'0000 16'0100000000000000
  transition:     4'1011 16'-1------------1- ->     4'0000 16'0100000000000000
  transition:     4'0111 16'--------------0- ->     4'0111 16'1000000000111000
  transition:     4'0111 16'-0------------1- ->     4'0000 16'1000000000000000
  transition:     4'0111 16'-1------------1- ->     4'0000 16'1000000000000000
Extracting FSM `\u_usb_cdc.u_sie.u_phy_rx.rx_state_q' from module `\demo'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$21012
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.rx_en
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:128$1962_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:129$1964_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3849_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4274_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4398_CMP
  found state code: 3'100
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:129$1965_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:201$1992_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:177$1986_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:232$2007_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:235$2008_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:204$1995_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:224$2003_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:127$1960_Y
  found state code: 3'011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:201$1994_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:205$1998_Y
  found state code: 3'010
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:196$1991_Y
  found state code: 3'001
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4398_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4274_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3849_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:129$1964_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:128$1962_Y
  ctrl inputs: { \u_usb_cdc.u_sie.u_phy_rx.clk_gate $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:127$1960_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:129$1965_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:177$1986_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:196$1991_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:201$1992_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:201$1994_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:204$1995_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:205$1998_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:224$2003_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:232$2007_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:235$2008_Y \u_usb_cdc.u_sie.rx_en }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:128$1962_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:129$1964_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3849_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4274_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4398_CMP }
  transition:      3'000 13'0------------ ->      3'000 8'00000001
  transition:      3'000 13'1-----------0 ->      3'000 8'00000001
  transition:      3'000 13'1---0-------1 ->      3'000 8'00000001
  transition:      3'000 13'1---1-------1 ->      3'001 8'00001001
  transition:      3'100 13'0------------ ->      3'100 8'10100000
  transition:      3'100 13'1-----------0 ->      3'000 8'10000000
  transition:      3'100 13'1-----------1 ->      3'000 8'10000000
  transition:      3'010 13'0------------ ->      3'010 8'00010100
  transition:      3'010 13'1-----------0 ->      3'000 8'00000100
  transition:      3'010 13'1--0-0----001 ->      3'010 8'00010100
  transition:      3'010 13'1--0-0-0--011 ->      3'010 8'00010100
  transition:      3'010 13'1--0-0-1--011 ->      3'100 8'00100100
  transition:      3'010 13'1--0-0----1-1 ->      3'100 8'00100100
  transition:      3'010 13'10-1-0---0--1 ->      3'100 8'00100100
  transition:      3'010 13'11-1-0---0--1 ->      3'010 8'00010100
  transition:      3'010 13'1--1-0---1--1 ->      3'011 8'00011100
  transition:      3'010 13'1----1------1 ->      3'100 8'00100100
  transition:      3'001 13'0------------ ->      3'001 8'00001010
  transition:      3'001 13'1-----------0 ->      3'000 8'00000010
  transition:      3'001 13'1-----00----1 ->      3'001 8'00001010
  transition:      3'001 13'1-----010---1 ->      3'000 8'00000010
  transition:      3'001 13'1-----011---1 ->      3'010 8'00010010
  transition:      3'001 13'1-----1-----1 ->      3'000 8'00000010
  transition:      3'011 13'0------------ ->      3'011 8'01011000
  transition:      3'011 13'1-----------0 ->      3'000 8'01000000
  transition:      3'011 13'1-0---------1 ->      3'100 8'01100000
  transition:      3'011 13'1-1---------1 ->      3'000 8'01000000
Extracting FSM `\u_usb_cdc.u_sie.u_phy_tx.tx_state_q' from module `\demo'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$21021
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.u_phy_tx.clk_gate
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:115$1922_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:65$1900_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4531_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4616_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:530$2813_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:139$1930_Y
  found ctrl input: \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q
  found state code: 2'11
  found state code: 2'10
  found state code: 2'01
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:530$2813_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4616_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4531_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:65$1900_Y
  ctrl inputs: { \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q \u_usb_cdc.u_sie.u_phy_tx.clk_gate $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:115$1922_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:139$1930_Y }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:65$1900_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4531_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4616_CMP $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:530$2813_Y }
  transition:       2'00 4'-0-- ->       2'00 6'000001
  transition:       2'00 4'010- ->       2'00 6'000001
  transition:       2'00 4'110- ->       2'01 6'001001
  transition:       2'00 4'-11- ->       2'00 6'000001
  transition:       2'10 4'-0-- ->       2'10 6'010100
  transition:       2'10 4'-100 ->       2'10 6'010100
  transition:       2'10 4'0101 ->       2'11 6'011100
  transition:       2'10 4'1101 ->       2'10 6'010100
  transition:       2'10 4'-11- ->       2'10 6'010100
  transition:       2'01 4'-0-- ->       2'01 6'001010
  transition:       2'01 4'-100 ->       2'01 6'001010
  transition:       2'01 4'0101 ->       2'00 6'000010
  transition:       2'01 4'1101 ->       2'10 6'010010
  transition:       2'01 4'-11- ->       2'01 6'001010
  transition:       2'11 4'-0-- ->       2'11 6'111000
  transition:       2'11 4'-100 ->       2'11 6'111000
  transition:       2'11 4'-101 ->       2'00 6'100000
  transition:       2'11 4'-11- ->       2'11 6'111000

15.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$21378' from module `\demo'.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$21371' from module `\demo'.
  Merging pattern 13'1-----------0 and 13'1-----------1 from group (1 0 8'10000000).
  Merging pattern 13'1-----------1 and 13'1-----------0 from group (1 0 8'10000000).
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$21357' from module `\demo'.
  Merging pattern 16'-0------------1- and 16'-1------------1- from group (10 0 16'0100000000000000).
  Merging pattern 16'-1------------1- and 16'-0------------1- from group (10 0 16'0100000000000000).
  Merging pattern 16'-0------------1- and 16'-1------------1- from group (11 0 16'1000000000000000).
  Merging pattern 16'-1------------1- and 16'-0------------1- from group (11 0 16'1000000000000000).
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$21349' from module `\demo'.
  Removing unused input signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20774_CTRL.
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$21336' from module `\demo'.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$21318.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$21328.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$21322.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$21324.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$21316.
Optimizing FSM `$fsm$\u_usb_cdc.u_bulk_endp.out_state_q$21333' from module `\demo'.

15.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 155 unused cells and 155 unused wires.
<suppressed ~162 debug messages>

15.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_usb_cdc.u_bulk_endp.out_state_q$21333' from module `\demo'.
  Removing unused output signal $flatten\u_usb_cdc.\u_bulk_endp.$0\out_state_q[1:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_bulk_endp.$0\out_state_q[1:0] [1].
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$21336' from module `\demo'.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [3].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:376$3272_Y.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18320_CMP.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19323_CMP.
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$21349' from module `\demo'.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:353$3262_Y.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20774_CMP [0].
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$21357' from module `\demo'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [3].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$procmux$16729_CMP.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$procmux$16749_CMP.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$21371' from module `\demo'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [2].
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$21378' from module `\demo'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] [1].

15.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\u_usb_cdc.u_bulk_endp.out_state_q$21333' from module `\demo' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--
Recoding FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$21336' from module `\demo' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> -----------1
  1000 -> ----------1-
  0100 -> ---------1--
  0010 -> --------1---
  1010 -> -------1----
  0110 -> ------1-----
  0001 -> -----1------
  1001 -> ----1-------
  0101 -> ---1--------
  0011 -> --1---------
  1011 -> -1----------
  0111 -> 1-----------
Recoding FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$21349' from module `\demo' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----
Recoding FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$21357' from module `\demo' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> -----------1
  1000 -> ----------1-
  0100 -> ---------1--
  0010 -> --------1---
  1010 -> -------1----
  0110 -> ------1-----
  0001 -> -----1------
  1001 -> ----1-------
  0101 -> ---1--------
  0011 -> --1---------
  1011 -> -1----------
  0111 -> 1-----------
Recoding FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$21371' from module `\demo' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----
Recoding FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$21378' from module `\demo' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---

15.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\u_usb_cdc.u_bulk_endp.out_state_q$21333' from module `demo':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_bulk_endp.out_state_q$21333 (\u_usb_cdc.u_bulk_endp.out_state_q):

  Number of input signals:    4
  Number of output signals:   1
  Number of state bits:       3

  Input signals:
    0: \u_usb_cdc.u_bulk_endp.out_valid_i
    1: \u_usb_cdc.u_bulk_endp.out_ready_i
    2: $flatten\u_usb_cdc.\u_bulk_endp.$logic_or$../../../usb_cdc/bulk_endp.v:140$3127_Y
    3: \u_usb_cdc.u_sie.out_err_q

  Output signals:
    0: $flatten\u_usb_cdc.\u_bulk_endp.$eq$../../../usb_cdc/bulk_endp.v:140$3126_Y

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'0-10   ->     0 1'0
      1:     0 4'--0-   ->     0 1'0
      2:     0 4'1-1-   ->     0 1'0
      3:     0 4'0111   ->     1 1'0
      4:     0 4'0011   ->     2 1'0
      5:     1 4'0-10   ->     0 1'1
      6:     1 4'1-1-   ->     0 1'1
      7:     1 4'0111   ->     1 1'1
      8:     1 4'--0-   ->     1 1'1
      9:     1 4'0011   ->     2 1'1
     10:     2 4'0-10   ->     0 1'0
     11:     2 4'1-1-   ->     0 1'0
     12:     2 4'0111   ->     1 1'0
     13:     2 4'0011   ->     2 1'0
     14:     2 4'--0-   ->     2 1'0

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$21336' from module `demo':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_ctrl_endp.req_q$21336 (\u_usb_cdc.u_ctrl_endp.req_q):

  Number of input signals:   40
  Number of output signals:   8
  Number of state bits:      12

  Input signals:
    0: $auto$opt_reduce.cc:134:opt_mux$21320
    1: \u_usb_cdc.u_bulk_endp.out_valid_i
    2: \u_usb_cdc.u_ctrl_endp.class_q
    3: \u_usb_cdc.u_ctrl_endp.clk_gate
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:369$3271_Y
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:380$3276_Y
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:384$3279_Y
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:384$3281_Y
    8: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:392$3289_Y
    9: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:396$3292_Y
   10: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:400$3295_Y
   11: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:404$3300_Y
   12: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:411$3309_Y
   13: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:423$3313_Y
   14: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:427$3316_Y
   15: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:449$3324_Y
   16: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:451$3325_Y
   17: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:473$3331_Y
   18: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:502$3350_Y
   19: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:517$3358_Y
   20: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:521$3380_Y
   21: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:583$3402_Y
   22: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:595$3407_Y
   23: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18194_CMP
   24: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18273_CMP
   25: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18505_CMP
   26: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18746_CMP
   27: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18971_CMP
   28: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19204_CMP
   29: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19482_CMP
   30: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19901_CMP
   31: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19930_CMP
   32: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19966_CMP
   33: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20041_CMP
   34: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20080_CMP
   35: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20120_CMP
   36: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20287_CMP
   37: \u_usb_cdc.u_sie.data_q [15]
   38: \u_usb_cdc.u_sie.out_err_q
   39: \u_usb_cdc.setup

  Output signals:
    0: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:651$3428_Y
    1: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:670$3435_Y
    2: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:671$3439_Y
    3: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17543_CMP
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17582_CMP
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17597_CMP
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17780_CMP
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18346_CMP

  State encoding:
    0: 12'-----------1  <RESET STATE>
    1: 12'----------1-
    2: 12'---------1--
    3: 12'--------1---
    4: 12'-------1----
    5: 12'------1-----
    6: 12'-----1------
    7: 12'----1-------
    8: 12'---1--------
    9: 12'--1---------
   10: 12'-1----------
   11: 12'1-----------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 40'00--------------1-------------------1-0-   ->     0 8'00000000
      1:     0 40'00-1------------1------------------01-1-   ->     0 8'00000000
      2:     0 40'00-0-----00000001-------------------1-1-   ->     0 8'00000000
      3:     0 40'00-------------11-------------------1-1-   ->     0 8'00000000
      4:     0 40'00------------1-1-------------------1-1-   ->     0 8'00000000
      5:     0 40'00-----------1--1-------------------1-1-   ->     0 8'00000000
      6:     0 40'00----------1---1-------------------1-1-   ->     0 8'00000000
      7:     0 40'00---------1----1-------------------1-1-   ->     0 8'00000000
      8:     0 40'00--------1-----1-------------------1-1-   ->     0 8'00000000
      9:     0 40'------------------------------------0---   ->     0 8'00000000
     10:     0 40'00--------------0-------------------1---   ->     0 8'00000000
     11:     0 40'10----------------------------------1---   ->     0 8'00000000
     12:     0 40'-1----------------------------------1---   ->     0 8'00000000
     13:     0 40'00-----1-1------1------------1------101-   ->     1 8'00000000
     14:     0 40'00--1----1------1---------------1---101-   ->     3 8'00000000
     15:     0 40'00-------1------1----------1--------111-   ->     4 8'00000000
     16:     0 40'00----1--1------1--------------1----101-   ->     5 8'00000000
     17:     0 40'00-------1------1------1----------1-101-   ->     6 8'00000000
     18:     0 40'00------11------1-----------1-------101-   ->     7 8'00000000
     19:     0 40'00---1---1------1----------------1--101-   ->     9 8'00000000
     20:     0 40'00-------1------1------1----------0-101-   ->    10 8'00000000
     21:     0 40'00---1---1------1----------------0--101-   ->    10 8'00000000
     22:     0 40'00--1----1------1---------------0---101-   ->    10 8'00000000
     23:     0 40'00----1--1------1--------------0----101-   ->    10 8'00000000
     24:     0 40'00-------1------1-------1-----0-----101-   ->    10 8'00000000
     25:     0 40'00-----1-1------1------------0------101-   ->    10 8'00000000
     26:     0 40'00------11------1-----------0-------101-   ->    10 8'00000000
     27:     0 40'00--000001------1------00-----------101-   ->    10 8'00000000
     28:     0 40'00-------1------1----------0--------111-   ->    10 8'00000000
     29:     0 40'00-1------------1------------------11-1-   ->    10 8'00000000
     30:     0 40'00-------1------1-------1-----1-----101-   ->    11 8'00000000
     31:     1 40'00-1------------1------------------01-1-   ->     0 8'00010000
     32:     1 40'00------------1-1--------0----------1-10   ->     1 8'00010000
     33:     1 40'00--------------1-------------------1-0-   ->     1 8'00010000
     34:     1 40'00-------------11--------0----------1-1-   ->     1 8'00010000
     35:     1 40'00-----------1--1--------0----------1-1-   ->     1 8'00010000
     36:     1 40'00----------1---1--------0----------1-1-   ->     1 8'00010000
     37:     1 40'00---------1----1--------0----------1-1-   ->     1 8'00010000
     38:     1 40'00-0-----00000001-------------------1-1-   ->     1 8'00010000
     39:     1 40'000-------1-----1-------------------1-1-   ->     1 8'00010000
     40:     1 40'------------------------------------0---   ->     1 8'00010000
     41:     1 40'00--------------0-------------------1---   ->     1 8'00010000
     42:     1 40'10----------------------------------1---   ->     1 8'00010000
     43:     1 40'-1----------------------------------1---   ->     1 8'00010000
     44:     1 40'00------------1-1--------1----------1-10   ->    10 8'00010000
     45:     1 40'00-1------------1------------------11-1-   ->    10 8'00010000
     46:     1 40'00-------------11--------1----------1-1-   ->    10 8'00010000
     47:     1 40'00-----------1--1--------1----------1-1-   ->    10 8'00010000
     48:     1 40'00----------1---1--------1----------1-1-   ->    10 8'00010000
     49:     1 40'00---------1----1--------1----------1-1-   ->    10 8'00010000
     50:     1 40'001-------1-----1-------------------1-1-   ->    10 8'00010000
     51:     1 40'00-------1------1-------------------1-1-   ->    10 8'00010000
     52:     2 40'00-1------------1------------------01-1-   ->     0 8'00000010
     53:     2 40'00--------------1-------------------1-0-   ->     2 8'00000010
     54:     2 40'00-----------1--1--------0----------1-1-   ->     2 8'00000010
     55:     2 40'00----------1---1--------0----------1-1-   ->     2 8'00000010
     56:     2 40'00-0-----00000001-------------------1-1-   ->     2 8'00000010
     57:     2 40'00-------------11-------------------1-1-   ->     2 8'00000010
     58:     2 40'00------------1-1-------------------1-1-   ->     2 8'00000010
     59:     2 40'00---------1----1-------------------1-1-   ->     2 8'00000010
     60:     2 40'00--------1-----1-------------------1-1-   ->     2 8'00000010
     61:     2 40'------------------------------------0---   ->     2 8'00000010
     62:     2 40'00--------------0-------------------1---   ->     2 8'00000010
     63:     2 40'10----------------------------------1---   ->     2 8'00000010
     64:     2 40'-1----------------------------------1---   ->     2 8'00000010
     65:     2 40'00-1------------1------------------11-1-   ->    10 8'00000010
     66:     2 40'00-----------1--1--------1----------1-1-   ->    10 8'00000010
     67:     2 40'00----------1---1--------1----------1-1-   ->    10 8'00000010
     68:     2 40'00-------1------1-------------------1-1-   ->    10 8'00000010
     69:     3 40'00-1------------1------------------01-1-   ->     0 8'01000000
     70:     3 40'00--------------1-------------------1-0-   ->     3 8'01000000
     71:     3 40'00-------------11--------0----------1-1-   ->     3 8'01000000
     72:     3 40'00-----------1--1--------0----------1-1-   ->     3 8'01000000
     73:     3 40'00----------1---1--------0----------1-1-   ->     3 8'01000000
     74:     3 40'00---------1----1--------0----------1-1-   ->     3 8'01000000
     75:     3 40'00--------1-----1--------0----------1-1-   ->     3 8'01000000
     76:     3 40'00------------1-1-0-----------------1-1-   ->     3 8'01000000
     77:     3 40'00-0-----00000001-------------------1-1-   ->     3 8'01000000
     78:     3 40'------------------------------------0---   ->     3 8'01000000
     79:     3 40'00--------------0-------------------1---   ->     3 8'01000000
     80:     3 40'10----------------------------------1---   ->     3 8'01000000
     81:     3 40'-1----------------------------------1---   ->     3 8'01000000
     82:     3 40'00-1------------1------------------11-1-   ->    10 8'01000000
     83:     3 40'00-------------11--------1----------1-1-   ->    10 8'01000000
     84:     3 40'00-----------1--1--------1----------1-1-   ->    10 8'01000000
     85:     3 40'00----------1---1--------1----------1-1-   ->    10 8'01000000
     86:     3 40'00---------1----1--------1----------1-1-   ->    10 8'01000000
     87:     3 40'00--------1-----1--------1----------1-1-   ->    10 8'01000000
     88:     3 40'00------------1-1-1-----------------1-1-   ->    10 8'01000000
     89:     3 40'00-------1------1-------------------1-1-   ->    10 8'01000000
     90:     4 40'00-1------------1------------------01-1-   ->     0 8'00000000
     91:     4 40'00--------------1-------------------1-0-   ->     4 8'00000000
     92:     4 40'00-0-----00000001-------------------1-1-   ->     4 8'00000000
     93:     4 40'00-------------11-------------------1-1-   ->     4 8'00000000
     94:     4 40'00------------1-1-------------------1-1-   ->     4 8'00000000
     95:     4 40'00-----------1--1-------------------1-1-   ->     4 8'00000000
     96:     4 40'00----------1---1-------------------1-1-   ->     4 8'00000000
     97:     4 40'00---------1----1-------------------1-1-   ->     4 8'00000000
     98:     4 40'00--------1-----1-------------------1-1-   ->     4 8'00000000
     99:     4 40'------------------------------------0---   ->     4 8'00000000
    100:     4 40'00--------------0-------------------1---   ->     4 8'00000000
    101:     4 40'10----------------------------------1---   ->     4 8'00000000
    102:     4 40'-1----------------------------------1---   ->     4 8'00000000
    103:     4 40'00-1------------1------------------11-1-   ->    10 8'00000000
    104:     4 40'00-------1------1-------------------1-1-   ->    10 8'00000000
    105:     5 40'00-1------------1------------------01-1-   ->     0 8'10000000
    106:     5 40'00--------------1-------------------1-0-   ->     5 8'10000000
    107:     5 40'00-------------11--------0----------1-1-   ->     5 8'10000000
    108:     5 40'00-----------1--1--------0----------1-1-   ->     5 8'10000000
    109:     5 40'00---------1----1--------0----------1-1-   ->     5 8'10000000
    110:     5 40'00--------1-----1--------0----------1-1-   ->     5 8'10000000
    111:     5 40'00----------1---1---1---------------1-1-   ->     5 8'10000000
    112:     5 40'00------------1-1-0-----------------1-1-   ->     5 8'10000000
    113:     5 40'00-0-----00000001-------------------1-1-   ->     5 8'10000000
    114:     5 40'------------------------------------0---   ->     5 8'10000000
    115:     5 40'00--------------0-------------------1---   ->     5 8'10000000
    116:     5 40'10----------------------------------1---   ->     5 8'10000000
    117:     5 40'-1----------------------------------1---   ->     5 8'10000000
    118:     5 40'00-1------------1------------------11-1-   ->    10 8'10000000
    119:     5 40'00-------------11--------1----------1-1-   ->    10 8'10000000
    120:     5 40'00-----------1--1--------1----------1-1-   ->    10 8'10000000
    121:     5 40'00---------1----1--------1----------1-1-   ->    10 8'10000000
    122:     5 40'00--------1-----1--------1----------1-1-   ->    10 8'10000000
    123:     5 40'00----------1---1---0---------------1-1-   ->    10 8'10000000
    124:     5 40'00------------1-1-1-----------------1-1-   ->    10 8'10000000
    125:     5 40'00-------1------1-------------------1-1-   ->    10 8'10000000
    126:     6 40'00-1------------1------------------01-1-   ->     0 8'00001000
    127:     6 40'00------------1-1--------0----------1-10   ->     6 8'00001000
    128:     6 40'00--------------1-------------------1-0-   ->     6 8'00001000
    129:     6 40'00--------1-----1---------1---------1-1-   ->     6 8'00001000
    130:     6 40'00-------------11--------0----------1-1-   ->     6 8'00001000
    131:     6 40'00-----------1--1--------0----------1-1-   ->     6 8'00001000
    132:     6 40'00---------1----1--------0----------1-1-   ->     6 8'00001000
    133:     6 40'00----------1---1----1--------------1-1-   ->     6 8'00001000
    134:     6 40'00-0-----00000001-------------------1-1-   ->     6 8'00001000
    135:     6 40'------------------------------------0---   ->     6 8'00001000
    136:     6 40'00--------------0-------------------1---   ->     6 8'00001000
    137:     6 40'10----------------------------------1---   ->     6 8'00001000
    138:     6 40'-1----------------------------------1---   ->     6 8'00001000
    139:     6 40'00------------1-1--------1----------1-10   ->    10 8'00001000
    140:     6 40'00-1------------1------------------11-1-   ->    10 8'00001000
    141:     6 40'00--------1-----1---------0---------1-1-   ->    10 8'00001000
    142:     6 40'00-------------11--------1----------1-1-   ->    10 8'00001000
    143:     6 40'00-----------1--1--------1----------1-1-   ->    10 8'00001000
    144:     6 40'00---------1----1--------1----------1-1-   ->    10 8'00001000
    145:     6 40'00----------1---1----0--------------1-1-   ->    10 8'00001000
    146:     6 40'00-------1------1-------------------1-1-   ->    10 8'00001000
    147:     7 40'00-1------------1------------------01-1-   ->     0 8'00100000
    148:     7 40'00------------1-1--------0----------1-10   ->     7 8'00100000
    149:     7 40'00--------------1-------------------1-0-   ->     7 8'00100000
    150:     7 40'00-------------11--------0----------1-1-   ->     7 8'00100000
    151:     7 40'00-----------1--1--------0----------1-1-   ->     7 8'00100000
    152:     7 40'00----------1---1--------0----------1-1-   ->     7 8'00100000
    153:     7 40'00---------1----1--------0----------1-1-   ->     7 8'00100000
    154:     7 40'00--------1-----1-------1-----------1-1-   ->     7 8'00100000
    155:     7 40'00--------1-----1------1------------1-1-   ->     7 8'00100000
    156:     7 40'00-0-----00000001-------------------1-1-   ->     7 8'00100000
    157:     7 40'------------------------------------0---   ->     7 8'00100000
    158:     7 40'00--------------0-------------------1---   ->     7 8'00100000
    159:     7 40'10----------------------------------1---   ->     7 8'00100000
    160:     7 40'-1----------------------------------1---   ->     7 8'00100000
    161:     7 40'00------------1-1--------1----------1-10   ->    10 8'00100000
    162:     7 40'00-1------------1------------------11-1-   ->    10 8'00100000
    163:     7 40'00-------------11--------1----------1-1-   ->    10 8'00100000
    164:     7 40'00-----------1--1--------1----------1-1-   ->    10 8'00100000
    165:     7 40'00----------1---1--------1----------1-1-   ->    10 8'00100000
    166:     7 40'00---------1----1--------1----------1-1-   ->    10 8'00100000
    167:     7 40'00--------1-----1------00-----------1-1-   ->    10 8'00100000
    168:     7 40'00-------1------1-------------------1-1-   ->    10 8'00100000
    169:     8 40'00-1------------1------------------01-1-   ->     0 8'00000100
    170:     8 40'00--------------1-------------------1-0-   ->     8 8'00000100
    171:     8 40'00-----------1--1--------0----------1-1-   ->     8 8'00000100
    172:     8 40'00----------1---1--------0----------1-1-   ->     8 8'00000100
    173:     8 40'00-0-----00000001-------------------1-1-   ->     8 8'00000100
    174:     8 40'00-------------11-------------------1-1-   ->     8 8'00000100
    175:     8 40'00------------1-1-------------------1-1-   ->     8 8'00000100
    176:     8 40'00---------1----1-------------------1-1-   ->     8 8'00000100
    177:     8 40'00--------1-----1-------------------1-1-   ->     8 8'00000100
    178:     8 40'------------------------------------0---   ->     8 8'00000100
    179:     8 40'00--------------0-------------------1---   ->     8 8'00000100
    180:     8 40'10----------------------------------1---   ->     8 8'00000100
    181:     8 40'-1----------------------------------1---   ->     8 8'00000100
    182:     8 40'00-1------------1------------------11-1-   ->    10 8'00000100
    183:     8 40'00-----------1--1--------1----------1-1-   ->    10 8'00000100
    184:     8 40'00----------1---1--------1----------1-1-   ->    10 8'00000100
    185:     8 40'00-------1------1-------------------1-1-   ->    10 8'00000100
    186:     9 40'00-1------------1------------------01-1-   ->     0 8'00000000
    187:     9 40'00---------1----1------1------------1-1-   ->     2 8'00000000
    188:     9 40'00---------1----1-----10------------1-1-   ->     8 8'00000000
    189:     9 40'00--------------1-------------------1-0-   ->     9 8'00000000
    190:     9 40'00--------1-----1--------0----------1-1-   ->     9 8'00000000
    191:     9 40'00-0-----00000001-------------------1-1-   ->     9 8'00000000
    192:     9 40'00-------------11-------------------1-1-   ->     9 8'00000000
    193:     9 40'00------------1-1-------------------1-1-   ->     9 8'00000000
    194:     9 40'00-----------1--1-------------------1-1-   ->     9 8'00000000
    195:     9 40'00----------1---1-------------------1-1-   ->     9 8'00000000
    196:     9 40'------------------------------------0---   ->     9 8'00000000
    197:     9 40'00--------------0-------------------1---   ->     9 8'00000000
    198:     9 40'10----------------------------------1---   ->     9 8'00000000
    199:     9 40'-1----------------------------------1---   ->     9 8'00000000
    200:     9 40'00-1------------1------------------11-1-   ->    10 8'00000000
    201:     9 40'00--------1-----1--------1----------1-1-   ->    10 8'00000000
    202:     9 40'00---------1----1-----00------------1-1-   ->    10 8'00000000
    203:     9 40'00-------1------1-------------------1-1-   ->    10 8'00000000
    204:    10 40'00-1------------1------------------01-1-   ->     0 8'00000001
    205:    10 40'00--------------1-------------------1-0-   ->    10 8'00000001
    206:    10 40'00-1------------1------------------11-1-   ->    10 8'00000001
    207:    10 40'00-0-----00000001-------------------1-1-   ->    10 8'00000001
    208:    10 40'00-------------11-------------------1-1-   ->    10 8'00000001
    209:    10 40'00------------1-1-------------------1-1-   ->    10 8'00000001
    210:    10 40'00-----------1--1-------------------1-1-   ->    10 8'00000001
    211:    10 40'00----------1---1-------------------1-1-   ->    10 8'00000001
    212:    10 40'00---------1----1-------------------1-1-   ->    10 8'00000001
    213:    10 40'00--------1-----1-------------------1-1-   ->    10 8'00000001
    214:    10 40'00-------1------1-------------------1-1-   ->    10 8'00000001
    215:    10 40'------------------------------------0---   ->    10 8'00000001
    216:    10 40'00--------------0-------------------1---   ->    10 8'00000001
    217:    10 40'10----------------------------------1---   ->    10 8'00000001
    218:    10 40'-1----------------------------------1---   ->    10 8'00000001
    219:    11 40'00-1------------1------------------01-1-   ->     0 8'00000000
    220:    11 40'00-1------------1------------------11-1-   ->    10 8'00000000
    221:    11 40'00-------------11--------1----------1-1-   ->    10 8'00000000
    222:    11 40'00-----------1--1--------1----------1-1-   ->    10 8'00000000
    223:    11 40'00---------1----1--------1----------1-1-   ->    10 8'00000000
    224:    11 40'00--------1-----1--------1----------1-1-   ->    10 8'00000000
    225:    11 40'00----------1---1--0----------------1-1-   ->    10 8'00000000
    226:    11 40'00------------1-11------------------1-1-   ->    10 8'00000000
    227:    11 40'00-------1------1-------------------1-1-   ->    10 8'00000000
    228:    11 40'00--------------1-------------------1-0-   ->    11 8'00000000
    229:    11 40'00-------------11--------0----------1-1-   ->    11 8'00000000
    230:    11 40'00-----------1--1--------0----------1-1-   ->    11 8'00000000
    231:    11 40'00---------1----1--------0----------1-1-   ->    11 8'00000000
    232:    11 40'00--------1-----1--------0----------1-1-   ->    11 8'00000000
    233:    11 40'00----------1---1--1----------------1-1-   ->    11 8'00000000
    234:    11 40'00------------1-10------------------1-1-   ->    11 8'00000000
    235:    11 40'00-0-----00000001-------------------1-1-   ->    11 8'00000000
    236:    11 40'------------------------------------0---   ->    11 8'00000000
    237:    11 40'00--------------0-------------------1---   ->    11 8'00000000
    238:    11 40'10----------------------------------1---   ->    11 8'00000000
    239:    11 40'-1----------------------------------1---   ->    11 8'00000000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$21349' from module `demo':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_ctrl_endp.state_q$21349 (\u_usb_cdc.u_ctrl_endp.state_q):

  Number of input signals:   10
  Number of output signals:   4
  Number of state bits:       5

  Input signals:
    0: \u_usb_cdc.u_bulk_endp.out_valid_i
    1: \u_usb_cdc.u_ctrl_endp.in_req_i
    2: \u_usb_cdc.u_ctrl_endp.in_dir_q
    3: \u_usb_cdc.u_ctrl_endp.clk_gate
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:650$3427_Y
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:651$3428_Y
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:656$3430_Y
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:669$3441_Y
    8: \u_usb_cdc.u_sie.out_err_q
    9: \u_usb_cdc.setup

  Output signals:
    0: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:272$3246_Y
    1: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17547_CMP
    2: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17742_CMP
    3: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18194_CMP

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 10'------0---   ->     0 4'0000
      1:     0 10'00----1---   ->     0 4'0000
      2:     0 10'-1----1---   ->     0 4'0000
      3:     0 10'10----1---   ->     2 4'0000
      4:     1 10'00----1---   ->     0 4'0010
      5:     1 10'-1----1---   ->     0 4'0010
      6:     1 10'------0---   ->     1 4'0010
      7:     1 10'10----1---   ->     2 4'0010
      8:     2 10'-1----1---   ->     0 4'1000
      9:     2 10'00-10110-0   ->     1 4'1000
     10:     2 10'00----1--1   ->     2 4'1000
     11:     2 10'------0---   ->     2 4'1000
     12:     2 10'10----1---   ->     2 4'1000
     13:     2 10'00---01--0   ->     3 4'1000
     14:     2 10'00--111--0   ->     3 4'1000
     15:     2 10'00-00110-0   ->     4 4'1000
     16:     2 10'00--0111-0   ->     4 4'1000
     17:     3 10'10----1---   ->     2 4'0001
     18:     3 10'------0---   ->     3 4'0001
     19:     3 10'00----1---   ->     3 4'0001
     20:     3 10'-1----1---   ->     3 4'0001
     21:     4 10'-1----1---   ->     0 4'0100
     22:     4 10'00----1000   ->     1 4'0100
     23:     4 10'001---1100   ->     1 4'0100
     24:     4 10'10----1---   ->     2 4'0100
     25:     4 10'001---1110   ->     3 4'0100
     26:     4 10'00----11-1   ->     3 4'0100
     27:     4 10'00----101-   ->     3 4'0100
     28:     4 10'000---11-0   ->     4 4'0100
     29:     4 10'00----1001   ->     4 4'0100
     30:     4 10'------0---   ->     4 4'0100

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$21357' from module `demo':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.phy_state_q$21357 (\u_usb_cdc.u_sie.phy_state_q):

  Number of input signals:   16
  Number of output signals:  10
  Number of state bits:      12

  Input signals:
    0: \u_usb_cdc.u_sie.rx_valid
    1: \u_usb_cdc.u_sie.clk_gate
    2: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:338$2515_Y
    3: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:350$2530_Y
    4: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:397$2603_Y
    5: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:398$2604_Y
    6: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:403$2605_Y
    7: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:404$2606_Y
    8: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:431$2682_Y
    9: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:466$2763_Y
   10: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:481$2768_Y
   11: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:496$2777_Y
   12: $flatten\u_usb_cdc.\u_sie.$procmux$16183_CMP
   13: $flatten\u_usb_cdc.\u_sie.$procmux$16184_CMP
   14: \u_usb_cdc.u_sie.u_phy_rx.rx_err
   15: \u_usb_cdc.stall

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:243$2393_Y
    1: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:243$2394_Y
    2: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:244$2396_Y
    3: $flatten\u_usb_cdc.\u_sie.$procmux$13766_CMP
    4: $flatten\u_usb_cdc.\u_sie.$procmux$13886_CMP
    5: $flatten\u_usb_cdc.\u_sie.$procmux$14042_CMP
    6: $flatten\u_usb_cdc.\u_sie.$procmux$14043_CMP
    7: $flatten\u_usb_cdc.\u_sie.$procmux$16756_CMP
    8: $flatten\u_usb_cdc.\u_sie.$procmux$17157_CMP
    9: $flatten\u_usb_cdc.\u_sie.$procmux$17161_CMP

  State encoding:
    0: 12'-----------1  <RESET STATE>
    1: 12'----------1-
    2: 12'---------1--
    3: 12'--------1---
    4: 12'-------1----
    5: 12'------1-----
    6: 12'-----1------
    7: 12'----1-------
    8: 12'---1--------
    9: 12'--1---------
   10: 12'-1----------
   11: 12'1-----------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 16'-0------------10   ->     0 10'0000000000
      1:     0 16'--------------0-   ->     0 10'0000000000
      2:     0 16'-1------------1-   ->     0 10'0000000000
      3:     0 16'-0------------11   ->     6 10'0000000000
      4:     1 16'00----1-------1-   ->     0 10'0000010000
      5:     1 16'10------------1-   ->     0 10'0000010000
      6:     1 16'-1------------1-   ->     0 10'0000010000
      7:     1 16'--------------0-   ->     1 10'0000010000
      8:     1 16'00---10-------1-   ->     4 10'0000010000
      9:     1 16'00---00-------1-   ->     7 10'0000010000
     10:     2 16'-0------------10   ->     0 10'0000100000
     11:     2 16'-1------------1-   ->     0 10'0000100000
     12:     2 16'--------------0-   ->     2 10'0000100000
     13:     2 16'-0------------11   ->     8 10'0000100000
     14:     3 16'-0------------10   ->     0 10'0001000000
     15:     3 16'-1------------1-   ->     0 10'0001000000
     16:     3 16'--------------0-   ->     3 10'0001000000
     17:     3 16'-0------------11   ->     9 10'0001000000
     18:     4 16'-1------------1-   ->     0 10'0010000000
     19:     4 16'--------------0-   ->     4 10'0010000000
     20:     4 16'-0------------1-   ->    10 10'0010000000
     21:     5 16'-0------------10   ->     0 10'0000000000
     22:     5 16'-1------------1-   ->     0 10'0000000000
     23:     5 16'-0------------11   ->     5 10'0000000000
     24:     5 16'--------------0-   ->     5 10'0000000000
     25:     6 16'-0-----------010   ->     0 10'0000000001
     26:     6 16'-000---------110   ->     0 10'0000000001
     27:     6 16'-0-1---------110   ->     0 10'0000000001
     28:     6 16'-01----------110   ->     0 10'0000000001
     29:     6 16'-1------------1-   ->     0 10'0000000001
     30:     6 16'-0-1--------1111   ->     2 10'0000000001
     31:     6 16'-01----------111   ->     3 10'0000000001
     32:     6 16'-0-----------011   ->     5 10'0000000001
     33:     6 16'-0-1--------0111   ->     5 10'0000000001
     34:     6 16'-000---------111   ->     5 10'0000000001
     35:     6 16'--------------0-   ->     6 10'0000000001
     36:     7 16'-1------------1-   ->     0 10'0000001000
     37:     7 16'-0--1---------1-   ->     4 10'0000001000
     38:     7 16'--------------0-   ->     7 10'0000001000
     39:     7 16'-0--0---------1-   ->     7 10'0000001000
     40:     8 16'-0-----0------10   ->     0 10'0000000100
     41:     8 16'-1------------1-   ->     0 10'0000000100
     42:     8 16'-0------------11   ->     8 10'0000000100
     43:     8 16'--------------0-   ->     8 10'0000000100
     44:     8 16'-0-----1------10   ->    11 10'0000000100
     45:     9 16'-0---------0--10   ->     0 10'0000000010
     46:     9 16'-0-------001--10   ->     0 10'0000000010
     47:     9 16'-0------0101--10   ->     0 10'0000000010
     48:     9 16'-0--------11--10   ->     0 10'0000000010
     49:     9 16'-1------------1-   ->     0 10'0000000010
     50:     9 16'-0------1101--10   ->     1 10'0000000010
     51:     9 16'-0------------11   ->     5 10'0000000010
     52:     9 16'--------------0-   ->     9 10'0000000010
     53:    10 16'--------------1-   ->     0 10'0100000000
     54:    10 16'--------------0-   ->    10 10'0100000000
     55:    11 16'--------------1-   ->     0 10'1000000000
     56:    11 16'--------------0-   ->    11 10'1000000000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$21371' from module `demo':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$21371 (\u_usb_cdc.u_sie.u_phy_rx.rx_state_q):

  Number of input signals:   13
  Number of output signals:   5
  Number of state bits:       5

  Input signals:
    0: \u_usb_cdc.u_sie.rx_en
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:235$2008_Y
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:232$2007_Y
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:224$2003_Y
    4: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:205$1998_Y
    5: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:204$1995_Y
    6: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:201$1994_Y
    7: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:201$1992_Y
    8: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:196$1991_Y
    9: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:177$1986_Y
   10: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:129$1965_Y
   11: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:127$1960_Y
   12: \u_usb_cdc.u_sie.u_phy_rx.clk_gate

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4398_CMP
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4274_CMP
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3849_CMP
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:129$1964_Y
    4: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:128$1962_Y

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 13'1-----------0   ->     0 5'00001
      1:     0 13'1---0-------1   ->     0 5'00001
      2:     0 13'0------------   ->     0 5'00001
      3:     0 13'1---1-------1   ->     3 5'00001
      4:     1 13'1------------   ->     0 5'10000
      5:     1 13'0------------   ->     1 5'10000
      6:     2 13'1-----------0   ->     0 5'00100
      7:     2 13'1--0-0-1--011   ->     1 5'00100
      8:     2 13'1--0-0----1-1   ->     1 5'00100
      9:     2 13'10-1-0---0--1   ->     1 5'00100
     10:     2 13'1----1------1   ->     1 5'00100
     11:     2 13'1--0-0----001   ->     2 5'00100
     12:     2 13'1--0-0-0--011   ->     2 5'00100
     13:     2 13'11-1-0---0--1   ->     2 5'00100
     14:     2 13'0------------   ->     2 5'00100
     15:     2 13'1--1-0---1--1   ->     4 5'00100
     16:     3 13'1-----------0   ->     0 5'00010
     17:     3 13'1-----010---1   ->     0 5'00010
     18:     3 13'1-----1-----1   ->     0 5'00010
     19:     3 13'1-----011---1   ->     2 5'00010
     20:     3 13'1-----00----1   ->     3 5'00010
     21:     3 13'0------------   ->     3 5'00010
     22:     4 13'1-----------0   ->     0 5'01000
     23:     4 13'1-1---------1   ->     0 5'01000
     24:     4 13'1-0---------1   ->     1 5'01000
     25:     4 13'0------------   ->     4 5'01000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$21378' from module `demo':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$21378 (\u_usb_cdc.u_sie.u_phy_tx.tx_state_q):

  Number of input signals:    4
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:139$1930_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:115$1922_Y
    2: \u_usb_cdc.u_sie.u_phy_tx.clk_gate
    3: \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:530$2813_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4616_CMP
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4531_CMP
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:65$1900_Y

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'010-   ->     0 4'0001
      1:     0 4'-11-   ->     0 4'0001
      2:     0 4'-0--   ->     0 4'0001
      3:     0 4'110-   ->     2 4'0001
      4:     1 4'-100   ->     1 4'0100
      5:     1 4'1101   ->     1 4'0100
      6:     1 4'-11-   ->     1 4'0100
      7:     1 4'-0--   ->     1 4'0100
      8:     1 4'0101   ->     3 4'0100
      9:     2 4'0101   ->     0 4'0010
     10:     2 4'1101   ->     1 4'0010
     11:     2 4'-100   ->     2 4'0010
     12:     2 4'-11-   ->     2 4'0010
     13:     2 4'-0--   ->     2 4'0010
     14:     3 4'-101   ->     0 4'1000
     15:     3 4'-100   ->     3 4'1000
     16:     3 4'-11-   ->     3 4'1000
     17:     3 4'-0--   ->     3 4'1000

-------------------------------------

15.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\u_usb_cdc.u_bulk_endp.out_state_q$21333' from module `\demo'.
Mapping FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$21336' from module `\demo'.
Mapping FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$21349' from module `\demo'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$21357' from module `\demo'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$21371' from module `\demo'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$21378' from module `\demo'.

15.12. Executing OPT pass (performing simple optimizations).

15.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~43 debug messages>

15.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~474 debug messages>
Removed a total of 158 cells.

15.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~275 debug messages>

15.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

15.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

15.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$21026 ($adff) from module demo (D = \u_usb_cdc.u_sie.u_phy_tx.tx_valid_i, Q = \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$21025 ($adff) from module demo (D = \u_usb_cdc.u_sie.u_phy_tx.nrzi_d, Q = \u_usb_cdc.u_sie.u_phy_tx.nrzi_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$21024 ($adff) from module demo (D = \u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_d, Q = \u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$21023 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$2\data_d[7:0], Q = \u_usb_cdc.u_sie.u_phy_tx.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$21022 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$2\bit_cnt_d[2:0], Q = \u_usb_cdc.u_sie.u_phy_tx.bit_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$21017 ($adff) from module demo (D = 1'1, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_en_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$21016 ($adff) from module demo (D = 1'1, Q = \u_usb_cdc.u_sie.u_phy_rx.dp_pu_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$21015 ($adff) from module demo (D = { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4453_Y [5] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4453_Y [2] }, Q = { \u_usb_cdc.u_sie.u_phy_rx.cnt_q [5] \u_usb_cdc.u_sie.u_phy_rx.cnt_q [2] }).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$21015 ($adff) from module demo (D = { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4453_Y [17:6] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4453_Y [4:3] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4453_Y [1:0] }, Q = { \u_usb_cdc.u_sie.u_phy_rx.cnt_q [17:6] \u_usb_cdc.u_sie.u_phy_rx.cnt_q [4:3] \u_usb_cdc.u_sie.u_phy_rx.cnt_q [1:0] }).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$21014 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4458_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_valid_fq).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$21013 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$not$../../../usb_cdc/phy_rx.v:207$1999_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_valid_rq).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$21011 ($adff) from module demo (D = { \u_usb_cdc.u_sie.u_phy_rx.nrzi \u_usb_cdc.u_sie.u_phy_rx.nrzi_q [3:2] }, Q = \u_usb_cdc.u_sie.u_phy_rx.nrzi_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$21010 ($adff) from module demo (D = \u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_d, Q = \u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$21009 ($adff) from module demo (D = \u_usb_cdc.u_sie.u_phy_rx.data_d, Q = \u_usb_cdc.u_sie.u_phy_rx.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$21091 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$0\out_eop_q[0:0], Q = \u_usb_cdc.u_sie.out_eop_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$21090 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$0\out_err_q[0:0], Q = \u_usb_cdc.u_sie.out_err_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$21089 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$0\delay_cnt_q[4:0], Q = \u_usb_cdc.u_sie.delay_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$21088 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$2\in_byte_d[3:0], Q = \u_usb_cdc.u_sie.in_byte_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$21087 ($adff) from module demo (D = { 14'00000000000000 \u_usb_cdc.u_sie.dataout_toggle_d [1] }, Q = \u_usb_cdc.u_sie.dataout_toggle_q [15:1]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$21087 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$3\dataout_toggle_d[15:0] [0], Q = \u_usb_cdc.u_sie.dataout_toggle_q [0]).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$22687 ($adffe) from module demo.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$22687 ($adffe) from module demo.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$22687 ($adffe) from module demo.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$22687 ($adffe) from module demo.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$22687 ($adffe) from module demo.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$22687 ($adffe) from module demo.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$22687 ($adffe) from module demo.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$22687 ($adffe) from module demo.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$22687 ($adffe) from module demo.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$22687 ($adffe) from module demo.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$22687 ($adffe) from module demo.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$22687 ($adffe) from module demo.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$22687 ($adffe) from module demo.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$22687 ($adffe) from module demo.
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$21086 ($adff) from module demo (D = { 14'00000000000000 \u_usb_cdc.u_sie.datain_toggle_d [1] }, Q = \u_usb_cdc.u_sie.datain_toggle_q [15:1]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$21086 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$3\datain_toggle_d[15:0] [0], Q = \u_usb_cdc.u_sie.datain_toggle_q [0]).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$22712 ($adffe) from module demo.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$22712 ($adffe) from module demo.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$22712 ($adffe) from module demo.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$22712 ($adffe) from module demo.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$22712 ($adffe) from module demo.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$22712 ($adffe) from module demo.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$22712 ($adffe) from module demo.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$22712 ($adffe) from module demo.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$22712 ($adffe) from module demo.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$22712 ($adffe) from module demo.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$22712 ($adffe) from module demo.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$22712 ($adffe) from module demo.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$22712 ($adffe) from module demo.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$22712 ($adffe) from module demo.
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$21085 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$2\crc16_d[15:0], Q = \u_usb_cdc.u_sie.crc16_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$21083 ($adff) from module demo (D = { \u_usb_cdc.u_sie.data_q [2:0] \u_usb_cdc.u_sie.data_q [15] }, Q = \u_usb_cdc.u_sie.endp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$21082 ($adff) from module demo (D = \u_usb_cdc.u_sie.data_q [14:8], Q = \u_usb_cdc.u_sie.addr_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$21081 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$2\pid_d[3:0], Q = \u_usb_cdc.u_sie.pid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$21079 ($adff) from module demo (D = \u_usb_cdc.u_sie.data_d, Q = \u_usb_cdc.u_sie.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$21103 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20979_Y, Q = \u_usb_cdc.u_ctrl_endp.dev_state_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$21102 ($adff) from module demo (D = \u_usb_cdc.u_sie.data_q [15], Q = \u_usb_cdc.u_ctrl_endp.in_endp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$21101 ($adff) from module demo (D = \u_usb_cdc.u_ctrl_endp.addr_q, Q = \u_usb_cdc.u_ctrl_endp.addr_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$21100 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_ctrl_endp.$7\dev_state_d[1:0], Q = \u_usb_cdc.u_ctrl_endp.dev_state_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$21098 ($adff) from module demo (D = \u_usb_cdc.u_sie.data_q [9:8], Q = \u_usb_cdc.u_ctrl_endp.rec_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$21097 ($adff) from module demo (D = \u_usb_cdc.u_sie.data_q [13], Q = \u_usb_cdc.u_ctrl_endp.class_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$21096 ($adff) from module demo (D = \u_usb_cdc.u_sie.data_q [15], Q = \u_usb_cdc.u_ctrl_endp.in_dir_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$21095 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_ctrl_endp.$5\max_length_d[6:0], Q = \u_usb_cdc.u_ctrl_endp.max_length_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$21094 ($adff) from module demo (D = \u_usb_cdc.u_ctrl_endp.byte_cnt_d, Q = \u_usb_cdc.u_ctrl_endp.byte_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$21092 ($adff) from module demo (D = \u_usb_cdc.u_sie.data_q [14:8], Q = \u_usb_cdc.u_ctrl_endp.addr_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$21008 ($adff) from module demo (D = \u_usb_cdc.u_bulk_endp.out_nak_d, Q = \u_usb_cdc.u_bulk_endp.out_nak_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$21007 ($adff) from module demo (D = \u_usb_cdc.u_bulk_endp.out_last_dd, Q = \u_usb_cdc.u_bulk_endp.out_last_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$21006 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.$3\out_last_d[3:0], Q = \u_usb_cdc.u_bulk_endp.out_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$21005 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.$or$../../../usb_cdc/bulk_endp.v:0$3139_Y, Q = \u_usb_cdc.u_bulk_endp.out_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$21003 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.$0\in_valid_q[0:0], Q = \u_usb_cdc.u_bulk_endp.in_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$21000 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3631_Y, Q = \u_usb_cdc.u_bulk_endp.in_first_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$20999 ($adff) from module demo (D = \u_usb_cdc.u_bulk_endp.in_first_qq, Q = \u_usb_cdc.u_bulk_endp.in_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$20997 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3595_Y, Q = \u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.out_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$20995 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.$0\delay_out_cnt_q[1:0], Q = \u_usb_cdc.u_bulk_endp.delay_out_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$20994 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$3188_Y, Q = \u_usb_cdc.u_bulk_endp.out_full_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$20993 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3615_Y, Q = \u_usb_cdc.u_bulk_endp.out_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$20988 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3557_Y, Q = \u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$20987 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.$0\delay_in_cnt_q[1:0], Q = \u_usb_cdc.u_bulk_endp.delay_in_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$20986 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3580_Y, Q = \u_usb_cdc.u_bulk_endp.in_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$20985 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.$or$../../../usb_cdc/bulk_endp.v:0$3234_Y, Q = \u_usb_cdc.u_bulk_endp.in_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$20983 ($adff) from module demo (D = \u_usb_cdc.u_bulk_endp.app_in_data_i, Q = \u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_data_q).
Adding EN signal on $flatten\u_app.\u_rom.$procdff$21062 ($dff) from module demo (D = \u_app.mem_addr_q [0], Q = \u_app.u_rom.u_8bit.byte_addr_q).
Adding EN signal on $flatten\u_app.\u_rom.$procdff$21061 ($dff) from module demo (D = \u_app.mem_addr_q [9], Q = \u_app.u_rom.u_multi_bank.block_addr_q).
Adding EN signal on $flatten\u_app.\u_ram.$procdff$21064 ($dff) from module demo (D = \u_app.mem_addr_q [0], Q = \u_app.u_ram.u_8bit.byte_addr_q).
Adding EN signal on $flatten\u_app.\u_ram.$procdff$21063 ($dff) from module demo (D = \u_app.mem_addr_q [9], Q = \u_app.u_ram.u_multi_bank.block_addr_q).
Adding EN signal on $flatten\u_app.\u_flash_spi.\u_spi.$procdff$21075 ($adff) from module demo (D = \u_app.u_flash_spi.u_spi.rd_data_d, Q = \u_app.u_flash_spi.u_spi.rd_data_q).
Adding EN signal on $flatten\u_app.\u_flash_spi.\u_spi.$procdff$21074 ($adff) from module demo (D = \u_app.u_flash_spi.u_spi.wr_data_d, Q = \u_app.u_flash_spi.u_spi.wr_data_q).
Adding EN signal on $flatten\u_app.\u_flash_spi.\u_spi.$procdff$21073 ($adff) from module demo (D = \u_app.u_flash_spi.u_spi.state_d, Q = \u_app.u_flash_spi.u_spi.state_q).
Adding EN signal on $flatten\u_app.\u_flash_spi.\u_spi.$procdff$21072 ($adff) from module demo (D = \u_app.u_flash_spi.u_spi.bit_cnt_d, Q = \u_app.u_flash_spi.u_spi.bit_cnt_q).
Adding EN signal on $flatten\u_app.\u_flash_spi.$procdff$21071 ($adff) from module demo (D = \u_app.u_flash_spi.wait_cnt_d, Q = \u_app.u_flash_spi.wait_cnt_q).
Adding EN signal on $flatten\u_app.\u_flash_spi.$procdff$21070 ($adff) from module demo (D = \u_app.u_flash_spi.page_addr_d [3:0], Q = \u_app.u_flash_spi.page_addr_q [3:0]).
Adding EN signal on $flatten\u_app.\u_flash_spi.$procdff$21070 ($adff) from module demo (D = \u_app.u_flash_spi.page_addr_d [11:4], Q = \u_app.u_flash_spi.page_addr_q [11:4]).
Adding EN signal on $flatten\u_app.\u_flash_spi.$procdff$21069 ($adff) from module demo (D = \u_app.u_flash_spi.byte_cnt_q, Q = \u_app.u_flash_spi.last_byte_q).
Adding EN signal on $flatten\u_app.\u_flash_spi.$procdff$21067 ($adff) from module demo (D = \u_app.u_flash_spi.byte_cnt_d, Q = \u_app.u_flash_spi.byte_cnt_q).
Adding EN signal on $flatten\u_app.\u_flash_spi.$procdff$21066 ($adff) from module demo (D = \u_app.u_flash_spi.state_d, Q = \u_app.u_flash_spi.state_q).
Adding EN signal on $flatten\u_app.\u_flash_spi.$procdff$21065 ($adff) from module demo (D = \u_app.u_flash_spi.crc16_d, Q = \u_app.u_flash_spi.crc16_q).
Adding EN signal on $flatten\u_app.$procdff$21058 ($adff) from module demo (D = \u_app.mem_addr_d [23:16], Q = \u_app.mem_addr_q [23:16]).
Adding EN signal on $flatten\u_app.$procdff$21058 ($adff) from module demo (D = \u_app.mem_addr_d [7:0], Q = \u_app.mem_addr_q [7:0]).
Adding EN signal on $flatten\u_app.$procdff$21058 ($adff) from module demo (D = \u_app.mem_addr_d [15:8], Q = \u_app.mem_addr_q [15:8]).
Adding EN signal on $flatten\u_app.$procdff$21057 ($adff) from module demo (D = \u_app.mem_valid_d, Q = \u_app.mem_valid_q).
Adding EN signal on $flatten\u_app.$procdff$21056 ($adff) from module demo (D = \u_app.wait_d, Q = \u_app.wait_q).
Adding EN signal on $flatten\u_app.$procdff$21055 ($adff) from module demo (D = \u_app.lfsr_d [7:0], Q = \u_app.lfsr_q [7:0]).
Adding EN signal on $flatten\u_app.$procdff$21055 ($adff) from module demo (D = \u_app.lfsr_d [15:8], Q = \u_app.lfsr_q [15:8]).
Adding EN signal on $flatten\u_app.$procdff$21055 ($adff) from module demo (D = \u_app.lfsr_d [23:16], Q = \u_app.lfsr_q [23:16]).
Adding EN signal on $flatten\u_app.$procdff$21054 ($adff) from module demo (D = \u_app.crc32_d, Q = \u_app.crc32_q).
Adding EN signal on $flatten\u_app.$procdff$21053 ($adff) from module demo (D = \u_app.cmd_d, Q = \u_app.cmd_q).
Adding EN signal on $flatten\u_app.$procdff$21052 ($adff) from module demo (D = $flatten\u_app.$0\out_valid_q[0:0], Q = \u_app.out_valid_q).
Adding EN signal on $flatten\u_app.$procdff$21051 ($adff) from module demo (D = \u_app.out_data_i, Q = \u_app.out_data_q).
Adding EN signal on $flatten\u_app.$procdff$21049 ($adff) from module demo (D = \u_app.byte_cnt_d [7:0], Q = \u_app.byte_cnt_q [7:0]).
Adding EN signal on $flatten\u_app.$procdff$21049 ($adff) from module demo (D = \u_app.byte_cnt_d [15:8], Q = \u_app.byte_cnt_q [15:8]).
Adding EN signal on $flatten\u_app.$procdff$21049 ($adff) from module demo (D = \u_app.byte_cnt_d [23:16], Q = \u_app.byte_cnt_q [23:16]).
Adding EN signal on $flatten\u_app.$procdff$21048 ($adff) from module demo (D = \u_app.state_d, Q = \u_app.state_q).

15.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 139 unused cells and 352 unused wires.
<suppressed ~159 debug messages>

15.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~38 debug messages>

15.12.9. Rerunning OPT passes. (Maybe there is more to do..)

15.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~248 debug messages>

15.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$5190: { $flatten\u_app.$procmux$5201_CMP $flatten\u_app.$procmux$5200_CMP $flatten\u_app.$procmux$5199_CMP $auto$opt_reduce.cc:134:opt_mux$21188 $flatten\u_app.$procmux$5192_CMP $flatten\u_app.$procmux$4938_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$5276: { $flatten\u_app.$procmux$5202_CMP $flatten\u_app.$procmux$5200_CMP $flatten\u_app.$procmux$5199_CMP $auto$opt_reduce.cc:134:opt_mux$21188 $flatten\u_app.$procmux$5192_CMP $flatten\u_app.$procmux$4938_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$5396: { $flatten\u_app.$procmux$5205_CMP $flatten\u_app.$procmux$5203_CMP $flatten\u_app.$procmux$5201_CMP $auto$opt_reduce.cc:134:opt_mux$21188 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$5529: { $flatten\u_app.$procmux$5201_CMP $flatten\u_app.$procmux$5200_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$5711: { $flatten\u_app.$procmux$5202_CMP $flatten\u_app.$procmux$5200_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$5908: { $flatten\u_app.$procmux$5203_CMP $flatten\u_app.$procmux$5200_CMP $flatten\u_app.$procmux$5199_CMP $auto$opt_reduce.cc:134:opt_mux$21188 $flatten\u_app.$procmux$5192_CMP $flatten\u_app.$procmux$4938_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$6120: { $flatten\u_app.$procmux$5205_CMP $flatten\u_app.$procmux$5201_CMP $auto$opt_reduce.cc:134:opt_mux$21188 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7386: { $flatten\u_app.$procmux$5205_CMP $flatten\u_app.$procmux$5202_CMP $flatten\u_app.$procmux$5201_CMP $auto$opt_reduce.cc:134:opt_mux$21188 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7591: { $flatten\u_app.$procmux$5203_CMP $flatten\u_app.$procmux$5200_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8990: { $flatten\u_app.$procmux$5204_CMP $auto$opt_reduce.cc:134:opt_mux$21188 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$9007: $flatten\u_app.$procmux$5203_CMP
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$9043: { $flatten\u_app.$procmux$5201_CMP $flatten\u_app.$procmux$5200_CMP $flatten\u_app.$procmux$5199_CMP $flatten\u_app.$procmux$4938_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$9060: $flatten\u_app.$procmux$5204_CMP
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13625: { $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13446_CMP $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13352_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13630: { $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13585_CMP $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13446_CMP $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13352_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13635: { $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13446_CMP $auto$opt_reduce.cc:134:opt_mux$21156 }
  Optimizing cells in module \demo.
Performed a total of 16 changes.

15.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~393 debug messages>
Removed a total of 131 cells.

15.12.13. Executing OPT_DFF pass (perform DFF optimizations).

15.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 1 unused cells and 132 unused wires.
<suppressed ~2 debug messages>

15.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

15.12.16. Rerunning OPT passes. (Maybe there is more to do..)

15.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~253 debug messages>

15.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

15.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

15.12.20. Executing OPT_DFF pass (perform DFF optimizations).

15.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

15.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

15.12.23. Finished OPT passes. (There is nothing left to do.)

15.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$951 ($add).
Removed top 28 bits (of 32) from port Y of cell demo.$flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$951 ($add).
Removed top 3 bits (of 7) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$22852 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$22871 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$22843 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$22890 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$22914 ($ne).
Removed top 1 bits (of 4) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$22936 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$22940 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$22970 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$22979 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$22986 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23008 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23037 ($ne).
Removed top 1 bits (of 5) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23113 ($ne).
Removed top 1 bits (of 4) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23119 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23123 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23129 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23163 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23187 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23189 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23195 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23206 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23227 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23251 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23260 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23262 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23271 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23282 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23293 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23297 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23304 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23317 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23323 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23336 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23355 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23372 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23374 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23376 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23378 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23380 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23382 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23396 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23398 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23400 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23402 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22550 ($eq).
Removed top 1 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22430 ($eq).
Removed top 1 bits (of 2) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22425 ($eq).
Removed top 1 bits (of 3) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22412 ($eq).
Removed top 3 bits (of 5) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$22784 ($ne).
Removed top 2 bits (of 3) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22396 ($eq).
Removed top 4 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22392 ($eq).
Removed top 4 bits (of 7) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$22780 ($ne).
Removed top 3 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22364 ($eq).
Removed top 1 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22360 ($eq).
Removed top 2 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22356 ($eq).
Removed top 1 bits (of 3) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22351 ($eq).
Removed top 2 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22347 ($eq).
Removed top 1 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22334 ($eq).
Removed top 1 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22325 ($eq).
Removed top 1 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22316 ($eq).
Removed top 2 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22299 ($eq).
Removed top 1 bits (of 3) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22289 ($eq).
Removed top 2 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22285 ($eq).
Removed top 1 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22281 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22277 ($eq).
Removed top 3 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22273 ($eq).
Removed top 2 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22269 ($eq).
Removed top 1 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22265 ($eq).
Removed top 1 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22261 ($eq).
Removed top 3 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22257 ($eq).
Removed top 2 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22253 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22240 ($eq).
Removed top 3 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22236 ($eq).
Removed top 3 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22232 ($eq).
Removed top 4 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22228 ($eq).
Removed top 2 bits (of 3) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22219 ($eq).
Removed top 2 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22211 ($eq).
Removed top 2 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22207 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22203 ($eq).
Removed top 3 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22199 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22195 ($eq).
Removed top 2 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22184 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22175 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22171 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22167 ($eq).
Removed top 3 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22133 ($eq).
Removed top 10 bits (of 13) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22125 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22121 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22117 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22113 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22109 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22105 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22101 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22097 ($eq).
Removed top 2 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22093 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22070 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22066 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22062 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22058 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22054 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22050 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22046 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22042 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22034 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22028 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22024 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22020 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22016 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22012 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22008 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22002 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$21996 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$21990 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$21984 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$21978 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$21974 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$21972 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$21970 ($eq).
Removed top 7 bits (of 14) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$21968 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$21966 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$21964 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$21962 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$21960 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$21958 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$21956 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$21954 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$21944 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$21899 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$21854 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$21850 ($eq).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$22723 ($ne).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$21817 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$21813 ($eq).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$22721 ($ne).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$21793 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$21785 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$21760 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$21744 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$21740 ($eq).
Removed top 2 bits (of 5) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$22700 ($ne).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$21707 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$21703 ($eq).
Removed top 1 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$21398 ($eq).
Removed top 1 bits (of 3) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$21389 ($eq).
Removed top 1 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22603 ($eq).
Removed top 2 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$22698 ($ne).
Removed top 1 bits (of 5) from port B of cell demo.$flatten\u_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:181$2848 ($eq).
Removed top 1 bits (of 4) from mux cell demo.$flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:183$2851 ($mux).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:227$2874 ($add).
Removed top 24 bits (of 32) from port Y of cell demo.$flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:227$2874 ($add).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:234$2877 ($add).
Removed top 16 bits (of 32) from port Y of cell demo.$flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:234$2877 ($add).
Removed top 11 bits (of 16) from port B of cell demo.$flatten\u_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:235$2878 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:295$2887 ($add).
Removed top 20 bits (of 32) from port Y of cell demo.$flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:295$2887 ($add).
Removed top 2 bits (of 16) from port B of cell demo.$flatten\u_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:389$2909 ($eq).
Removed top 8 bits (of 16) from port B of cell demo.$flatten\u_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:548$2974 ($eq).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9217 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9244 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9257 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9277 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9312 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9341 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9364 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9382 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9401 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9429 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9431 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9442 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9444 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9455 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9457 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9468 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9470 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9481 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9483 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9494 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9496 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9507 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9509 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9517 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9527 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9537 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9590 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9609 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9627 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9645 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9678 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9708 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9723 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9763 ($mux).
Removed top 5 bits (of 8) from mux cell demo.$flatten\u_app.\u_flash_spi.$procmux$9884 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9911 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9939 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9995 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9997 ($mux).
Removed top 1 bits (of 5) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$10000_CMP0 ($eq).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9999 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10015 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10017 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10019 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10035 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10037 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10039 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10055 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10057 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10059 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10075 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10077 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10079 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10095 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10097 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10099 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10115 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10117 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10119 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10132 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10166 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10183 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10365 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10435 ($mux).
Removed top 6 bits (of 8) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$10451_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$10452_CMP0 ($eq).
Removed top 7 bits (of 8) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$10453_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$10456_CMP0 ($eq).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10468 ($mux).
Removed top 1 bits (of 5) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$10476_CMP0 ($eq).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10522 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10539 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10572 ($mux).
Removed top 1 bits (of 5) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$10595_CMP0 ($eq).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10656 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10717 ($mux).
Removed top 1 bits (of 5) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$10726_CMP0 ($eq).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10744 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10769 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10818 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10840 ($mux).
Removed top 3 bits (of 5) from mux cell demo.$flatten\u_app.\u_flash_spi.$procmux$10862 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10883 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10902 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10921 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10958 ($mux).
Removed top 5 bits (of 8) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$10962_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$10968_CMP0 ($eq).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10985 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$11036 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$11084 ($mux).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$11138_CMP0 ($eq).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$11156 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$11385 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$11431 ($mux).
Removed top 8 bits (of 12) from mux cell demo.$flatten\u_app.\u_flash_spi.$procmux$11453 ($mux).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$11488_CMP0 ($eq).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$11662 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$11687 ($mux).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$11743_CMP0 ($eq).
Removed top 5 bits (of 8) from mux cell demo.$flatten\u_app.\u_flash_spi.$procmux$11786 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$11832 ($mux).
Removed top 3 bits (of 5) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$11890_CMP0 ($eq).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$11913 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$11942 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$11996 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$12022 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$12190 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$12241 ($mux).
Removed top 3 bits (of 5) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$12251_CMP0 ($eq).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$12302 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$12360 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$12480 ($mux).
Removed top 4 bits (of 5) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$12494_CMP0 ($eq).
Removed top 2 bits (of 5) from mux cell demo.$flatten\u_app.\u_flash_spi.$procmux$12551 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$12647 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$12675 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$12704 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$12905 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$12960 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$13016 ($mux).
Removed top 1 bits (of 5) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$13029_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$13048_CMP0 ($eq).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$13228 ($mux).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_app.\u_flash_spi.\u_spi.$procmux$13585_CMP0 ($eq).
Removed cell demo.$flatten\u_app.\u_flash_spi.\u_spi.$procmux$13582 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.\u_spi.$procmux$13575 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.\u_spi.$procmux$13569 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.\u_spi.$procmux$13563 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.\u_spi.$procmux$13557 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.\u_spi.$procmux$13519 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.\u_spi.$procmux$13452 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.\u_spi.$procmux$13418 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.\u_spi.$procmux$13413 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.\u_spi.$procmux$13401 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.\u_spi.$procmux$13355 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.\u_spi.$procmux$13344 ($mux).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_app.\u_flash_spi.\u_spi.$sub$../../common/hdl/flash/spi.v:172$2830 ($sub).
Removed top 29 bits (of 32) from port Y of cell demo.$flatten\u_app.\u_flash_spi.\u_spi.$sub$../../common/hdl/flash/spi.v:172$2830 ($sub).
Removed top 16 bits (of 32) from mux cell demo.$flatten\u_app.\u_ram.$ternary$../../common/hdl/ice40/ram.v:40$3029 ($mux).
Removed top 26 bits (of 32) from port B of cell demo.$flatten\u_app.\u_ram.$shiftx$../../common/hdl/ice40/ram.v:0$3036 ($shiftx).
Removed top 26 bits (of 32) from port B of cell demo.$flatten\u_app.\u_rom.$shiftx$../../common/hdl/ice40/rom.v:0$3065 ($shiftx).
Removed cell demo.$flatten\u_app.$procmux$9060 ($mux).
Removed cell demo.$flatten\u_app.$procmux$9007 ($mux).
Removed cell demo.$flatten\u_app.$procmux$8826 ($mux).
Removed cell demo.$flatten\u_app.$procmux$8377 ($mux).
Removed cell demo.$flatten\u_app.$procmux$8320 ($mux).
Removed cell demo.$flatten\u_app.$procmux$8239 ($mux).
Removed cell demo.$flatten\u_app.$procmux$8173 ($mux).
Removed cell demo.$flatten\u_app.$procmux$8076 ($mux).
Removed cell demo.$flatten\u_app.$procmux$8056 ($mux).
Removed cell demo.$flatten\u_app.$procmux$7949 ($mux).
Removed top 4 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$7907_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$7695_CMP0 ($eq).
Removed cell demo.$flatten\u_app.$procmux$7668 ($mux).
Removed cell demo.$flatten\u_app.$procmux$7571 ($mux).
Removed cell demo.$flatten\u_app.$procmux$7416 ($mux).
Removed cell demo.$flatten\u_app.$procmux$7382 ($mux).
Removed cell demo.$flatten\u_app.$procmux$7274 ($mux).
Removed cell demo.$flatten\u_app.$procmux$7257 ($mux).
Removed top 7 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$7235_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$7210_CMP0 ($eq).
Removed cell demo.$flatten\u_app.$procmux$7207 ($mux).
Removed cell demo.$flatten\u_app.$procmux$7160 ($mux).
Removed top 6 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$7141_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$7097_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$7055_CMP0 ($eq).
Removed cell demo.$flatten\u_app.$procmux$7052 ($mux).
Removed top 4 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$7015_CMP0 ($eq).
Removed cell demo.$flatten\u_app.$procmux$7012 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6992 ($mux).
Removed top 4 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$6977_CMP0 ($eq).
Removed cell demo.$flatten\u_app.$procmux$6974 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6957 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6940 ($mux).
Removed top 4 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$6925_CMP0 ($eq).
Removed cell demo.$flatten\u_app.$procmux$6838 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6824 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6810 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6796 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6770 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6768 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6753 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6751 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6736 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6734 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6719 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6717 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6702 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6700 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6685 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6683 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6668 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6666 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6549 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6499 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6497 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6483 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6481 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6467 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6465 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6451 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6449 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6435 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6433 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6419 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6417 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6403 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6401 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6343 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6116 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5904 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5707 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5509 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5371 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5364 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5272 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5239 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5230 ($mux).
Removed top 3 bits (of 4) from port B of cell demo.$flatten\u_app.$procmux$5205_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell demo.$flatten\u_app.$procmux$5204_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell demo.$flatten\u_app.$procmux$5203_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell demo.$flatten\u_app.$procmux$5202_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell demo.$flatten\u_app.$procmux$5201_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell demo.$flatten\u_app.$procmux$5200_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell demo.$flatten\u_app.$procmux$5199_CMP0 ($eq).
Removed cell demo.$flatten\u_app.$procmux$5181 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5063 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5055 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5047 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5036 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5034 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5031 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5025 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5023 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5020 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5014 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5012 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5009 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5003 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5001 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4998 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4992 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4990 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4987 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4981 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4979 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4976 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4970 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4968 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4965 ($mux).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1513 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1509 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1505 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1501 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1497 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1493 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1489 ($xor).
Removed cell demo.$flatten\u_app.$procmux$9166 ($mux).
Removed top 4 bits (of 8) from port B of cell demo.$flatten\u_app.$eq$../hdl/demo/app.v:439$1409 ($eq).
Removed top 5 bits (of 8) from port B of cell demo.$flatten\u_app.$eq$../hdl/demo/app.v:437$1405 ($eq).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1401 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1397 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1393 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1389 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1385 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1381 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1377 ($xor).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_app.$sub$../hdl/demo/app.v:417$1364 ($sub).
Removed top 8 bits (of 32) from port Y of cell demo.$flatten\u_app.$sub$../hdl/demo/app.v:417$1364 ($sub).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1360 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1356 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1352 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1348 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1344 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1340 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1336 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1332 ($xor).
Removed top 1 bits (of 8) from port B of cell demo.$flatten\u_app.$lt$../hdl/demo/app.v:399$1323 ($lt).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_app.$add$../hdl/demo/app.v:254$1306 ($add).
Removed top 8 bits (of 32) from port Y of cell demo.$flatten\u_app.$add$../hdl/demo/app.v:254$1306 ($add).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_app.$sub$../hdl/demo/app.v:177$1250 ($sub).
Removed top 24 bits (of 32) from port Y of cell demo.$flatten\u_app.$sub$../hdl/demo/app.v:177$1250 ($sub).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$21475 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$21532 ($eq).
Removed top 3 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$21499 ($eq).
Removed top 1 bits (of 7) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$22696 ($ne).
Removed top 25 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$shl$../../../usb_cdc/bulk_endp.v:0$3132 ($shl).
Removed top 64 bits (of 72) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$and$../../../usb_cdc/bulk_endp.v:0$3133 ($and).
Removed top 64 bits (of 72) from port A of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$shl$../../../usb_cdc/bulk_endp.v:0$3136 ($shl).
Removed top 25 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$shl$../../../usb_cdc/bulk_endp.v:0$3136 ($shl).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:149$3141 ($add).
Removed top 28 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:149$3141 ($add).
Removed top 24 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$shiftx$../../../usb_cdc/bulk_endp.v:0$3144 ($shiftx).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:214$3166 ($add).
Removed top 28 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:214$3166 ($add).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$3171 ($sub).
Removed top 27 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$3171 ($sub).
Removed top 24 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$shiftx$../../../usb_cdc/bulk_endp.v:0$3179 ($shiftx).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:317$3183 ($add).
Removed top 30 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:317$3183 ($add).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$3185 ($sub).
Removed top 27 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$3185 ($sub).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:329$3193 ($add).
Removed top 28 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:329$3193 ($add).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$eq$../../../usb_cdc/bulk_endp.v:332$3194 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:362$3212 ($add).
Removed top 30 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:362$3212 ($add).
Removed top 25 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$shl$../../../usb_cdc/bulk_endp.v:0$3227 ($shl).
Removed top 64 bits (of 72) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$and$../../../usb_cdc/bulk_endp.v:0$3228 ($and).
Removed top 64 bits (of 72) from port A of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$shl$../../../usb_cdc/bulk_endp.v:0$3231 ($shl).
Removed top 25 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$shl$../../../usb_cdc/bulk_endp.v:0$3231 ($shl).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:374$3236 ($add).
Removed top 28 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:374$3236 ($add).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$3555 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$3567 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$3569 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$3571 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$3593 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$3602 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$3604 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$3606 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$3644 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$3708 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$3774 ($mux).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$21683 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:363$3265 ($add).
Removed top 25 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:363$3265 ($add).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:380$3275 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:392$3286 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:412$3302 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:413$3303 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:414$3305 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:415$3307 ($eq).
Removed top 7 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:451$3325 ($eq).
Removed top 6 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:473$3331 ($eq).
Removed top 7 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:583$3402 ($ne).
Removed top 6 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:595$3407 ($ne).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20925 ($mux).
Removed top 3 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:650$3427 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:670$3434 ($eq).
Removed top 21 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../../usb_cdc/ctrl_endp.v:0$3449 ($shiftx).
Removed top 21 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../../usb_cdc/ctrl_endp.v:0$3452 ($shiftx).
Removed top 2 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$22692 ($ne).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17696 ($mux).
Removed top 7 bits (of 8) from mux cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17806 ($mux).
Removed top 7 bits (of 8) from mux cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17867 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17943 ($mux).
Removed top 4 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18273_CMP0 ($eq).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18370 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18478 ($mux).
Removed top 4 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18505_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18746_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18971_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19204_CMP0 ($eq).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19474 ($mux).
Removed top 5 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19482_CMP0 ($eq).
Removed top 1 bits (of 2) from mux cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19536 ($mux).
Removed top 6 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19901_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$21630 ($eq).
Removed top 4 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19930_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19966_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20041_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20080_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20120_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$22679 ($ne).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20684 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20841 ($mux).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:250$2402 ($add).
Removed top 27 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:250$2402 ($add).
Removed top 3 bits (of 4) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:351$2526 ($eq).
Removed top 15 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:364$2542 ($not).
Removed top 14 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2546 ($and).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$17530 ($mux).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:122$2565 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:122$2569 ($xor).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$17525 ($mux).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:122$2573 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:122$2577 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:122$2581 ($xor).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$17516 ($mux).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:122$2585 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:122$2589 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:122$2593 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:122$2597 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:122$2601 ($xor).
Removed top 1 bits (of 4) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:398$2604 ($eq).
Removed top 15 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:434$2698 ($not).
Removed top 14 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2702 ($and).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$17461 ($mux).
Removed top 15 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2713 ($shl).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$17458 ($mux).
Removed top 3 bits (of 4) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$ne$../../../usb_cdc/sie.v:469$2760 ($ne).
Removed top 1 bits (of 4) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:497$2771 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:506$2810 ($add).
Removed top 28 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:506$2810 ($add).
Removed top 14 bits (of 15) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$13742 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$13765 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$13768 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$13776 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$13779 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$13787 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$13790 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$13798 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$13801 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$13809 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$13812 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$13820 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$13823 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$13831 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$13834 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14056 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14059 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14070 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14073 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14084 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14087 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14098 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14101 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14112 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14115 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14126 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14129 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14140 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14143 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14347 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14350 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14352 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14355 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14475 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14580 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14582 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14585 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14597 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14599 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14602 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14614 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14616 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14619 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14631 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14633 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14636 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14648 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14650 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14653 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14665 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14667 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14670 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14682 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14684 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14687 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14699 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14701 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14704 ($mux).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14867 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14881 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14918 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14921 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14933 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14936 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14948 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14951 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14963 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14966 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14978 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14981 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14993 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14996 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15008 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15011 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15058 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15089 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15176 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15204 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15256 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15281 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15375 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15397 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15503 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15522 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15619 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15621 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15624 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15638 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15640 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15643 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15657 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15659 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15662 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15676 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15678 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15681 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15695 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15697 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15700 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15714 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15716 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15719 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15733 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15735 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15738 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15752 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15754 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15757 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15771 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15773 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15776 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15790 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15792 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15795 ($mux).
Removed top 2 bits (of 5) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15807 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15809 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15811 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15814 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15841 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15857 ($mux).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$16184_CMP0 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$21577 ($eq).
Removed top 14 bits (of 15) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$16812 ($mux).
Removed top 12 bits (of 18) from mux cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4445 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4161 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4113 ($mux).
Removed top 1 bits (of 9) from mux cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4096 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4003 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3968 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3949 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3826 ($mux).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:208$2000 ($add).
Removed top 29 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:208$2000 ($add).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:196$1989 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:170$1981 ($add).
Removed top 14 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:170$1981 ($add).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:129$1965 ($eq).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:126$1956 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:95$1955 ($add).
Removed top 30 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:95$1955 ($add).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$21420 ($eq).
Removed top 2 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$21405 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:122$1927 ($add).
Removed top 29 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:122$1927 ($add).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:119$1924 ($sub).
Removed top 29 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:119$1924 ($sub).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:78$1915 ($add).
Removed top 30 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:78$1915 ($add).
Removed top 3 bits (of 4) from port B of cell demo.$flatten\u_usb_cdc.$eq$../../../usb_cdc/usb_cdc.v:76$3075 ($eq).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14458 ($mux).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$16671 ($mux).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14305 ($mux).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$16597 ($mux).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14176 ($mux).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$16385 ($mux).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2716 ($or).
Removed top 14 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2716 ($or).
Removed top 14 bits (of 16) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2716 ($or).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$16233 ($mux).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2547 ($or).
Removed top 14 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2547 ($or).
Removed top 14 bits (of 16) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2547 ($or).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2713 ($shl).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2715 ($and).
Removed top 14 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2715 ($and).
Removed top 14 bits (of 16) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2715 ($and).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2544 ($shl).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2546 ($and).
Removed top 14 bits (of 16) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2546 ($and).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14345 ($mux).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2703 ($or).
Removed top 14 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2703 ($or).
Removed top 14 bits (of 16) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2703 ($or).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2700 ($shl).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2702 ($and).
Removed top 14 bits (of 16) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2702 ($and).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:0$2545 ($not).
Removed top 14 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:0$2545 ($not).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2539 ($shl).
Removed top 24 bits (of 32) from wire demo.$flatten\u_app.$sub$../hdl/demo/app.v:177$1250_Y.
Removed top 8 bits (of 32) from wire demo.$flatten\u_app.$sub$../hdl/demo/app.v:417$1364_Y.
Removed top 5 bits (of 8) from wire demo.$flatten\u_app.\u_flash_spi.$11\wr_data[7:0].
Removed top 3 bits (of 5) from wire demo.$flatten\u_app.\u_flash_spi.$15\state_d[4:0].
Removed top 3 bits (of 5) from wire demo.$flatten\u_app.\u_flash_spi.$16\state_d[4:0].
Removed top 5 bits (of 8) from wire demo.$flatten\u_app.\u_flash_spi.$4\wr_data[7:0].
Removed top 2 bits (of 5) from wire demo.$flatten\u_app.\u_flash_spi.$5\state_d[4:0].
Removed top 16 bits (of 32) from wire demo.$flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:234$2877_Y.
Removed top 1 bits (of 4) from wire demo.$flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:183$2851_Y.
Removed top 29 bits (of 32) from wire demo.$flatten\u_app.\u_flash_spi.\u_spi.$sub$../../common/hdl/flash/spi.v:172$2830_Y.
Removed top 28 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:149$3141_Y.
Removed top 28 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:329$3193_Y.
Removed top 30 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:362$3212_Y.
Removed top 28 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:374$3236_Y.
Removed top 64 bits (of 72) from wire demo.$flatten\u_usb_cdc.\u_bulk_endp.$and$../../../usb_cdc/bulk_endp.v:0$3133_Y.
Removed top 64 bits (of 72) from wire demo.$flatten\u_usb_cdc.\u_bulk_endp.$and$../../../usb_cdc/bulk_endp.v:0$3228_Y.
Removed top 1 bits (of 2) from wire demo.$flatten\u_usb_cdc.\u_ctrl_endp.$7\dev_state_d[1:0].
Removed top 7 bits (of 8) from wire demo.$flatten\u_usb_cdc.\u_ctrl_endp.$8\in_data[7:0].
Removed top 7 bits (of 8) from wire demo.$flatten\u_usb_cdc.\u_ctrl_endp.$9\in_data[7:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$10\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$11\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$12\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$13\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$14\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$3\datain_toggle_d[15:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$3\dataout_toggle_d[15:0].
Removed top 2 bits (of 5) from wire demo.$flatten\u_usb_cdc.\u_sie.$4\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2560.
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$4\datain_toggle_d[15:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$5\datain_toggle_d[15:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$6\datain_toggle_d[15:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$7\datain_toggle_d[15:0].
Removed top 28 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:506$2810_Y.
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2546_Y.
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2702_Y.
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2715_Y.
Removed top 15 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$extend$../../../usb_cdc/sie.v:364$2541_Y.
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:0$2545_Y.
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$procmux$14345_Y.
Removed top 2 bits (of 5) from wire demo.$flatten\u_usb_cdc.\u_sie.$procmux$15807_Y.
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2539_Y.
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2544_Y.
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2700_Y.
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2713_Y.
Removed top 1 bits (of 9) from wire demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\data_d[8:0].
Removed top 14 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:170$1981_Y.
Removed top 29 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:208$2000_Y.
Removed top 12 bits (of 18) from wire demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4445_Y.
Removed top 29 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:122$1927_Y.
Removed top 30 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:78$1915_Y.

15.14. Executing PEEPOPT pass (run peephole optimizers).

15.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 1 unused cells and 397 unused wires.
<suppressed ~2 debug messages>

15.16. Executing SHARE pass (SAT-based resource sharing).

15.17. Executing TECHMAP pass (map to technology primitives).

15.17.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

15.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~36 debug messages>

15.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~9 debug messages>

15.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 1 unused cells and 9 unused wires.
<suppressed ~2 debug messages>

15.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module demo:
  creating $macc model for $flatten\u_app.$add$../hdl/demo/app.v:254$1306 ($add).
  creating $macc model for $flatten\u_app.$sub$../hdl/demo/app.v:177$1250 ($sub).
  creating $macc model for $flatten\u_app.$sub$../hdl/demo/app.v:417$1364 ($sub).
  creating $macc model for $flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:227$2874 ($add).
  creating $macc model for $flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:234$2877 ($add).
  creating $macc model for $flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:295$2887 ($add).
  creating $macc model for $flatten\u_app.\u_flash_spi.\u_spi.$sub$../../common/hdl/flash/spi.v:172$2830 ($sub).
  creating $macc model for $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$951 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:149$3141 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:214$3166 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:317$3183 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:329$3193 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:362$3212 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:374$3236 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$3171 ($sub).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$3185 ($sub).
  creating $macc model for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:363$3265 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:250$2402 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:506$2810 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:170$1981 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:208$2000 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:95$1955 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:122$1927 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:78$1915 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:119$1924 ($sub).
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:119$1924.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:78$1915.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:122$1927.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:95$1955.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:208$2000.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:170$1981.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:506$2810.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:250$2402.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:363$3265.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$3185.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$3171.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:374$3236.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:362$3212.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:329$3193.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:317$3183.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:214$3166.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:149$3141.
  creating $alu model for $macc $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$951.
  creating $alu model for $macc $flatten\u_app.\u_flash_spi.\u_spi.$sub$../../common/hdl/flash/spi.v:172$2830.
  creating $alu model for $macc $flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:295$2887.
  creating $alu model for $macc $flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:234$2877.
  creating $alu model for $macc $flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:227$2874.
  creating $alu model for $macc $flatten\u_app.$sub$../hdl/demo/app.v:417$1364.
  creating $alu model for $macc $flatten\u_app.$sub$../hdl/demo/app.v:177$1250.
  creating $alu model for $macc $flatten\u_app.$add$../hdl/demo/app.v:254$1306.
  creating $alu model for $flatten\u_app.$lt$../hdl/demo/app.v:399$1323 ($lt): new $alu
  creating $alu cell for $flatten\u_app.$lt$../hdl/demo/app.v:399$1323: $auto$alumacc.cc:485:replace_alu$23464
  creating $alu cell for $flatten\u_app.$add$../hdl/demo/app.v:254$1306: $auto$alumacc.cc:485:replace_alu$23475
  creating $alu cell for $flatten\u_app.$sub$../hdl/demo/app.v:177$1250: $auto$alumacc.cc:485:replace_alu$23478
  creating $alu cell for $flatten\u_app.$sub$../hdl/demo/app.v:417$1364: $auto$alumacc.cc:485:replace_alu$23481
  creating $alu cell for $flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:227$2874: $auto$alumacc.cc:485:replace_alu$23484
  creating $alu cell for $flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:234$2877: $auto$alumacc.cc:485:replace_alu$23487
  creating $alu cell for $flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:295$2887: $auto$alumacc.cc:485:replace_alu$23490
  creating $alu cell for $flatten\u_app.\u_flash_spi.\u_spi.$sub$../../common/hdl/flash/spi.v:172$2830: $auto$alumacc.cc:485:replace_alu$23493
  creating $alu cell for $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$951: $auto$alumacc.cc:485:replace_alu$23496
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:149$3141: $auto$alumacc.cc:485:replace_alu$23499
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:214$3166: $auto$alumacc.cc:485:replace_alu$23502
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:317$3183: $auto$alumacc.cc:485:replace_alu$23505
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:329$3193: $auto$alumacc.cc:485:replace_alu$23508
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:362$3212: $auto$alumacc.cc:485:replace_alu$23511
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:374$3236: $auto$alumacc.cc:485:replace_alu$23514
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$3171: $auto$alumacc.cc:485:replace_alu$23517
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$3185: $auto$alumacc.cc:485:replace_alu$23520
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:363$3265: $auto$alumacc.cc:485:replace_alu$23523
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:250$2402: $auto$alumacc.cc:485:replace_alu$23526
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:506$2810: $auto$alumacc.cc:485:replace_alu$23529
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:170$1981: $auto$alumacc.cc:485:replace_alu$23532
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:208$2000: $auto$alumacc.cc:485:replace_alu$23535
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:95$1955: $auto$alumacc.cc:485:replace_alu$23538
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:122$1927: $auto$alumacc.cc:485:replace_alu$23541
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:78$1915: $auto$alumacc.cc:485:replace_alu$23544
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:119$1924: $auto$alumacc.cc:485:replace_alu$23547
  created 26 $alu and 0 $macc cells.

15.21. Executing OPT pass (performing simple optimizations).

15.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

15.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

15.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~227 debug messages>

15.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$5190: { $flatten\u_app.$procmux$5201_CMP $flatten\u_app.$procmux$5199_CMP $auto$opt_reduce.cc:134:opt_mux$23551 $flatten\u_app.$procmux$4938_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$5276: { $flatten\u_app.$procmux$5202_CMP $flatten\u_app.$procmux$5199_CMP $auto$opt_reduce.cc:134:opt_mux$23553 $flatten\u_app.$procmux$4938_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$5908: { $flatten\u_app.$procmux$5203_CMP $flatten\u_app.$procmux$5199_CMP $auto$opt_reduce.cc:134:opt_mux$23555 $flatten\u_app.$procmux$4938_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$11289: { $flatten\u_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:628$3020_Y $flatten\u_app.\u_flash_spi.$procmux$10453_CMP $flatten\u_app.\u_flash_spi.$procmux$10452_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$13026: { $flatten\u_app.\u_flash_spi.$procmux$12494_CMP $flatten\u_app.\u_flash_spi.$procmux$11138_CMP $auto$opt_reduce.cc:134:opt_mux$23557 $flatten\u_app.\u_flash_spi.$procmux$10456_CMP $flatten\u_app.\u_flash_spi.$procmux$13027_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$13036: { $flatten\u_app.\u_flash_spi.$procmux$12494_CMP $flatten\u_app.\u_flash_spi.$procmux$12251_CMP $flatten\u_app.\u_flash_spi.$procmux$11890_CMP $flatten\u_app.\u_flash_spi.$procmux$11488_CMP $flatten\u_app.\u_flash_spi.$procmux$11138_CMP $flatten\u_app.\u_flash_spi.$procmux$10726_CMP $flatten\u_app.\u_flash_spi.$procmux$10476_CMP $flatten\u_app.\u_flash_spi.$procmux$10000_CMP $flatten\u_app.\u_flash_spi.$procmux$10456_CMP $auto$opt_reduce.cc:134:opt_mux$21296 $flatten\u_app.\u_flash_spi.$procmux$13041_CMP $auto$opt_reduce.cc:134:opt_mux$21236 $auto$opt_reduce.cc:134:opt_mux$21294 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$13080: { $flatten\u_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:180$2847_Y $flatten\u_app.\u_flash_spi.$procmux$12494_CMP $flatten\u_app.\u_flash_spi.$procmux$12251_CMP $flatten\u_app.\u_flash_spi.$procmux$11890_CMP $flatten\u_app.\u_flash_spi.$procmux$11743_CMP $flatten\u_app.\u_flash_spi.$procmux$11488_CMP $flatten\u_app.\u_flash_spi.$procmux$11138_CMP $flatten\u_app.\u_flash_spi.$procmux$10968_CMP $flatten\u_app.\u_flash_spi.$procmux$10726_CMP $flatten\u_app.\u_flash_spi.$procmux$13048_CMP $flatten\u_app.\u_flash_spi.$procmux$10595_CMP $flatten\u_app.\u_flash_spi.$procmux$10476_CMP $flatten\u_app.\u_flash_spi.$procmux$10000_CMP $flatten\u_app.\u_flash_spi.$procmux$13029_CMP $flatten\u_app.\u_flash_spi.$procmux$10456_CMP $flatten\u_app.\u_flash_spi.$procmux$13027_CMP $flatten\u_app.\u_flash_spi.$procmux$13041_CMP $flatten\u_app.\u_flash_spi.$procmux$13040_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$13337: { $flatten\u_app.\u_flash_spi.$procmux$10000_CMP $auto$opt_reduce.cc:134:opt_mux$23559 $flatten\u_app.\u_flash_spi.$procmux$13041_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$9186: { $flatten\u_app.\u_flash_spi.$procmux$12494_CMP $auto$opt_reduce.cc:134:opt_mux$23561 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$9225: { $flatten\u_app.\u_flash_spi.$procmux$12251_CMP $auto$opt_reduce.cc:134:opt_mux$23565 $flatten\u_app.\u_flash_spi.$procmux$10726_CMP $auto$opt_reduce.cc:134:opt_mux$23563 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$9851: { $flatten\u_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:628$3020_Y $flatten\u_app.\u_flash_spi.$procmux$10453_CMP $flatten\u_app.\u_flash_spi.$procmux$10452_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13625: $auto$opt_reduce.cc:134:opt_mux$23567
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13630: { $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13446_CMP $auto$opt_reduce.cc:134:opt_mux$23569 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4407: $auto$opt_reduce.cc:134:opt_mux$21242
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$23550: { $flatten\u_app.$procmux$5192_CMP $flatten\u_app.$procmux$5193_CMP $flatten\u_app.$procmux$5194_CMP $flatten\u_app.$procmux$5200_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$23552: { $flatten\u_app.$procmux$5192_CMP $flatten\u_app.$procmux$5193_CMP $flatten\u_app.$procmux$5194_CMP $flatten\u_app.$procmux$5200_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$23554: { $flatten\u_app.$procmux$5192_CMP $flatten\u_app.$procmux$5193_CMP $flatten\u_app.$procmux$5194_CMP $flatten\u_app.$procmux$5200_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$23556: { $flatten\u_app.\u_flash_spi.$procmux$13029_CMP $flatten\u_app.\u_flash_spi.$procmux$11488_CMP $flatten\u_app.\u_flash_spi.$procmux$10000_CMP $flatten\u_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:180$2847_Y }
  Optimizing cells in module \demo.
Performed a total of 18 changes.

15.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~246 debug messages>
Removed a total of 82 cells.

15.21.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$22975 ($adffe) from module demo (D = \u_app.u_flash_spi.u_spi.wr_data_d, Q = \u_app.u_flash_spi.u_spi.wr_data_q).

15.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 91 unused wires.
<suppressed ~1 debug messages>

15.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

15.21.9. Rerunning OPT passes. (Maybe there is more to do..)

15.21.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~203 debug messages>

15.21.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    New input vector for $reduce_and cell $auto$opt_dff.cc:223:make_patterns_logic$23574: { $auto$opt_dff.cc:197:make_patterns_logic$23571 $auto$opt_dff.cc:197:make_patterns_logic$22978 $auto$opt_dff.cc:197:make_patterns_logic$22976 $auto$opt_dff.cc:197:make_patterns_logic$22969 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$9043: { $flatten\u_app.$procmux$5201_CMP $flatten\u_app.$procmux$5200_CMP $auto$opt_reduce.cc:134:opt_mux$23576 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$13036: { $flatten\u_app.\u_flash_spi.$procmux$12494_CMP $flatten\u_app.\u_flash_spi.$procmux$12251_CMP $flatten\u_app.\u_flash_spi.$procmux$11488_CMP $flatten\u_app.\u_flash_spi.$procmux$10726_CMP $flatten\u_app.\u_flash_spi.$procmux$10476_CMP $auto$opt_reduce.cc:134:opt_mux$23580 $auto$opt_reduce.cc:134:opt_mux$23578 $auto$opt_reduce.cc:134:opt_mux$21296 $flatten\u_app.\u_flash_spi.$procmux$13041_CMP $auto$opt_reduce.cc:134:opt_mux$21236 $auto$opt_reduce.cc:134:opt_mux$21294 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$17248: { $auto$opt_reduce.cc:134:opt_mux$21200 $auto$opt_reduce.cc:134:opt_mux$23582 }
  Optimizing cells in module \demo.
Performed a total of 4 changes.

15.21.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

15.21.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$23084 ($adffe) from module demo (D = \u_app.u_flash_spi.byte_cnt_d, Q = \u_app.u_flash_spi.byte_cnt_q).

15.21.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 1 unused cells and 3 unused wires.
<suppressed ~2 debug messages>

15.21.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

15.21.16. Rerunning OPT passes. (Maybe there is more to do..)

15.21.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~203 debug messages>

15.21.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    New input vector for $reduce_and cell $auto$opt_dff.cc:223:make_patterns_logic$23587: { $auto$opt_dff.cc:197:make_patterns_logic$23584 $auto$opt_dff.cc:197:make_patterns_logic$23105 $auto$opt_dff.cc:197:make_patterns_logic$23101 $auto$opt_dff.cc:197:make_patterns_logic$23099 $auto$opt_dff.cc:197:make_patterns_logic$23097 $auto$opt_dff.cc:197:make_patterns_logic$23093 $auto$opt_dff.cc:197:make_patterns_logic$23089 $auto$opt_dff.cc:197:make_patterns_logic$23085 $auto$opt_dff.cc:197:make_patterns_logic$23042 $auto$opt_dff.cc:197:make_patterns_logic$23040 $auto$opt_dff.cc:197:make_patterns_logic$23034 $auto$opt_dff.cc:197:make_patterns_logic$23030 }
  Optimizing cells in module \demo.
Performed a total of 1 changes.

15.21.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

15.21.20. Executing OPT_DFF pass (perform DFF optimizations).

15.21.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

15.21.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

15.21.23. Rerunning OPT passes. (Maybe there is more to do..)

15.21.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~203 debug messages>

15.21.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

15.21.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

15.21.27. Executing OPT_DFF pass (perform DFF optimizations).

15.21.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

15.21.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

15.21.30. Finished OPT passes. (There is nothing left to do.)

15.22. Executing MEMORY pass.

15.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

15.22.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

15.22.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

15.22.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

15.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

15.22.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

15.22.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

15.22.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

15.22.9. Executing MEMORY_COLLECT pass (generating $mem cells).

15.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

15.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).

15.25. Executing TECHMAP pass (map to technology primitives).

15.25.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

15.25.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

15.26. Executing ICE40_BRAMINIT pass.

15.27. Executing OPT pass (performing simple optimizations).

15.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~436 debug messages>

15.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

15.27.3. Executing OPT_DFF pass (perform DFF optimizations).

15.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 3 unused cells and 406 unused wires.
<suppressed ~4 debug messages>

15.27.5. Finished fast OPT passes.

15.28. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

15.29. Executing OPT pass (performing simple optimizations).

15.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

15.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

15.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~179 debug messages>

15.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$4952:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$24208 [17:13] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:561$1230.$result[31:0]$1508 [25] $auto$opt_expr.cc:205:group_cell_inputs$24208 [12:11] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:561$1230.$result[31:0]$1508 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$24208 [10:6] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:561$1230.$result[31:0]$1508 [15] $auto$opt_expr.cc:205:group_cell_inputs$24208 [5:3] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:561$1230.$result[31:0]$1508 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$24208 [2] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:561$1230.$result[31:0]$1508 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$24208 [1] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:561$1230.$result[31:0]$1508 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$24208 [0] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:561$1230.$result[31:0]$1508 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24208 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$24208 [30] $auto$opt_expr.cc:205:group_cell_inputs$24208 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$24208 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$24208 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$24208 [27] $auto$opt_expr.cc:205:group_cell_inputs$24208 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$24208 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$24208 [2] $auto$opt_expr.cc:205:group_cell_inputs$24208 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$24208 [1] $auto$opt_expr.cc:205:group_cell_inputs$24208 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$24208 [0] $auto$opt_expr.cc:205:group_cell_inputs$24208 [19:18] 1'1 }, Y=$flatten\u_app.$10\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1400
      New ports: A={ $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:561$1230.$result[31:0]$1508 [25] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:561$1230.$result[31:0]$1508 [22:21] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:561$1230.$result[31:0]$1508 [15] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:561$1230.$result[31:0]$1508 [11:9] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:561$1230.$result[31:0]$1508 [7:6] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:561$1230.$result[31:0]$1508 [4:3] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:561$1230.$result[31:0]$1508 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24208 [30:18] 1'1 }, Y={ $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1400 [26] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1400 [23:22] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1400 [16] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1400 [12:10] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1400 [8:7] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1400 [5:4] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1400 [2:0] }
      New connections: { $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1400 [31:27] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1400 [25:24] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1400 [21:17] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1400 [15:13] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1400 [9] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1400 [6] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1400 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$24208 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$4963:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$24179 [17:13] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1392 [25] $auto$opt_expr.cc:205:group_cell_inputs$24179 [12:11] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1392 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$24179 [10:6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1392 [15] $auto$opt_expr.cc:205:group_cell_inputs$24179 [5:3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1392 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$24179 [2] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1392 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$24179 [1] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1392 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$24179 [0] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1392 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24179 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$24179 [30] $auto$opt_expr.cc:205:group_cell_inputs$24179 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$24179 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$24179 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$24179 [27] $auto$opt_expr.cc:205:group_cell_inputs$24179 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$24179 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$24179 [2] $auto$opt_expr.cc:205:group_cell_inputs$24179 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$24179 [1] $auto$opt_expr.cc:205:group_cell_inputs$24179 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$24179 [0] $auto$opt_expr.cc:205:group_cell_inputs$24179 [19:18] 1'1 }, Y={ $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:561$1230.$result[31:0]$1508 [31] $auto$opt_expr.cc:205:group_cell_inputs$24208 [17:13] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:561$1230.$result[31:0]$1508 [25] $auto$opt_expr.cc:205:group_cell_inputs$24208 [12:11] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:561$1230.$result[31:0]$1508 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$24208 [10:6] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:561$1230.$result[31:0]$1508 [15] $auto$opt_expr.cc:205:group_cell_inputs$24208 [5:3] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:561$1230.$result[31:0]$1508 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$24208 [2] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:561$1230.$result[31:0]$1508 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$24208 [1] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:561$1230.$result[31:0]$1508 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$24208 [0] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:561$1230.$result[31:0]$1508 [1:0] }
      New ports: A={ $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1392 [25] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1392 [22:21] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1392 [15] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1392 [11:9] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1392 [7:6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1392 [4:3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1392 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24179 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$24208 [13] $auto$opt_expr.cc:205:group_cell_inputs$24208 [11] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:561$1230.$result[31:0]$1508 [22] $auto$opt_expr.cc:205:group_cell_inputs$24208 [6] $auto$opt_expr.cc:205:group_cell_inputs$24208 [3] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:561$1230.$result[31:0]$1508 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$24208 [2] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:561$1230.$result[31:0]$1508 [7] $auto$opt_expr.cc:205:group_cell_inputs$24208 [1] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:561$1230.$result[31:0]$1508 [4] $auto$opt_expr.cc:205:group_cell_inputs$24208 [0] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:561$1230.$result[31:0]$1508 [1:0] }
      New connections: { $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:561$1230.$result[31:0]$1508 [31] $auto$opt_expr.cc:205:group_cell_inputs$24208 [17:14] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:561$1230.$result[31:0]$1508 [25] $auto$opt_expr.cc:205:group_cell_inputs$24208 [12] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:561$1230.$result[31:0]$1508 [21] $auto$opt_expr.cc:205:group_cell_inputs$24208 [10:7] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:561$1230.$result[31:0]$1508 [15] $auto$opt_expr.cc:205:group_cell_inputs$24208 [5:4] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:561$1230.$result[31:0]$1508 [9] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:561$1230.$result[31:0]$1508 [6] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:561$1230.$result[31:0]$1508 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$24179 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$4974:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$24150 [17:13] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1388 [25] $auto$opt_expr.cc:205:group_cell_inputs$24150 [12:11] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1388 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$24150 [10:6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1388 [15] $auto$opt_expr.cc:205:group_cell_inputs$24150 [5:3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1388 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$24150 [2] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1388 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$24150 [1] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1388 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$24150 [0] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1388 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24150 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$24150 [30] $auto$opt_expr.cc:205:group_cell_inputs$24150 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$24150 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$24150 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$24150 [27] $auto$opt_expr.cc:205:group_cell_inputs$24150 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$24150 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$24150 [2] $auto$opt_expr.cc:205:group_cell_inputs$24150 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$24150 [1] $auto$opt_expr.cc:205:group_cell_inputs$24150 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$24150 [0] $auto$opt_expr.cc:205:group_cell_inputs$24150 [19:18] 1'1 }, Y={ $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1392 [31] $auto$opt_expr.cc:205:group_cell_inputs$24179 [17:13] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1392 [25] $auto$opt_expr.cc:205:group_cell_inputs$24179 [12:11] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1392 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$24179 [10:6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1392 [15] $auto$opt_expr.cc:205:group_cell_inputs$24179 [5:3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1392 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$24179 [2] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1392 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$24179 [1] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1392 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$24179 [0] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1392 [1:0] }
      New ports: A={ $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1388 [25] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1388 [22:21] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1388 [15] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1388 [11:9] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1388 [7:6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1388 [4:3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1388 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24150 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$24179 [13] $auto$opt_expr.cc:205:group_cell_inputs$24179 [11] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1392 [22] $auto$opt_expr.cc:205:group_cell_inputs$24179 [6] $auto$opt_expr.cc:205:group_cell_inputs$24179 [3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1392 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$24179 [2] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1392 [7] $auto$opt_expr.cc:205:group_cell_inputs$24179 [1] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1392 [4] $auto$opt_expr.cc:205:group_cell_inputs$24179 [0] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1392 [1:0] }
      New connections: { $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1392 [31] $auto$opt_expr.cc:205:group_cell_inputs$24179 [17:14] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1392 [25] $auto$opt_expr.cc:205:group_cell_inputs$24179 [12] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1392 [21] $auto$opt_expr.cc:205:group_cell_inputs$24179 [10:7] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1392 [15] $auto$opt_expr.cc:205:group_cell_inputs$24179 [5:4] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1392 [9] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1392 [6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1392 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$24150 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$4985:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$24121 [17:13] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1384 [25] $auto$opt_expr.cc:205:group_cell_inputs$24121 [12:11] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1384 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$24121 [10:6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1384 [15] $auto$opt_expr.cc:205:group_cell_inputs$24121 [5:3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1384 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$24121 [2] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1384 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$24121 [1] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1384 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$24121 [0] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1384 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24121 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$24121 [30] $auto$opt_expr.cc:205:group_cell_inputs$24121 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$24121 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$24121 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$24121 [27] $auto$opt_expr.cc:205:group_cell_inputs$24121 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$24121 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$24121 [2] $auto$opt_expr.cc:205:group_cell_inputs$24121 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$24121 [1] $auto$opt_expr.cc:205:group_cell_inputs$24121 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$24121 [0] $auto$opt_expr.cc:205:group_cell_inputs$24121 [19:18] 1'1 }, Y={ $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1388 [31] $auto$opt_expr.cc:205:group_cell_inputs$24150 [17:13] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1388 [25] $auto$opt_expr.cc:205:group_cell_inputs$24150 [12:11] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1388 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$24150 [10:6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1388 [15] $auto$opt_expr.cc:205:group_cell_inputs$24150 [5:3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1388 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$24150 [2] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1388 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$24150 [1] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1388 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$24150 [0] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1388 [1:0] }
      New ports: A={ $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1384 [25] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1384 [22:21] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1384 [15] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1384 [11:9] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1384 [7:6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1384 [4:3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1384 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24121 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$24150 [13] $auto$opt_expr.cc:205:group_cell_inputs$24150 [11] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1388 [22] $auto$opt_expr.cc:205:group_cell_inputs$24150 [6] $auto$opt_expr.cc:205:group_cell_inputs$24150 [3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1388 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$24150 [2] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1388 [7] $auto$opt_expr.cc:205:group_cell_inputs$24150 [1] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1388 [4] $auto$opt_expr.cc:205:group_cell_inputs$24150 [0] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1388 [1:0] }
      New connections: { $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1388 [31] $auto$opt_expr.cc:205:group_cell_inputs$24150 [17:14] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1388 [25] $auto$opt_expr.cc:205:group_cell_inputs$24150 [12] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1388 [21] $auto$opt_expr.cc:205:group_cell_inputs$24150 [10:7] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1388 [15] $auto$opt_expr.cc:205:group_cell_inputs$24150 [5:4] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1388 [9] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1388 [6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1388 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$24121 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$4996:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$24092 [17:13] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1380 [25] $auto$opt_expr.cc:205:group_cell_inputs$24092 [12:11] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1380 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$24092 [10:6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1380 [15] $auto$opt_expr.cc:205:group_cell_inputs$24092 [5:3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1380 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$24092 [2] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1380 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$24092 [1] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1380 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$24092 [0] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1380 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24092 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$24092 [30] $auto$opt_expr.cc:205:group_cell_inputs$24092 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$24092 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$24092 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$24092 [27] $auto$opt_expr.cc:205:group_cell_inputs$24092 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$24092 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$24092 [2] $auto$opt_expr.cc:205:group_cell_inputs$24092 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$24092 [1] $auto$opt_expr.cc:205:group_cell_inputs$24092 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$24092 [0] $auto$opt_expr.cc:205:group_cell_inputs$24092 [19:18] 1'1 }, Y={ $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1384 [31] $auto$opt_expr.cc:205:group_cell_inputs$24121 [17:13] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1384 [25] $auto$opt_expr.cc:205:group_cell_inputs$24121 [12:11] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1384 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$24121 [10:6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1384 [15] $auto$opt_expr.cc:205:group_cell_inputs$24121 [5:3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1384 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$24121 [2] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1384 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$24121 [1] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1384 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$24121 [0] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1384 [1:0] }
      New ports: A={ $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1380 [25] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1380 [22:21] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1380 [15] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1380 [11:9] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1380 [7:6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1380 [4:3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1380 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24092 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$24121 [13] $auto$opt_expr.cc:205:group_cell_inputs$24121 [11] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1384 [22] $auto$opt_expr.cc:205:group_cell_inputs$24121 [6] $auto$opt_expr.cc:205:group_cell_inputs$24121 [3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1384 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$24121 [2] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1384 [7] $auto$opt_expr.cc:205:group_cell_inputs$24121 [1] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1384 [4] $auto$opt_expr.cc:205:group_cell_inputs$24121 [0] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1384 [1:0] }
      New connections: { $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1384 [31] $auto$opt_expr.cc:205:group_cell_inputs$24121 [17:14] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1384 [25] $auto$opt_expr.cc:205:group_cell_inputs$24121 [12] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1384 [21] $auto$opt_expr.cc:205:group_cell_inputs$24121 [10:7] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1384 [15] $auto$opt_expr.cc:205:group_cell_inputs$24121 [5:4] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1384 [9] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1384 [6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1384 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$24092 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5007:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$24063 [17:13] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1376 [25] $auto$opt_expr.cc:205:group_cell_inputs$24063 [12:11] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1376 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$24063 [10:6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1376 [15] $auto$opt_expr.cc:205:group_cell_inputs$24063 [5:3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1376 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$24063 [2] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1376 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$24063 [1] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1376 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$24063 [0] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1376 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24063 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$24063 [30] $auto$opt_expr.cc:205:group_cell_inputs$24063 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$24063 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$24063 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$24063 [27] $auto$opt_expr.cc:205:group_cell_inputs$24063 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$24063 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$24063 [2] $auto$opt_expr.cc:205:group_cell_inputs$24063 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$24063 [1] $auto$opt_expr.cc:205:group_cell_inputs$24063 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$24063 [0] $auto$opt_expr.cc:205:group_cell_inputs$24063 [19:18] 1'1 }, Y={ $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1380 [31] $auto$opt_expr.cc:205:group_cell_inputs$24092 [17:13] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1380 [25] $auto$opt_expr.cc:205:group_cell_inputs$24092 [12:11] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1380 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$24092 [10:6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1380 [15] $auto$opt_expr.cc:205:group_cell_inputs$24092 [5:3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1380 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$24092 [2] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1380 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$24092 [1] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1380 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$24092 [0] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1380 [1:0] }
      New ports: A={ $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1376 [25] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1376 [22:21] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1376 [15] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1376 [11:9] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1376 [7:6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1376 [4:3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1376 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24063 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$24092 [13] $auto$opt_expr.cc:205:group_cell_inputs$24092 [11] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1380 [22] $auto$opt_expr.cc:205:group_cell_inputs$24092 [6] $auto$opt_expr.cc:205:group_cell_inputs$24092 [3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1380 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$24092 [2] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1380 [7] $auto$opt_expr.cc:205:group_cell_inputs$24092 [1] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1380 [4] $auto$opt_expr.cc:205:group_cell_inputs$24092 [0] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1380 [1:0] }
      New connections: { $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1380 [31] $auto$opt_expr.cc:205:group_cell_inputs$24092 [17:14] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1380 [25] $auto$opt_expr.cc:205:group_cell_inputs$24092 [12] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1380 [21] $auto$opt_expr.cc:205:group_cell_inputs$24092 [10:7] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1380 [15] $auto$opt_expr.cc:205:group_cell_inputs$24092 [5:4] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1380 [9] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1380 [6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1380 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$24063 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5018:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$24034 [17:13] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1372 [25] $auto$opt_expr.cc:205:group_cell_inputs$24034 [12:11] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1372 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$24034 [10:6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1372 [15] $auto$opt_expr.cc:205:group_cell_inputs$24034 [5:3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1372 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$24034 [2] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1372 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$24034 [1] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1372 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$24034 [0] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1372 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24034 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$24034 [30] $auto$opt_expr.cc:205:group_cell_inputs$24034 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$24034 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$24034 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$24034 [27] $auto$opt_expr.cc:205:group_cell_inputs$24034 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$24034 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$24034 [2] $auto$opt_expr.cc:205:group_cell_inputs$24034 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$24034 [1] $auto$opt_expr.cc:205:group_cell_inputs$24034 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$24034 [0] $auto$opt_expr.cc:205:group_cell_inputs$24034 [19:18] 1'1 }, Y={ $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1376 [31] $auto$opt_expr.cc:205:group_cell_inputs$24063 [17:13] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1376 [25] $auto$opt_expr.cc:205:group_cell_inputs$24063 [12:11] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1376 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$24063 [10:6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1376 [15] $auto$opt_expr.cc:205:group_cell_inputs$24063 [5:3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1376 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$24063 [2] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1376 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$24063 [1] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1376 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$24063 [0] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1376 [1:0] }
      New ports: A={ $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1372 [25] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1372 [22:21] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1372 [15] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1372 [11:9] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1372 [7:6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1372 [4:3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1372 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24034 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$24063 [13] $auto$opt_expr.cc:205:group_cell_inputs$24063 [11] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1376 [22] $auto$opt_expr.cc:205:group_cell_inputs$24063 [6] $auto$opt_expr.cc:205:group_cell_inputs$24063 [3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1376 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$24063 [2] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1376 [7] $auto$opt_expr.cc:205:group_cell_inputs$24063 [1] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1376 [4] $auto$opt_expr.cc:205:group_cell_inputs$24063 [0] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1376 [1:0] }
      New connections: { $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1376 [31] $auto$opt_expr.cc:205:group_cell_inputs$24063 [17:14] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1376 [25] $auto$opt_expr.cc:205:group_cell_inputs$24063 [12] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1376 [21] $auto$opt_expr.cc:205:group_cell_inputs$24063 [10:7] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1376 [15] $auto$opt_expr.cc:205:group_cell_inputs$24063 [5:4] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1376 [9] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1376 [6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1376 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$24034 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5029:
      Old ports: A={ \u_app.crc32_q [30:0] 1'0 }, B={ \u_app.crc32_q [30:26] $auto$opt_expr.cc:205:group_cell_inputs$23802 [30] \u_app.crc32_q [24:23] $auto$opt_expr.cc:205:group_cell_inputs$23802 [29:28] \u_app.crc32_q [20:16] $auto$opt_expr.cc:205:group_cell_inputs$23802 [27] \u_app.crc32_q [14:12] $auto$opt_expr.cc:205:group_cell_inputs$23802 [26:24] \u_app.crc32_q [8] $auto$opt_expr.cc:205:group_cell_inputs$23802 [23:22] \u_app.crc32_q [5] $auto$opt_expr.cc:205:group_cell_inputs$23802 [21:20] \u_app.crc32_q [2] $auto$opt_expr.cc:205:group_cell_inputs$23802 [19:18] 1'1 }, Y={ $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1372 [31] $auto$opt_expr.cc:205:group_cell_inputs$24034 [17:13] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1372 [25] $auto$opt_expr.cc:205:group_cell_inputs$24034 [12:11] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1372 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$24034 [10:6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1372 [15] $auto$opt_expr.cc:205:group_cell_inputs$24034 [5:3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1372 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$24034 [2] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1372 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$24034 [1] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1372 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$24034 [0] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1372 [1:0] }
      New ports: A={ \u_app.crc32_q [25] \u_app.crc32_q [22:21] \u_app.crc32_q [15] \u_app.crc32_q [11:9] \u_app.crc32_q [7:6] \u_app.crc32_q [4:3] \u_app.crc32_q [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23802 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$24034 [13] $auto$opt_expr.cc:205:group_cell_inputs$24034 [11] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1372 [22] $auto$opt_expr.cc:205:group_cell_inputs$24034 [6] $auto$opt_expr.cc:205:group_cell_inputs$24034 [3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1372 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$24034 [2] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1372 [7] $auto$opt_expr.cc:205:group_cell_inputs$24034 [1] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1372 [4] $auto$opt_expr.cc:205:group_cell_inputs$24034 [0] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1372 [1:0] }
      New connections: { $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1372 [31] $auto$opt_expr.cc:205:group_cell_inputs$24034 [17:14] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1372 [25] $auto$opt_expr.cc:205:group_cell_inputs$24034 [12] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1372 [21] $auto$opt_expr.cc:205:group_cell_inputs$24034 [10:7] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1372 [15] $auto$opt_expr.cc:205:group_cell_inputs$24034 [5:4] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1372 [9] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1372 [6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:424$1217.$result[31:0]$1372 [3] } = { \u_app.crc32_q [30:26] \u_app.crc32_q [24:23] \u_app.crc32_q [20:16] \u_app.crc32_q [14:12] \u_app.crc32_q [8] \u_app.crc32_q [5] \u_app.crc32_q [2] }
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$6647:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$24005 [17:13] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1355 [25] $auto$opt_expr.cc:205:group_cell_inputs$24005 [12:11] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1355 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$24005 [10:6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1355 [15] $auto$opt_expr.cc:205:group_cell_inputs$24005 [5:3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1355 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$24005 [2] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1355 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$24005 [1] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1355 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$24005 [0] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1355 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24005 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$24005 [30] $auto$opt_expr.cc:205:group_cell_inputs$24005 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$24005 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$24005 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$24005 [27] $auto$opt_expr.cc:205:group_cell_inputs$24005 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$24005 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$24005 [2] $auto$opt_expr.cc:205:group_cell_inputs$24005 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$24005 [1] $auto$opt_expr.cc:205:group_cell_inputs$24005 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$24005 [0] $auto$opt_expr.cc:205:group_cell_inputs$24005 [19:18] 1'1 }, Y=$flatten\u_app.$10\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1359
      New ports: A={ $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1355 [25] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1355 [22:21] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1355 [15] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1355 [11:9] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1355 [7:6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1355 [4:3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1355 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24005 [30:18] 1'1 }, Y={ $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1359 [26] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1359 [23:22] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1359 [16] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1359 [12:10] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1359 [8:7] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1359 [5:4] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1359 [2:0] }
      New connections: { $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1359 [31:27] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1359 [25:24] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1359 [21:17] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1359 [15:13] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1359 [9] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1359 [6] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1359 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$24005 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$6664:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$23976 [17:13] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1351 [25] $auto$opt_expr.cc:205:group_cell_inputs$23976 [12:11] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1351 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$23976 [10:6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1351 [15] $auto$opt_expr.cc:205:group_cell_inputs$23976 [5:3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1351 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$23976 [2] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1351 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$23976 [1] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1351 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$23976 [0] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1351 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23976 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$23976 [30] $auto$opt_expr.cc:205:group_cell_inputs$23976 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$23976 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$23976 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$23976 [27] $auto$opt_expr.cc:205:group_cell_inputs$23976 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$23976 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$23976 [2] $auto$opt_expr.cc:205:group_cell_inputs$23976 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$23976 [1] $auto$opt_expr.cc:205:group_cell_inputs$23976 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$23976 [0] $auto$opt_expr.cc:205:group_cell_inputs$23976 [19:18] 1'1 }, Y={ $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1355 [31] $auto$opt_expr.cc:205:group_cell_inputs$24005 [17:13] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1355 [25] $auto$opt_expr.cc:205:group_cell_inputs$24005 [12:11] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1355 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$24005 [10:6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1355 [15] $auto$opt_expr.cc:205:group_cell_inputs$24005 [5:3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1355 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$24005 [2] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1355 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$24005 [1] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1355 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$24005 [0] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1355 [1:0] }
      New ports: A={ $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1351 [25] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1351 [22:21] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1351 [15] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1351 [11:9] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1351 [7:6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1351 [4:3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1351 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23976 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$24005 [13] $auto$opt_expr.cc:205:group_cell_inputs$24005 [11] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1355 [22] $auto$opt_expr.cc:205:group_cell_inputs$24005 [6] $auto$opt_expr.cc:205:group_cell_inputs$24005 [3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1355 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$24005 [2] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1355 [7] $auto$opt_expr.cc:205:group_cell_inputs$24005 [1] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1355 [4] $auto$opt_expr.cc:205:group_cell_inputs$24005 [0] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1355 [1:0] }
      New connections: { $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1355 [31] $auto$opt_expr.cc:205:group_cell_inputs$24005 [17:14] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1355 [25] $auto$opt_expr.cc:205:group_cell_inputs$24005 [12] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1355 [21] $auto$opt_expr.cc:205:group_cell_inputs$24005 [10:7] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1355 [15] $auto$opt_expr.cc:205:group_cell_inputs$24005 [5:4] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1355 [9] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1355 [6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1355 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$23976 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$6681:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$23947 [17:13] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1347 [25] $auto$opt_expr.cc:205:group_cell_inputs$23947 [12:11] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1347 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$23947 [10:6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1347 [15] $auto$opt_expr.cc:205:group_cell_inputs$23947 [5:3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1347 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$23947 [2] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1347 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$23947 [1] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1347 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$23947 [0] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1347 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23947 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$23947 [30] $auto$opt_expr.cc:205:group_cell_inputs$23947 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$23947 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$23947 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$23947 [27] $auto$opt_expr.cc:205:group_cell_inputs$23947 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$23947 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$23947 [2] $auto$opt_expr.cc:205:group_cell_inputs$23947 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$23947 [1] $auto$opt_expr.cc:205:group_cell_inputs$23947 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$23947 [0] $auto$opt_expr.cc:205:group_cell_inputs$23947 [19:18] 1'1 }, Y={ $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1351 [31] $auto$opt_expr.cc:205:group_cell_inputs$23976 [17:13] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1351 [25] $auto$opt_expr.cc:205:group_cell_inputs$23976 [12:11] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1351 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$23976 [10:6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1351 [15] $auto$opt_expr.cc:205:group_cell_inputs$23976 [5:3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1351 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$23976 [2] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1351 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$23976 [1] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1351 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$23976 [0] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1351 [1:0] }
      New ports: A={ $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1347 [25] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1347 [22:21] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1347 [15] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1347 [11:9] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1347 [7:6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1347 [4:3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1347 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23947 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$23976 [13] $auto$opt_expr.cc:205:group_cell_inputs$23976 [11] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1351 [22] $auto$opt_expr.cc:205:group_cell_inputs$23976 [6] $auto$opt_expr.cc:205:group_cell_inputs$23976 [3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1351 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$23976 [2] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1351 [7] $auto$opt_expr.cc:205:group_cell_inputs$23976 [1] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1351 [4] $auto$opt_expr.cc:205:group_cell_inputs$23976 [0] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1351 [1:0] }
      New connections: { $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1351 [31] $auto$opt_expr.cc:205:group_cell_inputs$23976 [17:14] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1351 [25] $auto$opt_expr.cc:205:group_cell_inputs$23976 [12] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1351 [21] $auto$opt_expr.cc:205:group_cell_inputs$23976 [10:7] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1351 [15] $auto$opt_expr.cc:205:group_cell_inputs$23976 [5:4] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1351 [9] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1351 [6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1351 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$23947 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$6698:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$23918 [17:13] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1343 [25] $auto$opt_expr.cc:205:group_cell_inputs$23918 [12:11] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1343 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$23918 [10:6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1343 [15] $auto$opt_expr.cc:205:group_cell_inputs$23918 [5:3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1343 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$23918 [2] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1343 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$23918 [1] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1343 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$23918 [0] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1343 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23918 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$23918 [30] $auto$opt_expr.cc:205:group_cell_inputs$23918 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$23918 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$23918 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$23918 [27] $auto$opt_expr.cc:205:group_cell_inputs$23918 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$23918 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$23918 [2] $auto$opt_expr.cc:205:group_cell_inputs$23918 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$23918 [1] $auto$opt_expr.cc:205:group_cell_inputs$23918 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$23918 [0] $auto$opt_expr.cc:205:group_cell_inputs$23918 [19:18] 1'1 }, Y={ $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1347 [31] $auto$opt_expr.cc:205:group_cell_inputs$23947 [17:13] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1347 [25] $auto$opt_expr.cc:205:group_cell_inputs$23947 [12:11] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1347 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$23947 [10:6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1347 [15] $auto$opt_expr.cc:205:group_cell_inputs$23947 [5:3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1347 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$23947 [2] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1347 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$23947 [1] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1347 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$23947 [0] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1347 [1:0] }
      New ports: A={ $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1343 [25] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1343 [22:21] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1343 [15] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1343 [11:9] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1343 [7:6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1343 [4:3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1343 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23918 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$23947 [13] $auto$opt_expr.cc:205:group_cell_inputs$23947 [11] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1347 [22] $auto$opt_expr.cc:205:group_cell_inputs$23947 [6] $auto$opt_expr.cc:205:group_cell_inputs$23947 [3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1347 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$23947 [2] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1347 [7] $auto$opt_expr.cc:205:group_cell_inputs$23947 [1] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1347 [4] $auto$opt_expr.cc:205:group_cell_inputs$23947 [0] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1347 [1:0] }
      New connections: { $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1347 [31] $auto$opt_expr.cc:205:group_cell_inputs$23947 [17:14] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1347 [25] $auto$opt_expr.cc:205:group_cell_inputs$23947 [12] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1347 [21] $auto$opt_expr.cc:205:group_cell_inputs$23947 [10:7] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1347 [15] $auto$opt_expr.cc:205:group_cell_inputs$23947 [5:4] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1347 [9] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1347 [6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1347 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$23918 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$6715:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$23889 [17:13] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1339 [25] $auto$opt_expr.cc:205:group_cell_inputs$23889 [12:11] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1339 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$23889 [10:6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1339 [15] $auto$opt_expr.cc:205:group_cell_inputs$23889 [5:3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1339 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$23889 [2] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1339 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$23889 [1] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1339 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$23889 [0] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1339 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23889 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$23889 [30] $auto$opt_expr.cc:205:group_cell_inputs$23889 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$23889 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$23889 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$23889 [27] $auto$opt_expr.cc:205:group_cell_inputs$23889 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$23889 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$23889 [2] $auto$opt_expr.cc:205:group_cell_inputs$23889 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$23889 [1] $auto$opt_expr.cc:205:group_cell_inputs$23889 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$23889 [0] $auto$opt_expr.cc:205:group_cell_inputs$23889 [19:18] 1'1 }, Y={ $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1343 [31] $auto$opt_expr.cc:205:group_cell_inputs$23918 [17:13] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1343 [25] $auto$opt_expr.cc:205:group_cell_inputs$23918 [12:11] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1343 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$23918 [10:6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1343 [15] $auto$opt_expr.cc:205:group_cell_inputs$23918 [5:3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1343 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$23918 [2] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1343 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$23918 [1] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1343 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$23918 [0] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1343 [1:0] }
      New ports: A={ $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1339 [25] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1339 [22:21] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1339 [15] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1339 [11:9] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1339 [7:6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1339 [4:3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1339 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23889 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$23918 [13] $auto$opt_expr.cc:205:group_cell_inputs$23918 [11] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1343 [22] $auto$opt_expr.cc:205:group_cell_inputs$23918 [6] $auto$opt_expr.cc:205:group_cell_inputs$23918 [3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1343 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$23918 [2] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1343 [7] $auto$opt_expr.cc:205:group_cell_inputs$23918 [1] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1343 [4] $auto$opt_expr.cc:205:group_cell_inputs$23918 [0] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1343 [1:0] }
      New connections: { $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1343 [31] $auto$opt_expr.cc:205:group_cell_inputs$23918 [17:14] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1343 [25] $auto$opt_expr.cc:205:group_cell_inputs$23918 [12] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1343 [21] $auto$opt_expr.cc:205:group_cell_inputs$23918 [10:7] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1343 [15] $auto$opt_expr.cc:205:group_cell_inputs$23918 [5:4] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1343 [9] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1343 [6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1343 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$23889 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$6732:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$23860 [17:13] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1335 [25] $auto$opt_expr.cc:205:group_cell_inputs$23860 [12:11] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1335 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$23860 [10:6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1335 [15] $auto$opt_expr.cc:205:group_cell_inputs$23860 [5:3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1335 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$23860 [2] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1335 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$23860 [1] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1335 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$23860 [0] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1335 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23860 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$23860 [30] $auto$opt_expr.cc:205:group_cell_inputs$23860 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$23860 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$23860 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$23860 [27] $auto$opt_expr.cc:205:group_cell_inputs$23860 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$23860 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$23860 [2] $auto$opt_expr.cc:205:group_cell_inputs$23860 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$23860 [1] $auto$opt_expr.cc:205:group_cell_inputs$23860 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$23860 [0] $auto$opt_expr.cc:205:group_cell_inputs$23860 [19:18] 1'1 }, Y={ $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1339 [31] $auto$opt_expr.cc:205:group_cell_inputs$23889 [17:13] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1339 [25] $auto$opt_expr.cc:205:group_cell_inputs$23889 [12:11] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1339 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$23889 [10:6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1339 [15] $auto$opt_expr.cc:205:group_cell_inputs$23889 [5:3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1339 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$23889 [2] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1339 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$23889 [1] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1339 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$23889 [0] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1339 [1:0] }
      New ports: A={ $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1335 [25] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1335 [22:21] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1335 [15] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1335 [11:9] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1335 [7:6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1335 [4:3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1335 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23860 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$23889 [13] $auto$opt_expr.cc:205:group_cell_inputs$23889 [11] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1339 [22] $auto$opt_expr.cc:205:group_cell_inputs$23889 [6] $auto$opt_expr.cc:205:group_cell_inputs$23889 [3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1339 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$23889 [2] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1339 [7] $auto$opt_expr.cc:205:group_cell_inputs$23889 [1] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1339 [4] $auto$opt_expr.cc:205:group_cell_inputs$23889 [0] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1339 [1:0] }
      New connections: { $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1339 [31] $auto$opt_expr.cc:205:group_cell_inputs$23889 [17:14] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1339 [25] $auto$opt_expr.cc:205:group_cell_inputs$23889 [12] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1339 [21] $auto$opt_expr.cc:205:group_cell_inputs$23889 [10:7] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1339 [15] $auto$opt_expr.cc:205:group_cell_inputs$23889 [5:4] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1339 [9] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1339 [6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1339 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$23860 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$6749:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$23831 [17:13] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1331 [25] $auto$opt_expr.cc:205:group_cell_inputs$23831 [12:11] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1331 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$23831 [10:6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1331 [15] $auto$opt_expr.cc:205:group_cell_inputs$23831 [5:3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1331 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$23831 [2] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1331 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$23831 [1] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1331 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$23831 [0] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1331 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23831 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$23831 [30] $auto$opt_expr.cc:205:group_cell_inputs$23831 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$23831 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$23831 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$23831 [27] $auto$opt_expr.cc:205:group_cell_inputs$23831 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$23831 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$23831 [2] $auto$opt_expr.cc:205:group_cell_inputs$23831 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$23831 [1] $auto$opt_expr.cc:205:group_cell_inputs$23831 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$23831 [0] $auto$opt_expr.cc:205:group_cell_inputs$23831 [19:18] 1'1 }, Y={ $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1335 [31] $auto$opt_expr.cc:205:group_cell_inputs$23860 [17:13] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1335 [25] $auto$opt_expr.cc:205:group_cell_inputs$23860 [12:11] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1335 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$23860 [10:6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1335 [15] $auto$opt_expr.cc:205:group_cell_inputs$23860 [5:3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1335 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$23860 [2] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1335 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$23860 [1] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1335 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$23860 [0] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1335 [1:0] }
      New ports: A={ $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1331 [25] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1331 [22:21] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1331 [15] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1331 [11:9] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1331 [7:6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1331 [4:3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1331 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23831 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$23860 [13] $auto$opt_expr.cc:205:group_cell_inputs$23860 [11] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1335 [22] $auto$opt_expr.cc:205:group_cell_inputs$23860 [6] $auto$opt_expr.cc:205:group_cell_inputs$23860 [3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1335 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$23860 [2] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1335 [7] $auto$opt_expr.cc:205:group_cell_inputs$23860 [1] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1335 [4] $auto$opt_expr.cc:205:group_cell_inputs$23860 [0] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1335 [1:0] }
      New connections: { $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1335 [31] $auto$opt_expr.cc:205:group_cell_inputs$23860 [17:14] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1335 [25] $auto$opt_expr.cc:205:group_cell_inputs$23860 [12] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1335 [21] $auto$opt_expr.cc:205:group_cell_inputs$23860 [10:7] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1335 [15] $auto$opt_expr.cc:205:group_cell_inputs$23860 [5:4] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1335 [9] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1335 [6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1335 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$23831 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$6766:
      Old ports: A={ \u_app.crc32_q [30:0] 1'0 }, B={ \u_app.crc32_q [30:26] $auto$opt_expr.cc:205:group_cell_inputs$23802 [30] \u_app.crc32_q [24:23] $auto$opt_expr.cc:205:group_cell_inputs$23802 [29:28] \u_app.crc32_q [20:16] $auto$opt_expr.cc:205:group_cell_inputs$23802 [27] \u_app.crc32_q [14:12] $auto$opt_expr.cc:205:group_cell_inputs$23802 [26:24] \u_app.crc32_q [8] $auto$opt_expr.cc:205:group_cell_inputs$23802 [23:22] \u_app.crc32_q [5] $auto$opt_expr.cc:205:group_cell_inputs$23802 [21:20] \u_app.crc32_q [2] $auto$opt_expr.cc:205:group_cell_inputs$23802 [19:18] 1'1 }, Y={ $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1331 [31] $auto$opt_expr.cc:205:group_cell_inputs$23831 [17:13] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1331 [25] $auto$opt_expr.cc:205:group_cell_inputs$23831 [12:11] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1331 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$23831 [10:6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1331 [15] $auto$opt_expr.cc:205:group_cell_inputs$23831 [5:3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1331 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$23831 [2] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1331 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$23831 [1] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1331 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$23831 [0] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1331 [1:0] }
      New ports: A={ \u_app.crc32_q [25] \u_app.crc32_q [22:21] \u_app.crc32_q [15] \u_app.crc32_q [11:9] \u_app.crc32_q [7:6] \u_app.crc32_q [4:3] \u_app.crc32_q [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23802 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$23831 [13] $auto$opt_expr.cc:205:group_cell_inputs$23831 [11] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1331 [22] $auto$opt_expr.cc:205:group_cell_inputs$23831 [6] $auto$opt_expr.cc:205:group_cell_inputs$23831 [3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1331 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$23831 [2] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1331 [7] $auto$opt_expr.cc:205:group_cell_inputs$23831 [1] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1331 [4] $auto$opt_expr.cc:205:group_cell_inputs$23831 [0] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1331 [1:0] }
      New connections: { $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1331 [31] $auto$opt_expr.cc:205:group_cell_inputs$23831 [17:14] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1331 [25] $auto$opt_expr.cc:205:group_cell_inputs$23831 [12] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1331 [21] $auto$opt_expr.cc:205:group_cell_inputs$23831 [10:7] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1331 [15] $auto$opt_expr.cc:205:group_cell_inputs$23831 [5:4] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1331 [9] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1331 [6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:412$1216.$result[31:0]$1331 [3] } = { \u_app.crc32_q [30:26] \u_app.crc32_q [24:23] \u_app.crc32_q [20:16] \u_app.crc32_q [14:12] \u_app.crc32_q [8] \u_app.crc32_q [5] \u_app.crc32_q [2] }
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$7534:
      Old ports: A=4'0001, B=4'0101, Y=$flatten\u_app.$11\state_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_app.$11\state_d[3:0] [2]
      New connections: { $flatten\u_app.$11\state_d[3:0] [3] $flatten\u_app.$11\state_d[3:0] [1:0] } = 3'001
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$10013:
      Old ports: A={ $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2950 [14] $auto$opt_expr.cc:205:group_cell_inputs$23781 [12:1] $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2950 [1] $auto$opt_expr.cc:205:group_cell_inputs$23781 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23781 [14] $auto$opt_expr.cc:205:group_cell_inputs$23781 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$23781 [13] $auto$opt_expr.cc:205:group_cell_inputs$23781 [0] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2954 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$23788 [12:1] $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2954 [1] $auto$opt_expr.cc:205:group_cell_inputs$23788 [0] }
      New ports: A={ $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2950 [14] $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2950 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23781 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2954 [15] $auto$opt_expr.cc:205:group_cell_inputs$23788 [1:0] }
      New connections: { $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2954 [14] $auto$opt_expr.cc:205:group_cell_inputs$23788 [12:2] $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2954 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$23781 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$10033:
      Old ports: A={ $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2946 [14] $auto$opt_expr.cc:205:group_cell_inputs$23774 [12:1] $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2946 [1] $auto$opt_expr.cc:205:group_cell_inputs$23774 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23774 [14] $auto$opt_expr.cc:205:group_cell_inputs$23774 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$23774 [13] $auto$opt_expr.cc:205:group_cell_inputs$23774 [0] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2950 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$23781 [12:1] $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2950 [1] $auto$opt_expr.cc:205:group_cell_inputs$23781 [0] }
      New ports: A={ $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2946 [14] $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2946 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23774 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2950 [15] $auto$opt_expr.cc:205:group_cell_inputs$23781 [1:0] }
      New connections: { $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2950 [14] $auto$opt_expr.cc:205:group_cell_inputs$23781 [12:2] $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2950 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$23774 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$10053:
      Old ports: A={ $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2942 [14] $auto$opt_expr.cc:205:group_cell_inputs$23767 [12:1] $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2942 [1] $auto$opt_expr.cc:205:group_cell_inputs$23767 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23767 [14] $auto$opt_expr.cc:205:group_cell_inputs$23767 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$23767 [13] $auto$opt_expr.cc:205:group_cell_inputs$23767 [0] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2946 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$23774 [12:1] $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2946 [1] $auto$opt_expr.cc:205:group_cell_inputs$23774 [0] }
      New ports: A={ $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2942 [14] $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2942 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23767 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2946 [15] $auto$opt_expr.cc:205:group_cell_inputs$23774 [1:0] }
      New connections: { $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2946 [14] $auto$opt_expr.cc:205:group_cell_inputs$23774 [12:2] $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2946 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$23767 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$10073:
      Old ports: A={ $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2938 [14] $auto$opt_expr.cc:205:group_cell_inputs$23760 [12:1] $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2938 [1] $auto$opt_expr.cc:205:group_cell_inputs$23760 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23760 [14] $auto$opt_expr.cc:205:group_cell_inputs$23760 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$23760 [13] $auto$opt_expr.cc:205:group_cell_inputs$23760 [0] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2942 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$23767 [12:1] $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2942 [1] $auto$opt_expr.cc:205:group_cell_inputs$23767 [0] }
      New ports: A={ $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2938 [14] $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2938 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23760 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2942 [15] $auto$opt_expr.cc:205:group_cell_inputs$23767 [1:0] }
      New connections: { $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2942 [14] $auto$opt_expr.cc:205:group_cell_inputs$23767 [12:2] $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2942 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$23760 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$10093:
      Old ports: A={ $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2934 [14] $auto$opt_expr.cc:205:group_cell_inputs$23753 [12:1] $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2934 [1] $auto$opt_expr.cc:205:group_cell_inputs$23753 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23753 [14] $auto$opt_expr.cc:205:group_cell_inputs$23753 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$23753 [13] $auto$opt_expr.cc:205:group_cell_inputs$23753 [0] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2938 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$23760 [12:1] $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2938 [1] $auto$opt_expr.cc:205:group_cell_inputs$23760 [0] }
      New ports: A={ $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2934 [14] $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2934 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23753 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2938 [15] $auto$opt_expr.cc:205:group_cell_inputs$23760 [1:0] }
      New connections: { $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2938 [14] $auto$opt_expr.cc:205:group_cell_inputs$23760 [12:2] $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2938 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$23753 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$10113:
      Old ports: A={ \u_app.u_flash_spi.crc16_q [14:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23697 [14] \u_app.u_flash_spi.crc16_q [13:2] $auto$opt_expr.cc:205:group_cell_inputs$23697 [13] \u_app.u_flash_spi.crc16_q [0] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2934 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$23753 [12:1] $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2934 [1] $auto$opt_expr.cc:205:group_cell_inputs$23753 [0] }
      New ports: A={ \u_app.u_flash_spi.crc16_q [14] \u_app.u_flash_spi.crc16_q [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23697 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2934 [15] $auto$opt_expr.cc:205:group_cell_inputs$23753 [1:0] }
      New connections: { $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2934 [14] $auto$opt_expr.cc:205:group_cell_inputs$23753 [12:2] $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2934 [1] } = { \u_app.u_flash_spi.crc16_q [13:2] \u_app.u_flash_spi.crc16_q [0] }
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$10351:
      Old ports: A=5'01111, B=5'01110, Y=$flatten\u_app.\u_flash_spi.$23\state_d[4:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_app.\u_flash_spi.$23\state_d[4:0] [0]
      New connections: $flatten\u_app.\u_flash_spi.$23\state_d[4:0] [4:1] = 4'0111
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$11786:
      Old ports: A=3'000, B=3'110, Y=$auto$wreduce.cc:454:run$23416 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$23416 [1]
      New connections: { $auto$wreduce.cc:454:run$23416 [2] $auto$wreduce.cc:454:run$23416 [0] } = { $auto$wreduce.cc:454:run$23416 [1] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$12551:
      Old ports: A=3'100, B=3'010, Y=$auto$wreduce.cc:454:run$23417 [2:0]
      New ports: A=2'10, B=2'01, Y=$auto$wreduce.cc:454:run$23417 [2:1]
      New connections: $auto$wreduce.cc:454:run$23417 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$12616:
      Old ports: A=5'10101, B={ 2'00 $auto$wreduce.cc:454:run$23417 [2:0] }, Y=$flatten\u_app.\u_flash_spi.$3\state_d[4:0]
      New ports: A=4'1101, B={ 1'0 $auto$wreduce.cc:454:run$23417 [2:0] }, Y={ $flatten\u_app.\u_flash_spi.$3\state_d[4:0] [4] $flatten\u_app.\u_flash_spi.$3\state_d[4:0] [2:0] }
      New connections: $flatten\u_app.\u_flash_spi.$3\state_d[4:0] [3] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$12851:
      Old ports: A=8'00000000, B=8'10101011, Y=$flatten\u_app.\u_flash_spi.$2\wr_data[7:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_app.\u_flash_spi.$2\wr_data[7:0] [0]
      New connections: $flatten\u_app.\u_flash_spi.$2\wr_data[7:0] [7:1] = { $flatten\u_app.\u_flash_spi.$2\wr_data[7:0] [0] 1'0 $flatten\u_app.\u_flash_spi.$2\wr_data[7:0] [0] 1'0 $flatten\u_app.\u_flash_spi.$2\wr_data[7:0] [0] 1'0 $flatten\u_app.\u_flash_spi.$2\wr_data[7:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$9205:
      Old ports: A=8'00000000, B=8'10111001, Y=$flatten\u_app.\u_flash_spi.$13\wr_data[7:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_app.\u_flash_spi.$13\wr_data[7:0] [0]
      New connections: $flatten\u_app.\u_flash_spi.$13\wr_data[7:0] [7:1] = { $flatten\u_app.\u_flash_spi.$13\wr_data[7:0] [0] 1'0 $flatten\u_app.\u_flash_spi.$13\wr_data[7:0] [0] $flatten\u_app.\u_flash_spi.$13\wr_data[7:0] [0] $flatten\u_app.\u_flash_spi.$13\wr_data[7:0] [0] 2'00 }
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$9295:
      Old ports: A=5'00100, B=5'10100, Y=$flatten\u_app.\u_flash_spi.$34\state_d[4:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_app.\u_flash_spi.$34\state_d[4:0] [4]
      New connections: $flatten\u_app.\u_flash_spi.$34\state_d[4:0] [3:0] = 4'0100
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$9414:
      Old ports: A={ $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$3008 [14] $auto$opt_expr.cc:205:group_cell_inputs$23746 [12:1] $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$3008 [1] $auto$opt_expr.cc:205:group_cell_inputs$23746 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23746 [14] $auto$opt_expr.cc:205:group_cell_inputs$23746 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$23746 [13] $auto$opt_expr.cc:205:group_cell_inputs$23746 [0] 1'1 }, Y=$flatten\u_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$3012
      New ports: A={ $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$3008 [14] $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$3008 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23746 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$3012 [15] $flatten\u_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$3012 [2] $flatten\u_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$3012 [0] }
      New connections: { $flatten\u_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$3012 [14:3] $flatten\u_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$3012 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$23746 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$9427:
      Old ports: A={ $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$3004 [14] $auto$opt_expr.cc:205:group_cell_inputs$23739 [12:1] $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$3004 [1] $auto$opt_expr.cc:205:group_cell_inputs$23739 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23739 [14] $auto$opt_expr.cc:205:group_cell_inputs$23739 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$23739 [13] $auto$opt_expr.cc:205:group_cell_inputs$23739 [0] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$3008 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$23746 [12:1] $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$3008 [1] $auto$opt_expr.cc:205:group_cell_inputs$23746 [0] }
      New ports: A={ $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$3004 [14] $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$3004 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23739 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$3008 [15] $auto$opt_expr.cc:205:group_cell_inputs$23746 [1:0] }
      New connections: { $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$3008 [14] $auto$opt_expr.cc:205:group_cell_inputs$23746 [12:2] $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$3008 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$23739 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$9440:
      Old ports: A={ $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$3000 [14] $auto$opt_expr.cc:205:group_cell_inputs$23732 [12:1] $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$3000 [1] $auto$opt_expr.cc:205:group_cell_inputs$23732 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23732 [14] $auto$opt_expr.cc:205:group_cell_inputs$23732 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$23732 [13] $auto$opt_expr.cc:205:group_cell_inputs$23732 [0] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$3004 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$23739 [12:1] $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$3004 [1] $auto$opt_expr.cc:205:group_cell_inputs$23739 [0] }
      New ports: A={ $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$3000 [14] $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$3000 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23732 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$3004 [15] $auto$opt_expr.cc:205:group_cell_inputs$23739 [1:0] }
      New connections: { $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$3004 [14] $auto$opt_expr.cc:205:group_cell_inputs$23739 [12:2] $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$3004 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$23732 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$9453:
      Old ports: A={ $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$2996 [14] $auto$opt_expr.cc:205:group_cell_inputs$23725 [12:1] $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$2996 [1] $auto$opt_expr.cc:205:group_cell_inputs$23725 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23725 [14] $auto$opt_expr.cc:205:group_cell_inputs$23725 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$23725 [13] $auto$opt_expr.cc:205:group_cell_inputs$23725 [0] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$3000 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$23732 [12:1] $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$3000 [1] $auto$opt_expr.cc:205:group_cell_inputs$23732 [0] }
      New ports: A={ $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$2996 [14] $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$2996 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23725 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$3000 [15] $auto$opt_expr.cc:205:group_cell_inputs$23732 [1:0] }
      New connections: { $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$3000 [14] $auto$opt_expr.cc:205:group_cell_inputs$23732 [12:2] $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$3000 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$23725 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$9466:
      Old ports: A={ $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$2992 [14] $auto$opt_expr.cc:205:group_cell_inputs$23718 [12:1] $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$2992 [1] $auto$opt_expr.cc:205:group_cell_inputs$23718 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23718 [14] $auto$opt_expr.cc:205:group_cell_inputs$23718 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$23718 [13] $auto$opt_expr.cc:205:group_cell_inputs$23718 [0] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$2996 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$23725 [12:1] $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$2996 [1] $auto$opt_expr.cc:205:group_cell_inputs$23725 [0] }
      New ports: A={ $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$2992 [14] $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$2992 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23718 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$2996 [15] $auto$opt_expr.cc:205:group_cell_inputs$23725 [1:0] }
      New connections: { $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$2996 [14] $auto$opt_expr.cc:205:group_cell_inputs$23725 [12:2] $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$2996 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$23718 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$9479:
      Old ports: A={ $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$2988 [14] $auto$opt_expr.cc:205:group_cell_inputs$23711 [12:1] $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$2988 [1] $auto$opt_expr.cc:205:group_cell_inputs$23711 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23711 [14] $auto$opt_expr.cc:205:group_cell_inputs$23711 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$23711 [13] $auto$opt_expr.cc:205:group_cell_inputs$23711 [0] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$2992 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$23718 [12:1] $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$2992 [1] $auto$opt_expr.cc:205:group_cell_inputs$23718 [0] }
      New ports: A={ $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$2988 [14] $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$2988 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23711 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$2992 [15] $auto$opt_expr.cc:205:group_cell_inputs$23718 [1:0] }
      New connections: { $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$2992 [14] $auto$opt_expr.cc:205:group_cell_inputs$23718 [12:2] $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$2992 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$23711 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$9492:
      Old ports: A={ $flatten\u_app.\u_flash_spi.$3\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$2984 [14] $auto$opt_expr.cc:205:group_cell_inputs$23704 [12:1] $flatten\u_app.\u_flash_spi.$3\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$2984 [1] $auto$opt_expr.cc:205:group_cell_inputs$23704 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23704 [14] $auto$opt_expr.cc:205:group_cell_inputs$23704 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$23704 [13] $auto$opt_expr.cc:205:group_cell_inputs$23704 [0] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$2988 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$23711 [12:1] $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$2988 [1] $auto$opt_expr.cc:205:group_cell_inputs$23711 [0] }
      New ports: A={ $flatten\u_app.\u_flash_spi.$3\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$2984 [14] $flatten\u_app.\u_flash_spi.$3\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$2984 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23704 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$2988 [15] $auto$opt_expr.cc:205:group_cell_inputs$23711 [1:0] }
      New connections: { $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$2988 [14] $auto$opt_expr.cc:205:group_cell_inputs$23711 [12:2] $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$2988 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$23704 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$9505:
      Old ports: A={ \u_app.u_flash_spi.crc16_q [14:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23697 [14] \u_app.u_flash_spi.crc16_q [13:2] $auto$opt_expr.cc:205:group_cell_inputs$23697 [13] \u_app.u_flash_spi.crc16_q [0] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$3\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$2984 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$23704 [12:1] $flatten\u_app.\u_flash_spi.$3\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$2984 [1] $auto$opt_expr.cc:205:group_cell_inputs$23704 [0] }
      New ports: A={ \u_app.u_flash_spi.crc16_q [14] \u_app.u_flash_spi.crc16_q [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23697 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$3\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$2984 [15] $auto$opt_expr.cc:205:group_cell_inputs$23704 [1:0] }
      New connections: { $flatten\u_app.\u_flash_spi.$3\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$2984 [14] $auto$opt_expr.cc:205:group_cell_inputs$23704 [12:2] $flatten\u_app.\u_flash_spi.$3\crc16$func$../../common/hdl/flash/flash_spi.v:590$2842.$result[15:0]$2984 [1] } = { \u_app.u_flash_spi.crc16_q [13:2] \u_app.u_flash_spi.crc16_q [0] }
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$9884:
      Old ports: A=3'000, B=3'101, Y=$auto$wreduce.cc:454:run$23413 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$23413 [0]
      New connections: $auto$wreduce.cc:454:run$23413 [2:1] = { $auto$wreduce.cc:454:run$23413 [0] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$9973:
      Old ports: A={ $flatten\u_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2958 [14] $auto$opt_expr.cc:205:group_cell_inputs$23795 [12:1] $flatten\u_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2958 [1] $auto$opt_expr.cc:205:group_cell_inputs$23795 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23795 [14] $auto$opt_expr.cc:205:group_cell_inputs$23795 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$23795 [13] $auto$opt_expr.cc:205:group_cell_inputs$23795 [0] 1'1 }, Y=$flatten\u_app.\u_flash_spi.$11\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2962
      New ports: A={ $flatten\u_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2958 [14] $flatten\u_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2958 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23795 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$11\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2962 [15] $flatten\u_app.\u_flash_spi.$11\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2962 [2] $flatten\u_app.\u_flash_spi.$11\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2962 [0] }
      New connections: { $flatten\u_app.\u_flash_spi.$11\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2962 [14:3] $flatten\u_app.\u_flash_spi.$11\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2962 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$23795 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$9993:
      Old ports: A={ $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2954 [14] $auto$opt_expr.cc:205:group_cell_inputs$23788 [12:1] $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2954 [1] $auto$opt_expr.cc:205:group_cell_inputs$23788 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23788 [14] $auto$opt_expr.cc:205:group_cell_inputs$23788 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$23788 [13] $auto$opt_expr.cc:205:group_cell_inputs$23788 [0] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2958 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$23795 [12:1] $flatten\u_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2958 [1] $auto$opt_expr.cc:205:group_cell_inputs$23795 [0] }
      New ports: A={ $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2954 [14] $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2954 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23788 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2958 [15] $auto$opt_expr.cc:205:group_cell_inputs$23795 [1:0] }
      New connections: { $flatten\u_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2958 [14] $auto$opt_expr.cc:205:group_cell_inputs$23795 [12:2] $flatten\u_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:499$2841.$result[15:0]$2958 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$23788 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:183$2851:
      Old ports: A=3'111, B=3'000, Y=$auto$wreduce.cc:454:run$23419 [2:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:454:run$23419 [0]
      New connections: $auto$wreduce.cc:454:run$23419 [2:1] = { $auto$wreduce.cc:454:run$23419 [0] $auto$wreduce.cc:454:run$23419 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_ram.$ternary$../../common/hdl/ice40/ram.v:40$3029:
      Old ports: A=16'1111111100000000, B=16'0000000011111111, Y=\u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK
      New ports: A=2'10, B=2'01, Y={ \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] }
      New connections: { \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [15:9] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [7:1] } = { \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$3172:
      Old ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$3171_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$3171_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$3171_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$3171_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$3171_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$3171_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$3171_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$3171_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$3171_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$3171_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$3171_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$3171_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$3171_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$3171_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$3171_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$3171_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$3171_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$3171_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$3171_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$3171_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$3171_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$3171_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$3171_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$3171_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$3171_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$3171_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$3171_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$3171_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$3171_Y [3:0] }, B=8, Y=$flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$3172_Y
      New ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$3171_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$3171_Y [3:0] }, B=5'01000, Y=$flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$3172_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$3172_Y [31:5] = { $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$3172_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$3172_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$3172_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$3172_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$3172_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$3172_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$3172_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$3172_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$3172_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$3172_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$3172_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$3172_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$3172_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$3172_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$3172_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$3172_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$3172_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$3172_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$3172_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$3172_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$3172_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$3172_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$3172_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$3172_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$3172_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$3172_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$3172_Y [4] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$3186:
      Old ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$3185_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$3185_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$3185_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$3185_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$3185_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$3185_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$3185_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$3185_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$3185_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$3185_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$3185_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$3185_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$3185_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$3185_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$3185_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$3185_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$3185_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$3185_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$3185_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$3185_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$3185_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$3185_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$3185_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$3185_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$3185_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$3185_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$3185_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$3185_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$3185_Y [3:0] }, B=8, Y=$flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$3186_Y
      New ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$3185_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$3185_Y [3:0] }, B=5'01000, Y=$flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$3186_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$3186_Y [31:5] = { $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$3186_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$3186_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$3186_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$3186_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$3186_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$3186_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$3186_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$3186_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$3186_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$3186_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$3186_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$3186_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$3186_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$3186_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$3186_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$3186_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$3186_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$3186_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$3186_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$3186_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$3186_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$3186_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$3186_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$3186_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$3186_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$3186_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$3186_Y [4] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$13763:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2631 [14] $auto$opt_expr.cc:205:group_cell_inputs$23633 [12:1] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2631 [1] $auto$opt_expr.cc:205:group_cell_inputs$23633 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23633 [14] $auto$opt_expr.cc:205:group_cell_inputs$23633 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$23633 [13] $auto$opt_expr.cc:205:group_cell_inputs$23633 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:431$2371.$result[15:0]$2676 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$23640 [12:1] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:431$2371.$result[15:0]$2676 [1] $auto$opt_expr.cc:205:group_cell_inputs$23640 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2631 [14] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2631 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23633 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:431$2371.$result[15:0]$2676 [15] $auto$opt_expr.cc:205:group_cell_inputs$23640 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:431$2371.$result[15:0]$2676 [14] $auto$opt_expr.cc:205:group_cell_inputs$23640 [12:2] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:431$2371.$result[15:0]$2676 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$23633 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$13774:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2627 [14] $auto$opt_expr.cc:205:group_cell_inputs$23626 [12:1] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2627 [1] $auto$opt_expr.cc:205:group_cell_inputs$23626 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23626 [14] $auto$opt_expr.cc:205:group_cell_inputs$23626 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$23626 [13] $auto$opt_expr.cc:205:group_cell_inputs$23626 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2631 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$23633 [12:1] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2631 [1] $auto$opt_expr.cc:205:group_cell_inputs$23633 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2627 [14] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2627 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23626 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2631 [15] $auto$opt_expr.cc:205:group_cell_inputs$23633 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2631 [14] $auto$opt_expr.cc:205:group_cell_inputs$23633 [12:2] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2631 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$23626 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$13785:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2623 [14] $auto$opt_expr.cc:205:group_cell_inputs$23619 [12:1] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2623 [1] $auto$opt_expr.cc:205:group_cell_inputs$23619 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23619 [14] $auto$opt_expr.cc:205:group_cell_inputs$23619 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$23619 [13] $auto$opt_expr.cc:205:group_cell_inputs$23619 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2627 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$23626 [12:1] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2627 [1] $auto$opt_expr.cc:205:group_cell_inputs$23626 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2623 [14] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2623 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23619 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2627 [15] $auto$opt_expr.cc:205:group_cell_inputs$23626 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2627 [14] $auto$opt_expr.cc:205:group_cell_inputs$23626 [12:2] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2627 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$23619 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$13796:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2619 [14] $auto$opt_expr.cc:205:group_cell_inputs$23612 [12:1] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2619 [1] $auto$opt_expr.cc:205:group_cell_inputs$23612 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23612 [14] $auto$opt_expr.cc:205:group_cell_inputs$23612 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$23612 [13] $auto$opt_expr.cc:205:group_cell_inputs$23612 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2623 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$23619 [12:1] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2623 [1] $auto$opt_expr.cc:205:group_cell_inputs$23619 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2619 [14] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2619 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23612 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2623 [15] $auto$opt_expr.cc:205:group_cell_inputs$23619 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2623 [14] $auto$opt_expr.cc:205:group_cell_inputs$23619 [12:2] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2623 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$23612 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$13807:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2615 [14] $auto$opt_expr.cc:205:group_cell_inputs$23605 [12:1] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2615 [1] $auto$opt_expr.cc:205:group_cell_inputs$23605 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23605 [14] $auto$opt_expr.cc:205:group_cell_inputs$23605 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$23605 [13] $auto$opt_expr.cc:205:group_cell_inputs$23605 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2619 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$23612 [12:1] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2619 [1] $auto$opt_expr.cc:205:group_cell_inputs$23612 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2615 [14] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2615 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23605 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2619 [15] $auto$opt_expr.cc:205:group_cell_inputs$23612 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2619 [14] $auto$opt_expr.cc:205:group_cell_inputs$23612 [12:2] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2619 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$23605 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$13818:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2611 [14] $auto$opt_expr.cc:205:group_cell_inputs$23598 [12:1] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2611 [1] $auto$opt_expr.cc:205:group_cell_inputs$23598 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23598 [14] $auto$opt_expr.cc:205:group_cell_inputs$23598 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$23598 [13] $auto$opt_expr.cc:205:group_cell_inputs$23598 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2615 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$23605 [12:1] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2615 [1] $auto$opt_expr.cc:205:group_cell_inputs$23605 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2611 [14] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2611 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23598 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2615 [15] $auto$opt_expr.cc:205:group_cell_inputs$23605 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2615 [14] $auto$opt_expr.cc:205:group_cell_inputs$23605 [12:2] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2615 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$23598 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$13829:
      Old ports: A={ \u_usb_cdc.u_sie.crc16_q [14:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23591 [14] \u_usb_cdc.u_sie.crc16_q [13:2] $auto$opt_expr.cc:205:group_cell_inputs$23591 [13] \u_usb_cdc.u_sie.crc16_q [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2611 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$23598 [12:1] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2611 [1] $auto$opt_expr.cc:205:group_cell_inputs$23598 [0] }
      New ports: A={ \u_usb_cdc.u_sie.crc16_q [14] \u_usb_cdc.u_sie.crc16_q [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23591 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2611 [15] $auto$opt_expr.cc:205:group_cell_inputs$23598 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2611 [14] $auto$opt_expr.cc:205:group_cell_inputs$23598 [12:2] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2611 [1] } = { \u_usb_cdc.u_sie.crc16_q [13:2] \u_usb_cdc.u_sie.crc16_q [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$13895:
      Old ports: A=8'11000011, B=8'01001011, Y=$flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0]
      New ports: A=2'10, B=2'01, Y={ $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [7] $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [3] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [6:4] $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [2:0] } = 6'100011
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$13913:
      Old ports: A=4'0011, B=4'1011, Y=$flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [3]
      New connections: $flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [2:0] = 3'011
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$14153:
      Old ports: A=4'0010, B=4'1010, Y=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [3]
      New connections: $flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [2:0] = 3'010
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$14577:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:431$2371.$result[15:0]$2676 [14] $auto$opt_expr.cc:205:group_cell_inputs$23640 [12:1] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:431$2371.$result[15:0]$2676 [1] $auto$opt_expr.cc:205:group_cell_inputs$23640 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23640 [14] $auto$opt_expr.cc:205:group_cell_inputs$23640 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$23640 [13] $auto$opt_expr.cc:205:group_cell_inputs$23640 [0] 1'1 }, Y=$flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2639
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:431$2371.$result[15:0]$2676 [14] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:431$2371.$result[15:0]$2676 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23640 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2639 [15] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2639 [2] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2639 [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2639 [14:3] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:425$2370.$result[15:0]$2639 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$23640 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$15617:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$23692 [2:1] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2596 [1] $auto$opt_expr.cc:205:group_cell_inputs$23692 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23692 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$23692 [3] $auto$opt_expr.cc:205:group_cell_inputs$23692 [0] 1'1 }, Y=$flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2600
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2596 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23692 [3] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2600 [2] $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2600 [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2600 [4:3] $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2600 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$23692 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$15636:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$23687 [2:1] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2592 [1] $auto$opt_expr.cc:205:group_cell_inputs$23687 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23687 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$23687 [3] $auto$opt_expr.cc:205:group_cell_inputs$23687 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2596 [4] $auto$opt_expr.cc:205:group_cell_inputs$23692 [2:1] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2596 [1] $auto$opt_expr.cc:205:group_cell_inputs$23692 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2592 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23687 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$23692 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2596 [4] $auto$opt_expr.cc:205:group_cell_inputs$23692 [2] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2596 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$23687 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$15655:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$23682 [2:1] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2588 [1] $auto$opt_expr.cc:205:group_cell_inputs$23682 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23682 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$23682 [3] $auto$opt_expr.cc:205:group_cell_inputs$23682 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2592 [4] $auto$opt_expr.cc:205:group_cell_inputs$23687 [2:1] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2592 [1] $auto$opt_expr.cc:205:group_cell_inputs$23687 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2588 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23682 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$23687 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2592 [4] $auto$opt_expr.cc:205:group_cell_inputs$23687 [2] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2592 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$23682 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$15674:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$23677 [2:1] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2584 [1] $auto$opt_expr.cc:205:group_cell_inputs$23677 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23677 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$23677 [3] $auto$opt_expr.cc:205:group_cell_inputs$23677 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2588 [4] $auto$opt_expr.cc:205:group_cell_inputs$23682 [2:1] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2588 [1] $auto$opt_expr.cc:205:group_cell_inputs$23682 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2584 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23677 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$23682 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2588 [4] $auto$opt_expr.cc:205:group_cell_inputs$23682 [2] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2588 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$23677 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$15693:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$23672 [2:1] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2580 [1] $auto$opt_expr.cc:205:group_cell_inputs$23672 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23672 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$23672 [3] $auto$opt_expr.cc:205:group_cell_inputs$23672 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2584 [4] $auto$opt_expr.cc:205:group_cell_inputs$23677 [2:1] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2584 [1] $auto$opt_expr.cc:205:group_cell_inputs$23677 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2580 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23672 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$23677 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2584 [4] $auto$opt_expr.cc:205:group_cell_inputs$23677 [2] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2584 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$23672 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$15712:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$23667 [2:1] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2576 [1] $auto$opt_expr.cc:205:group_cell_inputs$23667 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23667 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$23667 [3] $auto$opt_expr.cc:205:group_cell_inputs$23667 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2580 [4] $auto$opt_expr.cc:205:group_cell_inputs$23672 [2:1] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2580 [1] $auto$opt_expr.cc:205:group_cell_inputs$23672 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2576 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23667 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$23672 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2580 [4] $auto$opt_expr.cc:205:group_cell_inputs$23672 [2] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2580 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$23667 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$15731:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$23662 [2:1] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2572 [1] $auto$opt_expr.cc:205:group_cell_inputs$23662 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23662 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$23662 [3] $auto$opt_expr.cc:205:group_cell_inputs$23662 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2576 [4] $auto$opt_expr.cc:205:group_cell_inputs$23667 [2:1] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2576 [1] $auto$opt_expr.cc:205:group_cell_inputs$23667 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2572 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23662 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$23667 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2576 [4] $auto$opt_expr.cc:205:group_cell_inputs$23667 [2] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2576 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$23662 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$15750:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$23657 [2:1] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2568 [1] $auto$opt_expr.cc:205:group_cell_inputs$23657 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23657 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$23657 [3] $auto$opt_expr.cc:205:group_cell_inputs$23657 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2572 [4] $auto$opt_expr.cc:205:group_cell_inputs$23662 [2:1] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2572 [1] $auto$opt_expr.cc:205:group_cell_inputs$23662 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2568 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23657 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$23662 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2572 [4] $auto$opt_expr.cc:205:group_cell_inputs$23662 [2] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2572 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$23657 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$15769:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$23652 [2:1] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2564 [1] $auto$opt_expr.cc:205:group_cell_inputs$23652 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23652 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$23652 [3] $auto$opt_expr.cc:205:group_cell_inputs$23652 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2568 [4] $auto$opt_expr.cc:205:group_cell_inputs$23657 [2:1] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2568 [1] $auto$opt_expr.cc:205:group_cell_inputs$23657 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2564 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$23652 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$23657 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2568 [4] $auto$opt_expr.cc:205:group_cell_inputs$23657 [2] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2568 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$23652 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$15788:
      Old ports: A={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$23647 [1] $auto$opt_expr.cc:205:group_cell_inputs$23647 [2] $auto$opt_expr.cc:205:group_cell_inputs$23647 [0] 1'1 }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$23647 [1] $auto$wreduce.cc:454:run$23437 [1] $auto$opt_expr.cc:205:group_cell_inputs$23647 [0] 1'0 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2564 [4] $auto$opt_expr.cc:205:group_cell_inputs$23652 [2:1] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2564 [1] $auto$opt_expr.cc:205:group_cell_inputs$23652 [0] }
      New ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$23647 [2] 1'1 }, B={ $auto$wreduce.cc:454:run$23437 [1] 1'0 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$23652 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2564 [4] $auto$opt_expr.cc:205:group_cell_inputs$23652 [2] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:397$2368.$result[4:0]$2564 [1] } = { 1'1 $auto$opt_expr.cc:205:group_cell_inputs$23647 [1:0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$15807:
      Old ports: A=3'011, B=3'110, Y={ $auto$opt_expr.cc:205:group_cell_inputs$23647 [1] $auto$wreduce.cc:454:run$23437 [1] $auto$opt_expr.cc:205:group_cell_inputs$23647 [0] }
      New ports: A=2'01, B=2'10, Y=$auto$opt_expr.cc:205:group_cell_inputs$23647 [1:0]
      New connections: $auto$wreduce.cc:454:run$23437 [1] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4096:
      Old ports: A=8'00000000, B=8'10000000, Y=$auto$wreduce.cc:454:run$23454 [7:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$23454 [7]
      New connections: $auto$wreduce.cc:454:run$23454 [6:0] = 7'0000000
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4175:
      Old ports: A={ 1'1 $auto$wreduce.cc:454:run$23454 [7:0] }, B=9'100000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0]
      New ports: A=$auto$wreduce.cc:454:run$23454 [7:0], B=8'00000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [7:0]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [8] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4445:
      Old ports: A=6'1xx1xx, B=6'000000, Y=$auto$wreduce.cc:454:run$23457 [5:0]
      New ports: A=2'1x, B=2'00, Y={ $auto$wreduce.cc:454:run$23457 [2] $auto$wreduce.cc:454:run$23457 [0] }
      New connections: { $auto$wreduce.cc:454:run$23457 [5:3] $auto$wreduce.cc:454:run$23457 [1] } = { $auto$wreduce.cc:454:run$23457 [2] $auto$wreduce.cc:454:run$23457 [0] $auto$wreduce.cc:454:run$23457 [0] $auto$wreduce.cc:454:run$23457 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4482:
      Old ports: A=2'11, B=2'00, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [0]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [1] = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4550:
      Old ports: A=3'011, B=3'111, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0] [2]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0] [1:0] = 2'11
  Optimizing cells in module \demo.
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$12616:
      Old ports: A=4'1101, B={ 1'0 $auto$wreduce.cc:454:run$23417 [2:0] }, Y={ $flatten\u_app.\u_flash_spi.$3\state_d[4:0] [4] $flatten\u_app.\u_flash_spi.$3\state_d[4:0] [2:0] }
      New ports: A=3'101, B={ $auto$wreduce.cc:454:run$23417 [2:1] 1'0 }, Y=$flatten\u_app.\u_flash_spi.$3\state_d[4:0] [2:0]
      New connections: $flatten\u_app.\u_flash_spi.$3\state_d[4:0] [4] = $flatten\u_app.\u_flash_spi.$3\state_d[4:0] [0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$9327:
      Old ports: A=5'01011, B=$flatten\u_app.\u_flash_spi.$34\state_d[4:0], Y=$flatten\u_app.\u_flash_spi.$33\state_d[4:0]
      New ports: A=3'001, B={ $flatten\u_app.\u_flash_spi.$34\state_d[4:0] [4] 2'10 }, Y={ $flatten\u_app.\u_flash_spi.$33\state_d[4:0] [4] $flatten\u_app.\u_flash_spi.$33\state_d[4:0] [2] $flatten\u_app.\u_flash_spi.$33\state_d[4:0] [0] }
      New connections: { $flatten\u_app.\u_flash_spi.$33\state_d[4:0] [3] $flatten\u_app.\u_flash_spi.$33\state_d[4:0] [1] } = { $flatten\u_app.\u_flash_spi.$33\state_d[4:0] [0] $flatten\u_app.\u_flash_spi.$33\state_d[4:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:182$2852:
      Old ports: A={ 1'1 $auto$wreduce.cc:454:run$23419 [2:0] }, B=4'0111, Y=$flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:182$2852_Y
      New ports: A={ 1'1 $auto$wreduce.cc:454:run$23419 [0] }, B=2'01, Y={ $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:182$2852_Y [3] $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:182$2852_Y [0] }
      New connections: $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:182$2852_Y [2:1] = { $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:182$2852_Y [0] $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:182$2852_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$13946:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0], B=8'01011010, Y=$flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [7] 1'0 $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [3] 1'1 }, B=4'0110, Y={ $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [7] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [4:3] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [6:5] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [2:1] } = 4'1001
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$13961:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0], B=4'1010, Y=$flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [3] 1'1 }, B=2'10, Y={ $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [3] $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [0] }
      New connections: $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [2:1] = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$14245:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0], B=4'1110, Y=$flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [3] 1'0 }, B=2'11, Y=$flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0] [3:2]
      New connections: $flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0] [1:0] = 2'10
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4175:
      Old ports: A=$auto$wreduce.cc:454:run$23454 [7:0], B=8'00000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [7:0]
      New ports: A=$auto$wreduce.cc:454:run$23454 [7], B=1'0, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [7]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [6:0] = 7'0000000
  Optimizing cells in module \demo.
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$9353:
      Old ports: A=5'10101, B=$flatten\u_app.\u_flash_spi.$33\state_d[4:0], Y=$flatten\u_app.\u_flash_spi.$32\state_d[4:0]
      New ports: A=4'1101, B={ $flatten\u_app.\u_flash_spi.$33\state_d[4:0] [4] $flatten\u_app.\u_flash_spi.$33\state_d[4:0] [2] $flatten\u_app.\u_flash_spi.$33\state_d[4:0] [0] $flatten\u_app.\u_flash_spi.$33\state_d[4:0] [0] }, Y={ $flatten\u_app.\u_flash_spi.$32\state_d[4:0] [4] $flatten\u_app.\u_flash_spi.$32\state_d[4:0] [2:0] }
      New connections: $flatten\u_app.\u_flash_spi.$32\state_d[4:0] [3] = $flatten\u_app.\u_flash_spi.$32\state_d[4:0] [1]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:181$2853:
      Old ports: A=$flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:182$2852_Y, B=4'0101, Y=$flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:181$2853_Y
      New ports: A={ $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:182$2852_Y [3] $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:182$2852_Y [0] $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:182$2852_Y [0] }, B=3'001, Y={ $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:181$2853_Y [3] $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:181$2853_Y [1:0] }
      New connections: $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:181$2853_Y [2] = $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:181$2853_Y [0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$14003:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0], B=8'00011110, Y=$flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [7] 1'1 $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [4:3] 1'0 $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [0] }, B=6'001110, Y={ $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [7:6] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [4:2] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [5] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [1] } = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$14015:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0], B=4'1110, Y=$flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [3] 1'0 $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [0] }, B=3'110, Y={ $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [3:2] $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [0] }
      New connections: $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [1] = 1'1
  Optimizing cells in module \demo.
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:180$2854:
      Old ports: A=$flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:181$2853_Y, B=4'0000, Y=\u_app.flash_status
      New ports: A={ $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:181$2853_Y [3] $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:181$2853_Y [1:0] }, B=3'000, Y={ \u_app.flash_status [3] \u_app.flash_status [1:0] }
      New connections: \u_app.flash_status [2] = \u_app.flash_status [0]
  Optimizing cells in module \demo.
    New input vector for $reduce_and cell $flatten\u_app.$reduce_and$../hdl/demo/app.v:531$1460: { \u_app.flash_status [3] \u_app.flash_status [1:0] }
  Optimizing cells in module \demo.
Performed a total of 85 changes.

15.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~72 debug messages>
Removed a total of 24 cells.

15.29.6. Executing OPT_DFF pass (perform DFF optimizations).

15.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 13 unused wires.
<suppressed ~1 debug messages>

15.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~5 debug messages>

15.29.9. Rerunning OPT passes. (Maybe there is more to do..)

15.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~179 debug messages>

15.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

15.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

15.29.13. Executing OPT_DFF pass (perform DFF optimizations).

15.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 1 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

15.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

15.29.16. Rerunning OPT passes. (Maybe there is more to do..)

15.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~179 debug messages>

15.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

15.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

15.29.20. Executing OPT_DFF pass (perform DFF optimizations).

15.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

15.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

15.29.23. Finished OPT passes. (There is nothing left to do.)

15.30. Executing ICE40_WRAPCARRY pass (wrap carries).

15.31. Executing TECHMAP pass (map to technology primitives).

15.31.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

15.31.2. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

15.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$dfca81329cbbac01700318224209a5f2318c7128\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_80_ice40_alu for cells of type $alu.
Using template $paramod$8f780356cb6cdb52f6a744190131b65634639c4e\_80_ice40_alu for cells of type $alu.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$0d149ffe75563ef6fcc1a3dddc59d00af28651a7\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$b3b6ac92d800c6f07aa48f510f923d86a674e5a7\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$ee721315a7b0169d82611b9aea01747035b97792\_90_pmux for cells of type $pmux.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_80_ice40_alu for cells of type $alu.
Using template $paramod$d6eefa73b09c260984bb3ab238c3c05801fa9e82\_90_pmux for cells of type $pmux.
Using template $paramod$8cb56ea4af20bc5206a0050d3126d66b7cc022cc\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$ee6aae96ac61c94691bfe8c461d15653a85f16ef\_90_pmux for cells of type $pmux.
Using template $paramod$900ee9ce5f792c04191505d792b35e9409e3f142\_90_pmux for cells of type $pmux.
Using template $paramod$2407ada40cc3dda6c6015be2b49b748cddb5a800\_90_pmux for cells of type $pmux.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $dffe.
Using template $paramod$constmap:7d5971b54b461b7add31f91efbc09f607cc6e9eb$paramod$96442f7019a5636b753c86322cd54e9fe701f627\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$f42569e367821ad1b7d52f2d157a44ce80c766dc\_90_pmux for cells of type $pmux.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using template $paramod$33afdd83bf3811dac2de7a968d39eea5718691bc\_90_pmux for cells of type $pmux.
Using template $paramod$ebea5ef670e0e7c1660cff40df64ca6f958ad18d\_90_pmux for cells of type $pmux.
Using template $paramod$79aa992f2eb7f354d4aaf651790713cf239111fa\_80_ice40_alu for cells of type $alu.
Using template $paramod$fc16b9f758000d363d24f130038bd99b46b4fa1b\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_xnor.
Using template $paramod$72f7795a18b8bd21d2def9f98cbb7d0e4ff65a7f\_90_pmux for cells of type $pmux.
Using template $paramod$403a3c2fa431a154c52a6a5429d7a6260b5d144f\_80_ice40_alu for cells of type $alu.
Using template $paramod$c9511eeb847f2aa95252b1013477609463f67ee0\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$constmap:055ddd148d72874b0eef92b3fb8db7ea91555f2d$paramod$9797c0808113a9330398efac506bd8e3f4e47381\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port B: 1'0
  Constant input on bit 1 of port B: 1'0
  Constant input on bit 2 of port B: 1'0
Creating constmapped module `$paramod$constmap:3555643cddff0d795770d37b7b8c8a682ebe0767$paramod$9797c0808113a9330398efac506bd8e3f4e47381\_90_shift_ops_shr_shl_sshl_sshr'.

15.31.70. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3555643cddff0d795770d37b7b8c8a682ebe0767$paramod$9797c0808113a9330398efac506bd8e3f4e47381\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2848 debug messages>

15.31.71. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3555643cddff0d795770d37b7b8c8a682ebe0767$paramod$9797c0808113a9330398efac506bd8e3f4e47381\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~824 debug messages>
Removed 0 unused cells and 15 unused wires.
Using template $paramod$constmap:3555643cddff0d795770d37b7b8c8a682ebe0767$paramod$9797c0808113a9330398efac506bd8e3f4e47381\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:a613a988efaee6fe68bd2154434accbfa7125b32$paramod$c414f9c4e0e82e8c11577c1142e59cbae97a9ea8\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$dde52db7035cb02b3cc5e73865788532339e3bcb\_80_ice40_alu for cells of type $alu.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_80_ice40_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:2c72bde9d95a2c9332409704623f6aa83244f826$paramod$ca62cfdb92da5685ea9fec16e4f8f797c2bd1e14\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:cc753177e9e8bffd8b532faf7c0c91f2b219af97$paramod$0ce2d64320caea7c7ad9926dc0b17e0a25fc2cca\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$b756e651b7db7aeb455331d9a2df073db93fcc2e\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:006c8a602c6573ea77dba12a1a2e26f798c1b5c2$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:467d3efd1fcc3147b2fc3b611772d3baa08e6c56$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:58cf7e6babd57877aa1d2cbe56a5d5853f8eb1a1$paramod$580d2522be23e58e745a0a8e1a08059c8b2646c4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Analyzing pattern of constant bits for this cell:
Creating constmapped module `$paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr'.

15.31.113. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2080 debug messages>

15.31.114. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~5 debug messages>
Removed 0 unused cells and 7 unused wires.
Using template $paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$ea402187f386206c0840504755479bf827f47707\_80_ice40_alu for cells of type $alu.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using template $paramod$30a6a3eda691e4e16264fbb83b0421b58195fe41\_90_pmux for cells of type $pmux.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~1318 debug messages>

15.32. Executing OPT pass (performing simple optimizations).

15.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~14829 debug messages>

15.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~13146 debug messages>
Removed a total of 4382 cells.

15.32.3. Executing OPT_DFF pass (perform DFF optimizations).

15.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 3637 unused cells and 4242 unused wires.
<suppressed ~3638 debug messages>

15.32.5. Finished fast OPT passes.

15.33. Executing ICE40_OPT pass (performing simple optimizations).

15.33.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$23464.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$23464.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$23475.slice[0].carry: CO=\u_app.mem_addr_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$23478.slice[0].carry: CO=\u_app.wait_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$23481.slice[0].carry: CO=\u_app.byte_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$23484.slice[0].carry: CO=\u_app.u_flash_spi.byte_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$23487.slice[0].carry: CO=\u_app.u_flash_spi.wait_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$23490.slice[0].carry: CO=\u_app.u_flash_spi.page_addr_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$23493.slice[0].carry: CO=\u_app.u_flash_spi.u_spi.bit_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$23496.slice[0].carry: CO=\u_prescaler.prescaler_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$23499.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.out_last_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$23502.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.in_first_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$23508.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$23514.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.in_last_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$23517.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.in_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$23517.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$23517.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$23520.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$23520.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$23520.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$23523.slice[0].carry: CO=\u_usb_cdc.u_ctrl_endp.byte_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$23526.slice[0].carry: CO=\u_usb_cdc.u_sie.delay_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$23529.slice[0].carry: CO=\u_usb_cdc.u_sie.in_byte_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$23532.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_rx.cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$23535.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$23541.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$23547.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_tx.bit_cnt_q [0]

15.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~100 debug messages>

15.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~33 debug messages>
Removed a total of 11 cells.

15.33.4. Executing OPT_DFF pass (perform DFF optimizations).

15.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 1 unused cells and 7 unused wires.
<suppressed ~2 debug messages>

15.33.6. Rerunning OPT passes. (Removed registers in this run.)

15.33.7. Running ICE40 specific optimizations.

15.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

15.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

15.33.10. Executing OPT_DFF pass (perform DFF optimizations).

15.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

15.33.12. Finished OPT passes. (There is nothing left to do.)

15.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

15.35. Executing TECHMAP pass (map to technology primitives).

15.35.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

15.35.2. Continuing TECHMAP pass.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFF_PP1_ for cells of type $_DFF_PP1_.
Using template \$_DFFE_PP1P_ for cells of type $_DFFE_PP1P_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
No more expansions possible.
<suppressed ~661 debug messages>

15.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

15.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping demo.$auto$alumacc.cc:485:replace_alu$23475.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$23478.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$23481.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$23484.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$23487.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$23490.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$23493.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$23496.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$23499.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$23502.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$23508.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$23514.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$23517.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$23517.slice[4].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$23520.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$23520.slice[4].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$23523.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$23526.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$23529.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$23532.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$23535.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$23541.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$23547.slice[0].carry ($lut).

15.38. Executing ICE40_OPT pass (performing simple optimizations).

15.38.1. Running ICE40 specific optimizations.

15.38.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~1052 debug messages>

15.38.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~1992 debug messages>
Removed a total of 664 cells.

15.38.4. Executing OPT_DFF pass (perform DFF optimizations).

15.38.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 4492 unused wires.
<suppressed ~1 debug messages>

15.38.6. Rerunning OPT passes. (Removed registers in this run.)

15.38.7. Running ICE40 specific optimizations.

15.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

15.38.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

15.38.10. Executing OPT_DFF pass (perform DFF optimizations).

15.38.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

15.38.12. Finished OPT passes. (There is nothing left to do.)

15.39. Executing TECHMAP pass (map to technology primitives).

15.39.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

15.39.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

15.40. Executing ABC pass (technology mapping using ABC).

15.40.1. Extracting gate netlist of module `\demo' to `<abc-temp-dir>/input.blif'..
Extracted 7344 gates and 8170 wires to a netlist network with 824 inputs and 639 outputs.

15.40.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =    1164.
ABC: Participating nodes from both networks       =    2611.
ABC: Participating nodes from the first network   =    1164. (  61.10 % of nodes)
ABC: Participating nodes from the second network  =    1447. (  75.96 % of nodes)
ABC: Node pairs (any polarity)                    =    1164. (  61.10 % of names can be moved)
ABC: Node pairs (same polarity)                   =     920. (  48.29 % of names can be moved)
ABC: Total runtime =     0.31 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

15.40.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     1904
ABC RESULTS:        internal signals:     6707
ABC RESULTS:           input signals:      824
ABC RESULTS:          output signals:      639
Removing temp directory.

15.41. Executing ICE40_WRAPCARRY pass (wrap carries).

15.42. Executing TECHMAP pass (map to technology primitives).

15.42.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

15.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 45 unused cells and 4064 unused wires.

15.43. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     2036
  1-LUT               21
  2-LUT              367
  3-LUT              621
  4-LUT             1027
  with \SB_CARRY    (#0)  121
  with \SB_CARRY    (#1)  119

Eliminating LUTs.
Number of LUTs:     2036
  1-LUT               21
  2-LUT              367
  3-LUT              621
  4-LUT             1027
  with \SB_CARRY    (#0)  121
  with \SB_CARRY    (#1)  119

Combining LUTs.
Number of LUTs:     1995
  1-LUT               21
  2-LUT              318
  3-LUT              596
  4-LUT             1060
  with \SB_CARRY    (#0)  121
  with \SB_CARRY    (#1)  119

Eliminated 0 LUTs.
Combined 41 LUTs.
<suppressed ~11097 debug messages>

15.44. Executing TECHMAP pass (map to technology primitives).

15.44.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

15.44.2. Continuing TECHMAP pass.
Using template $paramod$7a9d9396461df152f697894fa3b294ad1b285e08\$lut for cells of type $lut.
Using template $paramod$d6d3aaeac1b9aa2c4b652c48e0deb565040dda72\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$97e449d15b607612c49291044eca4e2c8b59088e\$lut for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$a8b2b0f3a3fd7b01c99e8d61bb72f602bd41af54\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$fc4dcb2c8a6641d8d73c2b3192e65cdd7b56124c\$lut for cells of type $lut.
Using template $paramod$a54d8b8d2c90a828ee71c2d82e7e1612992a7ab8\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b\$lut for cells of type $lut.
Using template $paramod$4282def8dbd6df3d1248ad282c629bee684502c2\$lut for cells of type $lut.
Using template $paramod$acb55385383eb6e0dd46a2fd1eab59cbc9d127ed\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod$7ffac03cd0abd3a28c1c30cc28dbcbcc23ba7457\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod$1360f2ce6b943fa5302057e0adcadcb97e8fa937\$lut for cells of type $lut.
Using template $paramod$7fcc2f13195f27c397064377984d87a90c06749d\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$6d23198eb2b8f79a41c7626605a61009695893b1\$lut for cells of type $lut.
Using template $paramod$279a8d961e6b2ded8450bee8ed637cb9efa31f02\$lut for cells of type $lut.
Using template $paramod$d35161d1d7976dcc02e7c7d51172431be85143b4\$lut for cells of type $lut.
Using template $paramod$fe9a0158d0352193457c4f5b6282ac86d35fb3ee\$lut for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod$51307cdec77060d17363ea3d60427c9afef1ddc2\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod$5a621b016c894274d07edef48c49b401a15fd796\$lut for cells of type $lut.
Using template $paramod$506e03709b10468255f3d8819b486cd1340ca5e5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$b7c08b3e56c034c48622a65b854ff95f0da654e6\$lut for cells of type $lut.
Using template $paramod$1843b3c15f2447d117e2d5de9b00f791ef5f9fa3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000001 for cells of type $lut.
Using template $paramod$3204210736873ef5d53b95f3dbe4714b354f9351\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001011 for cells of type $lut.
Using template $paramod$2d8ecce5c907513cebcd38ab5efe0fc26fc03464\$lut for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$3e27c7f584657c61690dac9538f4900ce23f9010\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$cde3aa23c1efa60a470cf0f0281347d6ba585afa\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$6a34cd5b50e324824168b4186d0b04ba5e83b039\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101111 for cells of type $lut.
Using template $paramod$69f20e0703606f2ffd2ee27cd26f815bd5eeb6e9\$lut for cells of type $lut.
Using template $paramod$fb861cdb7aaf4c16c2f9a4c2080cb105e5c21f60\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010011 for cells of type $lut.
Using template $paramod$b212ed9fff0ef04494d0a2749a793f265dd2e870\$lut for cells of type $lut.
Using template $paramod$acf49cb7bd2805dee4b4ebb218aa5924b1be7704\$lut for cells of type $lut.
Using template $paramod$7ea938ba138d4861840be1d72fba17b321428629\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$9e45b1a8f5d89c07bcbb75a2bb1c598231b04feb\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$422375ed3dc0d4f0e5c0c5f1906dad62654ab15d\$lut for cells of type $lut.
Using template $paramod$ba05b8a1a425003df083aea0e69541f5cbdc68f2\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$298b370b0ed6e6727b735e07db069bd52561f3c3\$lut for cells of type $lut.
Using template $paramod$02fbd2dfd8b419c0d6fd5205680ad063cd40eac8\$lut for cells of type $lut.
Using template $paramod$cdbb3434c58d35072833e3be994fccdfd36cb5aa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$a3d9d50a26c80b5c42d9b864ac52f329113a426e\$lut for cells of type $lut.
Using template $paramod$30234ddca80ec18fbcf4d45d8bd1821aad47e8fd\$lut for cells of type $lut.
Using template $paramod$de3d8c0ac9a85f776878d56395b6e0bf04ae72e7\$lut for cells of type $lut.
Using template $paramod$bdb7f9ed72fd4f5c7ad81c376f2d8a5c72a0098d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod$8c5b7259c9d9cd17395950154a06a8b3c48fdd5f\$lut for cells of type $lut.
Using template $paramod$5c32c59025c0b98f20e63f249d83e7ebb4b085e3\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$441de597d9318495d3225f370c9f7379b3b0fd0d\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$17353202acd85413c157354269332acedc0139e0\$lut for cells of type $lut.
Using template $paramod$933f4f3e373a784da64d137def3625bdd36d1695\$lut for cells of type $lut.
Using template $paramod$8b7621b61235adbb9598d092119e1814ce838d4a\$lut for cells of type $lut.
Using template $paramod$fd1e68d43235621014e35437b4508a97628b7e8f\$lut for cells of type $lut.
Using template $paramod$2e7a95e82db1d690ae9ba5d10f68b175fa2cb467\$lut for cells of type $lut.
Using template $paramod$84e836cd1dbe5acfaca2cd5b316abc0209254fcf\$lut for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod$e053a22d78e6bd5ea33183ea69976f0db741be0e\$lut for cells of type $lut.
Using template $paramod$50666a8f9d622ca1f027a4587dfd5f2a7d8810c9\$lut for cells of type $lut.
Using template $paramod$d6cf0a4b6f6ccd87588da28c41b5b6c258da2509\$lut for cells of type $lut.
Using template $paramod$71d60389770c4efcc68e86e1d5a8e56f68a9a589\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod$40882341c54dcd36f630f00dd7e46a35652abd36\$lut for cells of type $lut.
Using template $paramod$d81e419182194220fe1d6dd96690c56b1648ff58\$lut for cells of type $lut.
Using template $paramod$a4df2b5be2b644499880e088a11556935f22b401\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$cd6c4b4da6d8737b72fd2dc8f5d83d8967445809\$lut for cells of type $lut.
Using template $paramod$7f88ae8b0ca78f7b736f446522956805c49fb79f\$lut for cells of type $lut.
Using template $paramod$6a5f33f92636a6ed35a44dae3ad2fe98911c6537\$lut for cells of type $lut.
Using template $paramod$f8c1070a646a3f81aafa323c3aa8062fc709e03e\$lut for cells of type $lut.
Using template $paramod$3acd3251d3bb2479bf34295bb2ac13c217481a2e\$lut for cells of type $lut.
Using template $paramod$05f19d9c2311a3d1ab38ece311a1bb9f96c62043\$lut for cells of type $lut.
Using template $paramod$d54e7238a4a65b6993845c84c1abdbcd353fe338\$lut for cells of type $lut.
Using template $paramod$45d617c2ce0041e27b541f62b0fc3c3ce441a616\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$4b3a5ffe92ea6d940d2286eea9eeca73331d551f\$lut for cells of type $lut.
Using template $paramod$5ba4649e4c057a12bb76c8ff80331759f09f2ab6\$lut for cells of type $lut.
Using template $paramod$dd14e67ccaef897e1542de006ca919d0d5eec0c8\$lut for cells of type $lut.
Using template $paramod$9fed01b8a0c5f6113b8ac08943943d10264f3bee\$lut for cells of type $lut.
Using template $paramod$9623e0f0380510818a89bf843cc0ec2e173b151d\$lut for cells of type $lut.
Using template $paramod$2b9a3c94c7c8039de86b0db266c956ec6484a95e\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$9c6e6a10ea00e5b0682f6243b802d7839a398197\$lut for cells of type $lut.
Using template $paramod$e7757b2d317771cca578effc1d1433759b825f83\$lut for cells of type $lut.
Using template $paramod$162eacaa56f6f80a5a27551a5f2071c174364807\$lut for cells of type $lut.
Using template $paramod$998070d88e7b2d1c62bd5c887cfeb8dad821dc3c\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$ae9b8abdb4f811ce37985dd5106af9cd21223954\$lut for cells of type $lut.
Using template $paramod$fec5a3e586b1930427fa7af9f5aac7fd41e707a1\$lut for cells of type $lut.
Using template $paramod$d3afbb90878580c83bdadaa1b3571bf27380c44c\$lut for cells of type $lut.
Using template $paramod$38a207c707820f72f67386d2619ee46ee88964f9\$lut for cells of type $lut.
Using template $paramod$19ec49f31a8d230a567aa44ce3ea81a03c101e2b\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$59c595af41d4a5cce2d588c3a5f1342749ce7a77\$lut for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011111 for cells of type $lut.
Using template $paramod$ed10455c824c2a3761aabdeb1e31dad905f66e6e\$lut for cells of type $lut.
Using template $paramod$e7cf8575a194eb3a0b763de77523fb7297d31466\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod$cd05f04889088c47a0a5abae8c2d644fd314805e\$lut for cells of type $lut.
Using template $paramod$4cf5305612d86489c1a6171729557670bf08582e\$lut for cells of type $lut.
Using template $paramod$d119410bab96963da0139669592048db2c09198b\$lut for cells of type $lut.
Using template $paramod$12ad699daf1d1c5ae46feb6daedff99636f64bf6\$lut for cells of type $lut.
Using template $paramod$575b200168b9e109c2ed99df4359056f2c6696ac\$lut for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod$e91fd7c0b83fa86f9e17b44e81b053b9681b527b\$lut for cells of type $lut.
Using template $paramod$85b779ce5ab505dbf25e5e046fb43ca2b76b878b\$lut for cells of type $lut.
Using template $paramod$4da6fe9957da309dc16b8f31a6b80b19c05c808d\$lut for cells of type $lut.
Using template $paramod$af2a6468d0bf60a1676e0198babefc74b9bf291f\$lut for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$c471af5667a682bd131a5b479e58e470d1b2b7cd\$lut for cells of type $lut.
Using template $paramod$d388caf9331d1c67a4a7fa86d33eb3b732255d14\$lut for cells of type $lut.
Using template $paramod$7273cc095094e6935b52f63f704faeefd4e2fcbd\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod$ec731ba0b03f9a8c2f9a148aad53e934d7e8d215\$lut for cells of type $lut.
Using template $paramod$c9994e2a733aa21e4bfe57075af37a9c5257c791\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$fceb3a526de44b8f6b38e567360f59f7cf5878fb\$lut for cells of type $lut.
Using template $paramod$df0b68f8e63b2deb6710e23abd8b8ff0796d4897\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod$cc08dba3aac8677e797984bdf18a09dd37547dd3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod$099ac8b11a70529a8e249a5b1b20b37a0be6d367\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod$1cec58bfb33a7a51c359586aade8e947536c006e\$lut for cells of type $lut.
Using template $paramod$987693cbecb4a281b23724d472f575ceae2391bd\$lut for cells of type $lut.
Using template $paramod$88403721e7a9195608031e594ab311129d9372ad\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101011 for cells of type $lut.
Using template $paramod$cc14edb43bcbbd83b718cef08414cb23048bb6d0\$lut for cells of type $lut.
Using template $paramod$93a62495103ad230ce6bb69d9d3b02a71377727e\$lut for cells of type $lut.
Using template $paramod$0a94662b0161fc067fc2a1123fd5ac94da2ec1db\$lut for cells of type $lut.
Using template $paramod$703a13a751e631ef123f38f7d2125aeabec0f94c\$lut for cells of type $lut.
Using template $paramod$fa960b0ced687dd93c15ed8130e27eea044c58f6\$lut for cells of type $lut.
Using template $paramod$4c07181132d053bb43ff2133785b3c80ebe9a283\$lut for cells of type $lut.
Using template $paramod$5e10e6a328d7446862668936c2205352dd948176\$lut for cells of type $lut.
Using template $paramod$a9f5a04efe71156d9a1acb777d452a8dd4d379fa\$lut for cells of type $lut.
Using template $paramod$53ce561f80f32d4298a3beadc88b6c5c78293221\$lut for cells of type $lut.
Using template $paramod$f9b715fbf1040e81e900b2461c2390d17ed5e988\$lut for cells of type $lut.
Using template $paramod$9d5b68c8da3340b77f1f858b0659185c5f0c4481\$lut for cells of type $lut.
Using template $paramod$de0cfbf042671e74ccda8afd309cd5db894ca1a6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod$4a57e4c20d9ca7c2936741144ffe1ba42bbc11f3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011100 for cells of type $lut.
Using template $paramod$71d951b20e73043168c1656217d126e617052faa\$lut for cells of type $lut.
Using template $paramod$a59507d273cd827eb6c46c37820d50a1b717efdf\$lut for cells of type $lut.
Using template $paramod$ef26adabe6060e01077b576cfe34e95e55a26aef\$lut for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$0f52647588235a7349ddd3f3432c9ac1e33ad9e1\$lut for cells of type $lut.
Using template $paramod$038e0c6bb407d70fb3d4b03becb2402bb36ab4a0\$lut for cells of type $lut.
Using template $paramod$0bd56cf5130d265bdf3651844aad5160126b46af\$lut for cells of type $lut.
Using template $paramod$30c7bb594369ca20ff4ff844ba6ed3179f45572d\$lut for cells of type $lut.
Using template $paramod$965f8f2fa1a796a6c51222eabb50fbd26e97d98b\$lut for cells of type $lut.
Using template $paramod$70e260b11d61c2beb07d1dff789df1caf45cc3d9\$lut for cells of type $lut.
Using template $paramod$c2d2bfc2aa48753687a785c7875fcdf43e1af39b\$lut for cells of type $lut.
Using template $paramod$e2e4d79bec18c28fa313e8bd8f4df6f8a38115b2\$lut for cells of type $lut.
Using template $paramod$e0bde73e598487237493c8a43ca52c95a3727354\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod$10b0fe3049cfd7e6d38533387eb2b0cfded868cf\$lut for cells of type $lut.
Using template $paramod$f740ebdda65cd0b8323d705f16d6dbb0d2771805\$lut for cells of type $lut.
Using template $paramod$c24ed72ebb67e9ead6029e42e909ef7fc0abbb11\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod$b637cf4714c2e93484bb499728e176a6ab69c910\$lut for cells of type $lut.
Using template $paramod$9d707d218adbd63b6f9a0c79d7ee037306fb6296\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111100 for cells of type $lut.
Using template $paramod$6382f7860648fdb6f8a8dc690c25a62882cc501b\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod$bf60f6ec407ee294958b6566514fc3125ec42258\$lut for cells of type $lut.
Using template $paramod$70ebb6cf5bc7d63c5c1a98ccefefa2af79e8f2a9\$lut for cells of type $lut.
Using template $paramod$2167383712a3ef5a7aa9a279cd8db29e1fc2db5f\$lut for cells of type $lut.
Using template $paramod$b297295e19b03521716155b85537bbe86d6a9ae6\$lut for cells of type $lut.
Using template $paramod$303e87d85143e3d3ffafccfc00403e19337f516e\$lut for cells of type $lut.
Using template $paramod$a3cdc1eb771a2c6a16f64da161e11100ac409d2b\$lut for cells of type $lut.
Using template $paramod$d0bf26260eea0e8530fb2e72eb38c60e28a47da8\$lut for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod$bc796d1b37e47fe5b469d545b097ef86bfd034b1\$lut for cells of type $lut.
Using template $paramod$8daf2963037e23f1e3477c42ad3ed09d09cf2b14\$lut for cells of type $lut.
Using template $paramod$9850450c7f2ce6ec6d61697515f47872a7c4eee5\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~5144 debug messages>
Removed 0 unused cells and 4496 unused wires.

15.45. Executing AUTONAME pass.
Renamed 70700 objects in module demo (96 iterations).
<suppressed ~3913 debug messages>

15.46. Executing HIERARCHY pass (managing design hierarchy).

15.46.1. Analyzing design hierarchy..
Top module:  \demo

15.46.2. Analyzing design hierarchy..
Top module:  \demo
Removed 0 unused modules.

15.47. Printing statistics.

=== demo ===

   Number of wires:               1546
   Number of wire bits:           5610
   Number of public wires:        1546
   Number of public wire bits:    5610
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2765
     SB_CARRY                      128
     SB_DFFE                         4
     SB_DFFER                      547
     SB_DFFES                        7
     SB_DFFR                        72
     SB_DFFS                         4
     SB_IO                           3
     SB_LUT4                      1995
     SB_PLL40_CORE                   1
     SB_RAM40_4K                     4

15.48. Executing CHECK pass (checking for obvious problems).
Checking module demo...
Found and reported 0 problems.

16. Executing JSON backend.

End of script. Logfile hash: 8b289c9b82, CPU: user 11.78s system 0.13s, MEM: 141.96 MB peak
Yosys 0.10+46 (git sha1 52ba31b1c, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 23% 47x opt_expr (3 sec), 13% 1x abc (1 sec), ...
