$date
	Tue Nov 11 06:21:18 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 8 ! instrucao_out [7:0] $end
$var reg 8 " ler_endereco [7:0] $end
$var reg 1 # reset $end
$var integer 32 $ k [31:0] $end
$scope module rom $end
$var wire 8 % instrucao_out [7:0] $end
$var wire 8 & ler_endereco [7:0] $end
$var wire 1 # reset $end
$var integer 32 ' k [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx '
bx &
bx %
bx $
x#
bx "
bx !
$end
#1
b100000 '
1#
#2
b0 !
b0 %
b0 "
b0 &
#3
b100000 '
b0 $
0#
#4
b1 $
b1 !
b1 %
b1 "
b1 &
#5
b10 $
b10 !
b10 %
b10 "
b10 &
#6
b11 $
b11 !
b11 %
b11 "
b11 &
#7
b100 $
b100 !
b100 %
b100 "
b100 &
#8
b101 $
b101 !
b101 %
b101 "
b101 &
#9
b110 $
b110 !
b110 %
b110 "
b110 &
#10
b111 $
b111 !
b111 %
b111 "
b111 &
#11
b1000 $
b1000 !
b1000 %
b1000 "
b1000 &
#12
b1001 $
b1001 !
b1001 %
b1001 "
b1001 &
#13
b1010 $
b1010 !
b1010 %
b1010 "
b1010 &
#14
b1011 $
b1011 !
b1011 %
b1011 "
b1011 &
#15
b1100 $
b1100 !
b1100 %
b1100 "
b1100 &
#16
b1101 $
b1101 !
b1101 %
b1101 "
b1101 &
#17
b1110 $
b1110 !
b1110 %
b1110 "
b1110 &
#18
b1111 $
b1111 !
b1111 %
b1111 "
b1111 &
#19
b10000 $
b10000 !
b10000 %
b10000 "
b10000 &
#20
b10001 $
b10001 !
b10001 %
b10001 "
b10001 &
#21
b10010 $
b10010 !
b10010 %
b10010 "
b10010 &
#22
b10011 $
b10011 !
b10011 %
b10011 "
b10011 &
#23
b10100 $
b10100 !
b10100 %
b10100 "
b10100 &
#24
b10101 $
b10101 !
b10101 %
b10101 "
b10101 &
#25
b10110 $
b10110 !
b10110 %
b10110 "
b10110 &
#26
b10111 $
b10111 !
b10111 %
b10111 "
b10111 &
#27
b11000 $
b11000 !
b11000 %
b11000 "
b11000 &
#28
b11001 $
b11001 !
b11001 %
b11001 "
b11001 &
#29
b11010 $
b11010 !
b11010 %
b11010 "
b11010 &
#30
b11011 $
b11011 !
b11011 %
b11011 "
b11011 &
#31
b11100 $
b11100 !
b11100 %
b11100 "
b11100 &
#32
b11101 $
b11101 !
b11101 %
b11101 "
b11101 &
#33
b11110 $
b11110 !
b11110 %
b11110 "
b11110 &
#34
b11111 $
b11111 !
b11111 %
b11111 "
b11111 &
#35
b100000 $
bx !
bx %
b100000 "
b100000 &
