0.7
2020.2
Jun 10 2021
20:04:57
D:/xvp/ip_repo/accelerator_1.0/vio_0/sim/vio_0.v,1664432733,verilog,,D:/xvp/project_1.xpr/project_1/project_1.gen/ila_0/ip/ila_0/sim/ila_0.v,,vio_0,,uvm,../../../../project_1.srcs/sim_1/imports/ring_oscillator,,,,,
D:/xvp/project_1.xpr/AES/AES_Comp_ENC.v,1662394296,verilog,,D:/xvp/project_1.xpr/AES/AES_Comp_EncCore.v,D:/xvp/project_1.xpr/AES/timescale.v,AES_Comp_ENC,,uvm,../../../../project_1.srcs/sim_1/imports/ring_oscillator,,,,,
D:/xvp/project_1.xpr/AES/AES_Comp_EncCore.v,1662394296,verilog,,D:/xvp/project_1.xpr/AES/AES_Comp_GFinvComp.v,D:/xvp/project_1.xpr/AES/timescale.v,AES_Comp_EncCore,,uvm,../../../../project_1.srcs/sim_1/imports/ring_oscillator,,,,,
D:/xvp/project_1.xpr/AES/AES_Comp_GFinvComp.v,1662394296,verilog,,D:/xvp/project_1.xpr/AES/AES_Comp_MixColumns.v,D:/xvp/project_1.xpr/AES/timescale.v,AES_Comp_GFinvComp,,uvm,../../../../project_1.srcs/sim_1/imports/ring_oscillator,,,,,
D:/xvp/project_1.xpr/AES/AES_Comp_MixColumns.v,1662394296,verilog,,D:/xvp/project_1.xpr/AES/AES_Comp_SboxComp.v,D:/xvp/project_1.xpr/AES/timescale.v,AES_Comp_MixColumns,,uvm,../../../../project_1.srcs/sim_1/imports/ring_oscillator,,,,,
D:/xvp/project_1.xpr/AES/AES_Comp_SboxComp.v,1662394296,verilog,,D:/xvp/project_1.xpr/AES/AES_Comp_SubBytesComp.v,D:/xvp/project_1.xpr/AES/timescale.v,AES_Comp_SboxComp,,uvm,../../../../project_1.srcs/sim_1/imports/ring_oscillator,,,,,
D:/xvp/project_1.xpr/AES/AES_Comp_SubBytesComp.v,1662394296,verilog,,D:/xvp/project_1.xpr/AES/AES_top.v,D:/xvp/project_1.xpr/AES/timescale.v,AES_Comp_SubBytesComp,,uvm,../../../../project_1.srcs/sim_1/imports/ring_oscillator,,,,,
D:/xvp/project_1.xpr/AES/AES_top.v,1662394296,verilog,,D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/async_up_counter.v,,AES_top,,uvm,../../../../project_1.srcs/sim_1/imports/ring_oscillator,,,,,
D:/xvp/project_1.xpr/AES/timescale.v,1662394296,verilog,,,,,,,,,,,,
D:/xvp/project_1.xpr/project_1/project_1.gen/ila_0/ip/ila_0/sim/ila_0.v,1664975601,verilog,,D:/xvp/project_1.xpr/AES/AES_Comp_ENC.v,,ila_0,,uvm,../../../../project_1.srcs/sim_1/imports/ring_oscillator,,,,,
D:/xvp/project_1.xpr/project_1/project_1.gen/sources_1/ip/c_counter_binary_0/sim/c_counter_binary_0.vhd,1658643526,vhdl,,,,c_counter_binary_0,,,,,,,,
D:/xvp/project_1.xpr/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,uvm,,,,,,
D:/xvp/project_1.xpr/project_1/project_1.srcs/sim_1/imports/components/common_pkg.sv,1657893040,systemVerilog,D:/xvp/project_1.xpr/project_1/project_1.srcs/sim_1/new/top_tb.sv;D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/imports/components/ALU/ALU.sv;D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/imports/components/ALU/ALU_control.sv;D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/imports/components/control_unit/control_unit.sv;D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/imports/components/data_memory/data_memory.sv;D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/imports/components/imm_generator/imm_generator.sv;D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/imports/components/instruction_memory/instruction_memory.sv;D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/imports/components/program_counter/program_counter.sv;D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/imports/components/register_file/register_file.sv;D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/add_tree_new.sv;D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/bit_extension.sv;D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/sensor_adder.sv;D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/top_risc.sv,D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/imports/components/common_pkg.sv,,$unit_common_pkg_sv;common_pkg,,uvm,../../../../project_1.srcs/sim_1/imports/ring_oscillator,,,,,
D:/xvp/project_1.xpr/project_1/project_1.srcs/sim_1/imports/ring_oscillator/ring_osc_defines.sv,1657276708,verilog,,,,,,,,,,,,
D:/xvp/project_1.xpr/project_1/project_1.srcs/sim_1/new/ro_sensor_tb.sv,1664430091,systemVerilog,,,D:/xvp/project_1.xpr/project_1/project_1.srcs/sim_1/imports/ring_oscillator/ring_osc_defines.sv,ro_sensor_tb,,uvm,../../../../project_1.srcs/sim_1/imports/ring_oscillator,,,,,
D:/xvp/project_1.xpr/project_1/project_1.srcs/sim_1/new/top_tb.sv,1664975777,systemVerilog,,,,top_tb,,uvm,../../../../project_1.srcs/sim_1/imports/ring_oscillator,,,,,
D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/imports/components/ALU/ALU.sv,1657893040,systemVerilog,,D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/imports/components/ALU/ALU_control.sv,,ALU,,uvm,../../../../project_1.srcs/sim_1/imports/ring_oscillator,,,,,
D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/imports/components/ALU/ALU_control.sv,1657893040,systemVerilog,,D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/add_tree_new.sv,,ALU_control,,uvm,../../../../project_1.srcs/sim_1/imports/ring_oscillator,,,,,
D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/imports/components/common_pkg.sv,1657893040,systemVerilog,,D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/imports/components/ALU/ALU.sv,,,,uvm,../../../../project_1.srcs/sim_1/imports/ring_oscillator,,,,,
D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/imports/components/control_unit/control_unit.sv,1657893040,systemVerilog,,D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/imports/components/data_memory/data_memory.sv,,control_unit,,uvm,../../../../project_1.srcs/sim_1/imports/ring_oscillator,,,,,
D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/imports/components/data_memory/data_memory.sv,1657893040,systemVerilog,,D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/imports/components/imm_generator/imm_generator.sv,,data_memory,,uvm,../../../../project_1.srcs/sim_1/imports/ring_oscillator,,,,,
D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/imports/components/imm_generator/imm_generator.sv,1657893040,systemVerilog,,D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/imports/components/instruction_memory/instruction_memory.sv,,imm_generator,,uvm,../../../../project_1.srcs/sim_1/imports/ring_oscillator,,,,,
D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/imports/components/instruction_memory/instruction_memory.sv,1657893040,systemVerilog,,D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/imports/components/program_counter/program_counter.sv,,instruction_memory,,uvm,../../../../project_1.srcs/sim_1/imports/ring_oscillator,,,,,
D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/imports/components/program_counter/program_counter.sv,1657893040,systemVerilog,,D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/imports/components/register_file/register_file.sv,,program_counter,,uvm,../../../../project_1.srcs/sim_1/imports/ring_oscillator,,,,,
D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/imports/components/register_file/register_file.sv,1657893040,systemVerilog,,D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/sensor_adder.sv,,register_file,,uvm,../../../../project_1.srcs/sim_1/imports/ring_oscillator,,,,,
D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/imports/components/top.sv,1660502601,systemVerilog,,D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/top_risc.sv,,top,,uvm,../../../../project_1.srcs/sim_1/imports/ring_oscillator,,,,,
D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/imports/ring_oscillator/ring_oscillator.v,1661465221,verilog,,D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/ro_sensor.v,,ring_oscillator,,uvm,../../../../project_1.srcs/sim_1/imports/ring_oscillator,,,,,
D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/add.vhd,1663832930,vhdl,D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/add_pipe.vhd,,,add,,,,,,,,
D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/add_pipe.vhd,1663832413,vhdl,,,,add_pipe,,,,,,,,
D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/add_tree_new.sv,1663886395,systemVerilog,,D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/bit_extension.sv,,add_tree_new,,uvm,../../../../project_1.srcs/sim_1/imports/ring_oscillator,,,,,
D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/async_up_counter.v,1658872302,verilog,,D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/imports/ring_oscillator/ring_oscillator.v,,async_up_counter,,uvm,../../../../project_1.srcs/sim_1/imports/ring_oscillator,,,,,
D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/bit_extension.sv,1663879404,systemVerilog,,D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/imports/components/control_unit/control_unit.sv,,bit_extension,,uvm,../../../../project_1.srcs/sim_1/imports/ring_oscillator,,,,,
D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/ff.vhd,1662227132,vhdl,D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/add_pipe.vhd,,,ff,,,,,,,,
D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/ro_sensor.v,1664621557,verilog,,,,ro_sensor,,uvm,../../../../project_1.srcs/sim_1/imports/ring_oscillator,,,,,
D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/sensor_adder.sv,1664975467,systemVerilog,,D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/top_risc.sv,,sensor_adder,,uvm,../../../../project_1.srcs/sim_1/imports/ring_oscillator,,,,,
D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/tb_bit_extension.sv,1663880295,systemVerilog,,,,tb_bit_extension,,uvm,../../../../project_1.srcs/sim_1/imports/ring_oscillator,,,,,
D:/xvp/project_1.xpr/project_1/project_1.srcs/sources_1/new/top_risc.sv,1659016116,systemVerilog,,D:/xvp/project_1.xpr/project_1/project_1.srcs/sim_1/new/top_tb.sv,,top_risc,,uvm,../../../../project_1.srcs/sim_1/imports/ring_oscillator,,,,,
