ARM GAS  /tmp/cceyFQv8.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB136:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
ARM GAS  /tmp/cceyFQv8.s 			page 2


  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** CAN_HandleTypeDef hcan1;
  44:Core/Src/main.c **** CAN_HandleTypeDef hcan2;
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** SPI_HandleTypeDef hspi2;
  47:Core/Src/main.c **** DMA_HandleTypeDef hdma_spi2_rx;
  48:Core/Src/main.c **** DMA_HandleTypeDef hdma_spi2_tx;
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* USER CODE BEGIN PV */
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* USER CODE END PV */
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  55:Core/Src/main.c **** void SystemClock_Config(void);
  56:Core/Src/main.c **** static void MX_GPIO_Init(void);
  57:Core/Src/main.c **** static void MX_DMA_Init(void);
  58:Core/Src/main.c **** static void MX_CAN2_Init(void);
  59:Core/Src/main.c **** static void MX_CAN1_Init(void);
  60:Core/Src/main.c **** static void MX_SPI2_Init(void);
  61:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /* USER CODE END PFP */
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  66:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  67:Core/Src/main.c **** 
  68:Core/Src/main.c **** /* USER CODE END 0 */
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** /**
  71:Core/Src/main.c ****   * @brief  The application entry point.
  72:Core/Src/main.c ****   * @retval int
  73:Core/Src/main.c ****   */
  74:Core/Src/main.c **** int main(void)
  75:Core/Src/main.c **** {
  76:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* USER CODE END 1 */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  83:Core/Src/main.c ****   HAL_Init();
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* USER CODE END Init */
  88:Core/Src/main.c **** 
ARM GAS  /tmp/cceyFQv8.s 			page 3


  89:Core/Src/main.c ****   /* Configure the system clock */
  90:Core/Src/main.c ****   SystemClock_Config();
  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****   /* USER CODE END SysInit */
  95:Core/Src/main.c **** 
  96:Core/Src/main.c ****   /* Initialize all configured peripherals */
  97:Core/Src/main.c ****   MX_GPIO_Init();
  98:Core/Src/main.c ****   MX_DMA_Init();
  99:Core/Src/main.c ****   MX_CAN2_Init();
 100:Core/Src/main.c ****   MX_CAN1_Init();
 101:Core/Src/main.c ****   MX_SPI2_Init();
 102:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 103:Core/Src/main.c ****   ecatapp_init();
 104:Core/Src/main.c ****   /* USER CODE END 2 */
 105:Core/Src/main.c **** 
 106:Core/Src/main.c ****   /* Infinite loop */
 107:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 108:Core/Src/main.c ****   while (1)
 109:Core/Src/main.c ****   {
 110:Core/Src/main.c ****     /* USER CODE END WHILE */
 111:Core/Src/main.c **** 
 112:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 113:Core/Src/main.c ****     ecatapp_loop();
 114:Core/Src/main.c ****   }
 115:Core/Src/main.c ****   /* USER CODE END 3 */
 116:Core/Src/main.c **** }
 117:Core/Src/main.c **** 
 118:Core/Src/main.c **** /**
 119:Core/Src/main.c ****   * @brief System Clock Configuration
 120:Core/Src/main.c ****   * @retval None
 121:Core/Src/main.c ****   */
 122:Core/Src/main.c **** void SystemClock_Config(void)
 123:Core/Src/main.c **** {
 124:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 125:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 126:Core/Src/main.c **** 
 127:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 128:Core/Src/main.c ****   */
 129:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 130:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 131:Core/Src/main.c **** 
 132:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 133:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 134:Core/Src/main.c ****   */
 135:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 136:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 137:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 138:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 139:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 140:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 141:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 84;
 142:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 143:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
 144:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 145:Core/Src/main.c ****   {
ARM GAS  /tmp/cceyFQv8.s 			page 4


 146:Core/Src/main.c ****     Error_Handler();
 147:Core/Src/main.c ****   }
 148:Core/Src/main.c **** 
 149:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 150:Core/Src/main.c ****   */
 151:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 152:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 153:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 154:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 155:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 156:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 157:Core/Src/main.c **** 
 158:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 159:Core/Src/main.c ****   {
 160:Core/Src/main.c ****     Error_Handler();
 161:Core/Src/main.c ****   }
 162:Core/Src/main.c **** }
 163:Core/Src/main.c **** 
 164:Core/Src/main.c **** /**
 165:Core/Src/main.c ****   * @brief CAN1 Initialization Function
 166:Core/Src/main.c ****   * @param None
 167:Core/Src/main.c ****   * @retval None
 168:Core/Src/main.c ****   */
 169:Core/Src/main.c **** static void MX_CAN1_Init(void)
 170:Core/Src/main.c **** {
 171:Core/Src/main.c **** 
 172:Core/Src/main.c ****   /* USER CODE BEGIN CAN1_Init 0 */
 173:Core/Src/main.c **** 
 174:Core/Src/main.c ****   /* USER CODE END CAN1_Init 0 */
 175:Core/Src/main.c **** 
 176:Core/Src/main.c ****   /* USER CODE BEGIN CAN1_Init 1 */
 177:Core/Src/main.c **** 
 178:Core/Src/main.c ****   /* USER CODE END CAN1_Init 1 */
 179:Core/Src/main.c ****   hcan1.Instance = CAN1;
 180:Core/Src/main.c ****   hcan1.Init.Prescaler = 6;
 181:Core/Src/main.c ****   hcan1.Init.Mode = CAN_MODE_NORMAL;
 182:Core/Src/main.c ****   hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 183:Core/Src/main.c ****   hcan1.Init.TimeSeg1 = CAN_BS1_5TQ;
 184:Core/Src/main.c ****   hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 185:Core/Src/main.c ****   hcan1.Init.TimeTriggeredMode = DISABLE;
 186:Core/Src/main.c ****   hcan1.Init.AutoBusOff = DISABLE;
 187:Core/Src/main.c ****   hcan1.Init.AutoWakeUp = DISABLE;
 188:Core/Src/main.c ****   hcan1.Init.AutoRetransmission = DISABLE;
 189:Core/Src/main.c ****   hcan1.Init.ReceiveFifoLocked = DISABLE;
 190:Core/Src/main.c ****   hcan1.Init.TransmitFifoPriority = DISABLE;
 191:Core/Src/main.c ****   if (HAL_CAN_Init(&hcan1) != HAL_OK)
 192:Core/Src/main.c ****   {
 193:Core/Src/main.c ****     Error_Handler();
 194:Core/Src/main.c ****   }
 195:Core/Src/main.c ****   /* USER CODE BEGIN CAN1_Init 2 */
 196:Core/Src/main.c **** 
 197:Core/Src/main.c ****   /* USER CODE END CAN1_Init 2 */
 198:Core/Src/main.c **** 
 199:Core/Src/main.c **** }
 200:Core/Src/main.c **** 
 201:Core/Src/main.c **** /**
 202:Core/Src/main.c ****   * @brief CAN2 Initialization Function
ARM GAS  /tmp/cceyFQv8.s 			page 5


 203:Core/Src/main.c ****   * @param None
 204:Core/Src/main.c ****   * @retval None
 205:Core/Src/main.c ****   */
 206:Core/Src/main.c **** static void MX_CAN2_Init(void)
 207:Core/Src/main.c **** {
 208:Core/Src/main.c **** 
 209:Core/Src/main.c ****   /* USER CODE BEGIN CAN2_Init 0 */
 210:Core/Src/main.c **** 
 211:Core/Src/main.c ****   /* USER CODE END CAN2_Init 0 */
 212:Core/Src/main.c **** 
 213:Core/Src/main.c ****   /* USER CODE BEGIN CAN2_Init 1 */
 214:Core/Src/main.c **** 
 215:Core/Src/main.c ****   /* USER CODE END CAN2_Init 1 */
 216:Core/Src/main.c ****   hcan2.Instance = CAN2;
 217:Core/Src/main.c ****   hcan2.Init.Prescaler = 6;
 218:Core/Src/main.c ****   hcan2.Init.Mode = CAN_MODE_NORMAL;
 219:Core/Src/main.c ****   hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 220:Core/Src/main.c ****   hcan2.Init.TimeSeg1 = CAN_BS1_3TQ;
 221:Core/Src/main.c ****   hcan2.Init.TimeSeg2 = CAN_BS2_3TQ;
 222:Core/Src/main.c ****   hcan2.Init.TimeTriggeredMode = DISABLE;
 223:Core/Src/main.c ****   hcan2.Init.AutoBusOff = DISABLE;
 224:Core/Src/main.c ****   hcan2.Init.AutoWakeUp = DISABLE;
 225:Core/Src/main.c ****   hcan2.Init.AutoRetransmission = DISABLE;
 226:Core/Src/main.c ****   hcan2.Init.ReceiveFifoLocked = DISABLE;
 227:Core/Src/main.c ****   hcan2.Init.TransmitFifoPriority = DISABLE;
 228:Core/Src/main.c ****   if (HAL_CAN_Init(&hcan2) != HAL_OK)
 229:Core/Src/main.c ****   {
 230:Core/Src/main.c ****     Error_Handler();
 231:Core/Src/main.c ****   }
 232:Core/Src/main.c ****   /* USER CODE BEGIN CAN2_Init 2 */
 233:Core/Src/main.c **** 
 234:Core/Src/main.c ****   /* USER CODE END CAN2_Init 2 */
 235:Core/Src/main.c **** 
 236:Core/Src/main.c **** }
 237:Core/Src/main.c **** 
 238:Core/Src/main.c **** /**
 239:Core/Src/main.c ****   * @brief SPI2 Initialization Function
 240:Core/Src/main.c ****   * @param None
 241:Core/Src/main.c ****   * @retval None
 242:Core/Src/main.c ****   */
 243:Core/Src/main.c **** static void MX_SPI2_Init(void)
 244:Core/Src/main.c **** {
 245:Core/Src/main.c **** 
 246:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 0 */
 247:Core/Src/main.c **** 
 248:Core/Src/main.c ****   /* USER CODE END SPI2_Init 0 */
 249:Core/Src/main.c **** 
 250:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 1 */
 251:Core/Src/main.c **** 
 252:Core/Src/main.c ****   /* USER CODE END SPI2_Init 1 */
 253:Core/Src/main.c ****   /* SPI2 parameter configuration*/
 254:Core/Src/main.c ****   hspi2.Instance = SPI2;
 255:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 256:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 257:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 258:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 259:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
ARM GAS  /tmp/cceyFQv8.s 			page 6


 260:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 261:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 262:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 263:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 264:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_ENABLE;
 265:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 128;
 266:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 267:Core/Src/main.c ****   {
 268:Core/Src/main.c ****     Error_Handler();
 269:Core/Src/main.c ****   }
 270:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 2 */
 271:Core/Src/main.c **** 
 272:Core/Src/main.c ****   /* USER CODE END SPI2_Init 2 */
 273:Core/Src/main.c **** 
 274:Core/Src/main.c **** }
 275:Core/Src/main.c **** 
 276:Core/Src/main.c **** /**
 277:Core/Src/main.c ****   * Enable DMA controller clock
 278:Core/Src/main.c ****   */
 279:Core/Src/main.c **** static void MX_DMA_Init(void)
 280:Core/Src/main.c **** {
 281:Core/Src/main.c **** 
 282:Core/Src/main.c ****   /* DMA controller clock enable */
 283:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 284:Core/Src/main.c **** 
 285:Core/Src/main.c ****   /* DMA interrupt init */
 286:Core/Src/main.c ****   /* DMA1_Stream3_IRQn interrupt configuration */
 287:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 288:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 289:Core/Src/main.c **** 
 290:Core/Src/main.c **** }
 291:Core/Src/main.c **** 
 292:Core/Src/main.c **** /**
 293:Core/Src/main.c ****   * @brief GPIO Initialization Function
 294:Core/Src/main.c ****   * @param None
 295:Core/Src/main.c ****   * @retval None
 296:Core/Src/main.c ****   */
 297:Core/Src/main.c **** static void MX_GPIO_Init(void)
 298:Core/Src/main.c **** {
  28              		.loc 1 298 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 40
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  33              		.cfi_def_cfa_offset 20
  34              		.cfi_offset 4, -20
  35              		.cfi_offset 5, -16
  36              		.cfi_offset 6, -12
  37              		.cfi_offset 7, -8
  38              		.cfi_offset 14, -4
  39 0002 8BB0     		sub	sp, sp, #44
  40              		.cfi_def_cfa_offset 64
 299:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  41              		.loc 1 299 3 view .LVU1
  42              		.loc 1 299 20 is_stmt 0 view .LVU2
  43 0004 0024     		movs	r4, #0
  44 0006 0594     		str	r4, [sp, #20]
ARM GAS  /tmp/cceyFQv8.s 			page 7


  45 0008 0694     		str	r4, [sp, #24]
  46 000a 0794     		str	r4, [sp, #28]
  47 000c 0894     		str	r4, [sp, #32]
  48 000e 0994     		str	r4, [sp, #36]
 300:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 301:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 302:Core/Src/main.c **** 
 303:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 304:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  49              		.loc 1 304 3 is_stmt 1 view .LVU3
  50              	.LBB4:
  51              		.loc 1 304 3 view .LVU4
  52 0010 0194     		str	r4, [sp, #4]
  53              		.loc 1 304 3 view .LVU5
  54 0012 384B     		ldr	r3, .L3
  55 0014 1A6B     		ldr	r2, [r3, #48]
  56 0016 42F08002 		orr	r2, r2, #128
  57 001a 1A63     		str	r2, [r3, #48]
  58              		.loc 1 304 3 view .LVU6
  59 001c 1A6B     		ldr	r2, [r3, #48]
  60 001e 02F08002 		and	r2, r2, #128
  61 0022 0192     		str	r2, [sp, #4]
  62              		.loc 1 304 3 view .LVU7
  63 0024 019A     		ldr	r2, [sp, #4]
  64              	.LBE4:
  65              		.loc 1 304 3 view .LVU8
 305:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  66              		.loc 1 305 3 view .LVU9
  67              	.LBB5:
  68              		.loc 1 305 3 view .LVU10
  69 0026 0294     		str	r4, [sp, #8]
  70              		.loc 1 305 3 view .LVU11
  71 0028 1A6B     		ldr	r2, [r3, #48]
  72 002a 42F00402 		orr	r2, r2, #4
  73 002e 1A63     		str	r2, [r3, #48]
  74              		.loc 1 305 3 view .LVU12
  75 0030 1A6B     		ldr	r2, [r3, #48]
  76 0032 02F00402 		and	r2, r2, #4
  77 0036 0292     		str	r2, [sp, #8]
  78              		.loc 1 305 3 view .LVU13
  79 0038 029A     		ldr	r2, [sp, #8]
  80              	.LBE5:
  81              		.loc 1 305 3 view .LVU14
 306:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  82              		.loc 1 306 3 view .LVU15
  83              	.LBB6:
  84              		.loc 1 306 3 view .LVU16
  85 003a 0394     		str	r4, [sp, #12]
  86              		.loc 1 306 3 view .LVU17
  87 003c 1A6B     		ldr	r2, [r3, #48]
  88 003e 42F00102 		orr	r2, r2, #1
  89 0042 1A63     		str	r2, [r3, #48]
  90              		.loc 1 306 3 view .LVU18
  91 0044 1A6B     		ldr	r2, [r3, #48]
  92 0046 02F00102 		and	r2, r2, #1
  93 004a 0392     		str	r2, [sp, #12]
  94              		.loc 1 306 3 view .LVU19
ARM GAS  /tmp/cceyFQv8.s 			page 8


  95 004c 039A     		ldr	r2, [sp, #12]
  96              	.LBE6:
  97              		.loc 1 306 3 view .LVU20
 307:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  98              		.loc 1 307 3 view .LVU21
  99              	.LBB7:
 100              		.loc 1 307 3 view .LVU22
 101 004e 0494     		str	r4, [sp, #16]
 102              		.loc 1 307 3 view .LVU23
 103 0050 1A6B     		ldr	r2, [r3, #48]
 104 0052 42F00202 		orr	r2, r2, #2
 105 0056 1A63     		str	r2, [r3, #48]
 106              		.loc 1 307 3 view .LVU24
 107 0058 1B6B     		ldr	r3, [r3, #48]
 108 005a 03F00203 		and	r3, r3, #2
 109 005e 0493     		str	r3, [sp, #16]
 110              		.loc 1 307 3 view .LVU25
 111 0060 049B     		ldr	r3, [sp, #16]
 112              	.LBE7:
 113              		.loc 1 307 3 view .LVU26
 308:Core/Src/main.c **** 
 309:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 310:Core/Src/main.c ****   HAL_GPIO_WritePin(nRST_GPIO_Port, nRST_Pin, GPIO_PIN_RESET);
 114              		.loc 1 310 3 view .LVU27
 115 0062 254F     		ldr	r7, .L3+4
 116 0064 2246     		mov	r2, r4
 117 0066 0421     		movs	r1, #4
 118 0068 3846     		mov	r0, r7
 119 006a FFF7FEFF 		bl	HAL_GPIO_WritePin
 120              	.LVL0:
 311:Core/Src/main.c **** 
 312:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 313:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, LED3_Pin|LED2_Pin|LED1_Pin|SPI2_NSS_Pin, GPIO_PIN_RESET);
 121              		.loc 1 313 3 view .LVU28
 122 006e 234E     		ldr	r6, .L3+8
 123 0070 2246     		mov	r2, r4
 124 0072 4FF46141 		mov	r1, #57600
 125 0076 3046     		mov	r0, r6
 126 0078 FFF7FEFF 		bl	HAL_GPIO_WritePin
 127              	.LVL1:
 314:Core/Src/main.c **** 
 315:Core/Src/main.c ****   /*Configure GPIO pins : SYNC_L0_Pin SPI2_IRQ_Pin */
 316:Core/Src/main.c ****   GPIO_InitStruct.Pin = SYNC_L0_Pin|SPI2_IRQ_Pin;
 128              		.loc 1 316 3 view .LVU29
 129              		.loc 1 316 23 is_stmt 0 view .LVU30
 130 007c 40F20113 		movw	r3, #257
 131 0080 0593     		str	r3, [sp, #20]
 317:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 132              		.loc 1 317 3 is_stmt 1 view .LVU31
 133              		.loc 1 317 24 is_stmt 0 view .LVU32
 134 0082 4FF48813 		mov	r3, #1114112
 135 0086 0693     		str	r3, [sp, #24]
 318:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 136              		.loc 1 318 3 is_stmt 1 view .LVU33
 137              		.loc 1 318 24 is_stmt 0 view .LVU34
 138 0088 0794     		str	r4, [sp, #28]
 319:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
ARM GAS  /tmp/cceyFQv8.s 			page 9


 139              		.loc 1 319 3 is_stmt 1 view .LVU35
 140 008a 05A9     		add	r1, sp, #20
 141 008c 3846     		mov	r0, r7
 142 008e FFF7FEFF 		bl	HAL_GPIO_Init
 143              	.LVL2:
 320:Core/Src/main.c **** 
 321:Core/Src/main.c ****   /*Configure GPIO pin : nRST_Pin */
 322:Core/Src/main.c ****   GPIO_InitStruct.Pin = nRST_Pin;
 144              		.loc 1 322 3 view .LVU36
 145              		.loc 1 322 23 is_stmt 0 view .LVU37
 146 0092 0423     		movs	r3, #4
 147 0094 0593     		str	r3, [sp, #20]
 323:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 148              		.loc 1 323 3 is_stmt 1 view .LVU38
 149              		.loc 1 323 24 is_stmt 0 view .LVU39
 150 0096 0125     		movs	r5, #1
 151 0098 0695     		str	r5, [sp, #24]
 324:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 152              		.loc 1 324 3 is_stmt 1 view .LVU40
 153              		.loc 1 324 24 is_stmt 0 view .LVU41
 154 009a 0795     		str	r5, [sp, #28]
 325:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 155              		.loc 1 325 3 is_stmt 1 view .LVU42
 156              		.loc 1 325 25 is_stmt 0 view .LVU43
 157 009c 0894     		str	r4, [sp, #32]
 326:Core/Src/main.c ****   HAL_GPIO_Init(nRST_GPIO_Port, &GPIO_InitStruct);
 158              		.loc 1 326 3 is_stmt 1 view .LVU44
 159 009e 05A9     		add	r1, sp, #20
 160 00a0 3846     		mov	r0, r7
 161 00a2 FFF7FEFF 		bl	HAL_GPIO_Init
 162              	.LVL3:
 327:Core/Src/main.c **** 
 328:Core/Src/main.c ****   /*Configure GPIO pins : LED3_Pin LED2_Pin LED1_Pin */
 329:Core/Src/main.c ****   GPIO_InitStruct.Pin = LED3_Pin|LED2_Pin|LED1_Pin;
 163              		.loc 1 329 3 view .LVU45
 164              		.loc 1 329 23 is_stmt 0 view .LVU46
 165 00a6 4FF46043 		mov	r3, #57344
 166 00aa 0593     		str	r3, [sp, #20]
 330:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 167              		.loc 1 330 3 is_stmt 1 view .LVU47
 168              		.loc 1 330 24 is_stmt 0 view .LVU48
 169 00ac 0695     		str	r5, [sp, #24]
 331:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 170              		.loc 1 331 3 is_stmt 1 view .LVU49
 171              		.loc 1 331 24 is_stmt 0 view .LVU50
 172 00ae 0223     		movs	r3, #2
 173 00b0 0793     		str	r3, [sp, #28]
 332:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 174              		.loc 1 332 3 is_stmt 1 view .LVU51
 175              		.loc 1 332 25 is_stmt 0 view .LVU52
 176 00b2 0894     		str	r4, [sp, #32]
 333:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 177              		.loc 1 333 3 is_stmt 1 view .LVU53
 178 00b4 05A9     		add	r1, sp, #20
 179 00b6 3046     		mov	r0, r6
 180 00b8 FFF7FEFF 		bl	HAL_GPIO_Init
 181              	.LVL4:
ARM GAS  /tmp/cceyFQv8.s 			page 10


 334:Core/Src/main.c **** 
 335:Core/Src/main.c ****   /*Configure GPIO pin : SPI2_NSS_Pin */
 336:Core/Src/main.c ****   GPIO_InitStruct.Pin = SPI2_NSS_Pin;
 182              		.loc 1 336 3 view .LVU54
 183              		.loc 1 336 23 is_stmt 0 view .LVU55
 184 00bc 4FF48073 		mov	r3, #256
 185 00c0 0593     		str	r3, [sp, #20]
 337:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 186              		.loc 1 337 3 is_stmt 1 view .LVU56
 187              		.loc 1 337 24 is_stmt 0 view .LVU57
 188 00c2 0695     		str	r5, [sp, #24]
 338:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 189              		.loc 1 338 3 is_stmt 1 view .LVU58
 190              		.loc 1 338 24 is_stmt 0 view .LVU59
 191 00c4 0794     		str	r4, [sp, #28]
 339:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 192              		.loc 1 339 3 is_stmt 1 view .LVU60
 193              		.loc 1 339 25 is_stmt 0 view .LVU61
 194 00c6 0894     		str	r4, [sp, #32]
 340:Core/Src/main.c ****   HAL_GPIO_Init(SPI2_NSS_GPIO_Port, &GPIO_InitStruct);
 195              		.loc 1 340 3 is_stmt 1 view .LVU62
 196 00c8 05A9     		add	r1, sp, #20
 197 00ca 3046     		mov	r0, r6
 198 00cc FFF7FEFF 		bl	HAL_GPIO_Init
 199              	.LVL5:
 341:Core/Src/main.c **** 
 342:Core/Src/main.c ****   /* EXTI interrupt init*/
 343:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 200              		.loc 1 343 3 view .LVU63
 201 00d0 2246     		mov	r2, r4
 202 00d2 2146     		mov	r1, r4
 203 00d4 0620     		movs	r0, #6
 204 00d6 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 205              	.LVL6:
 344:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 206              		.loc 1 344 3 view .LVU64
 207 00da 0620     		movs	r0, #6
 208 00dc FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 209              	.LVL7:
 345:Core/Src/main.c **** 
 346:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 210              		.loc 1 346 3 view .LVU65
 211 00e0 2246     		mov	r2, r4
 212 00e2 2146     		mov	r1, r4
 213 00e4 1720     		movs	r0, #23
 214 00e6 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 215              	.LVL8:
 347:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 216              		.loc 1 347 3 view .LVU66
 217 00ea 1720     		movs	r0, #23
 218 00ec FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 219              	.LVL9:
 348:Core/Src/main.c **** 
 349:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 350:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 351:Core/Src/main.c **** }
 220              		.loc 1 351 1 is_stmt 0 view .LVU67
ARM GAS  /tmp/cceyFQv8.s 			page 11


 221 00f0 0BB0     		add	sp, sp, #44
 222              		.cfi_def_cfa_offset 20
 223              		@ sp needed
 224 00f2 F0BD     		pop	{r4, r5, r6, r7, pc}
 225              	.L4:
 226              		.align	2
 227              	.L3:
 228 00f4 00380240 		.word	1073887232
 229 00f8 00000240 		.word	1073872896
 230 00fc 00040240 		.word	1073873920
 231              		.cfi_endproc
 232              	.LFE136:
 234              		.section	.text.MX_DMA_Init,"ax",%progbits
 235              		.align	1
 236              		.syntax unified
 237              		.thumb
 238              		.thumb_func
 240              	MX_DMA_Init:
 241              	.LFB135:
 280:Core/Src/main.c **** 
 242              		.loc 1 280 1 is_stmt 1 view -0
 243              		.cfi_startproc
 244              		@ args = 0, pretend = 0, frame = 8
 245              		@ frame_needed = 0, uses_anonymous_args = 0
 246 0000 00B5     		push	{lr}
 247              		.cfi_def_cfa_offset 4
 248              		.cfi_offset 14, -4
 249 0002 83B0     		sub	sp, sp, #12
 250              		.cfi_def_cfa_offset 16
 283:Core/Src/main.c **** 
 251              		.loc 1 283 3 view .LVU69
 252              	.LBB8:
 283:Core/Src/main.c **** 
 253              		.loc 1 283 3 view .LVU70
 254 0004 0021     		movs	r1, #0
 255 0006 0191     		str	r1, [sp, #4]
 283:Core/Src/main.c **** 
 256              		.loc 1 283 3 view .LVU71
 257 0008 094B     		ldr	r3, .L7
 258 000a 1A6B     		ldr	r2, [r3, #48]
 259 000c 42F40012 		orr	r2, r2, #2097152
 260 0010 1A63     		str	r2, [r3, #48]
 283:Core/Src/main.c **** 
 261              		.loc 1 283 3 view .LVU72
 262 0012 1B6B     		ldr	r3, [r3, #48]
 263 0014 03F40013 		and	r3, r3, #2097152
 264 0018 0193     		str	r3, [sp, #4]
 283:Core/Src/main.c **** 
 265              		.loc 1 283 3 view .LVU73
 266 001a 019B     		ldr	r3, [sp, #4]
 267              	.LBE8:
 283:Core/Src/main.c **** 
 268              		.loc 1 283 3 view .LVU74
 287:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 269              		.loc 1 287 3 view .LVU75
 270 001c 0A46     		mov	r2, r1
 271 001e 0E20     		movs	r0, #14
ARM GAS  /tmp/cceyFQv8.s 			page 12


 272 0020 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 273              	.LVL10:
 288:Core/Src/main.c **** 
 274              		.loc 1 288 3 view .LVU76
 275 0024 0E20     		movs	r0, #14
 276 0026 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 277              	.LVL11:
 290:Core/Src/main.c **** 
 278              		.loc 1 290 1 is_stmt 0 view .LVU77
 279 002a 03B0     		add	sp, sp, #12
 280              		.cfi_def_cfa_offset 4
 281              		@ sp needed
 282 002c 5DF804FB 		ldr	pc, [sp], #4
 283              	.L8:
 284              		.align	2
 285              	.L7:
 286 0030 00380240 		.word	1073887232
 287              		.cfi_endproc
 288              	.LFE135:
 290              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 291              		.align	1
 292              		.global	HAL_TIM_PeriodElapsedCallback
 293              		.syntax unified
 294              		.thumb
 295              		.thumb_func
 297              	HAL_TIM_PeriodElapsedCallback:
 298              	.LVL12:
 299              	.LFB137:
 352:Core/Src/main.c **** 
 353:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 354:Core/Src/main.c **** 
 355:Core/Src/main.c **** /* USER CODE END 4 */
 356:Core/Src/main.c **** 
 357:Core/Src/main.c **** /**
 358:Core/Src/main.c ****   * @brief  Period elapsed callback in non blocking mode
 359:Core/Src/main.c ****   * @note   This function is called  when TIM6 interrupt took place, inside
 360:Core/Src/main.c ****   * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 361:Core/Src/main.c ****   * a global variable "uwTick" used as application time base.
 362:Core/Src/main.c ****   * @param  htim : TIM handle
 363:Core/Src/main.c ****   * @retval None
 364:Core/Src/main.c ****   */
 365:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 366:Core/Src/main.c **** {
 300              		.loc 1 366 1 is_stmt 1 view -0
 301              		.cfi_startproc
 302              		@ args = 0, pretend = 0, frame = 0
 303              		@ frame_needed = 0, uses_anonymous_args = 0
 304              		.loc 1 366 1 is_stmt 0 view .LVU79
 305 0000 08B5     		push	{r3, lr}
 306              		.cfi_def_cfa_offset 8
 307              		.cfi_offset 3, -8
 308              		.cfi_offset 14, -4
 367:Core/Src/main.c ****   /* USER CODE BEGIN Callback 0 */
 368:Core/Src/main.c **** 
 369:Core/Src/main.c ****   /* USER CODE END Callback 0 */
 370:Core/Src/main.c ****   if (htim->Instance == TIM6) {
 309              		.loc 1 370 3 is_stmt 1 view .LVU80
ARM GAS  /tmp/cceyFQv8.s 			page 13


 310              		.loc 1 370 11 is_stmt 0 view .LVU81
 311 0002 0268     		ldr	r2, [r0]
 312              		.loc 1 370 6 view .LVU82
 313 0004 034B     		ldr	r3, .L13
 314 0006 9A42     		cmp	r2, r3
 315 0008 00D0     		beq	.L12
 316              	.LVL13:
 317              	.L9:
 371:Core/Src/main.c ****     HAL_IncTick();
 372:Core/Src/main.c ****   }
 373:Core/Src/main.c ****   /* USER CODE BEGIN Callback 1 */
 374:Core/Src/main.c **** 
 375:Core/Src/main.c ****   /* USER CODE END Callback 1 */
 376:Core/Src/main.c **** }
 318              		.loc 1 376 1 view .LVU83
 319 000a 08BD     		pop	{r3, pc}
 320              	.LVL14:
 321              	.L12:
 371:Core/Src/main.c ****     HAL_IncTick();
 322              		.loc 1 371 5 is_stmt 1 view .LVU84
 323 000c FFF7FEFF 		bl	HAL_IncTick
 324              	.LVL15:
 325              		.loc 1 376 1 is_stmt 0 view .LVU85
 326 0010 FBE7     		b	.L9
 327              	.L14:
 328 0012 00BF     		.align	2
 329              	.L13:
 330 0014 00100040 		.word	1073745920
 331              		.cfi_endproc
 332              	.LFE137:
 334              		.section	.text.Error_Handler,"ax",%progbits
 335              		.align	1
 336              		.global	Error_Handler
 337              		.syntax unified
 338              		.thumb
 339              		.thumb_func
 341              	Error_Handler:
 342              	.LFB138:
 377:Core/Src/main.c **** 
 378:Core/Src/main.c **** /**
 379:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 380:Core/Src/main.c ****   * @retval None
 381:Core/Src/main.c ****   */
 382:Core/Src/main.c **** void Error_Handler(void)
 383:Core/Src/main.c **** {
 343              		.loc 1 383 1 is_stmt 1 view -0
 344              		.cfi_startproc
 345              		@ Volatile: function does not return.
 346              		@ args = 0, pretend = 0, frame = 0
 347              		@ frame_needed = 0, uses_anonymous_args = 0
 348              		@ link register save eliminated.
 384:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 385:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 386:Core/Src/main.c ****   __disable_irq();
 349              		.loc 1 386 3 view .LVU87
 350              	.LBB9:
 351              	.LBI9:
ARM GAS  /tmp/cceyFQv8.s 			page 14


 352              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
ARM GAS  /tmp/cceyFQv8.s 			page 15


  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
ARM GAS  /tmp/cceyFQv8.s 			page 16


 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 353              		.loc 2 140 27 view .LVU88
 354              	.LBB10:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 355              		.loc 2 142 3 view .LVU89
 356              		.syntax unified
 357              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 358 0000 72B6     		cpsid i
 359              	@ 0 "" 2
 360              		.thumb
 361              		.syntax unified
 362              	.L16:
 363              	.LBE10:
 364              	.LBE9:
 387:Core/Src/main.c ****   while (1)
 365              		.loc 1 387 3 discriminator 1 view .LVU90
 388:Core/Src/main.c ****   {
 389:Core/Src/main.c ****   }
 366              		.loc 1 389 3 discriminator 1 view .LVU91
 387:Core/Src/main.c ****   while (1)
 367              		.loc 1 387 9 discriminator 1 view .LVU92
 368 0002 FEE7     		b	.L16
 369              		.cfi_endproc
 370              	.LFE138:
 372              		.section	.text.MX_CAN2_Init,"ax",%progbits
 373              		.align	1
 374              		.syntax unified
 375              		.thumb
 376              		.thumb_func
 378              	MX_CAN2_Init:
ARM GAS  /tmp/cceyFQv8.s 			page 17


 379              	.LFB133:
 207:Core/Src/main.c **** 
 380              		.loc 1 207 1 view -0
 381              		.cfi_startproc
 382              		@ args = 0, pretend = 0, frame = 0
 383              		@ frame_needed = 0, uses_anonymous_args = 0
 384 0000 08B5     		push	{r3, lr}
 385              		.cfi_def_cfa_offset 8
 386              		.cfi_offset 3, -8
 387              		.cfi_offset 14, -4
 216:Core/Src/main.c ****   hcan2.Init.Prescaler = 6;
 388              		.loc 1 216 3 view .LVU94
 216:Core/Src/main.c ****   hcan2.Init.Prescaler = 6;
 389              		.loc 1 216 18 is_stmt 0 view .LVU95
 390 0002 0D48     		ldr	r0, .L21
 391 0004 0D4B     		ldr	r3, .L21+4
 392 0006 0360     		str	r3, [r0]
 217:Core/Src/main.c ****   hcan2.Init.Mode = CAN_MODE_NORMAL;
 393              		.loc 1 217 3 is_stmt 1 view .LVU96
 217:Core/Src/main.c ****   hcan2.Init.Mode = CAN_MODE_NORMAL;
 394              		.loc 1 217 24 is_stmt 0 view .LVU97
 395 0008 0623     		movs	r3, #6
 396 000a 4360     		str	r3, [r0, #4]
 218:Core/Src/main.c ****   hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 397              		.loc 1 218 3 is_stmt 1 view .LVU98
 218:Core/Src/main.c ****   hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 398              		.loc 1 218 19 is_stmt 0 view .LVU99
 399 000c 0023     		movs	r3, #0
 400 000e 8360     		str	r3, [r0, #8]
 219:Core/Src/main.c ****   hcan2.Init.TimeSeg1 = CAN_BS1_3TQ;
 401              		.loc 1 219 3 is_stmt 1 view .LVU100
 219:Core/Src/main.c ****   hcan2.Init.TimeSeg1 = CAN_BS1_3TQ;
 402              		.loc 1 219 28 is_stmt 0 view .LVU101
 403 0010 C360     		str	r3, [r0, #12]
 220:Core/Src/main.c ****   hcan2.Init.TimeSeg2 = CAN_BS2_3TQ;
 404              		.loc 1 220 3 is_stmt 1 view .LVU102
 220:Core/Src/main.c ****   hcan2.Init.TimeSeg2 = CAN_BS2_3TQ;
 405              		.loc 1 220 23 is_stmt 0 view .LVU103
 406 0012 4FF40032 		mov	r2, #131072
 407 0016 0261     		str	r2, [r0, #16]
 221:Core/Src/main.c ****   hcan2.Init.TimeTriggeredMode = DISABLE;
 408              		.loc 1 221 3 is_stmt 1 view .LVU104
 221:Core/Src/main.c ****   hcan2.Init.TimeTriggeredMode = DISABLE;
 409              		.loc 1 221 23 is_stmt 0 view .LVU105
 410 0018 4FF40012 		mov	r2, #2097152
 411 001c 4261     		str	r2, [r0, #20]
 222:Core/Src/main.c ****   hcan2.Init.AutoBusOff = DISABLE;
 412              		.loc 1 222 3 is_stmt 1 view .LVU106
 222:Core/Src/main.c ****   hcan2.Init.AutoBusOff = DISABLE;
 413              		.loc 1 222 32 is_stmt 0 view .LVU107
 414 001e 0376     		strb	r3, [r0, #24]
 223:Core/Src/main.c ****   hcan2.Init.AutoWakeUp = DISABLE;
 415              		.loc 1 223 3 is_stmt 1 view .LVU108
 223:Core/Src/main.c ****   hcan2.Init.AutoWakeUp = DISABLE;
 416              		.loc 1 223 25 is_stmt 0 view .LVU109
 417 0020 4376     		strb	r3, [r0, #25]
 224:Core/Src/main.c ****   hcan2.Init.AutoRetransmission = DISABLE;
ARM GAS  /tmp/cceyFQv8.s 			page 18


 418              		.loc 1 224 3 is_stmt 1 view .LVU110
 224:Core/Src/main.c ****   hcan2.Init.AutoRetransmission = DISABLE;
 419              		.loc 1 224 25 is_stmt 0 view .LVU111
 420 0022 8376     		strb	r3, [r0, #26]
 225:Core/Src/main.c ****   hcan2.Init.ReceiveFifoLocked = DISABLE;
 421              		.loc 1 225 3 is_stmt 1 view .LVU112
 225:Core/Src/main.c ****   hcan2.Init.ReceiveFifoLocked = DISABLE;
 422              		.loc 1 225 33 is_stmt 0 view .LVU113
 423 0024 C376     		strb	r3, [r0, #27]
 226:Core/Src/main.c ****   hcan2.Init.TransmitFifoPriority = DISABLE;
 424              		.loc 1 226 3 is_stmt 1 view .LVU114
 226:Core/Src/main.c ****   hcan2.Init.TransmitFifoPriority = DISABLE;
 425              		.loc 1 226 32 is_stmt 0 view .LVU115
 426 0026 0377     		strb	r3, [r0, #28]
 227:Core/Src/main.c ****   if (HAL_CAN_Init(&hcan2) != HAL_OK)
 427              		.loc 1 227 3 is_stmt 1 view .LVU116
 227:Core/Src/main.c ****   if (HAL_CAN_Init(&hcan2) != HAL_OK)
 428              		.loc 1 227 35 is_stmt 0 view .LVU117
 429 0028 4377     		strb	r3, [r0, #29]
 228:Core/Src/main.c ****   {
 430              		.loc 1 228 3 is_stmt 1 view .LVU118
 228:Core/Src/main.c ****   {
 431              		.loc 1 228 7 is_stmt 0 view .LVU119
 432 002a FFF7FEFF 		bl	HAL_CAN_Init
 433              	.LVL16:
 228:Core/Src/main.c ****   {
 434              		.loc 1 228 6 view .LVU120
 435 002e 00B9     		cbnz	r0, .L20
 236:Core/Src/main.c **** 
 436              		.loc 1 236 1 view .LVU121
 437 0030 08BD     		pop	{r3, pc}
 438              	.L20:
 230:Core/Src/main.c ****   }
 439              		.loc 1 230 5 is_stmt 1 view .LVU122
 440 0032 FFF7FEFF 		bl	Error_Handler
 441              	.LVL17:
 442              	.L22:
 443 0036 00BF     		.align	2
 444              	.L21:
 445 0038 00000000 		.word	.LANCHOR0
 446 003c 00680040 		.word	1073768448
 447              		.cfi_endproc
 448              	.LFE133:
 450              		.section	.text.MX_CAN1_Init,"ax",%progbits
 451              		.align	1
 452              		.syntax unified
 453              		.thumb
 454              		.thumb_func
 456              	MX_CAN1_Init:
 457              	.LFB132:
 170:Core/Src/main.c **** 
 458              		.loc 1 170 1 view -0
 459              		.cfi_startproc
 460              		@ args = 0, pretend = 0, frame = 0
 461              		@ frame_needed = 0, uses_anonymous_args = 0
 462 0000 08B5     		push	{r3, lr}
 463              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/cceyFQv8.s 			page 19


 464              		.cfi_offset 3, -8
 465              		.cfi_offset 14, -4
 179:Core/Src/main.c ****   hcan1.Init.Prescaler = 6;
 466              		.loc 1 179 3 view .LVU124
 179:Core/Src/main.c ****   hcan1.Init.Prescaler = 6;
 467              		.loc 1 179 18 is_stmt 0 view .LVU125
 468 0002 0C48     		ldr	r0, .L27
 469 0004 0C4B     		ldr	r3, .L27+4
 470 0006 0360     		str	r3, [r0]
 180:Core/Src/main.c ****   hcan1.Init.Mode = CAN_MODE_NORMAL;
 471              		.loc 1 180 3 is_stmt 1 view .LVU126
 180:Core/Src/main.c ****   hcan1.Init.Mode = CAN_MODE_NORMAL;
 472              		.loc 1 180 24 is_stmt 0 view .LVU127
 473 0008 0623     		movs	r3, #6
 474 000a 4360     		str	r3, [r0, #4]
 181:Core/Src/main.c ****   hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 475              		.loc 1 181 3 is_stmt 1 view .LVU128
 181:Core/Src/main.c ****   hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 476              		.loc 1 181 19 is_stmt 0 view .LVU129
 477 000c 0023     		movs	r3, #0
 478 000e 8360     		str	r3, [r0, #8]
 182:Core/Src/main.c ****   hcan1.Init.TimeSeg1 = CAN_BS1_5TQ;
 479              		.loc 1 182 3 is_stmt 1 view .LVU130
 182:Core/Src/main.c ****   hcan1.Init.TimeSeg1 = CAN_BS1_5TQ;
 480              		.loc 1 182 28 is_stmt 0 view .LVU131
 481 0010 C360     		str	r3, [r0, #12]
 183:Core/Src/main.c ****   hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 482              		.loc 1 183 3 is_stmt 1 view .LVU132
 183:Core/Src/main.c ****   hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 483              		.loc 1 183 23 is_stmt 0 view .LVU133
 484 0012 4FF48022 		mov	r2, #262144
 485 0016 0261     		str	r2, [r0, #16]
 184:Core/Src/main.c ****   hcan1.Init.TimeTriggeredMode = DISABLE;
 486              		.loc 1 184 3 is_stmt 1 view .LVU134
 184:Core/Src/main.c ****   hcan1.Init.TimeTriggeredMode = DISABLE;
 487              		.loc 1 184 23 is_stmt 0 view .LVU135
 488 0018 4361     		str	r3, [r0, #20]
 185:Core/Src/main.c ****   hcan1.Init.AutoBusOff = DISABLE;
 489              		.loc 1 185 3 is_stmt 1 view .LVU136
 185:Core/Src/main.c ****   hcan1.Init.AutoBusOff = DISABLE;
 490              		.loc 1 185 32 is_stmt 0 view .LVU137
 491 001a 0376     		strb	r3, [r0, #24]
 186:Core/Src/main.c ****   hcan1.Init.AutoWakeUp = DISABLE;
 492              		.loc 1 186 3 is_stmt 1 view .LVU138
 186:Core/Src/main.c ****   hcan1.Init.AutoWakeUp = DISABLE;
 493              		.loc 1 186 25 is_stmt 0 view .LVU139
 494 001c 4376     		strb	r3, [r0, #25]
 187:Core/Src/main.c ****   hcan1.Init.AutoRetransmission = DISABLE;
 495              		.loc 1 187 3 is_stmt 1 view .LVU140
 187:Core/Src/main.c ****   hcan1.Init.AutoRetransmission = DISABLE;
 496              		.loc 1 187 25 is_stmt 0 view .LVU141
 497 001e 8376     		strb	r3, [r0, #26]
 188:Core/Src/main.c ****   hcan1.Init.ReceiveFifoLocked = DISABLE;
 498              		.loc 1 188 3 is_stmt 1 view .LVU142
 188:Core/Src/main.c ****   hcan1.Init.ReceiveFifoLocked = DISABLE;
 499              		.loc 1 188 33 is_stmt 0 view .LVU143
 500 0020 C376     		strb	r3, [r0, #27]
ARM GAS  /tmp/cceyFQv8.s 			page 20


 189:Core/Src/main.c ****   hcan1.Init.TransmitFifoPriority = DISABLE;
 501              		.loc 1 189 3 is_stmt 1 view .LVU144
 189:Core/Src/main.c ****   hcan1.Init.TransmitFifoPriority = DISABLE;
 502              		.loc 1 189 32 is_stmt 0 view .LVU145
 503 0022 0377     		strb	r3, [r0, #28]
 190:Core/Src/main.c ****   if (HAL_CAN_Init(&hcan1) != HAL_OK)
 504              		.loc 1 190 3 is_stmt 1 view .LVU146
 190:Core/Src/main.c ****   if (HAL_CAN_Init(&hcan1) != HAL_OK)
 505              		.loc 1 190 35 is_stmt 0 view .LVU147
 506 0024 4377     		strb	r3, [r0, #29]
 191:Core/Src/main.c ****   {
 507              		.loc 1 191 3 is_stmt 1 view .LVU148
 191:Core/Src/main.c ****   {
 508              		.loc 1 191 7 is_stmt 0 view .LVU149
 509 0026 FFF7FEFF 		bl	HAL_CAN_Init
 510              	.LVL18:
 191:Core/Src/main.c ****   {
 511              		.loc 1 191 6 view .LVU150
 512 002a 00B9     		cbnz	r0, .L26
 199:Core/Src/main.c **** 
 513              		.loc 1 199 1 view .LVU151
 514 002c 08BD     		pop	{r3, pc}
 515              	.L26:
 193:Core/Src/main.c ****   }
 516              		.loc 1 193 5 is_stmt 1 view .LVU152
 517 002e FFF7FEFF 		bl	Error_Handler
 518              	.LVL19:
 519              	.L28:
 520 0032 00BF     		.align	2
 521              	.L27:
 522 0034 00000000 		.word	.LANCHOR1
 523 0038 00640040 		.word	1073767424
 524              		.cfi_endproc
 525              	.LFE132:
 527              		.section	.text.MX_SPI2_Init,"ax",%progbits
 528              		.align	1
 529              		.syntax unified
 530              		.thumb
 531              		.thumb_func
 533              	MX_SPI2_Init:
 534              	.LFB134:
 244:Core/Src/main.c **** 
 535              		.loc 1 244 1 view -0
 536              		.cfi_startproc
 537              		@ args = 0, pretend = 0, frame = 0
 538              		@ frame_needed = 0, uses_anonymous_args = 0
 539 0000 08B5     		push	{r3, lr}
 540              		.cfi_def_cfa_offset 8
 541              		.cfi_offset 3, -8
 542              		.cfi_offset 14, -4
 254:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 543              		.loc 1 254 3 view .LVU154
 254:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 544              		.loc 1 254 18 is_stmt 0 view .LVU155
 545 0002 0E48     		ldr	r0, .L33
 546 0004 0E4B     		ldr	r3, .L33+4
 547 0006 0360     		str	r3, [r0]
ARM GAS  /tmp/cceyFQv8.s 			page 21


 255:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 548              		.loc 1 255 3 is_stmt 1 view .LVU156
 255:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 549              		.loc 1 255 19 is_stmt 0 view .LVU157
 550 0008 4FF48273 		mov	r3, #260
 551 000c 4360     		str	r3, [r0, #4]
 256:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 552              		.loc 1 256 3 is_stmt 1 view .LVU158
 256:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 553              		.loc 1 256 24 is_stmt 0 view .LVU159
 554 000e 0023     		movs	r3, #0
 555 0010 8360     		str	r3, [r0, #8]
 257:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 556              		.loc 1 257 3 is_stmt 1 view .LVU160
 257:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 557              		.loc 1 257 23 is_stmt 0 view .LVU161
 558 0012 C360     		str	r3, [r0, #12]
 258:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 559              		.loc 1 258 3 is_stmt 1 view .LVU162
 258:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 560              		.loc 1 258 26 is_stmt 0 view .LVU163
 561 0014 0361     		str	r3, [r0, #16]
 259:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 562              		.loc 1 259 3 is_stmt 1 view .LVU164
 259:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 563              		.loc 1 259 23 is_stmt 0 view .LVU165
 564 0016 4361     		str	r3, [r0, #20]
 260:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 565              		.loc 1 260 3 is_stmt 1 view .LVU166
 260:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 566              		.loc 1 260 18 is_stmt 0 view .LVU167
 567 0018 4FF40072 		mov	r2, #512
 568 001c 8261     		str	r2, [r0, #24]
 261:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 569              		.loc 1 261 3 is_stmt 1 view .LVU168
 261:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 570              		.loc 1 261 32 is_stmt 0 view .LVU169
 571 001e 0822     		movs	r2, #8
 572 0020 C261     		str	r2, [r0, #28]
 262:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 573              		.loc 1 262 3 is_stmt 1 view .LVU170
 262:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 574              		.loc 1 262 23 is_stmt 0 view .LVU171
 575 0022 0362     		str	r3, [r0, #32]
 263:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_ENABLE;
 576              		.loc 1 263 3 is_stmt 1 view .LVU172
 263:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_ENABLE;
 577              		.loc 1 263 21 is_stmt 0 view .LVU173
 578 0024 4362     		str	r3, [r0, #36]
 264:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 128;
 579              		.loc 1 264 3 is_stmt 1 view .LVU174
 264:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 128;
 580              		.loc 1 264 29 is_stmt 0 view .LVU175
 581 0026 4FF40053 		mov	r3, #8192
 582 002a 8362     		str	r3, [r0, #40]
 265:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 583              		.loc 1 265 3 is_stmt 1 view .LVU176
ARM GAS  /tmp/cceyFQv8.s 			page 22


 265:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 584              		.loc 1 265 28 is_stmt 0 view .LVU177
 585 002c 8023     		movs	r3, #128
 586 002e C362     		str	r3, [r0, #44]
 266:Core/Src/main.c ****   {
 587              		.loc 1 266 3 is_stmt 1 view .LVU178
 266:Core/Src/main.c ****   {
 588              		.loc 1 266 7 is_stmt 0 view .LVU179
 589 0030 FFF7FEFF 		bl	HAL_SPI_Init
 590              	.LVL20:
 266:Core/Src/main.c ****   {
 591              		.loc 1 266 6 view .LVU180
 592 0034 00B9     		cbnz	r0, .L32
 274:Core/Src/main.c **** 
 593              		.loc 1 274 1 view .LVU181
 594 0036 08BD     		pop	{r3, pc}
 595              	.L32:
 268:Core/Src/main.c ****   }
 596              		.loc 1 268 5 is_stmt 1 view .LVU182
 597 0038 FFF7FEFF 		bl	Error_Handler
 598              	.LVL21:
 599              	.L34:
 600              		.align	2
 601              	.L33:
 602 003c 00000000 		.word	.LANCHOR2
 603 0040 00380040 		.word	1073756160
 604              		.cfi_endproc
 605              	.LFE134:
 607              		.section	.text.SystemClock_Config,"ax",%progbits
 608              		.align	1
 609              		.global	SystemClock_Config
 610              		.syntax unified
 611              		.thumb
 612              		.thumb_func
 614              	SystemClock_Config:
 615              	.LFB131:
 123:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 616              		.loc 1 123 1 view -0
 617              		.cfi_startproc
 618              		@ args = 0, pretend = 0, frame = 80
 619              		@ frame_needed = 0, uses_anonymous_args = 0
 620 0000 00B5     		push	{lr}
 621              		.cfi_def_cfa_offset 4
 622              		.cfi_offset 14, -4
 623 0002 95B0     		sub	sp, sp, #84
 624              		.cfi_def_cfa_offset 88
 124:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 625              		.loc 1 124 3 view .LVU184
 124:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 626              		.loc 1 124 22 is_stmt 0 view .LVU185
 627 0004 3022     		movs	r2, #48
 628 0006 0021     		movs	r1, #0
 629 0008 08A8     		add	r0, sp, #32
 630 000a FFF7FEFF 		bl	memset
 631              	.LVL22:
 125:Core/Src/main.c **** 
 632              		.loc 1 125 3 is_stmt 1 view .LVU186
ARM GAS  /tmp/cceyFQv8.s 			page 23


 125:Core/Src/main.c **** 
 633              		.loc 1 125 22 is_stmt 0 view .LVU187
 634 000e 0023     		movs	r3, #0
 635 0010 0393     		str	r3, [sp, #12]
 636 0012 0493     		str	r3, [sp, #16]
 637 0014 0593     		str	r3, [sp, #20]
 638 0016 0693     		str	r3, [sp, #24]
 639 0018 0793     		str	r3, [sp, #28]
 129:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 640              		.loc 1 129 3 is_stmt 1 view .LVU188
 641              	.LBB11:
 129:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 642              		.loc 1 129 3 view .LVU189
 643 001a 0193     		str	r3, [sp, #4]
 129:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 644              		.loc 1 129 3 view .LVU190
 645 001c 1E4A     		ldr	r2, .L41
 646 001e 116C     		ldr	r1, [r2, #64]
 647 0020 41F08051 		orr	r1, r1, #268435456
 648 0024 1164     		str	r1, [r2, #64]
 129:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 649              		.loc 1 129 3 view .LVU191
 650 0026 126C     		ldr	r2, [r2, #64]
 651 0028 02F08052 		and	r2, r2, #268435456
 652 002c 0192     		str	r2, [sp, #4]
 129:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 653              		.loc 1 129 3 view .LVU192
 654 002e 019A     		ldr	r2, [sp, #4]
 655              	.LBE11:
 129:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 656              		.loc 1 129 3 view .LVU193
 130:Core/Src/main.c **** 
 657              		.loc 1 130 3 view .LVU194
 658              	.LBB12:
 130:Core/Src/main.c **** 
 659              		.loc 1 130 3 view .LVU195
 660 0030 0293     		str	r3, [sp, #8]
 130:Core/Src/main.c **** 
 661              		.loc 1 130 3 view .LVU196
 662 0032 1A4A     		ldr	r2, .L41+4
 663 0034 1168     		ldr	r1, [r2]
 664 0036 41F48041 		orr	r1, r1, #16384
 665 003a 1160     		str	r1, [r2]
 130:Core/Src/main.c **** 
 666              		.loc 1 130 3 view .LVU197
 667 003c 1268     		ldr	r2, [r2]
 668 003e 02F48042 		and	r2, r2, #16384
 669 0042 0292     		str	r2, [sp, #8]
 130:Core/Src/main.c **** 
 670              		.loc 1 130 3 view .LVU198
 671 0044 029A     		ldr	r2, [sp, #8]
 672              	.LBE12:
 130:Core/Src/main.c **** 
 673              		.loc 1 130 3 view .LVU199
 135:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 674              		.loc 1 135 3 view .LVU200
 135:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
ARM GAS  /tmp/cceyFQv8.s 			page 24


 675              		.loc 1 135 36 is_stmt 0 view .LVU201
 676 0046 0222     		movs	r2, #2
 677 0048 0892     		str	r2, [sp, #32]
 136:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 678              		.loc 1 136 3 is_stmt 1 view .LVU202
 136:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 679              		.loc 1 136 30 is_stmt 0 view .LVU203
 680 004a 0121     		movs	r1, #1
 681 004c 0B91     		str	r1, [sp, #44]
 137:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 682              		.loc 1 137 3 is_stmt 1 view .LVU204
 137:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 683              		.loc 1 137 41 is_stmt 0 view .LVU205
 684 004e 1021     		movs	r1, #16
 685 0050 0C91     		str	r1, [sp, #48]
 138:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 686              		.loc 1 138 3 is_stmt 1 view .LVU206
 138:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 687              		.loc 1 138 34 is_stmt 0 view .LVU207
 688 0052 0E92     		str	r2, [sp, #56]
 139:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 689              		.loc 1 139 3 is_stmt 1 view .LVU208
 139:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 690              		.loc 1 139 35 is_stmt 0 view .LVU209
 691 0054 0F93     		str	r3, [sp, #60]
 140:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 84;
 692              		.loc 1 140 3 is_stmt 1 view .LVU210
 140:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 84;
 693              		.loc 1 140 30 is_stmt 0 view .LVU211
 694 0056 0823     		movs	r3, #8
 695 0058 1093     		str	r3, [sp, #64]
 141:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 696              		.loc 1 141 3 is_stmt 1 view .LVU212
 141:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 697              		.loc 1 141 30 is_stmt 0 view .LVU213
 698 005a 5423     		movs	r3, #84
 699 005c 1193     		str	r3, [sp, #68]
 142:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
 700              		.loc 1 142 3 is_stmt 1 view .LVU214
 142:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
 701              		.loc 1 142 30 is_stmt 0 view .LVU215
 702 005e 1292     		str	r2, [sp, #72]
 143:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 703              		.loc 1 143 3 is_stmt 1 view .LVU216
 143:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 704              		.loc 1 143 30 is_stmt 0 view .LVU217
 705 0060 0723     		movs	r3, #7
 706 0062 1393     		str	r3, [sp, #76]
 144:Core/Src/main.c ****   {
 707              		.loc 1 144 3 is_stmt 1 view .LVU218
 144:Core/Src/main.c ****   {
 708              		.loc 1 144 7 is_stmt 0 view .LVU219
 709 0064 08A8     		add	r0, sp, #32
 710 0066 FFF7FEFF 		bl	HAL_RCC_OscConfig
 711              	.LVL23:
 144:Core/Src/main.c ****   {
 712              		.loc 1 144 6 view .LVU220
ARM GAS  /tmp/cceyFQv8.s 			page 25


 713 006a 80B9     		cbnz	r0, .L39
 151:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 714              		.loc 1 151 3 is_stmt 1 view .LVU221
 151:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 715              		.loc 1 151 31 is_stmt 0 view .LVU222
 716 006c 0F23     		movs	r3, #15
 717 006e 0393     		str	r3, [sp, #12]
 153:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 718              		.loc 1 153 3 is_stmt 1 view .LVU223
 153:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 719              		.loc 1 153 34 is_stmt 0 view .LVU224
 720 0070 0221     		movs	r1, #2
 721 0072 0491     		str	r1, [sp, #16]
 154:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 722              		.loc 1 154 3 is_stmt 1 view .LVU225
 154:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 723              		.loc 1 154 35 is_stmt 0 view .LVU226
 724 0074 0023     		movs	r3, #0
 725 0076 0593     		str	r3, [sp, #20]
 155:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 726              		.loc 1 155 3 is_stmt 1 view .LVU227
 155:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 727              		.loc 1 155 36 is_stmt 0 view .LVU228
 728 0078 4FF48052 		mov	r2, #4096
 729 007c 0692     		str	r2, [sp, #24]
 156:Core/Src/main.c **** 
 730              		.loc 1 156 3 is_stmt 1 view .LVU229
 156:Core/Src/main.c **** 
 731              		.loc 1 156 36 is_stmt 0 view .LVU230
 732 007e 0793     		str	r3, [sp, #28]
 158:Core/Src/main.c ****   {
 733              		.loc 1 158 3 is_stmt 1 view .LVU231
 158:Core/Src/main.c ****   {
 734              		.loc 1 158 7 is_stmt 0 view .LVU232
 735 0080 03A8     		add	r0, sp, #12
 736 0082 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 737              	.LVL24:
 158:Core/Src/main.c ****   {
 738              		.loc 1 158 6 view .LVU233
 739 0086 20B9     		cbnz	r0, .L40
 162:Core/Src/main.c **** 
 740              		.loc 1 162 1 view .LVU234
 741 0088 15B0     		add	sp, sp, #84
 742              		.cfi_remember_state
 743              		.cfi_def_cfa_offset 4
 744              		@ sp needed
 745 008a 5DF804FB 		ldr	pc, [sp], #4
 746              	.L39:
 747              		.cfi_restore_state
 146:Core/Src/main.c ****   }
 748              		.loc 1 146 5 is_stmt 1 view .LVU235
 749 008e FFF7FEFF 		bl	Error_Handler
 750              	.LVL25:
 751              	.L40:
 160:Core/Src/main.c ****   }
 752              		.loc 1 160 5 view .LVU236
 753 0092 FFF7FEFF 		bl	Error_Handler
ARM GAS  /tmp/cceyFQv8.s 			page 26


 754              	.LVL26:
 755              	.L42:
 756 0096 00BF     		.align	2
 757              	.L41:
 758 0098 00380240 		.word	1073887232
 759 009c 00700040 		.word	1073770496
 760              		.cfi_endproc
 761              	.LFE131:
 763              		.section	.text.main,"ax",%progbits
 764              		.align	1
 765              		.global	main
 766              		.syntax unified
 767              		.thumb
 768              		.thumb_func
 770              	main:
 771              	.LFB130:
  75:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 772              		.loc 1 75 1 view -0
 773              		.cfi_startproc
 774              		@ Volatile: function does not return.
 775              		@ args = 0, pretend = 0, frame = 0
 776              		@ frame_needed = 0, uses_anonymous_args = 0
 777 0000 08B5     		push	{r3, lr}
 778              		.cfi_def_cfa_offset 8
 779              		.cfi_offset 3, -8
 780              		.cfi_offset 14, -4
  83:Core/Src/main.c **** 
 781              		.loc 1 83 3 view .LVU238
 782 0002 FFF7FEFF 		bl	HAL_Init
 783              	.LVL27:
  90:Core/Src/main.c **** 
 784              		.loc 1 90 3 view .LVU239
 785 0006 FFF7FEFF 		bl	SystemClock_Config
 786              	.LVL28:
  97:Core/Src/main.c ****   MX_DMA_Init();
 787              		.loc 1 97 3 view .LVU240
 788 000a FFF7FEFF 		bl	MX_GPIO_Init
 789              	.LVL29:
  98:Core/Src/main.c ****   MX_CAN2_Init();
 790              		.loc 1 98 3 view .LVU241
 791 000e FFF7FEFF 		bl	MX_DMA_Init
 792              	.LVL30:
  99:Core/Src/main.c ****   MX_CAN1_Init();
 793              		.loc 1 99 3 view .LVU242
 794 0012 FFF7FEFF 		bl	MX_CAN2_Init
 795              	.LVL31:
 100:Core/Src/main.c ****   MX_SPI2_Init();
 796              		.loc 1 100 3 view .LVU243
 797 0016 FFF7FEFF 		bl	MX_CAN1_Init
 798              	.LVL32:
 101:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 799              		.loc 1 101 3 view .LVU244
 800 001a FFF7FEFF 		bl	MX_SPI2_Init
 801              	.LVL33:
 103:Core/Src/main.c ****   /* USER CODE END 2 */
 802              		.loc 1 103 3 view .LVU245
 803 001e FFF7FEFF 		bl	ecatapp_init
ARM GAS  /tmp/cceyFQv8.s 			page 27


 804              	.LVL34:
 805              	.L44:
 108:Core/Src/main.c ****   {
 806              		.loc 1 108 3 discriminator 1 view .LVU246
 113:Core/Src/main.c ****   }
 807              		.loc 1 113 5 discriminator 1 view .LVU247
 808 0022 FFF7FEFF 		bl	ecatapp_loop
 809              	.LVL35:
 108:Core/Src/main.c ****   {
 810              		.loc 1 108 9 discriminator 1 view .LVU248
 811 0026 FCE7     		b	.L44
 812              		.cfi_endproc
 813              	.LFE130:
 815              		.global	hdma_spi2_tx
 816              		.global	hdma_spi2_rx
 817              		.global	hspi2
 818              		.global	hcan2
 819              		.global	hcan1
 820              		.section	.bss.hcan1,"aw",%nobits
 821              		.align	2
 822              		.set	.LANCHOR1,. + 0
 825              	hcan1:
 826 0000 00000000 		.space	40
 826      00000000 
 826      00000000 
 826      00000000 
 826      00000000 
 827              		.section	.bss.hcan2,"aw",%nobits
 828              		.align	2
 829              		.set	.LANCHOR0,. + 0
 832              	hcan2:
 833 0000 00000000 		.space	40
 833      00000000 
 833      00000000 
 833      00000000 
 833      00000000 
 834              		.section	.bss.hdma_spi2_rx,"aw",%nobits
 835              		.align	2
 838              	hdma_spi2_rx:
 839 0000 00000000 		.space	96
 839      00000000 
 839      00000000 
 839      00000000 
 839      00000000 
 840              		.section	.bss.hdma_spi2_tx,"aw",%nobits
 841              		.align	2
 844              	hdma_spi2_tx:
 845 0000 00000000 		.space	96
 845      00000000 
 845      00000000 
 845      00000000 
 845      00000000 
 846              		.section	.bss.hspi2,"aw",%nobits
 847              		.align	2
 848              		.set	.LANCHOR2,. + 0
 851              	hspi2:
 852 0000 00000000 		.space	88
ARM GAS  /tmp/cceyFQv8.s 			page 28


 852      00000000 
 852      00000000 
 852      00000000 
 852      00000000 
 853              		.text
 854              	.Letext0:
 855              		.file 3 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 856              		.file 4 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 857              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f405xx.h"
 858              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 859              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 860              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 861              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 862              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 863              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 864              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_can.h"
 865              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 866              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 867              		.file 15 "Core/Inc/ecatapp.h"
 868              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 869              		.file 17 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 870              		.file 18 "<built-in>"
ARM GAS  /tmp/cceyFQv8.s 			page 29


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/cceyFQv8.s:20     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/cceyFQv8.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/cceyFQv8.s:228    .text.MX_GPIO_Init:00000000000000f4 $d
     /tmp/cceyFQv8.s:235    .text.MX_DMA_Init:0000000000000000 $t
     /tmp/cceyFQv8.s:240    .text.MX_DMA_Init:0000000000000000 MX_DMA_Init
     /tmp/cceyFQv8.s:286    .text.MX_DMA_Init:0000000000000030 $d
     /tmp/cceyFQv8.s:291    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $t
     /tmp/cceyFQv8.s:297    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 HAL_TIM_PeriodElapsedCallback
     /tmp/cceyFQv8.s:330    .text.HAL_TIM_PeriodElapsedCallback:0000000000000014 $d
     /tmp/cceyFQv8.s:335    .text.Error_Handler:0000000000000000 $t
     /tmp/cceyFQv8.s:341    .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/cceyFQv8.s:373    .text.MX_CAN2_Init:0000000000000000 $t
     /tmp/cceyFQv8.s:378    .text.MX_CAN2_Init:0000000000000000 MX_CAN2_Init
     /tmp/cceyFQv8.s:445    .text.MX_CAN2_Init:0000000000000038 $d
     /tmp/cceyFQv8.s:451    .text.MX_CAN1_Init:0000000000000000 $t
     /tmp/cceyFQv8.s:456    .text.MX_CAN1_Init:0000000000000000 MX_CAN1_Init
     /tmp/cceyFQv8.s:522    .text.MX_CAN1_Init:0000000000000034 $d
     /tmp/cceyFQv8.s:528    .text.MX_SPI2_Init:0000000000000000 $t
     /tmp/cceyFQv8.s:533    .text.MX_SPI2_Init:0000000000000000 MX_SPI2_Init
     /tmp/cceyFQv8.s:602    .text.MX_SPI2_Init:000000000000003c $d
     /tmp/cceyFQv8.s:608    .text.SystemClock_Config:0000000000000000 $t
     /tmp/cceyFQv8.s:614    .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/cceyFQv8.s:758    .text.SystemClock_Config:0000000000000098 $d
     /tmp/cceyFQv8.s:764    .text.main:0000000000000000 $t
     /tmp/cceyFQv8.s:770    .text.main:0000000000000000 main
     /tmp/cceyFQv8.s:844    .bss.hdma_spi2_tx:0000000000000000 hdma_spi2_tx
     /tmp/cceyFQv8.s:838    .bss.hdma_spi2_rx:0000000000000000 hdma_spi2_rx
     /tmp/cceyFQv8.s:851    .bss.hspi2:0000000000000000 hspi2
     /tmp/cceyFQv8.s:832    .bss.hcan2:0000000000000000 hcan2
     /tmp/cceyFQv8.s:825    .bss.hcan1:0000000000000000 hcan1
     /tmp/cceyFQv8.s:821    .bss.hcan1:0000000000000000 $d
     /tmp/cceyFQv8.s:828    .bss.hcan2:0000000000000000 $d
     /tmp/cceyFQv8.s:835    .bss.hdma_spi2_rx:0000000000000000 $d
     /tmp/cceyFQv8.s:841    .bss.hdma_spi2_tx:0000000000000000 $d
     /tmp/cceyFQv8.s:847    .bss.hspi2:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_IncTick
HAL_CAN_Init
HAL_SPI_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
ecatapp_init
ecatapp_loop
