

================================================================
== Vitis HLS Report for 'CurOptPotentialPlacement_List_BypassLess_Gen'
================================================================
* Date:           Wed Jan  3 23:38:47 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DynMap
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z035-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.789 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                      |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |               Loop Name              |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_429_1                    |        ?|        ?|         ?|          -|          -|  1 ~ 127|        no|
        | + VITIS_LOOP_437_2_VITIS_LOOP_438_3  |        ?|        ?|         ?|          -|          -|        9|        no|
        |- VITIS_LOOP_477_6                    |        ?|        ?|         ?|          -|          -|   4 ~ 12|        no|
        |- VITIS_LOOP_515_11                   |        ?|        ?|         ?|          -|          -|   4 ~ 12|        no|
        |- VITIS_LOOP_536_13                   |        ?|        ?|   10 ~ 18|          -|          -|        ?|        no|
        |- VITIS_LOOP_574_15                   |        ?|        ?|         ?|          -|          -|   4 ~ 12|        no|
        +--------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 3 
2 --> 14 17 
3 --> 4 
4 --> 5 14 17 34 35 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 4 
10 --> 11 12 
11 --> 12 
12 --> 13 
13 --> 8 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 29 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 21 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 25 
29 --> 30 
30 --> 31 
31 --> 32 25 
32 --> 33 
33 --> 31 
34 --> 35 
35 --> 36 
36 --> 37 25 
37 --> 38 
38 --> 39 
39 --> 36 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.61>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%existLen_2_loc = alloca i64 1"   --->   Operation 40 'alloca' 'existLen_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%inc1313173_loc = alloca i64 1"   --->   Operation 41 'alloca' 'inc1313173_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%hasItst_loc = alloca i64 1"   --->   Operation 42 'alloca' 'hasItst_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%potentialPlacement_AllPreds = alloca i64 1" [DynMap/DynMap_4HLS.cpp:425]   --->   Operation 43 'alloca' 'potentialPlacement_AllPreds' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 160> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%intersection = alloca i64 1" [DynMap/DynMap_4HLS.cpp:496]   --->   Operation 44 'alloca' 'intersection' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%predsNum_load = load i8 %predsNum"   --->   Operation 45 'load' 'predsNum_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%shape_idx_load = load i5 %shape_idx"   --->   Operation 46 'load' 'shape_idx_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln453 = zext i5 %shape_idx_load" [DynMap/DynMap_4HLS.cpp:453]   --->   Operation 47 'zext' 'zext_ln453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%CGRA_NumTiles_shapes_values_addr = getelementptr i4 %CGRA_NumTiles_shapes_values, i64 0, i64 %zext_ln453" [DynMap/DynMap_4HLS.cpp:453]   --->   Operation 48 'getelementptr' 'CGRA_NumTiles_shapes_values_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.31ns)   --->   "%icmp_ln429 = icmp_sgt  i8 %predsNum_load, i8 0" [DynMap/DynMap_4HLS.cpp:429]   --->   Operation 49 'icmp' 'icmp_ln429' <Predicate = true> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln429 = br i1 %icmp_ln429, void %._crit_edge102.thread, void %.lr.ph101.preheader" [DynMap/DynMap_4HLS.cpp:429]   --->   Operation 50 'br' 'br_ln429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%i_33 = alloca i32 1"   --->   Operation 51 'alloca' 'i_33' <Predicate = (icmp_ln429)> <Delay = 0.00>
ST_1 : Operation 52 [2/2] (1.75ns)   --->   "%CGRA_NumTiles_shapes_values_load = load i5 %CGRA_NumTiles_shapes_values_addr" [DynMap/DynMap_4HLS.cpp:453]   --->   Operation 52 'load' 'CGRA_NumTiles_shapes_values_load' <Predicate = (icmp_ln429)> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 20> <ROM>
ST_1 : Operation 53 [1/1] (1.29ns)   --->   "%store_ln429 = store i7 0, i7 %i_33" [DynMap/DynMap_4HLS.cpp:429]   --->   Operation 53 'store' 'store_ln429' <Predicate = (icmp_ln429)> <Delay = 1.29>

State 2 <SV = 2> <Delay = 2.61>
ST_2 : Operation 54 [1/1] (1.43ns)   --->   "%store_ln468 = store i8 0, i8 %curOptPotentialPlacement_wrAddr" [DynMap/DynMap_4HLS.cpp:468]   --->   Operation 54 'store' 'store_ln468' <Predicate = true> <Delay = 1.43>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%potentialPlacement_wrAddr_List_0_load = load i8 %potentialPlacement_wrAddr_List_0"   --->   Operation 55 'load' 'potentialPlacement_wrAddr_List_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.31ns)   --->   "%icmp_ln470 = icmp_sgt  i8 %potentialPlacement_wrAddr_List_0_load, i8 0" [DynMap/DynMap_4HLS.cpp:470]   --->   Operation 56 'icmp' 'icmp_ln470' <Predicate = true> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%potentialPlacement_wrAddr_List_1_load = load i8 %potentialPlacement_wrAddr_List_1"   --->   Operation 57 'load' 'potentialPlacement_wrAddr_List_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.29ns)   --->   "%br_ln497 = br i1 %icmp_ln470, void %.critedge103, void %.lr.ph86" [DynMap/DynMap_4HLS.cpp:497]   --->   Operation 58 'br' 'br_ln497' <Predicate = true> <Delay = 1.29>

State 3 <SV = 1> <Delay = 1.75>
ST_3 : Operation 59 [1/2] (1.75ns)   --->   "%CGRA_NumTiles_shapes_values_load = load i5 %CGRA_NumTiles_shapes_values_addr" [DynMap/DynMap_4HLS.cpp:453]   --->   Operation 59 'load' 'CGRA_NumTiles_shapes_values_load' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 20> <ROM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln429 = br void %.lr.ph101" [DynMap/DynMap_4HLS.cpp:429]   --->   Operation 60 'br' 'br_ln429' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 4.47>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%i_37 = load i7 %i_33" [DynMap/DynMap_4HLS.cpp:465]   --->   Operation 61 'load' 'i_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln429 = zext i7 %i_37" [DynMap/DynMap_4HLS.cpp:429]   --->   Operation 62 'zext' 'zext_ln429' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (1.31ns)   --->   "%icmp_ln429_1 = icmp_eq  i8 %zext_ln429, i8 %predsNum_load" [DynMap/DynMap_4HLS.cpp:429]   --->   Operation 63 'icmp' 'icmp_ln429_1' <Predicate = true> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 127, i64 0"   --->   Operation 64 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.31ns)   --->   "%i_42 = add i7 %i_37, i7 1" [DynMap/DynMap_4HLS.cpp:429]   --->   Operation 65 'add' 'i_42' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln429 = br i1 %icmp_ln429_1, void %.split43, void %._crit_edge102" [DynMap/DynMap_4HLS.cpp:429]   --->   Operation 66 'br' 'br_ln429' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln432 = zext i7 %i_37" [DynMap/DynMap_4HLS.cpp:432]   --->   Operation 67 'zext' 'zext_ln432' <Predicate = (!icmp_ln429_1)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%predOpt_idx_List_addr = getelementptr i6 %predOpt_idx_List, i64 0, i64 %zext_ln432" [DynMap/DynMap_4HLS.cpp:432]   --->   Operation 68 'getelementptr' 'predOpt_idx_List_addr' <Predicate = (!icmp_ln429_1)> <Delay = 0.00>
ST_4 : Operation 69 [2/2] (1.75ns)   --->   "%predOpt_idx_List_load = load i4 %predOpt_idx_List_addr" [DynMap/DynMap_4HLS.cpp:432]   --->   Operation 69 'load' 'predOpt_idx_List_load' <Predicate = (!icmp_ln429_1)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 10> <RAM>
ST_4 : Operation 70 [1/1] (1.43ns)   --->   "%store_ln468 = store i8 0, i8 %curOptPotentialPlacement_wrAddr" [DynMap/DynMap_4HLS.cpp:468]   --->   Operation 70 'store' 'store_ln468' <Predicate = (icmp_ln429_1)> <Delay = 1.43>
ST_4 : Operation 71 [1/1] (1.31ns)   --->   "%icmp_ln469 = icmp_eq  i8 %predsNum_load, i8 1" [DynMap/DynMap_4HLS.cpp:469]   --->   Operation 71 'icmp' 'icmp_ln469' <Predicate = (icmp_ln429_1)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%i = load i8 %potentialPlacement_wrAddr_List_0" [DynMap/DynMap_4HLS.cpp:470]   --->   Operation 72 'load' 'i' <Predicate = (icmp_ln429_1)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln470 = trunc i8 %i" [DynMap/DynMap_4HLS.cpp:470]   --->   Operation 73 'trunc' 'trunc_ln470' <Predicate = (icmp_ln429_1)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (1.31ns)   --->   "%icmp_ln470_1 = icmp_sgt  i8 %i, i8 0" [DynMap/DynMap_4HLS.cpp:470]   --->   Operation 74 'icmp' 'icmp_ln470_1' <Predicate = (icmp_ln429_1)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln469 = br i1 %icmp_ln469, void, void" [DynMap/DynMap_4HLS.cpp:469]   --->   Operation 75 'br' 'br_ln469' <Predicate = (icmp_ln429_1)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%potentialPlacement_wrAddr_List_1_load_1 = load i8 %potentialPlacement_wrAddr_List_1"   --->   Operation 76 'load' 'potentialPlacement_wrAddr_List_1_load_1' <Predicate = (icmp_ln429_1 & !icmp_ln469)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (1.29ns)   --->   "%br_ln497 = br i1 %icmp_ln470_1, void %.critedge103, void %.lr.ph86" [DynMap/DynMap_4HLS.cpp:497]   --->   Operation 77 'br' 'br_ln497' <Predicate = (icmp_ln429_1 & !icmp_ln469)> <Delay = 1.29>
ST_4 : Operation 78 [1/1] (1.29ns)   --->   "%br_ln470 = br i1 %icmp_ln470_1, void %._crit_edge42, void %.lr.ph41.preheader" [DynMap/DynMap_4HLS.cpp:470]   --->   Operation 78 'br' 'br_ln470' <Predicate = (icmp_ln429_1 & icmp_ln469)> <Delay = 1.29>
ST_4 : Operation 79 [2/2] (2.36ns)   --->   "%call_ln470 = call void @CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5, i7 %trunc_ln470, i4 %potentialPlacement_AllPreds, i5 %curOptPotentialPlacement" [DynMap/DynMap_4HLS.cpp:470]   --->   Operation 79 'call' 'call_ln470' <Predicate = (icmp_ln429_1 & icmp_ln469 & icmp_ln470_1)> <Delay = 2.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 80 [1/1] (1.43ns)   --->   "%store_ln472 = store i8 %i, i8 %curOptPotentialPlacement_wrAddr" [DynMap/DynMap_4HLS.cpp:472]   --->   Operation 80 'store' 'store_ln472' <Predicate = (icmp_ln429_1 & icmp_ln469 & icmp_ln470_1)> <Delay = 1.43>

State 5 <SV = 3> <Delay = 3.51>
ST_5 : Operation 81 [1/2] (1.75ns)   --->   "%predOpt_idx_List_load = load i4 %predOpt_idx_List_addr" [DynMap/DynMap_4HLS.cpp:432]   --->   Operation 81 'load' 'predOpt_idx_List_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 10> <RAM>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln432_1 = zext i6 %predOpt_idx_List_load" [DynMap/DynMap_4HLS.cpp:432]   --->   Operation 82 'zext' 'zext_ln432_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%placement_dynamic_dict_Opt2Tile_values_addr = getelementptr i5 %placement_dynamic_dict_Opt2Tile_values, i64 0, i64 %zext_ln432_1" [DynMap/DynMap_4HLS.cpp:432]   --->   Operation 83 'getelementptr' 'placement_dynamic_dict_Opt2Tile_values_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [2/2] (1.75ns)   --->   "%predTile = load i7 %placement_dynamic_dict_Opt2Tile_values_addr" [DynMap/DynMap_4HLS.cpp:432]   --->   Operation 84 'load' 'predTile' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 100> <RAM>

State 6 <SV = 4> <Delay = 3.51>
ST_6 : Operation 85 [1/2] (1.75ns)   --->   "%predTile = load i7 %placement_dynamic_dict_Opt2Tile_values_addr" [DynMap/DynMap_4HLS.cpp:432]   --->   Operation 85 'load' 'predTile' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 100> <RAM>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln433 = zext i5 %predTile" [DynMap/DynMap_4HLS.cpp:433]   --->   Operation 86 'zext' 'zext_ln433' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%Tile2XY_0_addr = getelementptr i2 %Tile2XY_0, i64 0, i64 %zext_ln433" [DynMap/DynMap_4HLS.cpp:433]   --->   Operation 87 'getelementptr' 'Tile2XY_0_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [2/2] (1.75ns)   --->   "%initialX = load i4 %Tile2XY_0_addr" [DynMap/DynMap_4HLS.cpp:433]   --->   Operation 88 'load' 'initialX' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 16> <ROM>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%Tile2XY_1_addr = getelementptr i2 %Tile2XY_1, i64 0, i64 %zext_ln433" [DynMap/DynMap_4HLS.cpp:434]   --->   Operation 89 'getelementptr' 'Tile2XY_1_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [2/2] (1.75ns)   --->   "%initialY = load i4 %Tile2XY_1_addr" [DynMap/DynMap_4HLS.cpp:434]   --->   Operation 90 'load' 'initialY' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 16> <ROM>

State 7 <SV = 5> <Delay = 1.75>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%specloopname_ln429 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [DynMap/DynMap_4HLS.cpp:429]   --->   Operation 91 'specloopname' 'specloopname_ln429' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln460 = trunc i7 %i_37" [DynMap/DynMap_4HLS.cpp:460]   --->   Operation 92 'trunc' 'trunc_ln460' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln460, i4 0" [DynMap/DynMap_4HLS.cpp:432]   --->   Operation 93 'bitconcatenate' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/2] (1.75ns)   --->   "%initialX = load i4 %Tile2XY_0_addr" [DynMap/DynMap_4HLS.cpp:433]   --->   Operation 94 'load' 'initialX' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 16> <ROM>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln433_1 = zext i2 %initialX" [DynMap/DynMap_4HLS.cpp:433]   --->   Operation 95 'zext' 'zext_ln433_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/2] (1.75ns)   --->   "%initialY = load i4 %Tile2XY_1_addr" [DynMap/DynMap_4HLS.cpp:434]   --->   Operation 96 'load' 'initialY' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 16> <ROM>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln434 = zext i2 %initialY" [DynMap/DynMap_4HLS.cpp:434]   --->   Operation 97 'zext' 'zext_ln434' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (1.29ns)   --->   "%br_ln437 = br void" [DynMap/DynMap_4HLS.cpp:437]   --->   Operation 98 'br' 'br_ln437' <Predicate = true> <Delay = 1.29>

State 8 <SV = 6> <Delay = 1.75>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%m = phi i2 0, void %.split43, i2 %select_ln437_3, void %.loopexit25" [DynMap/DynMap_4HLS.cpp:437]   --->   Operation 99 'phi' 'm' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln437 = zext i2 %m" [DynMap/DynMap_4HLS.cpp:437]   --->   Operation 100 'zext' 'zext_ln437' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_addr = getelementptr i8 %CurOptPotentialPlacement_List_BypassLess_Gen_XChanges, i64 0, i64 %zext_ln437" [DynMap/DynMap_4HLS.cpp:437]   --->   Operation 101 'getelementptr' 'CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [2/2] (1.75ns)   --->   "%CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_load = load i2 %CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_addr" [DynMap/DynMap_4HLS.cpp:437]   --->   Operation 102 'load' 'CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_load' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3> <ROM>

State 9 <SV = 7> <Delay = 3.07>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 0, void %.split43, i4 %add_ln437_2, void %.loopexit25" [DynMap/DynMap_4HLS.cpp:437]   --->   Operation 103 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%n = phi i2 0, void %.split43, i2 %add_ln438, void %.loopexit25" [DynMap/DynMap_4HLS.cpp:438]   --->   Operation 104 'phi' 'n' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%potentialPlacement_wrAddr_1 = phi i8 0, void %.split43, i8 %potentialPlacement_wrAddr, void %.loopexit25"   --->   Operation 105 'phi' 'potentialPlacement_wrAddr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/2] (1.75ns)   --->   "%CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_load = load i2 %CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_addr" [DynMap/DynMap_4HLS.cpp:437]   --->   Operation 106 'load' 'CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_load' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3> <ROM>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%empty_218 = trunc i8 %CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_load" [DynMap/DynMap_4HLS.cpp:437]   --->   Operation 107 'trunc' 'empty_218' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_load_cast_cast = sext i2 %empty_218" [DynMap/DynMap_4HLS.cpp:437]   --->   Operation 108 'sext' 'CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_load_cast_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.63ns)   --->   "%x = add i4 %CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_load_cast_cast, i4 %zext_ln433_1" [DynMap/DynMap_4HLS.cpp:437]   --->   Operation 109 'add' 'x' <Predicate = true> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %x, i32 2, i32 3" [DynMap/DynMap_4HLS.cpp:437]   --->   Operation 110 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.50ns)   --->   "%icmp = icmp_eq  i2 %tmp, i2 1" [DynMap/DynMap_4HLS.cpp:437]   --->   Operation 111 'icmp' 'icmp' <Predicate = true> <Delay = 0.50> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.96ns)   --->   "%icmp_ln437 = icmp_eq  i4 %indvar_flatten, i4 9" [DynMap/DynMap_4HLS.cpp:437]   --->   Operation 112 'icmp' 'icmp_ln437' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (0.99ns)   --->   "%add_ln437_2 = add i4 %indvar_flatten, i4 1" [DynMap/DynMap_4HLS.cpp:437]   --->   Operation 113 'add' 'add_ln437_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln437 = br i1 %icmp_ln437, void %.split41, void" [DynMap/DynMap_4HLS.cpp:437]   --->   Operation 114 'br' 'br_ln437' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.63ns)   --->   "%add_ln437 = add i2 %m, i2 1" [DynMap/DynMap_4HLS.cpp:437]   --->   Operation 115 'add' 'add_ln437' <Predicate = (!icmp_ln437)> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (0.50ns)   --->   "%icmp_ln438 = icmp_eq  i2 %n, i2 3" [DynMap/DynMap_4HLS.cpp:438]   --->   Operation 116 'icmp' 'icmp_ln438' <Predicate = (!icmp_ln437)> <Delay = 0.50> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 117 [1/1] (0.81ns)   --->   "%select_ln437 = select i1 %icmp_ln438, i2 0, i2 %n" [DynMap/DynMap_4HLS.cpp:437]   --->   Operation 117 'select' 'select_ln437' <Predicate = (!icmp_ln437)> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln437_1 = zext i2 %add_ln437" [DynMap/DynMap_4HLS.cpp:437]   --->   Operation 118 'zext' 'zext_ln437_1' <Predicate = (!icmp_ln437)> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_addr_1 = getelementptr i8 %CurOptPotentialPlacement_List_BypassLess_Gen_XChanges, i64 0, i64 %zext_ln437_1" [DynMap/DynMap_4HLS.cpp:437]   --->   Operation 119 'getelementptr' 'CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_addr_1' <Predicate = (!icmp_ln437)> <Delay = 0.00>
ST_9 : Operation 120 [2/2] (1.75ns)   --->   "%CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_load_1 = load i2 %CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_addr_1" [DynMap/DynMap_4HLS.cpp:437]   --->   Operation 120 'load' 'CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_load_1' <Predicate = (!icmp_ln437)> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3> <ROM>
ST_9 : Operation 121 [1/1] (0.81ns)   --->   "%select_ln437_3 = select i1 %icmp_ln438, i2 %add_ln437, i2 %m" [DynMap/DynMap_4HLS.cpp:437]   --->   Operation 121 'select' 'select_ln437_3' <Predicate = (!icmp_ln437)> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln438 = zext i2 %select_ln437" [DynMap/DynMap_4HLS.cpp:438]   --->   Operation 122 'zext' 'zext_ln438' <Predicate = (!icmp_ln437)> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%CurOptPotentialPlacement_List_BypassLess_Gen_YChanges_addr = getelementptr i8 %CurOptPotentialPlacement_List_BypassLess_Gen_YChanges, i64 0, i64 %zext_ln438" [DynMap/DynMap_4HLS.cpp:440]   --->   Operation 123 'getelementptr' 'CurOptPotentialPlacement_List_BypassLess_Gen_YChanges_addr' <Predicate = (!icmp_ln437)> <Delay = 0.00>
ST_9 : Operation 124 [2/2] (1.75ns)   --->   "%CurOptPotentialPlacement_List_BypassLess_Gen_YChanges_load = load i2 %CurOptPotentialPlacement_List_BypassLess_Gen_YChanges_addr" [DynMap/DynMap_4HLS.cpp:440]   --->   Operation 124 'load' 'CurOptPotentialPlacement_List_BypassLess_Gen_YChanges_load' <Predicate = (!icmp_ln437)> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3> <ROM>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln465 = trunc i7 %i_37" [DynMap/DynMap_4HLS.cpp:465]   --->   Operation 125 'trunc' 'trunc_ln465' <Predicate = (icmp_ln437)> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln465 = br i1 %trunc_ln465, void %branch0, void %branch1" [DynMap/DynMap_4HLS.cpp:465]   --->   Operation 126 'br' 'br_ln465' <Predicate = (icmp_ln437)> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%store_ln465 = store i8 %potentialPlacement_wrAddr_1, i8 %potentialPlacement_wrAddr_List_0" [DynMap/DynMap_4HLS.cpp:465]   --->   Operation 127 'store' 'store_ln465' <Predicate = (icmp_ln437 & !trunc_ln465)> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln465 = br void" [DynMap/DynMap_4HLS.cpp:465]   --->   Operation 128 'br' 'br_ln465' <Predicate = (icmp_ln437 & !trunc_ln465)> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%store_ln465 = store i8 %potentialPlacement_wrAddr_1, i8 %potentialPlacement_wrAddr_List_1" [DynMap/DynMap_4HLS.cpp:465]   --->   Operation 129 'store' 'store_ln465' <Predicate = (icmp_ln437 & trunc_ln465)> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln465 = br void" [DynMap/DynMap_4HLS.cpp:465]   --->   Operation 130 'br' 'br_ln465' <Predicate = (icmp_ln437 & trunc_ln465)> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (1.29ns)   --->   "%store_ln429 = store i7 %i_42, i7 %i_33" [DynMap/DynMap_4HLS.cpp:429]   --->   Operation 131 'store' 'store_ln429' <Predicate = (icmp_ln437)> <Delay = 1.29>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph101"   --->   Operation 132 'br' 'br_ln0' <Predicate = (icmp_ln437)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 5.00>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_437_2_VITIS_LOOP_438_3_str"   --->   Operation 133 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%empty_219 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 134 'speclooptripcount' 'empty_219' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 135 [1/2] (1.75ns)   --->   "%CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_load_1 = load i2 %CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_addr_1" [DynMap/DynMap_4HLS.cpp:437]   --->   Operation 135 'load' 'CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3> <ROM>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%empty_220 = trunc i8 %CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_load_1" [DynMap/DynMap_4HLS.cpp:437]   --->   Operation 136 'trunc' 'empty_220' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_load_cast_cast_mid1 = sext i2 %empty_220" [DynMap/DynMap_4HLS.cpp:437]   --->   Operation 137 'sext' 'CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_load_cast_cast_mid1' <Predicate = (icmp_ln438)> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.63ns)   --->   "%x_mid1 = add i4 %CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_load_cast_cast_mid1, i4 %zext_ln433_1" [DynMap/DynMap_4HLS.cpp:437]   --->   Operation 138 'add' 'x_mid1' <Predicate = (icmp_ln438)> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %x_mid1, i32 2, i32 3" [DynMap/DynMap_4HLS.cpp:437]   --->   Operation 139 'partselect' 'tmp_34' <Predicate = (icmp_ln438)> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (0.50ns)   --->   "%icmp51 = icmp_eq  i2 %tmp_34, i2 1" [DynMap/DynMap_4HLS.cpp:437]   --->   Operation 140 'icmp' 'icmp51' <Predicate = (icmp_ln438)> <Delay = 0.50> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node or_ln446)   --->   "%select_ln437_1 = select i1 %icmp_ln438, i1 %icmp51, i1 %icmp" [DynMap/DynMap_4HLS.cpp:437]   --->   Operation 141 'select' 'select_ln437_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node add_ln437_1)   --->   "%select_ln437_2 = select i1 %icmp_ln438, i2 %empty_220, i2 %empty_218" [DynMap/DynMap_4HLS.cpp:437]   --->   Operation 142 'select' 'select_ln437_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 143 [1/1] (0.81ns) (out node of the LUT)   --->   "%add_ln437_1 = add i2 %select_ln437_2, i2 %initialX" [DynMap/DynMap_4HLS.cpp:437]   --->   Operation 143 'add' 'add_ln437_1' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%specloopname_ln438 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [DynMap/DynMap_4HLS.cpp:438]   --->   Operation 144 'specloopname' 'specloopname_ln438' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 145 [1/2] (1.75ns)   --->   "%CurOptPotentialPlacement_List_BypassLess_Gen_YChanges_load = load i2 %CurOptPotentialPlacement_List_BypassLess_Gen_YChanges_addr" [DynMap/DynMap_4HLS.cpp:440]   --->   Operation 145 'load' 'CurOptPotentialPlacement_List_BypassLess_Gen_YChanges_load' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3> <ROM>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln440 = trunc i8 %CurOptPotentialPlacement_List_BypassLess_Gen_YChanges_load" [DynMap/DynMap_4HLS.cpp:440]   --->   Operation 146 'trunc' 'trunc_ln440' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln440 = sext i2 %trunc_ln440" [DynMap/DynMap_4HLS.cpp:440]   --->   Operation 147 'sext' 'sext_ln440' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (0.63ns)   --->   "%y = add i4 %sext_ln440, i4 %zext_ln434" [DynMap/DynMap_4HLS.cpp:440]   --->   Operation 148 'add' 'y' <Predicate = true> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 149 [1/1] (0.63ns)   --->   "%y_1 = add i2 %trunc_ln440, i2 %initialY" [DynMap/DynMap_4HLS.cpp:440]   --->   Operation 149 'add' 'y_1' <Predicate = true> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %y, i32 2, i32 3" [DynMap/DynMap_4HLS.cpp:446]   --->   Operation 150 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (0.50ns)   --->   "%icmp_ln446 = icmp_eq  i2 %tmp_35, i2 1" [DynMap/DynMap_4HLS.cpp:446]   --->   Operation 151 'icmp' 'icmp_ln446' <Predicate = true> <Delay = 0.50> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 152 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln446 = or i1 %select_ln437_1, i1 %icmp_ln446" [DynMap/DynMap_4HLS.cpp:446]   --->   Operation 152 'or' 'or_ln446' <Predicate = true> <Delay = 0.81> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 153 [1/1] (1.29ns)   --->   "%br_ln446 = br i1 %or_ln446, void %.lr.ph93, void %.loopexit25" [DynMap/DynMap_4HLS.cpp:446]   --->   Operation 153 'br' 'br_ln446' <Predicate = true> <Delay = 1.29>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %add_ln437_1, i2 %y_1" [DynMap/DynMap_4HLS.cpp:450]   --->   Operation 154 'bitconcatenate' 'tmp_s' <Predicate = (!or_ln446)> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln450 = zext i4 %tmp_s" [DynMap/DynMap_4HLS.cpp:450]   --->   Operation 155 'zext' 'zext_ln450' <Predicate = (!or_ln446)> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%xy2Tile_addr = getelementptr i4 %xy2Tile, i64 0, i64 %zext_ln450" [DynMap/DynMap_4HLS.cpp:450]   --->   Operation 156 'getelementptr' 'xy2Tile_addr' <Predicate = (!or_ln446)> <Delay = 0.00>
ST_10 : Operation 157 [2/2] (1.75ns)   --->   "%surrTile = load i4 %xy2Tile_addr" [DynMap/DynMap_4HLS.cpp:450]   --->   Operation 157 'load' 'surrTile' <Predicate = (!or_ln446)> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 16> <ROM>

State 11 <SV = 9> <Delay = 4.52>
ST_11 : Operation 158 [1/2] (1.75ns)   --->   "%surrTile = load i4 %xy2Tile_addr" [DynMap/DynMap_4HLS.cpp:450]   --->   Operation 158 'load' 'surrTile' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 16> <ROM>
ST_11 : Operation 159 [2/2] (2.77ns)   --->   "%targetBlock = call i1 @CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4, i4 %CGRA_NumTiles_shapes_values_load, i5 %shape_idx_load, i4 %surrTile, i4 %allocated_tiles_shapes_values" [DynMap/DynMap_4HLS.cpp:453]   --->   Operation 159 'call' 'targetBlock' <Predicate = true> <Delay = 2.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 10> <Delay = 6.78>
ST_12 : Operation 160 [1/2] (5.03ns)   --->   "%targetBlock = call i1 @CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4, i4 %CGRA_NumTiles_shapes_values_load, i5 %shape_idx_load, i4 %surrTile, i4 %allocated_tiles_shapes_values" [DynMap/DynMap_4HLS.cpp:453]   --->   Operation 160 'call' 'targetBlock' <Predicate = (!or_ln446)> <Delay = 5.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 161 [1/1] (1.29ns)   --->   "%br_ln453 = br i1 %targetBlock, void, void %.loopexit25" [DynMap/DynMap_4HLS.cpp:453]   --->   Operation 161 'br' 'br_ln453' <Predicate = (!or_ln446)> <Delay = 1.29>
ST_12 : Operation 162 [1/1] (1.30ns)   --->   "%add_ln460 = add i8 %tmp_cast, i8 %potentialPlacement_wrAddr_1" [DynMap/DynMap_4HLS.cpp:460]   --->   Operation 162 'add' 'add_ln460' <Predicate = (!or_ln446 & !targetBlock)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln460 = zext i8 %add_ln460" [DynMap/DynMap_4HLS.cpp:460]   --->   Operation 163 'zext' 'zext_ln460' <Predicate = (!or_ln446 & !targetBlock)> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "%potentialPlacement_AllPreds_addr = getelementptr i4 %potentialPlacement_AllPreds, i64 0, i64 %zext_ln460" [DynMap/DynMap_4HLS.cpp:460]   --->   Operation 164 'getelementptr' 'potentialPlacement_AllPreds_addr' <Predicate = (!or_ln446 & !targetBlock)> <Delay = 0.00>
ST_12 : Operation 165 [1/1] (1.75ns)   --->   "%store_ln460 = store i4 %surrTile, i8 %potentialPlacement_AllPreds_addr" [DynMap/DynMap_4HLS.cpp:460]   --->   Operation 165 'store' 'store_ln460' <Predicate = (!or_ln446 & !targetBlock)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 160> <RAM>
ST_12 : Operation 166 [1/1] (1.30ns)   --->   "%potentialPlacement_wrAddr_2 = add i8 %potentialPlacement_wrAddr_1, i8 1" [DynMap/DynMap_4HLS.cpp:461]   --->   Operation 166 'add' 'potentialPlacement_wrAddr_2' <Predicate = (!or_ln446 & !targetBlock)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 167 [1/1] (1.29ns)   --->   "%br_ln462 = br void %.loopexit25" [DynMap/DynMap_4HLS.cpp:462]   --->   Operation 167 'br' 'br_ln462' <Predicate = (!or_ln446 & !targetBlock)> <Delay = 1.29>
ST_12 : Operation 168 [1/1] (0.63ns)   --->   "%add_ln438 = add i2 %select_ln437, i2 1" [DynMap/DynMap_4HLS.cpp:438]   --->   Operation 168 'add' 'add_ln438' <Predicate = true> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 0.00>
ST_13 : Operation 169 [1/1] (0.00ns)   --->   "%potentialPlacement_wrAddr = phi i8 %potentialPlacement_wrAddr_2, void, i8 %potentialPlacement_wrAddr_1, void %.lr.ph93, i8 %potentialPlacement_wrAddr_1, void %.split41"   --->   Operation 169 'phi' 'potentialPlacement_wrAddr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 170 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 14 <SV = 3> <Delay = 5.73>
ST_14 : Operation 171 [1/1] (0.00ns)   --->   "%conv115123_in = phi i8 %potentialPlacement_wrAddr_List_1_load, void %._crit_edge102.thread, i8 %potentialPlacement_wrAddr_List_1_load_1, void"   --->   Operation 171 'phi' 'conv115123_in' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 172 [1/1] (0.00ns)   --->   "%conv72119122_in = phi i8 %potentialPlacement_wrAddr_List_0_load, void %._crit_edge102.thread, i8 %i, void"   --->   Operation 172 'phi' 'conv72119122_in' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln497 = trunc i8 %conv72119122_in" [DynMap/DynMap_4HLS.cpp:497]   --->   Operation 173 'trunc' 'trunc_ln497' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 174 [1/1] (1.31ns)   --->   "%icmp_ln497 = icmp_slt  i8 %conv72119122_in, i8 1" [DynMap/DynMap_4HLS.cpp:497]   --->   Operation 174 'icmp' 'icmp_ln497' <Predicate = true> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 175 [1/1] (0.80ns)   --->   "%select_ln497 = select i1 %icmp_ln497, i7 1, i7 %trunc_ln497" [DynMap/DynMap_4HLS.cpp:497]   --->   Operation 175 'select' 'select_ln497' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln497 = zext i7 %select_ln497" [DynMap/DynMap_4HLS.cpp:497]   --->   Operation 176 'zext' 'zext_ln497' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln497_1 = zext i8 %conv115123_in" [DynMap/DynMap_4HLS.cpp:497]   --->   Operation 177 'zext' 'zext_ln497_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 178 [1/1] (3.61ns)   --->   "%mul_ln497 = mul i15 %zext_ln497, i15 %zext_ln497_1" [DynMap/DynMap_4HLS.cpp:497]   --->   Operation 178 'mul' 'mul_ln497' <Predicate = true> <Delay = 3.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 4> <Delay = 5.19>
ST_15 : Operation 179 [2/2] (5.19ns)   --->   "%call_ln497 = call void @CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9, i8 %conv115123_in, i15 %mul_ln497, i4 %potentialPlacement_AllPreds, i4 %intersection, i1 %hasItst_loc, i8 %inc1313173_loc" [DynMap/DynMap_4HLS.cpp:497]   --->   Operation 179 'call' 'call_ln497' <Predicate = true> <Delay = 5.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 5> <Delay = 3.36>
ST_16 : Operation 180 [1/2] (3.36ns)   --->   "%call_ln497 = call void @CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9, i8 %conv115123_in, i15 %mul_ln497, i4 %potentialPlacement_AllPreds, i4 %intersection, i1 %hasItst_loc, i8 %inc1313173_loc" [DynMap/DynMap_4HLS.cpp:497]   --->   Operation 180 'call' 'call_ln497' <Predicate = true> <Delay = 3.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 6> <Delay = 4.47>
ST_17 : Operation 181 [1/1] (0.00ns)   --->   "%hasItst_loc_load = load i1 %hasItst_loc"   --->   Operation 181 'load' 'hasItst_loc_load' <Predicate = (icmp_ln429 & icmp_ln470_1) | (!icmp_ln429 & icmp_ln470)> <Delay = 0.00>
ST_17 : Operation 182 [1/1] (0.00ns)   --->   "%inc1313173_loc_load = load i8 %inc1313173_loc"   --->   Operation 182 'load' 'inc1313173_loc_load' <Predicate = (icmp_ln429 & icmp_ln470_1) | (!icmp_ln429 & icmp_ln470)> <Delay = 0.00>
ST_17 : Operation 183 [1/1] (0.00ns)   --->   "%empty_222 = trunc i8 %inc1313173_loc_load"   --->   Operation 183 'trunc' 'empty_222' <Predicate = (icmp_ln429 & icmp_ln470_1) | (!icmp_ln429 & icmp_ln470)> <Delay = 0.00>
ST_17 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln507 = br i1 %hasItst_loc_load, void %.critedge103, void" [DynMap/DynMap_4HLS.cpp:507]   --->   Operation 184 'br' 'br_ln507' <Predicate = (icmp_ln429 & icmp_ln470_1) | (!icmp_ln429 & icmp_ln470)> <Delay = 0.00>
ST_17 : Operation 185 [1/1] (0.00ns)   --->   "%predY_0_1 = alloca i32 1"   --->   Operation 185 'alloca' 'predY_0_1' <Predicate = (!hasItst_loc_load) | (icmp_ln429 & !icmp_ln470_1) | (!icmp_ln429 & !icmp_ln470)> <Delay = 0.00>
ST_17 : Operation 186 [1/1] (0.00ns)   --->   "%predX_0_1 = alloca i32 1"   --->   Operation 186 'alloca' 'predX_0_1' <Predicate = (!hasItst_loc_load) | (icmp_ln429 & !icmp_ln470_1) | (!icmp_ln429 & !icmp_ln470)> <Delay = 0.00>
ST_17 : Operation 187 [1/1] (0.00ns)   --->   "%inc23826 = alloca i32 1"   --->   Operation 187 'alloca' 'inc23826' <Predicate = (!hasItst_loc_load) | (icmp_ln429 & !icmp_ln470_1) | (!icmp_ln429 & !icmp_ln470)> <Delay = 0.00>
ST_17 : Operation 188 [2/2] (1.75ns)   --->   "%predOpt_idx_List_load_1 = load i6 0" [DynMap/DynMap_4HLS.cpp:531]   --->   Operation 188 'load' 'predOpt_idx_List_load_1' <Predicate = (!hasItst_loc_load) | (icmp_ln429 & !icmp_ln470_1) | (!icmp_ln429 & !icmp_ln470)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 10> <RAM>
ST_17 : Operation 189 [2/2] (1.75ns)   --->   "%predOpt_idx_List_load_2 = load i6 1" [DynMap/DynMap_4HLS.cpp:533]   --->   Operation 189 'load' 'predOpt_idx_List_load_2' <Predicate = (!hasItst_loc_load) | (icmp_ln429 & !icmp_ln470_1) | (!icmp_ln429 & !icmp_ln470)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 10> <RAM>
ST_17 : Operation 190 [1/1] (1.29ns)   --->   "%store_ln536 = store i8 0, i8 %inc23826" [DynMap/DynMap_4HLS.cpp:536]   --->   Operation 190 'store' 'store_ln536' <Predicate = (!hasItst_loc_load) | (icmp_ln429 & !icmp_ln470_1) | (!icmp_ln429 & !icmp_ln470)> <Delay = 1.29>
ST_17 : Operation 191 [1/1] (1.31ns)   --->   "%icmp_ln508 = icmp_sgt  i8 %inc1313173_loc_load, i8 0" [DynMap/DynMap_4HLS.cpp:508]   --->   Operation 191 'icmp' 'icmp_ln508' <Predicate = (icmp_ln429 & icmp_ln470_1 & hasItst_loc_load) | (!icmp_ln429 & icmp_ln470 & hasItst_loc_load)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 192 [1/1] (1.29ns)   --->   "%br_ln508 = br i1 %icmp_ln508, void %._crit_edge56, void %.lr.ph55.preheader" [DynMap/DynMap_4HLS.cpp:508]   --->   Operation 192 'br' 'br_ln508' <Predicate = (icmp_ln429 & icmp_ln470_1 & hasItst_loc_load) | (!icmp_ln429 & icmp_ln470 & hasItst_loc_load)> <Delay = 1.29>
ST_17 : Operation 193 [2/2] (2.36ns)   --->   "%call_ln0 = call void @CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10, i7 %empty_222, i4 %intersection, i5 %curOptPotentialPlacement"   --->   Operation 193 'call' 'call_ln0' <Predicate = (icmp_ln429 & icmp_ln470_1 & hasItst_loc_load & icmp_ln508) | (!icmp_ln429 & icmp_ln470 & hasItst_loc_load & icmp_ln508)> <Delay = 2.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 194 [1/1] (1.43ns)   --->   "%store_ln510 = store i8 %inc1313173_loc_load, i8 %curOptPotentialPlacement_wrAddr" [DynMap/DynMap_4HLS.cpp:510]   --->   Operation 194 'store' 'store_ln510' <Predicate = (icmp_ln429 & icmp_ln470_1 & hasItst_loc_load & icmp_ln508) | (!icmp_ln429 & icmp_ln470 & hasItst_loc_load & icmp_ln508)> <Delay = 1.43>

State 18 <SV = 7> <Delay = 3.51>
ST_18 : Operation 195 [1/2] (1.75ns)   --->   "%predOpt_idx_List_load_1 = load i6 0" [DynMap/DynMap_4HLS.cpp:531]   --->   Operation 195 'load' 'predOpt_idx_List_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 10> <RAM>
ST_18 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln531 = zext i6 %predOpt_idx_List_load_1" [DynMap/DynMap_4HLS.cpp:531]   --->   Operation 196 'zext' 'zext_ln531' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 197 [1/1] (0.00ns)   --->   "%placement_dynamic_dict_Opt2Tile_values_addr_6 = getelementptr i5 %placement_dynamic_dict_Opt2Tile_values, i64 0, i64 %zext_ln531" [DynMap/DynMap_4HLS.cpp:531]   --->   Operation 197 'getelementptr' 'placement_dynamic_dict_Opt2Tile_values_addr_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 198 [2/2] (1.75ns)   --->   "%placement_dynamic_dict_Opt2Tile_values_load = load i7 %placement_dynamic_dict_Opt2Tile_values_addr_6" [DynMap/DynMap_4HLS.cpp:531]   --->   Operation 198 'load' 'placement_dynamic_dict_Opt2Tile_values_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 100> <RAM>
ST_18 : Operation 199 [1/2] (1.75ns)   --->   "%predOpt_idx_List_load_2 = load i6 1" [DynMap/DynMap_4HLS.cpp:533]   --->   Operation 199 'load' 'predOpt_idx_List_load_2' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 10> <RAM>
ST_18 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln533 = zext i6 %predOpt_idx_List_load_2" [DynMap/DynMap_4HLS.cpp:533]   --->   Operation 200 'zext' 'zext_ln533' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 201 [1/1] (0.00ns)   --->   "%placement_dynamic_dict_Opt2Tile_values_addr_7 = getelementptr i5 %placement_dynamic_dict_Opt2Tile_values, i64 0, i64 %zext_ln533" [DynMap/DynMap_4HLS.cpp:533]   --->   Operation 201 'getelementptr' 'placement_dynamic_dict_Opt2Tile_values_addr_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 202 [2/2] (1.75ns)   --->   "%placement_dynamic_dict_Opt2Tile_values_load_4 = load i7 %placement_dynamic_dict_Opt2Tile_values_addr_7" [DynMap/DynMap_4HLS.cpp:533]   --->   Operation 202 'load' 'placement_dynamic_dict_Opt2Tile_values_load_4' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 100> <RAM>
ST_18 : Operation 203 [2/2] (1.75ns)   --->   "%CGRA_NumTiles_shapes_values_load_1 = load i5 %CGRA_NumTiles_shapes_values_addr" [DynMap/DynMap_4HLS.cpp:453]   --->   Operation 203 'load' 'CGRA_NumTiles_shapes_values_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 20> <ROM>

State 19 <SV = 8> <Delay = 3.51>
ST_19 : Operation 204 [1/2] (1.75ns)   --->   "%placement_dynamic_dict_Opt2Tile_values_load = load i7 %placement_dynamic_dict_Opt2Tile_values_addr_6" [DynMap/DynMap_4HLS.cpp:531]   --->   Operation 204 'load' 'placement_dynamic_dict_Opt2Tile_values_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 100> <RAM>
ST_19 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln531_1 = zext i5 %placement_dynamic_dict_Opt2Tile_values_load" [DynMap/DynMap_4HLS.cpp:531]   --->   Operation 205 'zext' 'zext_ln531_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 206 [1/1] (0.00ns)   --->   "%Tile2XY_0_addr_4 = getelementptr i2 %Tile2XY_0, i64 0, i64 %zext_ln531_1" [DynMap/DynMap_4HLS.cpp:531]   --->   Operation 206 'getelementptr' 'Tile2XY_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 207 [2/2] (1.75ns)   --->   "%predX_0 = load i4 %Tile2XY_0_addr_4" [DynMap/DynMap_4HLS.cpp:531]   --->   Operation 207 'load' 'predX_0' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 16> <ROM>
ST_19 : Operation 208 [1/1] (0.00ns)   --->   "%Tile2XY_1_addr_4 = getelementptr i2 %Tile2XY_1, i64 0, i64 %zext_ln531_1" [DynMap/DynMap_4HLS.cpp:532]   --->   Operation 208 'getelementptr' 'Tile2XY_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 209 [2/2] (1.75ns)   --->   "%predY_0 = load i4 %Tile2XY_1_addr_4" [DynMap/DynMap_4HLS.cpp:532]   --->   Operation 209 'load' 'predY_0' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 16> <ROM>
ST_19 : Operation 210 [1/2] (1.75ns)   --->   "%placement_dynamic_dict_Opt2Tile_values_load_4 = load i7 %placement_dynamic_dict_Opt2Tile_values_addr_7" [DynMap/DynMap_4HLS.cpp:533]   --->   Operation 210 'load' 'placement_dynamic_dict_Opt2Tile_values_load_4' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 100> <RAM>
ST_19 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln533_1 = zext i5 %placement_dynamic_dict_Opt2Tile_values_load_4" [DynMap/DynMap_4HLS.cpp:533]   --->   Operation 211 'zext' 'zext_ln533_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 212 [1/1] (0.00ns)   --->   "%Tile2XY_0_addr_5 = getelementptr i2 %Tile2XY_0, i64 0, i64 %zext_ln533_1" [DynMap/DynMap_4HLS.cpp:533]   --->   Operation 212 'getelementptr' 'Tile2XY_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 213 [2/2] (1.75ns)   --->   "%predX_1 = load i4 %Tile2XY_0_addr_5" [DynMap/DynMap_4HLS.cpp:533]   --->   Operation 213 'load' 'predX_1' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 16> <ROM>
ST_19 : Operation 214 [1/1] (0.00ns)   --->   "%Tile2XY_1_addr_5 = getelementptr i2 %Tile2XY_1, i64 0, i64 %zext_ln533_1" [DynMap/DynMap_4HLS.cpp:534]   --->   Operation 214 'getelementptr' 'Tile2XY_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 215 [2/2] (1.75ns)   --->   "%predY_1 = load i4 %Tile2XY_1_addr_5" [DynMap/DynMap_4HLS.cpp:534]   --->   Operation 215 'load' 'predY_1' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 16> <ROM>
ST_19 : Operation 216 [1/2] (1.75ns)   --->   "%CGRA_NumTiles_shapes_values_load_1 = load i5 %CGRA_NumTiles_shapes_values_addr" [DynMap/DynMap_4HLS.cpp:453]   --->   Operation 216 'load' 'CGRA_NumTiles_shapes_values_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 20> <ROM>

State 20 <SV = 9> <Delay = 3.05>
ST_20 : Operation 217 [1/2] (1.75ns)   --->   "%predX_0 = load i4 %Tile2XY_0_addr_4" [DynMap/DynMap_4HLS.cpp:531]   --->   Operation 217 'load' 'predX_0' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 16> <ROM>
ST_20 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln531_2 = zext i2 %predX_0" [DynMap/DynMap_4HLS.cpp:531]   --->   Operation 218 'zext' 'zext_ln531_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 219 [1/2] (1.75ns)   --->   "%predY_0 = load i4 %Tile2XY_1_addr_4" [DynMap/DynMap_4HLS.cpp:532]   --->   Operation 219 'load' 'predY_0' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 16> <ROM>
ST_20 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln532 = zext i2 %predY_0" [DynMap/DynMap_4HLS.cpp:532]   --->   Operation 220 'zext' 'zext_ln532' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 221 [1/2] (1.75ns)   --->   "%predX_1 = load i4 %Tile2XY_0_addr_5" [DynMap/DynMap_4HLS.cpp:533]   --->   Operation 221 'load' 'predX_1' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 16> <ROM>
ST_20 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln533_2 = zext i2 %predX_1" [DynMap/DynMap_4HLS.cpp:533]   --->   Operation 222 'zext' 'zext_ln533_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 223 [1/2] (1.75ns)   --->   "%predY_1 = load i4 %Tile2XY_1_addr_5" [DynMap/DynMap_4HLS.cpp:534]   --->   Operation 223 'load' 'predY_1' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 16> <ROM>
ST_20 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i2 %predY_1" [DynMap/DynMap_4HLS.cpp:534]   --->   Operation 224 'zext' 'zext_ln534' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 225 [1/1] (1.29ns)   --->   "%store_ln536 = store i8 %zext_ln531_2, i8 %predX_0_1" [DynMap/DynMap_4HLS.cpp:536]   --->   Operation 225 'store' 'store_ln536' <Predicate = true> <Delay = 1.29>
ST_20 : Operation 226 [1/1] (1.29ns)   --->   "%store_ln536 = store i8 %zext_ln532, i8 %predY_0_1" [DynMap/DynMap_4HLS.cpp:536]   --->   Operation 226 'store' 'store_ln536' <Predicate = true> <Delay = 1.29>
ST_20 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln536 = br void %_ifconv" [DynMap/DynMap_4HLS.cpp:536]   --->   Operation 227 'br' 'br_ln536' <Predicate = true> <Delay = 0.00>

State 21 <SV = 10> <Delay = 4.51>
ST_21 : Operation 228 [1/1] (0.00ns)   --->   "%predY_0_6 = load i8 %predY_0_1" [DynMap/DynMap_4HLS.cpp:551]   --->   Operation 228 'load' 'predY_0_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 229 [1/1] (0.00ns)   --->   "%predX_0_6 = load i8 %predX_0_1" [DynMap/DynMap_4HLS.cpp:540]   --->   Operation 229 'load' 'predX_0_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 230 [1/1] (1.31ns)   --->   "%icmp_ln539 = icmp_slt  i8 %predX_0_6, i8 %zext_ln533_2" [DynMap/DynMap_4HLS.cpp:539]   --->   Operation 230 'icmp' 'icmp_ln539' <Predicate = true> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 231 [1/1] (1.30ns)   --->   "%predX_0_7 = add i8 %predX_0_6, i8 1" [DynMap/DynMap_4HLS.cpp:540]   --->   Operation 231 'add' 'predX_0_7' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 232 [1/1] (1.31ns)   --->   "%icmp_ln542 = icmp_eq  i8 %predX_0_6, i8 %zext_ln533_2" [DynMap/DynMap_4HLS.cpp:542]   --->   Operation 232 'icmp' 'icmp_ln542' <Predicate = true> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 233 [1/1] (1.30ns)   --->   "%predX_0_8 = add i8 %predX_0_6, i8 255" [DynMap/DynMap_4HLS.cpp:547]   --->   Operation 233 'add' 'predX_0_8' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node predX_0_10)   --->   "%predX_0_9 = select i1 %icmp_ln542, i8 %predX_0_6, i8 %predX_0_8" [DynMap/DynMap_4HLS.cpp:542]   --->   Operation 234 'select' 'predX_0_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 235 [1/1] (0.44ns) (out node of the LUT)   --->   "%predX_0_10 = select i1 %icmp_ln539, i8 %predX_0_7, i8 %predX_0_9" [DynMap/DynMap_4HLS.cpp:539]   --->   Operation 235 'select' 'predX_0_10' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 236 [1/1] (1.31ns)   --->   "%icmp_ln550 = icmp_slt  i8 %predY_0_6, i8 %zext_ln534" [DynMap/DynMap_4HLS.cpp:550]   --->   Operation 236 'icmp' 'icmp_ln550' <Predicate = true> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 237 [1/1] (1.30ns)   --->   "%predY_0_7 = add i8 %predY_0_6, i8 1" [DynMap/DynMap_4HLS.cpp:551]   --->   Operation 237 'add' 'predY_0_7' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 238 [1/1] (1.31ns)   --->   "%icmp_ln553 = icmp_eq  i8 %predY_0_6, i8 %zext_ln534" [DynMap/DynMap_4HLS.cpp:553]   --->   Operation 238 'icmp' 'icmp_ln553' <Predicate = true> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 239 [1/1] (1.30ns)   --->   "%predY_0_8 = add i8 %predY_0_6, i8 255" [DynMap/DynMap_4HLS.cpp:558]   --->   Operation 239 'add' 'predY_0_8' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node predY_0_10)   --->   "%predY_0_9 = select i1 %icmp_ln553, i8 %predY_0_6, i8 %predY_0_8" [DynMap/DynMap_4HLS.cpp:553]   --->   Operation 240 'select' 'predY_0_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 241 [1/1] (0.44ns) (out node of the LUT)   --->   "%predY_0_10 = select i1 %icmp_ln550, i8 %predY_0_7, i8 %predY_0_9" [DynMap/DynMap_4HLS.cpp:550]   --->   Operation 241 'select' 'predY_0_10' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln561 = trunc i8 %predX_0_10" [DynMap/DynMap_4HLS.cpp:561]   --->   Operation 242 'trunc' 'trunc_ln561' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_58_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln561, i2 0" [DynMap/DynMap_4HLS.cpp:561]   --->   Operation 243 'bitconcatenate' 'tmp_58_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln561_1 = trunc i8 %predY_0_10" [DynMap/DynMap_4HLS.cpp:561]   --->   Operation 244 'trunc' 'trunc_ln561_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 245 [1/1] (0.99ns)   --->   "%add_ln561 = add i4 %tmp_58_cast, i4 %trunc_ln561_1" [DynMap/DynMap_4HLS.cpp:561]   --->   Operation 245 'add' 'add_ln561' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln561 = zext i4 %add_ln561" [DynMap/DynMap_4HLS.cpp:561]   --->   Operation 246 'zext' 'zext_ln561' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 247 [1/1] (0.00ns)   --->   "%xy2Tile_addr_1 = getelementptr i4 %xy2Tile, i64 0, i64 %zext_ln561" [DynMap/DynMap_4HLS.cpp:561]   --->   Operation 247 'getelementptr' 'xy2Tile_addr_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 248 [2/2] (1.75ns)   --->   "%BypassTile = load i4 %xy2Tile_addr_1" [DynMap/DynMap_4HLS.cpp:561]   --->   Operation 248 'load' 'BypassTile' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 16> <ROM>
ST_21 : Operation 249 [1/1] (1.31ns)   --->   "%icmp_ln569 = icmp_eq  i8 %predX_0_10, i8 %zext_ln533_2" [DynMap/DynMap_4HLS.cpp:569]   --->   Operation 249 'icmp' 'icmp_ln569' <Predicate = true> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 250 [1/1] (1.31ns)   --->   "%icmp_ln569_1 = icmp_eq  i8 %predY_0_10, i8 %zext_ln534" [DynMap/DynMap_4HLS.cpp:569]   --->   Operation 250 'icmp' 'icmp_ln569_1' <Predicate = true> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 251 [1/1] (0.80ns)   --->   "%and_ln569 = and i1 %icmp_ln569, i1 %icmp_ln569_1" [DynMap/DynMap_4HLS.cpp:569]   --->   Operation 251 'and' 'and_ln569' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 11> <Delay = 4.52>
ST_22 : Operation 252 [1/1] (0.00ns)   --->   "%inc23826_load = load i8 %inc23826"   --->   Operation 252 'load' 'inc23826_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 253 [1/2] (1.75ns)   --->   "%BypassTile = load i4 %xy2Tile_addr_1" [DynMap/DynMap_4HLS.cpp:561]   --->   Operation 253 'load' 'BypassTile' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 16> <ROM>
ST_22 : Operation 254 [2/2] (2.77ns)   --->   "%call_ln453 = call void @CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14, i8 %inc23826_load, i4 %CGRA_NumTiles_shapes_values_load_1, i5 %shape_idx_load, i4 %BypassTile, i4 %BypassTile, i8 %existLen_2_loc, i4 %allocated_tiles_shapes_values, i5 %curOptPotentialPlacement" [DynMap/DynMap_4HLS.cpp:453]   --->   Operation 254 'call' 'call_ln453' <Predicate = true> <Delay = 2.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 12> <Delay = 2.26>
ST_23 : Operation 255 [1/2] (2.26ns)   --->   "%call_ln453 = call void @CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14, i8 %inc23826_load, i4 %CGRA_NumTiles_shapes_values_load_1, i5 %shape_idx_load, i4 %BypassTile, i4 %BypassTile, i8 %existLen_2_loc, i4 %allocated_tiles_shapes_values, i5 %curOptPotentialPlacement" [DynMap/DynMap_4HLS.cpp:453]   --->   Operation 255 'call' 'call_ln453' <Predicate = true> <Delay = 2.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 13> <Delay = 1.43>
ST_24 : Operation 256 [1/1] (0.00ns)   --->   "%specloopname_ln532 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [DynMap/DynMap_4HLS.cpp:532]   --->   Operation 256 'specloopname' 'specloopname_ln532' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 257 [1/1] (0.00ns)   --->   "%existLen_2_loc_load = load i8 %existLen_2_loc"   --->   Operation 257 'load' 'existLen_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 258 [1/1] (0.00ns)   --->   "%empty_224 = trunc i8 %existLen_2_loc_load"   --->   Operation 258 'trunc' 'empty_224' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln569 = br i1 %and_ln569, void, void %.lr.ph64" [DynMap/DynMap_4HLS.cpp:569]   --->   Operation 259 'br' 'br_ln569' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 260 [1/1] (1.29ns)   --->   "%store_ln536 = store i8 %existLen_2_loc_load, i8 %inc23826" [DynMap/DynMap_4HLS.cpp:536]   --->   Operation 260 'store' 'store_ln536' <Predicate = (!and_ln569)> <Delay = 1.29>
ST_24 : Operation 261 [1/1] (1.29ns)   --->   "%store_ln536 = store i8 %predX_0_10, i8 %predX_0_1" [DynMap/DynMap_4HLS.cpp:536]   --->   Operation 261 'store' 'store_ln536' <Predicate = (!and_ln569)> <Delay = 1.29>
ST_24 : Operation 262 [1/1] (1.29ns)   --->   "%store_ln536 = store i8 %predY_0_10, i8 %predY_0_1" [DynMap/DynMap_4HLS.cpp:536]   --->   Operation 262 'store' 'store_ln536' <Predicate = (!and_ln569)> <Delay = 1.29>
ST_24 : Operation 263 [1/1] (0.00ns)   --->   "%br_ln536 = br void %_ifconv" [DynMap/DynMap_4HLS.cpp:536]   --->   Operation 263 'br' 'br_ln536' <Predicate = (!and_ln569)> <Delay = 0.00>
ST_24 : Operation 264 [1/1] (0.00ns)   --->   "%i_41 = alloca i32 1"   --->   Operation 264 'alloca' 'i_41' <Predicate = (and_ln569)> <Delay = 0.00>
ST_24 : Operation 265 [1/1] (1.43ns)   --->   "%store_ln565 = store i8 %existLen_2_loc_load, i8 %curOptPotentialPlacement_wrAddr" [DynMap/DynMap_4HLS.cpp:565]   --->   Operation 265 'store' 'store_ln565' <Predicate = (and_ln569)> <Delay = 1.43>
ST_24 : Operation 266 [1/1] (1.31ns)   --->   "%cmp25557 = icmp_sgt  i8 %existLen_2_loc_load, i8 0"   --->   Operation 266 'icmp' 'cmp25557' <Predicate = (and_ln569)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 267 [1/1] (1.29ns)   --->   "%store_ln574 = store i4 0, i4 %i_41" [DynMap/DynMap_4HLS.cpp:574]   --->   Operation 267 'store' 'store_ln574' <Predicate = (and_ln569)> <Delay = 1.29>
ST_24 : Operation 268 [1/1] (0.00ns)   --->   "%br_ln574 = br void" [DynMap/DynMap_4HLS.cpp:574]   --->   Operation 268 'br' 'br_ln574' <Predicate = (and_ln569)> <Delay = 0.00>

State 25 <SV = 14> <Delay = 2.77>
ST_25 : Operation 269 [1/1] (0.00ns)   --->   "%i_45 = load i4 %i_41" [DynMap/DynMap_4HLS.cpp:574]   --->   Operation 269 'load' 'i_45' <Predicate = (!icmp_ln469 & !hasItst_loc_load) | (icmp_ln429 & !icmp_ln469 & !icmp_ln470_1) | (!icmp_ln429 & !hasItst_loc_load) | (!icmp_ln429 & !icmp_ln470)> <Delay = 0.00>
ST_25 : Operation 270 [1/1] (0.00ns)   --->   "%empty_225 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 12, i64 0"   --->   Operation 270 'speclooptripcount' 'empty_225' <Predicate = (!icmp_ln469 & !hasItst_loc_load) | (icmp_ln429 & !icmp_ln469 & !icmp_ln470_1) | (!icmp_ln429 & !hasItst_loc_load) | (!icmp_ln429 & !icmp_ln470)> <Delay = 0.00>
ST_25 : Operation 271 [1/1] (0.96ns)   --->   "%icmp_ln574 = icmp_eq  i4 %i_45, i4 %CGRA_NumTiles_shapes_values_load_1" [DynMap/DynMap_4HLS.cpp:574]   --->   Operation 271 'icmp' 'icmp_ln574' <Predicate = (!icmp_ln469 & !hasItst_loc_load) | (icmp_ln429 & !icmp_ln469 & !icmp_ln470_1) | (!icmp_ln429 & !hasItst_loc_load) | (!icmp_ln429 & !icmp_ln470)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 272 [1/1] (0.99ns)   --->   "%i_47 = add i4 %i_45, i4 1" [DynMap/DynMap_4HLS.cpp:574]   --->   Operation 272 'add' 'i_47' <Predicate = (!icmp_ln469 & !hasItst_loc_load) | (icmp_ln429 & !icmp_ln469 & !icmp_ln470_1) | (!icmp_ln429 & !hasItst_loc_load) | (!icmp_ln429 & !icmp_ln470)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 273 [1/1] (0.00ns)   --->   "%br_ln574 = br i1 %icmp_ln574, void %.split21, void %._crit_edge51.loopexit.loopexit" [DynMap/DynMap_4HLS.cpp:574]   --->   Operation 273 'br' 'br_ln574' <Predicate = (!icmp_ln469 & !hasItst_loc_load) | (icmp_ln429 & !icmp_ln469 & !icmp_ln470_1) | (!icmp_ln429 & !hasItst_loc_load) | (!icmp_ln429 & !icmp_ln470)> <Delay = 0.00>
ST_25 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %shape_idx_load, i4 %i_45" [DynMap/DynMap_4HLS.cpp:574]   --->   Operation 274 'bitconcatenate' 'tmp_26' <Predicate = (!icmp_ln469 & !hasItst_loc_load & !icmp_ln574) | (icmp_ln429 & !icmp_ln469 & !icmp_ln470_1 & !icmp_ln574) | (!icmp_ln429 & !hasItst_loc_load & !icmp_ln574) | (!icmp_ln429 & !icmp_ln470 & !icmp_ln574)> <Delay = 0.00>
ST_25 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_62_cast = zext i9 %tmp_26" [DynMap/DynMap_4HLS.cpp:574]   --->   Operation 275 'zext' 'tmp_62_cast' <Predicate = (!icmp_ln469 & !hasItst_loc_load & !icmp_ln574) | (icmp_ln429 & !icmp_ln469 & !icmp_ln470_1 & !icmp_ln574) | (!icmp_ln429 & !hasItst_loc_load & !icmp_ln574) | (!icmp_ln429 & !icmp_ln470 & !icmp_ln574)> <Delay = 0.00>
ST_25 : Operation 276 [1/1] (0.00ns)   --->   "%allocated_tiles_shapes_values_addr_2 = getelementptr i4 %allocated_tiles_shapes_values, i64 0, i64 %tmp_62_cast" [DynMap/DynMap_4HLS.cpp:574]   --->   Operation 276 'getelementptr' 'allocated_tiles_shapes_values_addr_2' <Predicate = (!icmp_ln469 & !hasItst_loc_load & !icmp_ln574) | (icmp_ln429 & !icmp_ln469 & !icmp_ln470_1 & !icmp_ln574) | (!icmp_ln429 & !hasItst_loc_load & !icmp_ln574) | (!icmp_ln429 & !icmp_ln470 & !icmp_ln574)> <Delay = 0.00>
ST_25 : Operation 277 [2/2] (2.77ns)   --->   "%allocated_tiles_shapes_values_load_2 = load i9 %allocated_tiles_shapes_values_addr_2" [DynMap/DynMap_4HLS.cpp:584]   --->   Operation 277 'load' 'allocated_tiles_shapes_values_load_2' <Predicate = (!icmp_ln469 & !hasItst_loc_load & !icmp_ln574) | (icmp_ln429 & !icmp_ln469 & !icmp_ln470_1 & !icmp_ln574) | (!icmp_ln429 & !hasItst_loc_load & !icmp_ln574) | (!icmp_ln429 & !icmp_ln470 & !icmp_ln574)> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 320> <ROM>
ST_25 : Operation 278 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge51.loopexit"   --->   Operation 278 'br' 'br_ln0' <Predicate = (!icmp_ln469 & !hasItst_loc_load & icmp_ln574) | (icmp_ln429 & !icmp_ln469 & !icmp_ln470_1 & icmp_ln574) | (!icmp_ln429 & !hasItst_loc_load & icmp_ln574) | (!icmp_ln429 & !icmp_ln470 & icmp_ln574)> <Delay = 0.00>
ST_25 : Operation 279 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge.loopexit"   --->   Operation 279 'br' 'br_ln0' <Predicate = (!icmp_ln469 & icmp_ln574) | (icmp_ln429 & !icmp_ln469 & icmp_ln470_1 & hasItst_loc_load) | (!icmp_ln429 & icmp_ln574) | (!icmp_ln429 & icmp_ln470 & hasItst_loc_load)> <Delay = 0.00>
ST_25 : Operation 280 [1/1] (0.00ns)   --->   "%ret_ln591 = ret" [DynMap/DynMap_4HLS.cpp:591]   --->   Operation 280 'ret' 'ret_ln591' <Predicate = (icmp_ln574) | (icmp_ln429 & icmp_ln470_1 & hasItst_loc_load) | (icmp_ln429 & icmp_ln469) | (!icmp_ln429 & icmp_ln470 & hasItst_loc_load)> <Delay = 0.00>

State 26 <SV = 15> <Delay = 5.13>
ST_26 : Operation 281 [1/1] (0.00ns)   --->   "%specloopname_ln574 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [DynMap/DynMap_4HLS.cpp:574]   --->   Operation 281 'specloopname' 'specloopname_ln574' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 282 [1/2] (2.77ns)   --->   "%allocated_tiles_shapes_values_load_2 = load i9 %allocated_tiles_shapes_values_addr_2" [DynMap/DynMap_4HLS.cpp:584]   --->   Operation 282 'load' 'allocated_tiles_shapes_values_load_2' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 320> <ROM>
ST_26 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln577 = zext i4 %allocated_tiles_shapes_values_load_2" [DynMap/DynMap_4HLS.cpp:577]   --->   Operation 283 'zext' 'zext_ln577' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 284 [1/1] (0.00ns)   --->   "%br_ln577 = br i1 %cmp25557, void %.critedge106, void %.lr.ph60.preheader" [DynMap/DynMap_4HLS.cpp:577]   --->   Operation 284 'br' 'br_ln577' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 285 [2/2] (2.36ns)   --->   "%targetBlock14 = call i1 @CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16, i7 %empty_224, i4 %allocated_tiles_shapes_values_load_2, i5 %curOptPotentialPlacement" [DynMap/DynMap_4HLS.cpp:584]   --->   Operation 285 'call' 'targetBlock14' <Predicate = (cmp25557)> <Delay = 2.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 16> <Delay = 4.03>
ST_27 : Operation 286 [1/2] (4.03ns)   --->   "%targetBlock14 = call i1 @CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16, i7 %empty_224, i4 %allocated_tiles_shapes_values_load_2, i5 %curOptPotentialPlacement" [DynMap/DynMap_4HLS.cpp:584]   --->   Operation 286 'call' 'targetBlock14' <Predicate = (cmp25557)> <Delay = 4.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 287 [1/1] (0.00ns)   --->   "%br_ln584 = br i1 %targetBlock14, void %.loopexit108, void %.critedge106" [DynMap/DynMap_4HLS.cpp:584]   --->   Operation 287 'br' 'br_ln584' <Predicate = (cmp25557)> <Delay = 0.00>

State 28 <SV = 17> <Delay = 2.73>
ST_28 : Operation 288 [1/1] (0.00ns)   --->   "%curOptPotentialPlacement_wrAddr_load_2 = load i8 %curOptPotentialPlacement_wrAddr" [DynMap/DynMap_4HLS.cpp:584]   --->   Operation 288 'load' 'curOptPotentialPlacement_wrAddr_load_2' <Predicate = (targetBlock14) | (!cmp25557)> <Delay = 0.00>
ST_28 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln584 = zext i8 %curOptPotentialPlacement_wrAddr_load_2" [DynMap/DynMap_4HLS.cpp:584]   --->   Operation 289 'zext' 'zext_ln584' <Predicate = (targetBlock14) | (!cmp25557)> <Delay = 0.00>
ST_28 : Operation 290 [1/1] (0.00ns)   --->   "%curOptPotentialPlacement_addr_2 = getelementptr i5 %curOptPotentialPlacement, i64 0, i64 %zext_ln584" [DynMap/DynMap_4HLS.cpp:584]   --->   Operation 290 'getelementptr' 'curOptPotentialPlacement_addr_2' <Predicate = (targetBlock14) | (!cmp25557)> <Delay = 0.00>
ST_28 : Operation 291 [1/1] (1.75ns)   --->   "%store_ln584 = store i5 %zext_ln577, i4 %curOptPotentialPlacement_addr_2" [DynMap/DynMap_4HLS.cpp:584]   --->   Operation 291 'store' 'store_ln584' <Predicate = (targetBlock14) | (!cmp25557)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 16> <RAM>
ST_28 : Operation 292 [1/1] (1.30ns)   --->   "%add_ln585 = add i8 %curOptPotentialPlacement_wrAddr_load_2, i8 1" [DynMap/DynMap_4HLS.cpp:585]   --->   Operation 292 'add' 'add_ln585' <Predicate = (targetBlock14) | (!cmp25557)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 293 [1/1] (1.43ns)   --->   "%store_ln585 = store i8 %add_ln585, i8 %curOptPotentialPlacement_wrAddr" [DynMap/DynMap_4HLS.cpp:585]   --->   Operation 293 'store' 'store_ln585' <Predicate = (targetBlock14) | (!cmp25557)> <Delay = 1.43>
ST_28 : Operation 294 [1/1] (0.00ns)   --->   "%br_ln586 = br void %.loopexit108" [DynMap/DynMap_4HLS.cpp:586]   --->   Operation 294 'br' 'br_ln586' <Predicate = (targetBlock14) | (!cmp25557)> <Delay = 0.00>
ST_28 : Operation 295 [1/1] (1.29ns)   --->   "%store_ln574 = store i4 %i_47, i4 %i_41" [DynMap/DynMap_4HLS.cpp:574]   --->   Operation 295 'store' 'store_ln574' <Predicate = true> <Delay = 1.29>
ST_28 : Operation 296 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 296 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 29 <SV = 7> <Delay = 1.75>
ST_29 : Operation 297 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10, i7 %empty_222, i4 %intersection, i5 %curOptPotentialPlacement"   --->   Operation 297 'call' 'call_ln0' <Predicate = (icmp_ln508)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 298 [1/1] (1.29ns)   --->   "%br_ln514 = br void %._crit_edge56" [DynMap/DynMap_4HLS.cpp:514]   --->   Operation 298 'br' 'br_ln514' <Predicate = (icmp_ln508)> <Delay = 1.29>
ST_29 : Operation 299 [1/1] (0.00ns)   --->   "%i_40 = alloca i32 1"   --->   Operation 299 'alloca' 'i_40' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 300 [2/2] (1.75ns)   --->   "%CGRA_NumTiles_shapes_values_load_2 = load i5 %CGRA_NumTiles_shapes_values_addr" [DynMap/DynMap_4HLS.cpp:453]   --->   Operation 300 'load' 'CGRA_NumTiles_shapes_values_load_2' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 20> <ROM>
ST_29 : Operation 301 [1/1] (1.29ns)   --->   "%store_ln515 = store i4 0, i4 %i_40" [DynMap/DynMap_4HLS.cpp:515]   --->   Operation 301 'store' 'store_ln515' <Predicate = true> <Delay = 1.29>

State 30 <SV = 8> <Delay = 1.75>
ST_30 : Operation 302 [1/1] (0.00ns)   --->   "%existLen_1 = phi i8 %inc1313173_loc_load, void %.lr.ph55.preheader, i8 0, void"   --->   Operation 302 'phi' 'existLen_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln428_1 = trunc i8 %existLen_1" [DynMap/DynMap_4HLS.cpp:428]   --->   Operation 303 'trunc' 'trunc_ln428_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 304 [1/2] (1.75ns)   --->   "%CGRA_NumTiles_shapes_values_load_2 = load i5 %CGRA_NumTiles_shapes_values_addr" [DynMap/DynMap_4HLS.cpp:453]   --->   Operation 304 'load' 'CGRA_NumTiles_shapes_values_load_2' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 20> <ROM>
ST_30 : Operation 305 [1/1] (1.31ns)   --->   "%cmp15343 = icmp_sgt  i8 %existLen_1, i8 0"   --->   Operation 305 'icmp' 'cmp15343' <Predicate = true> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 306 [1/1] (0.00ns)   --->   "%br_ln515 = br void" [DynMap/DynMap_4HLS.cpp:515]   --->   Operation 306 'br' 'br_ln515' <Predicate = true> <Delay = 0.00>

State 31 <SV = 9> <Delay = 2.77>
ST_31 : Operation 307 [1/1] (0.00ns)   --->   "%i_44 = load i4 %i_40" [DynMap/DynMap_4HLS.cpp:515]   --->   Operation 307 'load' 'i_44' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 308 [1/1] (0.00ns)   --->   "%empty_223 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 12, i64 0"   --->   Operation 308 'speclooptripcount' 'empty_223' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 309 [1/1] (0.96ns)   --->   "%icmp_ln515 = icmp_eq  i4 %i_44, i4 %CGRA_NumTiles_shapes_values_load_2" [DynMap/DynMap_4HLS.cpp:515]   --->   Operation 309 'icmp' 'icmp_ln515' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 310 [1/1] (0.99ns)   --->   "%i_46 = add i4 %i_44, i4 1" [DynMap/DynMap_4HLS.cpp:515]   --->   Operation 310 'add' 'i_46' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 311 [1/1] (0.00ns)   --->   "%br_ln515 = br i1 %icmp_ln515, void %.split12, void %._crit_edge51.loopexit.loopexit55" [DynMap/DynMap_4HLS.cpp:515]   --->   Operation 311 'br' 'br_ln515' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %shape_idx_load, i4 %i_44" [DynMap/DynMap_4HLS.cpp:515]   --->   Operation 312 'bitconcatenate' 'tmp_25' <Predicate = (!icmp_ln515)> <Delay = 0.00>
ST_31 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_61_cast = zext i9 %tmp_25" [DynMap/DynMap_4HLS.cpp:515]   --->   Operation 313 'zext' 'tmp_61_cast' <Predicate = (!icmp_ln515)> <Delay = 0.00>
ST_31 : Operation 314 [1/1] (0.00ns)   --->   "%allocated_tiles_shapes_values_addr_1 = getelementptr i4 %allocated_tiles_shapes_values, i64 0, i64 %tmp_61_cast" [DynMap/DynMap_4HLS.cpp:515]   --->   Operation 314 'getelementptr' 'allocated_tiles_shapes_values_addr_1' <Predicate = (!icmp_ln515)> <Delay = 0.00>
ST_31 : Operation 315 [2/2] (2.77ns)   --->   "%allocated_tiles_shapes_values_load_1 = load i9 %allocated_tiles_shapes_values_addr_1" [DynMap/DynMap_4HLS.cpp:525]   --->   Operation 315 'load' 'allocated_tiles_shapes_values_load_1' <Predicate = (!icmp_ln515)> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 320> <ROM>
ST_31 : Operation 316 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge51.loopexit"   --->   Operation 316 'br' 'br_ln0' <Predicate = (icmp_ln515)> <Delay = 0.00>

State 32 <SV = 10> <Delay = 5.13>
ST_32 : Operation 317 [1/1] (0.00ns)   --->   "%specloopname_ln515 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [DynMap/DynMap_4HLS.cpp:515]   --->   Operation 317 'specloopname' 'specloopname_ln515' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 318 [1/2] (2.77ns)   --->   "%allocated_tiles_shapes_values_load_1 = load i9 %allocated_tiles_shapes_values_addr_1" [DynMap/DynMap_4HLS.cpp:525]   --->   Operation 318 'load' 'allocated_tiles_shapes_values_load_1' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 320> <ROM>
ST_32 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln518 = zext i4 %allocated_tiles_shapes_values_load_1" [DynMap/DynMap_4HLS.cpp:518]   --->   Operation 319 'zext' 'zext_ln518' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 320 [1/1] (0.00ns)   --->   "%br_ln518 = br i1 %cmp15343, void %.critedge104, void %.lr.ph46.preheader" [DynMap/DynMap_4HLS.cpp:518]   --->   Operation 320 'br' 'br_ln518' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 321 [2/2] (2.36ns)   --->   "%targetBlock13 = call i1 @CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12, i7 %trunc_ln428_1, i4 %intersection, i4 %allocated_tiles_shapes_values_load_1" [DynMap/DynMap_4HLS.cpp:428]   --->   Operation 321 'call' 'targetBlock13' <Predicate = (cmp15343)> <Delay = 2.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 11> <Delay = 5.77>
ST_33 : Operation 322 [1/2] (4.01ns)   --->   "%targetBlock13 = call i1 @CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12, i7 %trunc_ln428_1, i4 %intersection, i4 %allocated_tiles_shapes_values_load_1" [DynMap/DynMap_4HLS.cpp:428]   --->   Operation 322 'call' 'targetBlock13' <Predicate = (cmp15343)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 323 [1/1] (0.00ns)   --->   "%br_ln428 = br i1 %targetBlock13, void %.loopexit107, void %.critedge104" [DynMap/DynMap_4HLS.cpp:428]   --->   Operation 323 'br' 'br_ln428' <Predicate = (cmp15343)> <Delay = 0.00>
ST_33 : Operation 324 [1/1] (0.00ns)   --->   "%curOptPotentialPlacement_wrAddr_load_1 = load i8 %curOptPotentialPlacement_wrAddr" [DynMap/DynMap_4HLS.cpp:525]   --->   Operation 324 'load' 'curOptPotentialPlacement_wrAddr_load_1' <Predicate = (targetBlock13) | (!cmp15343)> <Delay = 0.00>
ST_33 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln525 = zext i8 %curOptPotentialPlacement_wrAddr_load_1" [DynMap/DynMap_4HLS.cpp:525]   --->   Operation 325 'zext' 'zext_ln525' <Predicate = (targetBlock13) | (!cmp15343)> <Delay = 0.00>
ST_33 : Operation 326 [1/1] (0.00ns)   --->   "%curOptPotentialPlacement_addr_1 = getelementptr i5 %curOptPotentialPlacement, i64 0, i64 %zext_ln525" [DynMap/DynMap_4HLS.cpp:525]   --->   Operation 326 'getelementptr' 'curOptPotentialPlacement_addr_1' <Predicate = (targetBlock13) | (!cmp15343)> <Delay = 0.00>
ST_33 : Operation 327 [1/1] (1.75ns)   --->   "%store_ln525 = store i5 %zext_ln518, i4 %curOptPotentialPlacement_addr_1" [DynMap/DynMap_4HLS.cpp:525]   --->   Operation 327 'store' 'store_ln525' <Predicate = (targetBlock13) | (!cmp15343)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 16> <RAM>
ST_33 : Operation 328 [1/1] (1.30ns)   --->   "%add_ln526 = add i8 %curOptPotentialPlacement_wrAddr_load_1, i8 1" [DynMap/DynMap_4HLS.cpp:526]   --->   Operation 328 'add' 'add_ln526' <Predicate = (targetBlock13) | (!cmp15343)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 329 [1/1] (1.43ns)   --->   "%store_ln526 = store i8 %add_ln526, i8 %curOptPotentialPlacement_wrAddr" [DynMap/DynMap_4HLS.cpp:526]   --->   Operation 329 'store' 'store_ln526' <Predicate = (targetBlock13) | (!cmp15343)> <Delay = 1.43>
ST_33 : Operation 330 [1/1] (0.00ns)   --->   "%br_ln527 = br void %.loopexit107" [DynMap/DynMap_4HLS.cpp:527]   --->   Operation 330 'br' 'br_ln527' <Predicate = (targetBlock13) | (!cmp15343)> <Delay = 0.00>
ST_33 : Operation 331 [1/1] (1.29ns)   --->   "%store_ln515 = store i4 %i_46, i4 %i_40" [DynMap/DynMap_4HLS.cpp:515]   --->   Operation 331 'store' 'store_ln515' <Predicate = true> <Delay = 1.29>
ST_33 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 332 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 34 <SV = 3> <Delay = 1.29>
ST_34 : Operation 333 [1/2] (0.00ns)   --->   "%call_ln470 = call void @CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5, i7 %trunc_ln470, i4 %potentialPlacement_AllPreds, i5 %curOptPotentialPlacement" [DynMap/DynMap_4HLS.cpp:470]   --->   Operation 333 'call' 'call_ln470' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 334 [1/1] (1.29ns)   --->   "%br_ln476 = br void %._crit_edge42" [DynMap/DynMap_4HLS.cpp:476]   --->   Operation 334 'br' 'br_ln476' <Predicate = true> <Delay = 1.29>

State 35 <SV = 4> <Delay = 1.31>
ST_35 : Operation 335 [1/1] (0.00ns)   --->   "%existLen = phi i8 %i, void %.lr.ph41.preheader, i8 0, void"   --->   Operation 335 'phi' 'existLen' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 336 [1/1] (0.00ns)   --->   "%i_38 = alloca i32 1"   --->   Operation 336 'alloca' 'i_38' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 337 [1/1] (0.00ns)   --->   "%trunc_ln428 = trunc i8 %existLen" [DynMap/DynMap_4HLS.cpp:428]   --->   Operation 337 'trunc' 'trunc_ln428' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 338 [1/1] (1.31ns)   --->   "%cmp9033 = icmp_sgt  i8 %existLen, i8 0" [DynMap/DynMap_4HLS.cpp:470]   --->   Operation 338 'icmp' 'cmp9033' <Predicate = true> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 339 [1/1] (1.29ns)   --->   "%store_ln477 = store i4 0, i4 %i_38" [DynMap/DynMap_4HLS.cpp:477]   --->   Operation 339 'store' 'store_ln477' <Predicate = true> <Delay = 1.29>
ST_35 : Operation 340 [1/1] (0.00ns)   --->   "%br_ln477 = br void" [DynMap/DynMap_4HLS.cpp:477]   --->   Operation 340 'br' 'br_ln477' <Predicate = true> <Delay = 0.00>

State 36 <SV = 5> <Delay = 2.77>
ST_36 : Operation 341 [1/1] (0.00ns)   --->   "%i_39 = load i4 %i_38" [DynMap/DynMap_4HLS.cpp:477]   --->   Operation 341 'load' 'i_39' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 342 [1/1] (0.00ns)   --->   "%empty_221 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 12, i64 0"   --->   Operation 342 'speclooptripcount' 'empty_221' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 343 [1/1] (0.96ns)   --->   "%icmp_ln477 = icmp_eq  i4 %i_39, i4 %CGRA_NumTiles_shapes_values_load" [DynMap/DynMap_4HLS.cpp:477]   --->   Operation 343 'icmp' 'icmp_ln477' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 344 [1/1] (0.99ns)   --->   "%i_43 = add i4 %i_39, i4 1" [DynMap/DynMap_4HLS.cpp:477]   --->   Operation 344 'add' 'i_43' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 345 [1/1] (0.00ns)   --->   "%br_ln477 = br i1 %icmp_ln477, void %.split3, void %._crit_edge.loopexit.loopexit" [DynMap/DynMap_4HLS.cpp:477]   --->   Operation 345 'br' 'br_ln477' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %shape_idx_load, i4 %i_39" [DynMap/DynMap_4HLS.cpp:477]   --->   Operation 346 'bitconcatenate' 'tmp_24' <Predicate = (!icmp_ln477)> <Delay = 0.00>
ST_36 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_59_cast = zext i9 %tmp_24" [DynMap/DynMap_4HLS.cpp:477]   --->   Operation 347 'zext' 'tmp_59_cast' <Predicate = (!icmp_ln477)> <Delay = 0.00>
ST_36 : Operation 348 [1/1] (0.00ns)   --->   "%allocated_tiles_shapes_values_addr = getelementptr i4 %allocated_tiles_shapes_values, i64 0, i64 %tmp_59_cast" [DynMap/DynMap_4HLS.cpp:477]   --->   Operation 348 'getelementptr' 'allocated_tiles_shapes_values_addr' <Predicate = (!icmp_ln477)> <Delay = 0.00>
ST_36 : Operation 349 [2/2] (2.77ns)   --->   "%allocated_tiles_shapes_values_load = load i9 %allocated_tiles_shapes_values_addr" [DynMap/DynMap_4HLS.cpp:487]   --->   Operation 349 'load' 'allocated_tiles_shapes_values_load' <Predicate = (!icmp_ln477)> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 320> <ROM>
ST_36 : Operation 350 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge.loopexit"   --->   Operation 350 'br' 'br_ln0' <Predicate = (icmp_ln477)> <Delay = 0.00>

State 37 <SV = 6> <Delay = 5.13>
ST_37 : Operation 351 [1/1] (0.00ns)   --->   "%specloopname_ln477 = specloopname void @_ssdm_op_SpecLoopName, void @empty_52" [DynMap/DynMap_4HLS.cpp:477]   --->   Operation 351 'specloopname' 'specloopname_ln477' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 352 [1/2] (2.77ns)   --->   "%allocated_tiles_shapes_values_load = load i9 %allocated_tiles_shapes_values_addr" [DynMap/DynMap_4HLS.cpp:487]   --->   Operation 352 'load' 'allocated_tiles_shapes_values_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 320> <ROM>
ST_37 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln480 = zext i4 %allocated_tiles_shapes_values_load" [DynMap/DynMap_4HLS.cpp:480]   --->   Operation 353 'zext' 'zext_ln480' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 354 [1/1] (0.00ns)   --->   "%br_ln480 = br i1 %cmp9033, void %.critedge, void %.lr.ph.preheader" [DynMap/DynMap_4HLS.cpp:480]   --->   Operation 354 'br' 'br_ln480' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 355 [2/2] (2.36ns)   --->   "%targetBlock12 = call i1 @CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7, i7 %trunc_ln428, i4 %allocated_tiles_shapes_values_load, i5 %curOptPotentialPlacement" [DynMap/DynMap_4HLS.cpp:428]   --->   Operation 355 'call' 'targetBlock12' <Predicate = (cmp9033)> <Delay = 2.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 7> <Delay = 4.03>
ST_38 : Operation 356 [1/2] (4.03ns)   --->   "%targetBlock12 = call i1 @CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7, i7 %trunc_ln428, i4 %allocated_tiles_shapes_values_load, i5 %curOptPotentialPlacement" [DynMap/DynMap_4HLS.cpp:428]   --->   Operation 356 'call' 'targetBlock12' <Predicate = (cmp9033)> <Delay = 4.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 357 [1/1] (0.00ns)   --->   "%br_ln428 = br i1 %targetBlock12, void %.loopexit, void %.critedge" [DynMap/DynMap_4HLS.cpp:428]   --->   Operation 357 'br' 'br_ln428' <Predicate = (cmp9033)> <Delay = 0.00>

State 39 <SV = 8> <Delay = 2.73>
ST_39 : Operation 358 [1/1] (0.00ns)   --->   "%curOptPotentialPlacement_wrAddr_load = load i8 %curOptPotentialPlacement_wrAddr" [DynMap/DynMap_4HLS.cpp:487]   --->   Operation 358 'load' 'curOptPotentialPlacement_wrAddr_load' <Predicate = (targetBlock12) | (!cmp9033)> <Delay = 0.00>
ST_39 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln487 = zext i8 %curOptPotentialPlacement_wrAddr_load" [DynMap/DynMap_4HLS.cpp:487]   --->   Operation 359 'zext' 'zext_ln487' <Predicate = (targetBlock12) | (!cmp9033)> <Delay = 0.00>
ST_39 : Operation 360 [1/1] (0.00ns)   --->   "%curOptPotentialPlacement_addr = getelementptr i5 %curOptPotentialPlacement, i64 0, i64 %zext_ln487" [DynMap/DynMap_4HLS.cpp:487]   --->   Operation 360 'getelementptr' 'curOptPotentialPlacement_addr' <Predicate = (targetBlock12) | (!cmp9033)> <Delay = 0.00>
ST_39 : Operation 361 [1/1] (1.75ns)   --->   "%store_ln487 = store i5 %zext_ln480, i4 %curOptPotentialPlacement_addr" [DynMap/DynMap_4HLS.cpp:487]   --->   Operation 361 'store' 'store_ln487' <Predicate = (targetBlock12) | (!cmp9033)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 16> <RAM>
ST_39 : Operation 362 [1/1] (1.30ns)   --->   "%add_ln488 = add i8 %curOptPotentialPlacement_wrAddr_load, i8 1" [DynMap/DynMap_4HLS.cpp:488]   --->   Operation 362 'add' 'add_ln488' <Predicate = (targetBlock12) | (!cmp9033)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 363 [1/1] (1.43ns)   --->   "%store_ln488 = store i8 %add_ln488, i8 %curOptPotentialPlacement_wrAddr" [DynMap/DynMap_4HLS.cpp:488]   --->   Operation 363 'store' 'store_ln488' <Predicate = (targetBlock12) | (!cmp9033)> <Delay = 1.43>
ST_39 : Operation 364 [1/1] (0.00ns)   --->   "%br_ln489 = br void %.loopexit" [DynMap/DynMap_4HLS.cpp:489]   --->   Operation 364 'br' 'br_ln489' <Predicate = (targetBlock12) | (!cmp9033)> <Delay = 0.00>
ST_39 : Operation 365 [1/1] (1.29ns)   --->   "%store_ln477 = store i4 %i_43, i4 %i_38" [DynMap/DynMap_4HLS.cpp:477]   --->   Operation 365 'store' 'store_ln477' <Predicate = true> <Delay = 1.29>
ST_39 : Operation 366 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 366 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.61ns
The critical path consists of the following:
	'load' operation ('shape_idx_load') on static variable 'shape_idx' [22]  (0 ns)
	'getelementptr' operation ('CGRA_NumTiles_shapes_values_addr', DynMap/DynMap_4HLS.cpp:453) [24]  (0 ns)
	'load' operation ('CGRA_NumTiles_shapes_values_load', DynMap/DynMap_4HLS.cpp:453) on array 'CGRA_NumTiles_shapes_values' [35]  (1.75 ns)
	blocking operation 0.857 ns on control path)

 <State 2>: 2.61ns
The critical path consists of the following:
	'load' operation ('potentialPlacement_wrAddr_List_0_load') on static variable 'potentialPlacement_wrAddr_List_0' [29]  (0 ns)
	'icmp' operation ('icmp_ln470', DynMap/DynMap_4HLS.cpp:470) [30]  (1.31 ns)
	multiplexor before 'phi' operation ('conv115123_in') with incoming values : ('potentialPlacement_wrAddr_List_1_load') ('potentialPlacement_wrAddr_List_1_load_1') [150]  (1.3 ns)

 <State 3>: 1.75ns
The critical path consists of the following:
	'load' operation ('CGRA_NumTiles_shapes_values_load', DynMap/DynMap_4HLS.cpp:453) on array 'CGRA_NumTiles_shapes_values' [35]  (1.75 ns)

 <State 4>: 4.48ns
The critical path consists of the following:
	'load' operation ('i', DynMap/DynMap_4HLS.cpp:470) on static variable 'potentialPlacement_wrAddr_List_0' [142]  (0 ns)
	'icmp' operation ('icmp_ln470_1', DynMap/DynMap_4HLS.cpp:470) [144]  (1.31 ns)
	multiplexor before 'phi' operation ('i') with incoming values : ('i', DynMap/DynMap_4HLS.cpp:470) [320]  (1.3 ns)
	blocking operation 1.87 ns on control path)

 <State 5>: 3.51ns
The critical path consists of the following:
	'load' operation ('predOpt_idx_List_load', DynMap/DynMap_4HLS.cpp:432) on array 'predOpt_idx_List' [51]  (1.75 ns)
	'getelementptr' operation ('placement_dynamic_dict_Opt2Tile_values_addr', DynMap/DynMap_4HLS.cpp:432) [53]  (0 ns)
	'load' operation ('predTile', DynMap/DynMap_4HLS.cpp:432) on array 'placement_dynamic_dict_Opt2Tile_values' [54]  (1.75 ns)

 <State 6>: 3.51ns
The critical path consists of the following:
	'load' operation ('predTile', DynMap/DynMap_4HLS.cpp:432) on array 'placement_dynamic_dict_Opt2Tile_values' [54]  (1.75 ns)
	'getelementptr' operation ('Tile2XY_0_addr', DynMap/DynMap_4HLS.cpp:433) [56]  (0 ns)
	'load' operation ('initialX', DynMap/DynMap_4HLS.cpp:433) on array 'Tile2XY_0' [57]  (1.75 ns)

 <State 7>: 1.75ns
The critical path consists of the following:
	'load' operation ('initialX', DynMap/DynMap_4HLS.cpp:433) on array 'Tile2XY_0' [57]  (1.75 ns)

 <State 8>: 1.75ns
The critical path consists of the following:
	'phi' operation ('m', DynMap/DynMap_4HLS.cpp:437) with incoming values : ('select_ln437_3', DynMap/DynMap_4HLS.cpp:437) [65]  (0 ns)
	'getelementptr' operation ('CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_addr', DynMap/DynMap_4HLS.cpp:437) [69]  (0 ns)
	'load' operation ('CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_load', DynMap/DynMap_4HLS.cpp:437) on array 'CurOptPotentialPlacement_List_BypassLess_Gen_XChanges' [70]  (1.75 ns)

 <State 9>: 3.08ns
The critical path consists of the following:
	'phi' operation ('n', DynMap/DynMap_4HLS.cpp:438) with incoming values : ('add_ln438', DynMap/DynMap_4HLS.cpp:438) [66]  (0 ns)
	'icmp' operation ('icmp_ln438', DynMap/DynMap_4HLS.cpp:438) [83]  (0.508 ns)
	'select' operation ('select_ln437', DynMap/DynMap_4HLS.cpp:437) [84]  (0.813 ns)
	'getelementptr' operation ('CurOptPotentialPlacement_List_BypassLess_Gen_YChanges_addr', DynMap/DynMap_4HLS.cpp:440) [99]  (0 ns)
	'load' operation ('CurOptPotentialPlacement_List_BypassLess_Gen_YChanges_load', DynMap/DynMap_4HLS.cpp:440) on array 'CurOptPotentialPlacement_List_BypassLess_Gen_YChanges' [100]  (1.75 ns)

 <State 10>: 5.01ns
The critical path consists of the following:
	'load' operation ('CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_load_1', DynMap/DynMap_4HLS.cpp:437) on array 'CurOptPotentialPlacement_List_BypassLess_Gen_XChanges' [87]  (1.75 ns)
	'add' operation ('x_mid1', DynMap/DynMap_4HLS.cpp:437) [90]  (0.632 ns)
	'icmp' operation ('icmp51', DynMap/DynMap_4HLS.cpp:437) [92]  (0.508 ns)
	'select' operation ('select_ln437_1', DynMap/DynMap_4HLS.cpp:437) [93]  (0 ns)
	'or' operation ('or_ln446', DynMap/DynMap_4HLS.cpp:446) [107]  (0.813 ns)
	multiplexor before 'phi' operation ('potentialPlacement_wrAddr') with incoming values : ('potentialPlacement_wrAddr', DynMap/DynMap_4HLS.cpp:461) [124]  (1.3 ns)

 <State 11>: 4.53ns
The critical path consists of the following:
	'load' operation ('surrTile', DynMap/DynMap_4HLS.cpp:450) on array 'xy2Tile' [113]  (1.75 ns)
	'call' operation ('targetBlock', DynMap/DynMap_4HLS.cpp:453) to 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4' [114]  (2.77 ns)

 <State 12>: 6.79ns
The critical path consists of the following:
	'call' operation ('targetBlock', DynMap/DynMap_4HLS.cpp:453) to 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4' [114]  (5.03 ns)
	multiplexor before 'phi' operation ('potentialPlacement_wrAddr') with incoming values : ('potentialPlacement_wrAddr', DynMap/DynMap_4HLS.cpp:461) [124]  (1.3 ns)
	blocking operation 0.457 ns on control path)

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 5.73ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('potentialPlacement_wrAddr_List_0_load') ('i', DynMap/DynMap_4HLS.cpp:470) [151]  (0 ns)
	'icmp' operation ('icmp_ln497', DynMap/DynMap_4HLS.cpp:497) [153]  (1.31 ns)
	'select' operation ('select_ln497', DynMap/DynMap_4HLS.cpp:497) [154]  (0.808 ns)
	'mul' operation ('mul_ln497', DynMap/DynMap_4HLS.cpp:497) [157]  (3.61 ns)

 <State 15>: 5.19ns
The critical path consists of the following:
	'call' operation ('call_ln497', DynMap/DynMap_4HLS.cpp:497) to 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9' [158]  (5.19 ns)

 <State 16>: 3.36ns
The critical path consists of the following:
	'call' operation ('call_ln497', DynMap/DynMap_4HLS.cpp:497) to 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9' [158]  (3.36 ns)

 <State 17>: 4.48ns
The critical path consists of the following:
	'load' operation ('inc1313173_loc_load') on local variable 'inc1313173_loc' [160]  (0 ns)
	'icmp' operation ('icmp_ln508', DynMap/DynMap_4HLS.cpp:508) [267]  (1.31 ns)
	multiplexor before 'phi' operation ('existLen') with incoming values : ('inc1313173_loc_load') [274]  (1.3 ns)
	blocking operation 1.87 ns on control path)

 <State 18>: 3.51ns
The critical path consists of the following:
	'load' operation ('predOpt_idx_List_load_1', DynMap/DynMap_4HLS.cpp:531) on array 'predOpt_idx_List' [167]  (1.75 ns)
	'getelementptr' operation ('placement_dynamic_dict_Opt2Tile_values_addr_6', DynMap/DynMap_4HLS.cpp:531) [169]  (0 ns)
	'load' operation ('placement_dynamic_dict_Opt2Tile_values_load', DynMap/DynMap_4HLS.cpp:531) on array 'placement_dynamic_dict_Opt2Tile_values' [170]  (1.75 ns)

 <State 19>: 3.51ns
The critical path consists of the following:
	'load' operation ('placement_dynamic_dict_Opt2Tile_values_load', DynMap/DynMap_4HLS.cpp:531) on array 'placement_dynamic_dict_Opt2Tile_values' [170]  (1.75 ns)
	'getelementptr' operation ('Tile2XY_0_addr_4', DynMap/DynMap_4HLS.cpp:531) [172]  (0 ns)
	'load' operation ('predX_0', DynMap/DynMap_4HLS.cpp:531) on array 'Tile2XY_0' [173]  (1.75 ns)

 <State 20>: 3.05ns
The critical path consists of the following:
	'load' operation ('predX_0', DynMap/DynMap_4HLS.cpp:531) on array 'Tile2XY_0' [173]  (1.75 ns)
	'store' operation ('store_ln536', DynMap/DynMap_4HLS.cpp:536) of variable 'zext_ln531_2', DynMap/DynMap_4HLS.cpp:531 on local variable 'predX_0' [191]  (1.3 ns)

 <State 21>: 4.51ns
The critical path consists of the following:
	'load' operation ('predY_0', DynMap/DynMap_4HLS.cpp:551) on local variable 'predY_0' [195]  (0 ns)
	'icmp' operation ('icmp_ln553', DynMap/DynMap_4HLS.cpp:553) [207]  (1.31 ns)
	'select' operation ('predY_0', DynMap/DynMap_4HLS.cpp:553) [209]  (0 ns)
	'select' operation ('predY_0', DynMap/DynMap_4HLS.cpp:550) [210]  (0.448 ns)
	'add' operation ('add_ln561', DynMap/DynMap_4HLS.cpp:561) [214]  (0.997 ns)
	'getelementptr' operation ('xy2Tile_addr_1', DynMap/DynMap_4HLS.cpp:561) [216]  (0 ns)
	'load' operation ('BypassTile', DynMap/DynMap_4HLS.cpp:561) on array 'xy2Tile' [217]  (1.75 ns)

 <State 22>: 4.53ns
The critical path consists of the following:
	'load' operation ('BypassTile', DynMap/DynMap_4HLS.cpp:561) on array 'xy2Tile' [217]  (1.75 ns)
	'call' operation ('call_ln453', DynMap/DynMap_4HLS.cpp:453) to 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14' [218]  (2.77 ns)

 <State 23>: 2.26ns
The critical path consists of the following:
	'call' operation ('call_ln453', DynMap/DynMap_4HLS.cpp:453) to 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14' [218]  (2.26 ns)

 <State 24>: 1.43ns
The critical path consists of the following:
	'load' operation ('existLen_2_loc_load') on local variable 'existLen_2_loc' [219]  (0 ns)
	'store' operation ('store_ln565', DynMap/DynMap_4HLS.cpp:565) of variable 'existLen_2_loc_load' on static variable 'curOptPotentialPlacement_wrAddr' [232]  (1.43 ns)

 <State 25>: 2.77ns
The critical path consists of the following:
	'load' operation ('i', DynMap/DynMap_4HLS.cpp:574) on local variable 'i' [237]  (0 ns)
	'getelementptr' operation ('allocated_tiles_shapes_values_addr_2', DynMap/DynMap_4HLS.cpp:574) [246]  (0 ns)
	'load' operation ('allocated_tiles_shapes_values_load_2', DynMap/DynMap_4HLS.cpp:584) on array 'allocated_tiles_shapes_values' [247]  (2.77 ns)

 <State 26>: 5.13ns
The critical path consists of the following:
	'load' operation ('allocated_tiles_shapes_values_load_2', DynMap/DynMap_4HLS.cpp:584) on array 'allocated_tiles_shapes_values' [247]  (2.77 ns)
	'call' operation ('targetBlock14', DynMap/DynMap_4HLS.cpp:584) to 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16' [251]  (2.36 ns)

 <State 27>: 4.03ns
The critical path consists of the following:
	'call' operation ('targetBlock14', DynMap/DynMap_4HLS.cpp:584) to 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16' [251]  (4.03 ns)

 <State 28>: 2.74ns
The critical path consists of the following:
	'load' operation ('curOptPotentialPlacement_wrAddr_load_2', DynMap/DynMap_4HLS.cpp:584) on static variable 'curOptPotentialPlacement_wrAddr' [254]  (0 ns)
	'add' operation ('add_ln585', DynMap/DynMap_4HLS.cpp:585) [258]  (1.31 ns)
	'store' operation ('store_ln585', DynMap/DynMap_4HLS.cpp:585) of variable 'add_ln585', DynMap/DynMap_4HLS.cpp:585 on static variable 'curOptPotentialPlacement_wrAddr' [259]  (1.43 ns)

 <State 29>: 1.75ns
The critical path consists of the following:
	'load' operation ('CGRA_NumTiles_shapes_values_load_2', DynMap/DynMap_4HLS.cpp:453) on array 'CGRA_NumTiles_shapes_values' [277]  (1.75 ns)

 <State 30>: 1.75ns
The critical path consists of the following:
	'load' operation ('CGRA_NumTiles_shapes_values_load_2', DynMap/DynMap_4HLS.cpp:453) on array 'CGRA_NumTiles_shapes_values' [277]  (1.75 ns)

 <State 31>: 2.77ns
The critical path consists of the following:
	'load' operation ('i', DynMap/DynMap_4HLS.cpp:515) on local variable 'i' [282]  (0 ns)
	'getelementptr' operation ('allocated_tiles_shapes_values_addr_1', DynMap/DynMap_4HLS.cpp:515) [291]  (0 ns)
	'load' operation ('allocated_tiles_shapes_values_load_1', DynMap/DynMap_4HLS.cpp:525) on array 'allocated_tiles_shapes_values' [292]  (2.77 ns)

 <State 32>: 5.13ns
The critical path consists of the following:
	'load' operation ('allocated_tiles_shapes_values_load_1', DynMap/DynMap_4HLS.cpp:525) on array 'allocated_tiles_shapes_values' [292]  (2.77 ns)
	'call' operation ('targetBlock13', DynMap/DynMap_4HLS.cpp:428) to 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12' [296]  (2.36 ns)

 <State 33>: 5.77ns
The critical path consists of the following:
	'call' operation ('targetBlock13', DynMap/DynMap_4HLS.cpp:428) to 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12' [296]  (4.02 ns)
	blocking operation 1.75 ns on control path)

 <State 34>: 1.3ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', DynMap/DynMap_4HLS.cpp:470) [320]  (1.3 ns)

 <State 35>: 1.31ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', DynMap/DynMap_4HLS.cpp:470) [320]  (0 ns)
	'icmp' operation ('cmp9033', DynMap/DynMap_4HLS.cpp:470) [323]  (1.31 ns)

 <State 36>: 2.77ns
The critical path consists of the following:
	'load' operation ('i', DynMap/DynMap_4HLS.cpp:477) on local variable 'i' [327]  (0 ns)
	'getelementptr' operation ('allocated_tiles_shapes_values_addr', DynMap/DynMap_4HLS.cpp:477) [336]  (0 ns)
	'load' operation ('allocated_tiles_shapes_values_load', DynMap/DynMap_4HLS.cpp:487) on array 'allocated_tiles_shapes_values' [337]  (2.77 ns)

 <State 37>: 5.13ns
The critical path consists of the following:
	'load' operation ('allocated_tiles_shapes_values_load', DynMap/DynMap_4HLS.cpp:487) on array 'allocated_tiles_shapes_values' [337]  (2.77 ns)
	'call' operation ('targetBlock12', DynMap/DynMap_4HLS.cpp:428) to 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7' [341]  (2.36 ns)

 <State 38>: 4.03ns
The critical path consists of the following:
	'call' operation ('targetBlock12', DynMap/DynMap_4HLS.cpp:428) to 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7' [341]  (4.03 ns)

 <State 39>: 2.74ns
The critical path consists of the following:
	'load' operation ('curOptPotentialPlacement_wrAddr_load', DynMap/DynMap_4HLS.cpp:487) on static variable 'curOptPotentialPlacement_wrAddr' [344]  (0 ns)
	'add' operation ('add_ln488', DynMap/DynMap_4HLS.cpp:488) [348]  (1.31 ns)
	'store' operation ('store_ln488', DynMap/DynMap_4HLS.cpp:488) of variable 'add_ln488', DynMap/DynMap_4HLS.cpp:488 on static variable 'curOptPotentialPlacement_wrAddr' [349]  (1.43 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
