

================================================================
== Vitis HLS Report for 'FC_CIF_0_2_Pipeline_L2_L3'
================================================================
* Date:           Mon Oct 28 10:35:02 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        FC_CIF_0_2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.780 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L2_L3   |        ?|        ?|         9|          1|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sum = alloca i32 1" [fully_connected_2.cpp:159]   --->   Operation 12 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%ic = alloca i32 1" [fully_connected_2.cpp:160]   --->   Operation 13 'alloca' 'ic' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%ib = alloca i32 1" [fully_connected_2.cpp:156]   --->   Operation 14 'alloca' 'ib' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_stream, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%or_ln168_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %or_ln168"   --->   Operation 17 'read' 'or_ln168_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sub151_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub151"   --->   Operation 18 'read' 'sub151_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%bound4_read = read i34 @_ssdm_op_Read.ap_auto.i34, i34 %bound4"   --->   Operation 19 'read' 'bound4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i34 0, i34 %indvar_flatten6"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln156 = store i32 0, i32 %ib" [fully_connected_2.cpp:156]   --->   Operation 21 'store' 'store_ln156' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln160 = store i3 0, i3 %ic" [fully_connected_2.cpp:160]   --->   Operation 22 'store' 'store_ln160' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln159 = store i32 0, i32 %sum" [fully_connected_2.cpp:159]   --->   Operation 23 'store' 'store_ln159' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %L4"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.78>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i34 %indvar_flatten6" [fully_connected_2.cpp:156]   --->   Operation 25 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (2.63ns)   --->   "%icmp_ln156 = icmp_eq  i34 %indvar_flatten6_load, i34 %bound4_read" [fully_connected_2.cpp:156]   --->   Operation 26 'icmp' 'icmp_ln156' <Predicate = true> <Delay = 2.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (2.63ns)   --->   "%add_ln156_1 = add i34 %indvar_flatten6_load, i34 1" [fully_connected_2.cpp:156]   --->   Operation 27 'add' 'add_ln156_1' <Predicate = true> <Delay = 2.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln156 = br i1 %icmp_ln156, void %for.end141, void %for.inc167.loopexit.exitStub" [fully_connected_2.cpp:156]   --->   Operation 28 'br' 'br_ln156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%ic_load = load i3 %ic" [fully_connected_2.cpp:160]   --->   Operation 29 'load' 'ic_load' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%ib_load = load i32 %ib" [fully_connected_2.cpp:156]   --->   Operation 30 'load' 'ib_load' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (2.55ns)   --->   "%add_ln156 = add i32 %ib_load, i32 1" [fully_connected_2.cpp:156]   --->   Operation 31 'add' 'add_ln156' <Predicate = (!icmp_ln156)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.65ns)   --->   "%icmp_ln160 = icmp_eq  i3 %ic_load, i3 4" [fully_connected_2.cpp:160]   --->   Operation 32 'icmp' 'icmp_ln160' <Predicate = (!icmp_ln156)> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.98ns)   --->   "%select_ln156 = select i1 %icmp_ln160, i3 0, i3 %ic_load" [fully_connected_2.cpp:156]   --->   Operation 33 'select' 'select_ln156' <Predicate = (!icmp_ln156)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.69ns)   --->   "%select_ln156_2 = select i1 %icmp_ln160, i32 %add_ln156, i32 %ib_load" [fully_connected_2.cpp:156]   --->   Operation 34 'select' 'select_ln156_2' <Predicate = (!icmp_ln156)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln163 = trunc i32 %select_ln156_2" [fully_connected_2.cpp:163]   --->   Operation 35 'trunc' 'trunc_ln163' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln163, i2 0" [fully_connected_2.cpp:163]   --->   Operation 36 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln163 = zext i3 %select_ln156" [fully_connected_2.cpp:163]   --->   Operation 37 'zext' 'zext_ln163' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.82ns)   --->   "%add_ln163_15 = add i6 %tmp_17, i6 %zext_ln163" [fully_connected_2.cpp:163]   --->   Operation 38 'add' 'add_ln163_15' <Predicate = (!icmp_ln156)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln163_1 = trunc i3 %select_ln156" [fully_connected_2.cpp:163]   --->   Operation 39 'trunc' 'trunc_ln163_1' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.65ns)   --->   "%add_ln160 = add i3 %select_ln156, i3 1" [fully_connected_2.cpp:160]   --->   Operation 40 'add' 'add_ln160' <Predicate = (!icmp_ln156)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.65ns)   --->   "%icmp_ln160_1 = icmp_eq  i3 %add_ln160, i3 4" [fully_connected_2.cpp:160]   --->   Operation 41 'icmp' 'icmp_ln160_1' <Predicate = (!icmp_ln156)> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (2.55ns)   --->   "%icmp_ln168 = icmp_ne  i32 %select_ln156_2, i32 %sub151_read" [fully_connected_2.cpp:168]   --->   Operation 42 'icmp' 'icmp_ln168' <Predicate = (!icmp_ln156)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node valOut_last)   --->   "%or_ln168_1 = or i1 %or_ln168_read, i1 %icmp_ln168" [fully_connected_2.cpp:168]   --->   Operation 43 'or' 'or_ln168_1' <Predicate = (!icmp_ln156)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.97ns) (out node of the LUT)   --->   "%valOut_last = xor i1 %or_ln168_1, i1 1" [fully_connected_2.cpp:168]   --->   Operation 44 'xor' 'valOut_last' <Predicate = (!icmp_ln156)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln160 = br i1 %icmp_ln160_1, void %new.latch.L4.split, void %last.iter.L4.split" [fully_connected_2.cpp:160]   --->   Operation 45 'br' 'br_ln160' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln156 = store i34 %add_ln156_1, i34 %indvar_flatten6" [fully_connected_2.cpp:156]   --->   Operation 46 'store' 'store_ln156' <Predicate = (!icmp_ln156)> <Delay = 1.58>
ST_2 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln156 = store i32 %select_ln156_2, i32 %ib" [fully_connected_2.cpp:156]   --->   Operation 47 'store' 'store_ln156' <Predicate = (!icmp_ln156)> <Delay = 1.58>
ST_2 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln160 = store i3 %add_ln160, i3 %ic" [fully_connected_2.cpp:160]   --->   Operation 48 'store' 'store_ln160' <Predicate = (!icmp_ln156)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln163_1 = zext i6 %add_ln163_15" [fully_connected_2.cpp:163]   --->   Operation 49 'zext' 'zext_ln163_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_addr = getelementptr i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13, i64 0, i64 %zext_ln163_1" [fully_connected_2.cpp:163]   --->   Operation 50 'getelementptr' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_addr = getelementptr i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14, i64 0, i64 %zext_ln163_1" [fully_connected_2.cpp:163]   --->   Operation 51 'getelementptr' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_addr = getelementptr i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15, i64 0, i64 %zext_ln163_1" [fully_connected_2.cpp:163]   --->   Operation 52 'getelementptr' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_addr = getelementptr i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16, i64 0, i64 %zext_ln163_1" [fully_connected_2.cpp:163]   --->   Operation 53 'getelementptr' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_addr = getelementptr i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12, i64 0, i64 %zext_ln163_1" [fully_connected_2.cpp:163]   --->   Operation 54 'getelementptr' 'p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_addr = getelementptr i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13, i64 0, i64 %zext_ln163_1" [fully_connected_2.cpp:163]   --->   Operation 55 'getelementptr' 'p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_addr = getelementptr i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14, i64 0, i64 %zext_ln163_1" [fully_connected_2.cpp:163]   --->   Operation 56 'getelementptr' 'p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B = getelementptr i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15, i64 0, i64 %zext_ln163_1" [fully_connected_2.cpp:163]   --->   Operation 57 'getelementptr' 'FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (2.32ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_load = load i6 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_addr" [fully_connected_2.cpp:163]   --->   Operation 58 'load' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_3 : Operation 59 [2/2] (2.32ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_load = load i6 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_addr" [fully_connected_2.cpp:163]   --->   Operation 59 'load' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_3 : Operation 60 [2/2] (2.32ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_load = load i6 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_addr" [fully_connected_2.cpp:163]   --->   Operation 60 'load' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_3 : Operation 61 [2/2] (2.32ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_load = load i6 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_addr" [fully_connected_2.cpp:163]   --->   Operation 61 'load' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_3 : Operation 62 [2/2] (2.32ns)   --->   "%FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_50 = load i6 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_addr" [fully_connected_2.cpp:163]   --->   Operation 62 'load' 'FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_50' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_3 : Operation 63 [2/2] (2.32ns)   --->   "%FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_51 = load i6 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_addr" [fully_connected_2.cpp:163]   --->   Operation 63 'load' 'FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_51' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_3 : Operation 64 [2/2] (2.32ns)   --->   "%FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_52 = load i6 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_addr" [fully_connected_2.cpp:163]   --->   Operation 64 'load' 'FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_52' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_3 : Operation 65 [2/2] (2.32ns)   --->   "%FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_53 = load i6 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B" [fully_connected_2.cpp:163]   --->   Operation 65 'load' 'FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_53' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>

State 4 <SV = 3> <Delay = 3.37>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_0_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_0" [fully_connected_2.cpp:163]   --->   Operation 66 'load' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_1_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_1" [fully_connected_2.cpp:163]   --->   Operation 67 'load' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_2_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_2" [fully_connected_2.cpp:163]   --->   Operation 68 'load' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_3_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_3" [fully_connected_2.cpp:163]   --->   Operation 69 'load' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_3_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_0_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_0" [fully_connected_2.cpp:163]   --->   Operation 70 'load' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_1_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_1" [fully_connected_2.cpp:163]   --->   Operation 71 'load' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_2_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_2" [fully_connected_2.cpp:163]   --->   Operation 72 'load' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_3_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_3" [fully_connected_2.cpp:163]   --->   Operation 73 'load' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_3_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_0_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_0" [fully_connected_2.cpp:163]   --->   Operation 74 'load' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_1_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_1" [fully_connected_2.cpp:163]   --->   Operation 75 'load' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_2_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_2" [fully_connected_2.cpp:163]   --->   Operation 76 'load' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_3_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_3" [fully_connected_2.cpp:163]   --->   Operation 77 'load' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_3_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_0_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_0" [fully_connected_2.cpp:163]   --->   Operation 78 'load' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_1_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_1" [fully_connected_2.cpp:163]   --->   Operation 79 'load' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_2_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_2" [fully_connected_2.cpp:163]   --->   Operation 80 'load' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_3_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_3" [fully_connected_2.cpp:163]   --->   Operation 81 'load' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_3_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_0_load_s = load i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_0_s" [fully_connected_2.cpp:163]   --->   Operation 82 'load' 'FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_0_load_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_1_load_s = load i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_1_s" [fully_connected_2.cpp:163]   --->   Operation 83 'load' 'FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_1_load_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_2_load_s = load i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_2_s" [fully_connected_2.cpp:163]   --->   Operation 84 'load' 'FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_2_load_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_3_load_s = load i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_3_s" [fully_connected_2.cpp:163]   --->   Operation 85 'load' 'FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_3_load_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_0_load = load i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_0" [fully_connected_2.cpp:163]   --->   Operation 86 'load' 'p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A = load i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_1" [fully_connected_2.cpp:163]   --->   Operation 87 'load' 'FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_39 = load i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_2" [fully_connected_2.cpp:163]   --->   Operation 88 'load' 'FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_40 = load i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_3" [fully_connected_2.cpp:163]   --->   Operation 89 'load' 'FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_0_load_s_41 = load i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_2" [fully_connected_2.cpp:163]   --->   Operation 90 'load' 'FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_0_load_s_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_1_load_s_42 = load i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_1" [fully_connected_2.cpp:163]   --->   Operation 91 'load' 'FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_1_load_s_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_2_load_s_43 = load i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0" [fully_connected_2.cpp:163]   --->   Operation 92 'load' 'FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_2_load_s_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_3_load_s_44 = load i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A" [fully_connected_2.cpp:163]   --->   Operation 93 'load' 'FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_3_load_s_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_45 = load i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_0" [fully_connected_2.cpp:163]   --->   Operation 94 'load' 'FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_46 = load i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_1" [fully_connected_2.cpp:163]   --->   Operation 95 'load' 'FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_47 = load i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_2" [fully_connected_2.cpp:163]   --->   Operation 96 'load' 'FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_48 = load i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_3" [fully_connected_2.cpp:163]   --->   Operation 97 'load' 'FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_addr = getelementptr i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B, i64 0, i64 %zext_ln163_1" [fully_connected_2.cpp:163]   --->   Operation 98 'getelementptr' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_addr = getelementptr i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10, i64 0, i64 %zext_ln163_1" [fully_connected_2.cpp:163]   --->   Operation 99 'getelementptr' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_addr = getelementptr i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11, i64 0, i64 %zext_ln163_1" [fully_connected_2.cpp:163]   --->   Operation 100 'getelementptr' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_addr = getelementptr i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12, i64 0, i64 %zext_ln163_1" [fully_connected_2.cpp:163]   --->   Operation 101 'getelementptr' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_addr = getelementptr i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17, i64 0, i64 %zext_ln163_1" [fully_connected_2.cpp:163]   --->   Operation 102 'getelementptr' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_addr = getelementptr i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18, i64 0, i64 %zext_ln163_1" [fully_connected_2.cpp:163]   --->   Operation 103 'getelementptr' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_addr = getelementptr i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10, i64 0, i64 %zext_ln163_1" [fully_connected_2.cpp:163]   --->   Operation 104 'getelementptr' 'p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_addr = getelementptr i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11, i64 0, i64 %zext_ln163_1" [fully_connected_2.cpp:163]   --->   Operation 105 'getelementptr' 'p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [2/2] (2.32ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_load = load i6 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_addr" [fully_connected_2.cpp:163]   --->   Operation 106 'load' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_4 : Operation 107 [2/2] (2.32ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_load = load i6 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_addr" [fully_connected_2.cpp:163]   --->   Operation 107 'load' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_4 : Operation 108 [2/2] (2.32ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_load = load i6 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_addr" [fully_connected_2.cpp:163]   --->   Operation 108 'load' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_4 : Operation 109 [2/2] (2.32ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_load = load i6 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_addr" [fully_connected_2.cpp:163]   --->   Operation 109 'load' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_4 : Operation 110 [1/1] (1.82ns)   --->   "%tmp_6 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_0_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_1_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_2_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_3_load, i2 %trunc_ln163_1" [fully_connected_2.cpp:163]   --->   Operation 110 'mux' 'tmp_6' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/2] (2.32ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_load = load i6 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_addr" [fully_connected_2.cpp:163]   --->   Operation 111 'load' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_4 : Operation 112 [1/1] (1.82ns)   --->   "%tmp_7 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_0_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_1_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_2_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_3_load, i2 %trunc_ln163_1" [fully_connected_2.cpp:163]   --->   Operation 112 'mux' 'tmp_7' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln163_10 = sext i16 %tmp_7" [fully_connected_2.cpp:163]   --->   Operation 113 'sext' 'sext_ln163_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/2] (2.32ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_load = load i6 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_addr" [fully_connected_2.cpp:163]   --->   Operation 114 'load' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln163_11 = sext i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_load" [fully_connected_2.cpp:163]   --->   Operation 115 'sext' 'sext_ln163_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (1.82ns)   --->   "%tmp_8 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_0_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_1_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_2_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_3_load, i2 %trunc_ln163_1" [fully_connected_2.cpp:163]   --->   Operation 116 'mux' 'tmp_8' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/2] (2.32ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_load = load i6 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_addr" [fully_connected_2.cpp:163]   --->   Operation 117 'load' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_4 : Operation 118 [1/1] (1.82ns)   --->   "%tmp_9 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_0_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_1_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_2_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_3_load, i2 %trunc_ln163_1" [fully_connected_2.cpp:163]   --->   Operation 118 'mux' 'tmp_9' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln163_14 = sext i16 %tmp_9" [fully_connected_2.cpp:163]   --->   Operation 119 'sext' 'sext_ln163_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/2] (2.32ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_load = load i6 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_addr" [fully_connected_2.cpp:163]   --->   Operation 120 'load' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln163_15 = sext i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_load" [fully_connected_2.cpp:163]   --->   Operation 121 'sext' 'sext_ln163_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [2/2] (2.32ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_load = load i6 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_addr" [fully_connected_2.cpp:163]   --->   Operation 122 'load' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_4 : Operation 123 [2/2] (2.32ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_load = load i6 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_addr" [fully_connected_2.cpp:163]   --->   Operation 123 'load' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_4 : Operation 124 [2/2] (2.32ns)   --->   "%p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_load = load i6 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_addr" [fully_connected_2.cpp:163]   --->   Operation 124 'load' 'p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_4 : Operation 125 [2/2] (2.32ns)   --->   "%FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_49 = load i6 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_addr" [fully_connected_2.cpp:163]   --->   Operation 125 'load' 'FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_49' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_4 : Operation 126 [1/1] (1.82ns)   --->   "%tmp_13 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_0_load_s, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_1_load_s, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_2_load_s, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_3_load_s, i2 %trunc_ln163_1" [fully_connected_2.cpp:163]   --->   Operation 126 'mux' 'tmp_13' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/2] (2.32ns)   --->   "%FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_50 = load i6 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_addr" [fully_connected_2.cpp:163]   --->   Operation 127 'load' 'FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_50' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_4 : Operation 128 [1/1] (1.82ns)   --->   "%tmp_14 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_0_load, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_39, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_40, i2 %trunc_ln163_1" [fully_connected_2.cpp:163]   --->   Operation 128 'mux' 'tmp_14' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln163_26 = sext i16 %tmp_14" [fully_connected_2.cpp:163]   --->   Operation 129 'sext' 'sext_ln163_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/2] (2.32ns)   --->   "%FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_51 = load i6 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_addr" [fully_connected_2.cpp:163]   --->   Operation 130 'load' 'FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_51' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln163_27 = sext i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_51" [fully_connected_2.cpp:163]   --->   Operation 131 'sext' 'sext_ln163_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (1.82ns)   --->   "%tmp_15 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_0_load_s_41, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_1_load_s_42, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_2_load_s_43, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_3_load_s_44, i2 %trunc_ln163_1" [fully_connected_2.cpp:163]   --->   Operation 132 'mux' 'tmp_15' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/2] (2.32ns)   --->   "%FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_52 = load i6 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_addr" [fully_connected_2.cpp:163]   --->   Operation 133 'load' 'FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_52' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_4 : Operation 134 [1/1] (1.82ns)   --->   "%tmp_16 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_45, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_46, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_47, i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_48, i2 %trunc_ln163_1" [fully_connected_2.cpp:163]   --->   Operation 134 'mux' 'tmp_16' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln163_30 = sext i16 %tmp_16" [fully_connected_2.cpp:163]   --->   Operation 135 'sext' 'sext_ln163_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/2] (2.32ns)   --->   "%FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_53 = load i6 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B" [fully_connected_2.cpp:163]   --->   Operation 136 'load' 'FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_53' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln163_31 = sext i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_53" [fully_connected_2.cpp:163]   --->   Operation 137 'sext' 'sext_ln163_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [3/3] (1.05ns) (grouped into DSP with root node add_ln163_10)   --->   "%mul_ln163_4 = mul i32 %sext_ln163_27, i32 %sext_ln163_26" [fully_connected_2.cpp:163]   --->   Operation 138 'mul' 'mul_ln163_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 139 [3/3] (1.05ns) (grouped into DSP with root node add_ln163_4)   --->   "%mul_ln163_5 = mul i32 %sext_ln163_15, i32 %sext_ln163_14" [fully_connected_2.cpp:163]   --->   Operation 139 'mul' 'mul_ln163_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 140 [3/3] (1.05ns) (grouped into DSP with root node add_ln163_11)   --->   "%mul_ln163_10 = mul i32 %sext_ln163_31, i32 %sext_ln163_30" [fully_connected_2.cpp:163]   --->   Operation 140 'mul' 'mul_ln163_10' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 141 [3/3] (1.05ns) (grouped into DSP with root node add_ln163_3)   --->   "%mul_ln163_13 = mul i32 %sext_ln163_11, i32 %sext_ln163_10" [fully_connected_2.cpp:163]   --->   Operation 141 'mul' 'mul_ln163_13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 5.58>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_0_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_0" [fully_connected_2.cpp:163]   --->   Operation 142 'load' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_1_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_1" [fully_connected_2.cpp:163]   --->   Operation 143 'load' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_2_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_2" [fully_connected_2.cpp:163]   --->   Operation 144 'load' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_3_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_3" [fully_connected_2.cpp:163]   --->   Operation 145 'load' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_3_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_0_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_0" [fully_connected_2.cpp:163]   --->   Operation 146 'load' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_1_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_1" [fully_connected_2.cpp:163]   --->   Operation 147 'load' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_2_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_2" [fully_connected_2.cpp:163]   --->   Operation 148 'load' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_3_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_3" [fully_connected_2.cpp:163]   --->   Operation 149 'load' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_3_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_0_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_0" [fully_connected_2.cpp:163]   --->   Operation 150 'load' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_1_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_1" [fully_connected_2.cpp:163]   --->   Operation 151 'load' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_2_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_2" [fully_connected_2.cpp:163]   --->   Operation 152 'load' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_3_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_3" [fully_connected_2.cpp:163]   --->   Operation 153 'load' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_3_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_0_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_0" [fully_connected_2.cpp:163]   --->   Operation 154 'load' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_1_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_1" [fully_connected_2.cpp:163]   --->   Operation 155 'load' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_2_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_2" [fully_connected_2.cpp:163]   --->   Operation 156 'load' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_3_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_3" [fully_connected_2.cpp:163]   --->   Operation 157 'load' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_3_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_0_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_0" [fully_connected_2.cpp:163]   --->   Operation 158 'load' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_1_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_1" [fully_connected_2.cpp:163]   --->   Operation 159 'load' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_2_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_2" [fully_connected_2.cpp:163]   --->   Operation 160 'load' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_3_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_3" [fully_connected_2.cpp:163]   --->   Operation 161 'load' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_3_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_0_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_0" [fully_connected_2.cpp:163]   --->   Operation 162 'load' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_1_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_1" [fully_connected_2.cpp:163]   --->   Operation 163 'load' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_2_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_2" [fully_connected_2.cpp:163]   --->   Operation 164 'load' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_3_load = load i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_3" [fully_connected_2.cpp:163]   --->   Operation 165 'load' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_3_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_0_load = load i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_0" [fully_connected_2.cpp:163]   --->   Operation 166 'load' 'p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_1_load = load i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_1" [fully_connected_2.cpp:163]   --->   Operation 167 'load' 'p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_2_load = load i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_2" [fully_connected_2.cpp:163]   --->   Operation 168 'load' 'p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_3_load = load i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_3" [fully_connected_2.cpp:163]   --->   Operation 169 'load' 'p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_3_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_0_load = load i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_0" [fully_connected_2.cpp:163]   --->   Operation 170 'load' 'p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_1_load = load i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_1" [fully_connected_2.cpp:163]   --->   Operation 171 'load' 'p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_2_load = load i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_2" [fully_connected_2.cpp:163]   --->   Operation 172 'load' 'p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_3_load = load i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_3" [fully_connected_2.cpp:163]   --->   Operation 173 'load' 'p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_3_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (1.82ns)   --->   "%tmp_2 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_0_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_1_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_2_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_3_load, i2 %trunc_ln163_1" [fully_connected_2.cpp:163]   --->   Operation 174 'mux' 'tmp_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 175 [1/2] (2.32ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_load = load i6 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_addr" [fully_connected_2.cpp:163]   --->   Operation 175 'load' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_5 : Operation 176 [1/1] (1.82ns)   --->   "%tmp_3 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_0_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_1_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_2_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_3_load, i2 %trunc_ln163_1" [fully_connected_2.cpp:163]   --->   Operation 176 'mux' 'tmp_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln163_2 = sext i16 %tmp_3" [fully_connected_2.cpp:163]   --->   Operation 177 'sext' 'sext_ln163_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 178 [1/2] (2.32ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_load = load i6 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_addr" [fully_connected_2.cpp:163]   --->   Operation 178 'load' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln163_3 = sext i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_load" [fully_connected_2.cpp:163]   --->   Operation 179 'sext' 'sext_ln163_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (1.82ns)   --->   "%tmp_4 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_0_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_1_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_2_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_3_load, i2 %trunc_ln163_1" [fully_connected_2.cpp:163]   --->   Operation 180 'mux' 'tmp_4' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 181 [1/2] (2.32ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_load = load i6 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_addr" [fully_connected_2.cpp:163]   --->   Operation 181 'load' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_5 : Operation 182 [1/1] (1.82ns)   --->   "%tmp_5 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_0_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_1_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_2_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_3_load, i2 %trunc_ln163_1" [fully_connected_2.cpp:163]   --->   Operation 182 'mux' 'tmp_5' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln163_6 = sext i16 %tmp_5" [fully_connected_2.cpp:163]   --->   Operation 183 'sext' 'sext_ln163_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 184 [1/2] (2.32ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_load = load i6 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_addr" [fully_connected_2.cpp:163]   --->   Operation 184 'load' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln163_7 = sext i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_load" [fully_connected_2.cpp:163]   --->   Operation 185 'sext' 'sext_ln163_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln163_8 = sext i16 %tmp_6" [fully_connected_2.cpp:163]   --->   Operation 186 'sext' 'sext_ln163_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln163_9 = sext i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_load" [fully_connected_2.cpp:163]   --->   Operation 187 'sext' 'sext_ln163_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln163_12 = sext i16 %tmp_8" [fully_connected_2.cpp:163]   --->   Operation 188 'sext' 'sext_ln163_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln163_13 = sext i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_load" [fully_connected_2.cpp:163]   --->   Operation 189 'sext' 'sext_ln163_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (1.82ns)   --->   "%tmp_s = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_0_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_1_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_2_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_3_load, i2 %trunc_ln163_1" [fully_connected_2.cpp:163]   --->   Operation 190 'mux' 'tmp_s' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 191 [1/2] (2.32ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_load = load i6 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_addr" [fully_connected_2.cpp:163]   --->   Operation 191 'load' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_5 : Operation 192 [1/1] (1.82ns)   --->   "%tmp_10 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_0_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_1_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_2_load, i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_3_load, i2 %trunc_ln163_1" [fully_connected_2.cpp:163]   --->   Operation 192 'mux' 'tmp_10' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln163_18 = sext i16 %tmp_10" [fully_connected_2.cpp:163]   --->   Operation 193 'sext' 'sext_ln163_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 194 [1/2] (2.32ns)   --->   "%FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_load = load i6 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_addr" [fully_connected_2.cpp:163]   --->   Operation 194 'load' 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln163_19 = sext i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_load" [fully_connected_2.cpp:163]   --->   Operation 195 'sext' 'sext_ln163_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (1.82ns)   --->   "%tmp_11 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_0_load, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_1_load, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_2_load, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_3_load, i2 %trunc_ln163_1" [fully_connected_2.cpp:163]   --->   Operation 196 'mux' 'tmp_11' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 197 [1/2] (2.32ns)   --->   "%p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_load = load i6 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_addr" [fully_connected_2.cpp:163]   --->   Operation 197 'load' 'p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_5 : Operation 198 [1/1] (1.82ns)   --->   "%tmp_12 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_0_load, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_1_load, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_2_load, i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_3_load, i2 %trunc_ln163_1" [fully_connected_2.cpp:163]   --->   Operation 198 'mux' 'tmp_12' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln163_22 = sext i16 %tmp_12" [fully_connected_2.cpp:163]   --->   Operation 199 'sext' 'sext_ln163_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 200 [1/2] (2.32ns)   --->   "%FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_49 = load i6 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_addr" [fully_connected_2.cpp:163]   --->   Operation 200 'load' 'FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_49' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 40> <RAM>
ST_5 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln163_23 = sext i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_49" [fully_connected_2.cpp:163]   --->   Operation 201 'sext' 'sext_ln163_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln163_24 = sext i16 %tmp_13" [fully_connected_2.cpp:163]   --->   Operation 202 'sext' 'sext_ln163_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln163_25 = sext i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_50" [fully_connected_2.cpp:163]   --->   Operation 203 'sext' 'sext_ln163_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln163_28 = sext i16 %tmp_15" [fully_connected_2.cpp:163]   --->   Operation 204 'sext' 'sext_ln163_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln163_29 = sext i16 %FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_52" [fully_connected_2.cpp:163]   --->   Operation 205 'sext' 'sext_ln163_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 206 [3/3] (1.05ns) (grouped into DSP with root node add_ln163_1)   --->   "%mul_ln163 = mul i32 %sext_ln163_7, i32 %sext_ln163_6" [fully_connected_2.cpp:163]   --->   Operation 206 'mul' 'mul_ln163' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 207 [1/1] (5.58ns)   --->   "%mul_ln163_1 = mul i32 %sext_ln163_9, i32 %sext_ln163_8" [fully_connected_2.cpp:163]   --->   Operation 207 'mul' 'mul_ln163_1' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 208 [1/1] (5.58ns)   --->   "%mul_ln163_2 = mul i32 %sext_ln163_29, i32 %sext_ln163_28" [fully_connected_2.cpp:163]   --->   Operation 208 'mul' 'mul_ln163_2' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 209 [2/3] (1.05ns) (grouped into DSP with root node add_ln163_10)   --->   "%mul_ln163_4 = mul i32 %sext_ln163_27, i32 %sext_ln163_26" [fully_connected_2.cpp:163]   --->   Operation 209 'mul' 'mul_ln163_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 210 [2/3] (1.05ns) (grouped into DSP with root node add_ln163_4)   --->   "%mul_ln163_5 = mul i32 %sext_ln163_15, i32 %sext_ln163_14" [fully_connected_2.cpp:163]   --->   Operation 210 'mul' 'mul_ln163_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 211 [1/1] (5.58ns)   --->   "%mul_ln163_7 = mul i32 %sext_ln163_25, i32 %sext_ln163_24" [fully_connected_2.cpp:163]   --->   Operation 211 'mul' 'mul_ln163_7' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 212 [1/1] (5.58ns)   --->   "%mul_ln163_8 = mul i32 %sext_ln163_13, i32 %sext_ln163_12" [fully_connected_2.cpp:163]   --->   Operation 212 'mul' 'mul_ln163_8' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 213 [2/3] (1.05ns) (grouped into DSP with root node add_ln163_11)   --->   "%mul_ln163_10 = mul i32 %sext_ln163_31, i32 %sext_ln163_30" [fully_connected_2.cpp:163]   --->   Operation 213 'mul' 'mul_ln163_10' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 214 [3/3] (1.05ns) (grouped into DSP with root node add_ln163_7)   --->   "%mul_ln163_11 = mul i32 %sext_ln163_19, i32 %sext_ln163_18" [fully_connected_2.cpp:163]   --->   Operation 214 'mul' 'mul_ln163_11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 215 [3/3] (1.05ns) (grouped into DSP with root node add_ln163_8)   --->   "%mul_ln163_12 = mul i32 %sext_ln163_23, i32 %sext_ln163_22" [fully_connected_2.cpp:163]   --->   Operation 215 'mul' 'mul_ln163_12' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 216 [2/3] (1.05ns) (grouped into DSP with root node add_ln163_3)   --->   "%mul_ln163_13 = mul i32 %sext_ln163_11, i32 %sext_ln163_10" [fully_connected_2.cpp:163]   --->   Operation 216 'mul' 'mul_ln163_13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 217 [3/3] (1.05ns) (grouped into DSP with root node add_ln163)   --->   "%mul_ln163_14 = mul i32 %sext_ln163_3, i32 %sext_ln163_2" [fully_connected_2.cpp:163]   --->   Operation 217 'mul' 'mul_ln163_14' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 5.58>
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln163 = sext i16 %tmp_2" [fully_connected_2.cpp:163]   --->   Operation 218 'sext' 'sext_ln163' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln163_1 = sext i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_load" [fully_connected_2.cpp:163]   --->   Operation 219 'sext' 'sext_ln163_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln163_4 = sext i16 %tmp_4" [fully_connected_2.cpp:163]   --->   Operation 220 'sext' 'sext_ln163_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln163_5 = sext i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_load" [fully_connected_2.cpp:163]   --->   Operation 221 'sext' 'sext_ln163_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln163_16 = sext i16 %tmp_s" [fully_connected_2.cpp:163]   --->   Operation 222 'sext' 'sext_ln163_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln163_17 = sext i16 %FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_load" [fully_connected_2.cpp:163]   --->   Operation 223 'sext' 'sext_ln163_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln163_20 = sext i16 %tmp_11" [fully_connected_2.cpp:163]   --->   Operation 224 'sext' 'sext_ln163_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln163_21 = sext i16 %p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_load" [fully_connected_2.cpp:163]   --->   Operation 225 'sext' 'sext_ln163_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 226 [2/3] (1.05ns) (grouped into DSP with root node add_ln163_1)   --->   "%mul_ln163 = mul i32 %sext_ln163_7, i32 %sext_ln163_6" [fully_connected_2.cpp:163]   --->   Operation 226 'mul' 'mul_ln163' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 227 [1/1] (5.58ns)   --->   "%mul_ln163_3 = mul i32 %sext_ln163_5, i32 %sext_ln163_4" [fully_connected_2.cpp:163]   --->   Operation 227 'mul' 'mul_ln163_3' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 228 [1/3] (0.00ns) (grouped into DSP with root node add_ln163_10)   --->   "%mul_ln163_4 = mul i32 %sext_ln163_27, i32 %sext_ln163_26" [fully_connected_2.cpp:163]   --->   Operation 228 'mul' 'mul_ln163_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 229 [1/3] (0.00ns) (grouped into DSP with root node add_ln163_4)   --->   "%mul_ln163_5 = mul i32 %sext_ln163_15, i32 %sext_ln163_14" [fully_connected_2.cpp:163]   --->   Operation 229 'mul' 'mul_ln163_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 230 [1/1] (5.58ns)   --->   "%mul_ln163_6 = mul i32 %sext_ln163_17, i32 %sext_ln163_16" [fully_connected_2.cpp:163]   --->   Operation 230 'mul' 'mul_ln163_6' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 231 [1/1] (5.58ns)   --->   "%mul_ln163_9 = mul i32 %sext_ln163_1, i32 %sext_ln163" [fully_connected_2.cpp:163]   --->   Operation 231 'mul' 'mul_ln163_9' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 232 [1/3] (0.00ns) (grouped into DSP with root node add_ln163_11)   --->   "%mul_ln163_10 = mul i32 %sext_ln163_31, i32 %sext_ln163_30" [fully_connected_2.cpp:163]   --->   Operation 232 'mul' 'mul_ln163_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 233 [2/3] (1.05ns) (grouped into DSP with root node add_ln163_7)   --->   "%mul_ln163_11 = mul i32 %sext_ln163_19, i32 %sext_ln163_18" [fully_connected_2.cpp:163]   --->   Operation 233 'mul' 'mul_ln163_11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 234 [2/3] (1.05ns) (grouped into DSP with root node add_ln163_8)   --->   "%mul_ln163_12 = mul i32 %sext_ln163_23, i32 %sext_ln163_22" [fully_connected_2.cpp:163]   --->   Operation 234 'mul' 'mul_ln163_12' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 235 [1/3] (0.00ns) (grouped into DSP with root node add_ln163_3)   --->   "%mul_ln163_13 = mul i32 %sext_ln163_11, i32 %sext_ln163_10" [fully_connected_2.cpp:163]   --->   Operation 235 'mul' 'mul_ln163_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 236 [2/3] (1.05ns) (grouped into DSP with root node add_ln163)   --->   "%mul_ln163_14 = mul i32 %sext_ln163_3, i32 %sext_ln163_2" [fully_connected_2.cpp:163]   --->   Operation 236 'mul' 'mul_ln163_14' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 237 [1/1] (5.58ns)   --->   "%mul_ln163_15 = mul i32 %sext_ln163_21, i32 %sext_ln163_20" [fully_connected_2.cpp:163]   --->   Operation 237 'mul' 'mul_ln163_15' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 238 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln163_3 = add i32 %mul_ln163_1, i32 %mul_ln163_13" [fully_connected_2.cpp:163]   --->   Operation 238 'add' 'add_ln163_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 239 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln163_4 = add i32 %mul_ln163_8, i32 %mul_ln163_5" [fully_connected_2.cpp:163]   --->   Operation 239 'add' 'add_ln163_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 240 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln163_10 = add i32 %mul_ln163_7, i32 %mul_ln163_4" [fully_connected_2.cpp:163]   --->   Operation 240 'add' 'add_ln163_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 241 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln163_11 = add i32 %mul_ln163_2, i32 %mul_ln163_10" [fully_connected_2.cpp:163]   --->   Operation 241 'add' 'add_ln163_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 4.65>
ST_7 : Operation 242 [1/3] (0.00ns) (grouped into DSP with root node add_ln163_1)   --->   "%mul_ln163 = mul i32 %sext_ln163_7, i32 %sext_ln163_6" [fully_connected_2.cpp:163]   --->   Operation 242 'mul' 'mul_ln163' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 243 [1/3] (0.00ns) (grouped into DSP with root node add_ln163_7)   --->   "%mul_ln163_11 = mul i32 %sext_ln163_19, i32 %sext_ln163_18" [fully_connected_2.cpp:163]   --->   Operation 243 'mul' 'mul_ln163_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 244 [1/3] (0.00ns) (grouped into DSP with root node add_ln163_8)   --->   "%mul_ln163_12 = mul i32 %sext_ln163_23, i32 %sext_ln163_22" [fully_connected_2.cpp:163]   --->   Operation 244 'mul' 'mul_ln163_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 245 [1/3] (0.00ns) (grouped into DSP with root node add_ln163)   --->   "%mul_ln163_14 = mul i32 %sext_ln163_3, i32 %sext_ln163_2" [fully_connected_2.cpp:163]   --->   Operation 245 'mul' 'mul_ln163_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 246 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln163 = add i32 %mul_ln163_9, i32 %mul_ln163_14" [fully_connected_2.cpp:163]   --->   Operation 246 'add' 'add_ln163' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 247 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln163_1 = add i32 %mul_ln163_3, i32 %mul_ln163" [fully_connected_2.cpp:163]   --->   Operation 247 'add' 'add_ln163_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 248 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln163_3 = add i32 %mul_ln163_1, i32 %mul_ln163_13" [fully_connected_2.cpp:163]   --->   Operation 248 'add' 'add_ln163_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 249 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln163_4 = add i32 %mul_ln163_8, i32 %mul_ln163_5" [fully_connected_2.cpp:163]   --->   Operation 249 'add' 'add_ln163_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 250 [1/1] (2.55ns)   --->   "%add_ln163_5 = add i32 %add_ln163_4, i32 %add_ln163_3" [fully_connected_2.cpp:163]   --->   Operation 250 'add' 'add_ln163_5' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 251 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln163_7 = add i32 %mul_ln163_6, i32 %mul_ln163_11" [fully_connected_2.cpp:163]   --->   Operation 251 'add' 'add_ln163_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 252 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln163_8 = add i32 %mul_ln163_15, i32 %mul_ln163_12" [fully_connected_2.cpp:163]   --->   Operation 252 'add' 'add_ln163_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 253 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln163_10 = add i32 %mul_ln163_7, i32 %mul_ln163_4" [fully_connected_2.cpp:163]   --->   Operation 253 'add' 'add_ln163_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 254 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln163_11 = add i32 %mul_ln163_2, i32 %mul_ln163_10" [fully_connected_2.cpp:163]   --->   Operation 254 'add' 'add_ln163_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 255 [1/1] (2.55ns)   --->   "%add_ln163_12 = add i32 %add_ln163_11, i32 %add_ln163_10" [fully_connected_2.cpp:163]   --->   Operation 255 'add' 'add_ln163_12' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.47>
ST_8 : Operation 256 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln163 = add i32 %mul_ln163_9, i32 %mul_ln163_14" [fully_connected_2.cpp:163]   --->   Operation 256 'add' 'add_ln163' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 257 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln163_1 = add i32 %mul_ln163_3, i32 %mul_ln163" [fully_connected_2.cpp:163]   --->   Operation 257 'add' 'add_ln163_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 258 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln163_2 = add i32 %add_ln163_1, i32 %add_ln163" [fully_connected_2.cpp:163]   --->   Operation 258 'add' 'add_ln163_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 259 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln163_6 = add i32 %add_ln163_5, i32 %add_ln163_2" [fully_connected_2.cpp:163]   --->   Operation 259 'add' 'add_ln163_6' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 260 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln163_7 = add i32 %mul_ln163_6, i32 %mul_ln163_11" [fully_connected_2.cpp:163]   --->   Operation 260 'add' 'add_ln163_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 261 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln163_8 = add i32 %mul_ln163_15, i32 %mul_ln163_12" [fully_connected_2.cpp:163]   --->   Operation 261 'add' 'add_ln163_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 262 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln163_9 = add i32 %add_ln163_8, i32 %add_ln163_7" [fully_connected_2.cpp:163]   --->   Operation 262 'add' 'add_ln163_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 263 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln163_13 = add i32 %add_ln163_12, i32 %add_ln163_9" [fully_connected_2.cpp:163]   --->   Operation 263 'add' 'add_ln163_13' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 6.65>
ST_9 : Operation 264 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum" [fully_connected_2.cpp:156]   --->   Operation 264 'load' 'sum_load' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_9 : Operation 265 [1/1] (0.69ns)   --->   "%select_ln156_1 = select i1 %icmp_ln160, i32 0, i32 %sum_load" [fully_connected_2.cpp:156]   --->   Operation 265 'select' 'select_ln156_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 266 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln163_14 = add i32 %add_ln163_13, i32 %add_ln163_6" [fully_connected_2.cpp:163]   --->   Operation 266 'add' 'add_ln163_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 267 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum_1 = add i32 %select_ln156_1, i32 %add_ln163_14" [fully_connected_2.cpp:163]   --->   Operation 267 'add' 'sum_1' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 268 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sum_1, i32 31" [fully_connected_2.cpp:166]   --->   Operation 268 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i17 @_ssdm_op_PartSelect.i17.i32.i32.i32, i32 %sum_1, i32 15, i32 31" [fully_connected_2.cpp:166]   --->   Operation 269 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 270 [1/1] (1.58ns)   --->   "%store_ln159 = store i32 %sum_1, i32 %sum" [fully_connected_2.cpp:159]   --->   Operation 270 'store' 'store_ln159' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 271 [1/1] (0.00ns)   --->   "%br_ln160 = br void %L4" [fully_connected_2.cpp:160]   --->   Operation 271 'br' 'br_ln160' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 285 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 285 'ret' 'ret_ln0' <Predicate = (icmp_ln156)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.41>
ST_10 : Operation 272 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L2_L3_str"   --->   Operation 272 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 273 [1/1] (0.00ns)   --->   "%specpipeline_ln161 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [fully_connected_2.cpp:161]   --->   Operation 273 'specpipeline' 'specpipeline_ln161' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 274 [1/1] (2.55ns)   --->   "%sub_ln166 = sub i32 0, i32 %sum_1" [fully_connected_2.cpp:166]   --->   Operation 274 'sub' 'sub_ln166' <Predicate = (tmp)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i17 @_ssdm_op_PartSelect.i17.i32.i32.i32, i32 %sub_ln166, i32 15, i32 31" [fully_connected_2.cpp:166]   --->   Operation 275 'partselect' 'tmp_18' <Predicate = (tmp)> <Delay = 0.00>
ST_10 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln166 = zext i17 %tmp_18" [fully_connected_2.cpp:166]   --->   Operation 276 'zext' 'zext_ln166' <Predicate = (tmp)> <Delay = 0.00>
ST_10 : Operation 277 [1/1] (2.10ns)   --->   "%sub_ln166_1 = sub i18 0, i18 %zext_ln166" [fully_connected_2.cpp:166]   --->   Operation 277 'sub' 'sub_ln166_1' <Predicate = (tmp)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln166_1 = zext i17 %tmp_19" [fully_connected_2.cpp:166]   --->   Operation 278 'zext' 'zext_ln166_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 279 [1/1] (0.75ns)   --->   "%output_data = select i1 %tmp, i18 %sub_ln166_1, i18 %zext_ln166_1" [fully_connected_2.cpp:166]   --->   Operation 279 'select' 'output_data' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln166 = sext i18 %output_data" [fully_connected_2.cpp:166]   --->   Operation 280 'sext' 'sext_ln166' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 %valOut_last, i32 %sext_ln166" [fully_connected_2.cpp:170]   --->   Operation 281 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln170 = zext i33 %tmp_1" [fully_connected_2.cpp:170]   --->   Operation 282 'zext' 'zext_ln170' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 283 [1/1] (1.00ns)   --->   "%write_ln170 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %zext_ln170" [fully_connected_2.cpp:170]   --->   Operation 283 'write' 'write_ln170' <Predicate = (icmp_ln160_1)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_10 : Operation 284 [1/1] (0.00ns)   --->   "%br_ln160 = br void %new.latch.L4.split" [fully_connected_2.cpp:160]   --->   Operation 284 'br' 'br_ln160' <Predicate = (icmp_ln160_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 34 bit ('indvar_flatten6') [88]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten6' [93]  (1.588 ns)

 <State 2>: 6.780ns
The critical path consists of the following:
	'load' operation 32 bit ('ib_load', fully_connected_2.cpp:156) on local variable 'ib', fully_connected_2.cpp:156 [106]  (0.000 ns)
	'add' operation 32 bit ('add_ln156', fully_connected_2.cpp:156) [107]  (2.552 ns)
	'select' operation 32 bit ('select_ln156_2', fully_connected_2.cpp:156) [112]  (0.698 ns)
	'icmp' operation 1 bit ('icmp_ln168', fully_connected_2.cpp:168) [307]  (2.552 ns)
	'or' operation 1 bit ('or_ln168_1', fully_connected_2.cpp:168) [308]  (0.000 ns)
	'xor' operation 1 bit ('valOut.last', fully_connected_2.cpp:168) [309]  (0.978 ns)

 <State 3>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_addr', fully_connected_2.cpp:163) [186]  (0.000 ns)
	'load' operation 16 bit ('FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_load', fully_connected_2.cpp:163) on array 'FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13' [218]  (2.322 ns)

 <State 4>: 3.372ns
The critical path consists of the following:
	'load' operation 16 bit ('FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_51', fully_connected_2.cpp:163) on array 'p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13' [254]  (2.322 ns)
	'mul' operation 32 bit of DSP[290] ('mul_ln163_4', fully_connected_2.cpp:163) [268]  (1.050 ns)

 <State 5>: 5.580ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln163_1', fully_connected_2.cpp:163) [265]  (5.580 ns)

 <State 6>: 5.580ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln163_3', fully_connected_2.cpp:163) [267]  (5.580 ns)

 <State 7>: 4.652ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[283] ('add_ln163_3', fully_connected_2.cpp:163) [283]  (2.100 ns)
	'add' operation 32 bit ('add_ln163_5', fully_connected_2.cpp:163) [285]  (2.552 ns)

 <State 8>: 6.471ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[280] ('add_ln163', fully_connected_2.cpp:163) [280]  (2.100 ns)
	'add' operation 32 bit ('add_ln163_2', fully_connected_2.cpp:163) [282]  (0.000 ns)
	'add' operation 32 bit ('add_ln163_6', fully_connected_2.cpp:163) [286]  (4.371 ns)

 <State 9>: 6.657ns
The critical path consists of the following:
	'load' operation 32 bit ('sum_load', fully_connected_2.cpp:156) on local variable 'sum', fully_connected_2.cpp:159 [104]  (0.000 ns)
	'select' operation 32 bit ('select_ln156_1', fully_connected_2.cpp:156) [111]  (0.698 ns)
	'add' operation 32 bit ('sum', fully_connected_2.cpp:163) [295]  (4.371 ns)
	'store' operation 0 bit ('store_ln159', fully_connected_2.cpp:159) of variable 'sum', fully_connected_2.cpp:163 on local variable 'sum', fully_connected_2.cpp:159 [320]  (1.588 ns)

 <State 10>: 6.415ns
The critical path consists of the following:
	'sub' operation 32 bit ('sub_ln166', fully_connected_2.cpp:166) [299]  (2.552 ns)
	'sub' operation 18 bit ('sub_ln166_1', fully_connected_2.cpp:166) [302]  (2.107 ns)
	'select' operation 18 bit ('output_data', fully_connected_2.cpp:166) [305]  (0.756 ns)
	axis write operation ('write_ln170', fully_connected_2.cpp:170) on port 'out_stream' (fully_connected_2.cpp:170) [314]  (1.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
