Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue May  6 17:37:55 2025
| Host         : sandd running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ElevatorController_timing_summary_routed.rpt -pb ElevatorController_timing_summary_routed.pb -rpx ElevatorController_timing_summary_routed.rpx -warn_on_violation
| Design       : ElevatorController
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    131         
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (131)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (270)
5. checking no_input_delay (17)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (131)
--------------------------
 There are 131 register/latch pins with no clock driven by root clock pin: u2/tmp_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (270)
--------------------------------------------------
 There are 270 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.077        0.000                      0                   33        0.321        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.077        0.000                      0                   33        0.321        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.077ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.321ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.077ns  (required time - arrival time)
  Source:                 u2/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.890ns (22.939%)  route 2.990ns (77.061%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.632     5.235    u2/CLK
    SLICE_X50Y94         FDCE                                         r  u2/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDCE (Prop_fdce_C_Q)         0.518     5.753 f  u2/count_reg[13]/Q
                         net (fo=2, routed)           1.024     6.777    u2/count_reg_n_0_[13]
    SLICE_X48Y94         LUT4 (Prop_lut4_I0_O)        0.124     6.901 r  u2/count[31]_i_6/O
                         net (fo=1, routed)           0.416     7.317    u2/count[31]_i_6_n_0
    SLICE_X48Y93         LUT5 (Prop_lut5_I4_O)        0.124     7.441 r  u2/count[31]_i_2/O
                         net (fo=32, routed)          1.550     8.991    u2/count[31]_i_2_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I0_O)        0.124     9.115 r  u2/count[29]_i_1/O
                         net (fo=1, routed)           0.000     9.115    u2/count[29]
    SLICE_X48Y97         FDCE                                         r  u2/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.514    14.937    u2/CLK
    SLICE_X48Y97         FDCE                                         r  u2/count_reg[29]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X48Y97         FDCE (Setup_fdce_C_D)        0.031    15.191    u2/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -9.115    
  -------------------------------------------------------------------
                         slack                                  6.077    

Slack (MET) :             6.221ns  (required time - arrival time)
  Source:                 u2/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 2.451ns (64.792%)  route 1.332ns (35.208%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.633     5.236    u2/CLK
    SLICE_X48Y91         FDCE                                         r  u2/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDCE (Prop_fdce_C_Q)         0.456     5.692 r  u2/count_reg[2]/Q
                         net (fo=2, routed)           0.494     6.185    u2/count_reg_n_0_[2]
    SLICE_X49Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.859 r  u2/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.859    u2/count0_carry_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.973 r  u2/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.973    u2/count0_carry__0_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.087 r  u2/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.087    u2/count0_carry__1_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.201 r  u2/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.201    u2/count0_carry__2_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  u2/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.315    u2/count0_carry__3_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.429 r  u2/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.429    u2/count0_carry__4_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.543 r  u2/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.543    u2/count0_carry__5_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.877 r  u2/count0_carry__6/O[1]
                         net (fo=1, routed)           0.838     8.716    u2/data0[30]
    SLICE_X50Y97         LUT5 (Prop_lut5_I4_O)        0.303     9.019 r  u2/count[30]_i_1/O
                         net (fo=1, routed)           0.000     9.019    u2/count[30]
    SLICE_X50Y97         FDCE                                         r  u2/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.512    14.935    u2/CLK
    SLICE_X50Y97         FDCE                                         r  u2/count_reg[30]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X50Y97         FDCE (Setup_fdce_C_D)        0.081    15.239    u2/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                          -9.019    
  -------------------------------------------------------------------
                         slack                                  6.221    

Slack (MET) :             6.237ns  (required time - arrival time)
  Source:                 u2/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 0.828ns (21.996%)  route 2.936ns (78.004%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.633     5.236    u2/CLK
    SLICE_X48Y92         FDCE                                         r  u2/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDCE (Prop_fdce_C_Q)         0.456     5.692 r  u2/count_reg[7]/Q
                         net (fo=2, routed)           0.672     6.364    u2/count_reg_n_0_[7]
    SLICE_X48Y92         LUT4 (Prop_lut4_I2_O)        0.124     6.488 r  u2/count[31]_i_7/O
                         net (fo=1, routed)           0.557     7.045    u2/count[31]_i_7_n_0
    SLICE_X48Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.169 r  u2/count[31]_i_3/O
                         net (fo=32, routed)          1.707     8.876    u2/count[31]_i_3_n_0
    SLICE_X50Y97         LUT5 (Prop_lut5_I1_O)        0.124     9.000 r  u2/count[31]_i_1/O
                         net (fo=1, routed)           0.000     9.000    u2/count[31]
    SLICE_X50Y97         FDCE                                         r  u2/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.512    14.935    u2/CLK
    SLICE_X50Y97         FDCE                                         r  u2/count_reg[31]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X50Y97         FDCE (Setup_fdce_C_D)        0.079    15.237    u2/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.237    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                  6.237    

Slack (MET) :             6.244ns  (required time - arrival time)
  Source:                 u2/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 0.890ns (23.978%)  route 2.822ns (76.022%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.632     5.235    u2/CLK
    SLICE_X50Y94         FDCE                                         r  u2/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDCE (Prop_fdce_C_Q)         0.518     5.753 f  u2/count_reg[13]/Q
                         net (fo=2, routed)           1.024     6.777    u2/count_reg_n_0_[13]
    SLICE_X48Y94         LUT4 (Prop_lut4_I0_O)        0.124     6.901 r  u2/count[31]_i_6/O
                         net (fo=1, routed)           0.416     7.317    u2/count[31]_i_6_n_0
    SLICE_X48Y93         LUT5 (Prop_lut5_I4_O)        0.124     7.441 r  u2/count[31]_i_2/O
                         net (fo=32, routed)          1.382     8.822    u2/count[31]_i_2_n_0
    SLICE_X48Y96         LUT5 (Prop_lut5_I0_O)        0.124     8.946 r  u2/count[23]_i_1/O
                         net (fo=1, routed)           0.000     8.946    u2/count[23]
    SLICE_X48Y96         FDCE                                         r  u2/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.513    14.936    u2/CLK
    SLICE_X48Y96         FDCE                                         r  u2/count_reg[23]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X48Y96         FDCE (Setup_fdce_C_D)        0.031    15.190    u2/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                          -8.946    
  -------------------------------------------------------------------
                         slack                                  6.244    

Slack (MET) :             6.290ns  (required time - arrival time)
  Source:                 u2/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 0.828ns (22.325%)  route 2.881ns (77.675%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.633     5.236    u2/CLK
    SLICE_X48Y92         FDCE                                         r  u2/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDCE (Prop_fdce_C_Q)         0.456     5.692 r  u2/count_reg[7]/Q
                         net (fo=2, routed)           0.672     6.364    u2/count_reg_n_0_[7]
    SLICE_X48Y92         LUT4 (Prop_lut4_I2_O)        0.124     6.488 r  u2/count[31]_i_7/O
                         net (fo=1, routed)           0.557     7.045    u2/count[31]_i_7_n_0
    SLICE_X48Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.169 r  u2/count[31]_i_3/O
                         net (fo=32, routed)          1.652     8.821    u2/count[31]_i_3_n_0
    SLICE_X50Y93         LUT5 (Prop_lut5_I1_O)        0.124     8.945 r  u2/count[12]_i_1/O
                         net (fo=1, routed)           0.000     8.945    u2/count[12]
    SLICE_X50Y93         FDCE                                         r  u2/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511    14.934    u2/CLK
    SLICE_X50Y93         FDCE                                         r  u2/count_reg[12]/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X50Y93         FDCE (Setup_fdce_C_D)        0.077    15.234    u2/count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.234    
                         arrival time                          -8.945    
  -------------------------------------------------------------------
                         slack                                  6.290    

Slack (MET) :             6.312ns  (required time - arrival time)
  Source:                 u2/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 0.890ns (24.019%)  route 2.815ns (75.981%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.632     5.235    u2/CLK
    SLICE_X50Y94         FDCE                                         r  u2/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDCE (Prop_fdce_C_Q)         0.518     5.753 f  u2/count_reg[13]/Q
                         net (fo=2, routed)           1.024     6.777    u2/count_reg_n_0_[13]
    SLICE_X48Y94         LUT4 (Prop_lut4_I0_O)        0.124     6.901 r  u2/count[31]_i_6/O
                         net (fo=1, routed)           0.416     7.317    u2/count[31]_i_6_n_0
    SLICE_X48Y93         LUT5 (Prop_lut5_I4_O)        0.124     7.441 r  u2/count[31]_i_2/O
                         net (fo=32, routed)          1.375     8.816    u2/count[31]_i_2_n_0
    SLICE_X50Y97         LUT5 (Prop_lut5_I0_O)        0.124     8.940 r  u2/count[28]_i_1/O
                         net (fo=1, routed)           0.000     8.940    u2/count[28]
    SLICE_X50Y97         FDCE                                         r  u2/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.512    14.935    u2/CLK
    SLICE_X50Y97         FDCE                                         r  u2/count_reg[28]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y97         FDCE (Setup_fdce_C_D)        0.077    15.252    u2/count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.252    
                         arrival time                          -8.940    
  -------------------------------------------------------------------
                         slack                                  6.312    

Slack (MET) :             6.371ns  (required time - arrival time)
  Source:                 u2/count_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 0.890ns (24.854%)  route 2.691ns (75.146%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.633     5.236    u2/CLK
    SLICE_X50Y97         FDCE                                         r  u2/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  u2/count_reg[31]/Q
                         net (fo=2, routed)           0.681     6.435    u2/count_reg_n_0_[31]
    SLICE_X50Y97         LUT4 (Prop_lut4_I2_O)        0.124     6.559 r  u2/count[31]_i_8/O
                         net (fo=1, routed)           0.427     6.986    u2/count[31]_i_8_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.110 r  u2/count[31]_i_4/O
                         net (fo=32, routed)          1.583     8.693    u2/count[31]_i_4_n_0
    SLICE_X48Y91         LUT5 (Prop_lut5_I2_O)        0.124     8.817 r  u2/count[1]_i_1/O
                         net (fo=1, routed)           0.000     8.817    u2/count[1]
    SLICE_X48Y91         FDCE                                         r  u2/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.512    14.935    u2/CLK
    SLICE_X48Y91         FDCE                                         r  u2/count_reg[1]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X48Y91         FDCE (Setup_fdce_C_D)        0.029    15.187    u2/count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                          -8.817    
  -------------------------------------------------------------------
                         slack                                  6.371    

Slack (MET) :             6.380ns  (required time - arrival time)
  Source:                 u2/count_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 0.890ns (24.904%)  route 2.684ns (75.096%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.633     5.236    u2/CLK
    SLICE_X50Y97         FDCE                                         r  u2/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  u2/count_reg[31]/Q
                         net (fo=2, routed)           0.681     6.435    u2/count_reg_n_0_[31]
    SLICE_X50Y97         LUT4 (Prop_lut4_I2_O)        0.124     6.559 r  u2/count[31]_i_8/O
                         net (fo=1, routed)           0.427     6.986    u2/count[31]_i_8_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.110 r  u2/count[31]_i_4/O
                         net (fo=32, routed)          1.576     8.685    u2/count[31]_i_4_n_0
    SLICE_X48Y91         LUT5 (Prop_lut5_I2_O)        0.124     8.809 r  u2/count[2]_i_1/O
                         net (fo=1, routed)           0.000     8.809    u2/count[2]
    SLICE_X48Y91         FDCE                                         r  u2/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.512    14.935    u2/CLK
    SLICE_X48Y91         FDCE                                         r  u2/count_reg[2]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X48Y91         FDCE (Setup_fdce_C_D)        0.031    15.189    u2/count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                          -8.809    
  -------------------------------------------------------------------
                         slack                                  6.380    

Slack (MET) :             6.386ns  (required time - arrival time)
  Source:                 u2/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 0.890ns (24.933%)  route 2.680ns (75.067%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.632     5.235    u2/CLK
    SLICE_X50Y94         FDCE                                         r  u2/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDCE (Prop_fdce_C_Q)         0.518     5.753 f  u2/count_reg[13]/Q
                         net (fo=2, routed)           1.024     6.777    u2/count_reg_n_0_[13]
    SLICE_X48Y94         LUT4 (Prop_lut4_I0_O)        0.124     6.901 r  u2/count[31]_i_6/O
                         net (fo=1, routed)           0.416     7.317    u2/count[31]_i_6_n_0
    SLICE_X48Y93         LUT5 (Prop_lut5_I4_O)        0.124     7.441 r  u2/count[31]_i_2/O
                         net (fo=32, routed)          1.239     8.680    u2/count[31]_i_2_n_0
    SLICE_X48Y95         LUT5 (Prop_lut5_I0_O)        0.124     8.804 r  u2/count[20]_i_1/O
                         net (fo=1, routed)           0.000     8.804    u2/count[20]
    SLICE_X48Y95         FDCE                                         r  u2/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.513    14.936    u2/CLK
    SLICE_X48Y95         FDCE                                         r  u2/count_reg[20]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X48Y95         FDCE (Setup_fdce_C_D)        0.031    15.190    u2/count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                          -8.804    
  -------------------------------------------------------------------
                         slack                                  6.386    

Slack (MET) :             6.388ns  (required time - arrival time)
  Source:                 u2/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 0.828ns (23.100%)  route 2.756ns (76.900%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.633     5.236    u2/CLK
    SLICE_X48Y92         FDCE                                         r  u2/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDCE (Prop_fdce_C_Q)         0.456     5.692 r  u2/count_reg[7]/Q
                         net (fo=2, routed)           0.672     6.364    u2/count_reg_n_0_[7]
    SLICE_X48Y92         LUT4 (Prop_lut4_I2_O)        0.124     6.488 r  u2/count[31]_i_7/O
                         net (fo=1, routed)           0.557     7.045    u2/count[31]_i_7_n_0
    SLICE_X48Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.169 r  u2/count[31]_i_3/O
                         net (fo=32, routed)          1.528     8.696    u2/count[31]_i_3_n_0
    SLICE_X48Y96         LUT5 (Prop_lut5_I1_O)        0.124     8.820 r  u2/count[26]_i_1/O
                         net (fo=1, routed)           0.000     8.820    u2/count[26]
    SLICE_X48Y96         FDCE                                         r  u2/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.513    14.936    u2/CLK
    SLICE_X48Y96         FDCE                                         r  u2/count_reg[26]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X48Y96         FDCE (Setup_fdce_C_D)        0.032    15.208    u2/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                          -8.820    
  -------------------------------------------------------------------
                         slack                                  6.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 u2/count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/count_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.483    u2/CLK
    SLICE_X50Y91         FDPE                                         r  u2/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDPE (Prop_fdpe_C_Q)         0.164     1.647 f  u2/count_reg[0]/Q
                         net (fo=3, routed)           0.233     1.881    u2/count_reg_n_0_[0]
    SLICE_X50Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.926 r  u2/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.926    u2/count[0]
    SLICE_X50Y91         FDPE                                         r  u2/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    u2/CLK
    SLICE_X50Y91         FDPE                                         r  u2/count_reg[0]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X50Y91         FDPE (Hold_fdpe_C_D)         0.121     1.604    u2/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 u2/tmp_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/tmp_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.484    u2/CLK
    SLICE_X50Y96         FDCE                                         r  u2/tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  u2/tmp_reg/Q
                         net (fo=2, routed)           0.233     1.882    u2/clk_n
    SLICE_X50Y96         LUT5 (Prop_lut5_I4_O)        0.045     1.927 r  u2/tmp_i_1/O
                         net (fo=1, routed)           0.000     1.927    u2/tmp_i_1_n_0
    SLICE_X50Y96         FDCE                                         r  u2/tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.000    u2/CLK
    SLICE_X50Y96         FDCE                                         r  u2/tmp_reg/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y96         FDCE (Hold_fdce_C_D)         0.121     1.605    u2/tmp_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 u2/count_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.231ns (42.061%)  route 0.318ns (57.939%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.566     1.485    u2/CLK
    SLICE_X48Y96         FDCE                                         r  u2/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDCE (Prop_fdce_C_Q)         0.141     1.626 f  u2/count_reg[26]/Q
                         net (fo=2, routed)           0.129     1.755    u2/count_reg_n_0_[26]
    SLICE_X48Y97         LUT5 (Prop_lut5_I1_O)        0.045     1.800 r  u2/count[31]_i_4/O
                         net (fo=32, routed)          0.190     1.990    u2/count[31]_i_4_n_0
    SLICE_X50Y97         LUT5 (Prop_lut5_I2_O)        0.045     2.035 r  u2/count[28]_i_1/O
                         net (fo=1, routed)           0.000     2.035    u2/count[28]
    SLICE_X50Y97         FDCE                                         r  u2/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.836     2.001    u2/CLK
    SLICE_X50Y97         FDCE                                         r  u2/count_reg[28]/C
                         clock pessimism             -0.479     1.521    
    SLICE_X50Y97         FDCE (Hold_fdce_C_D)         0.120     1.641    u2/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 u2/count_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.231ns (45.831%)  route 0.273ns (54.169%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.566     1.485    u2/CLK
    SLICE_X48Y96         FDCE                                         r  u2/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDCE (Prop_fdce_C_Q)         0.141     1.626 f  u2/count_reg[26]/Q
                         net (fo=2, routed)           0.129     1.755    u2/count_reg_n_0_[26]
    SLICE_X48Y97         LUT5 (Prop_lut5_I1_O)        0.045     1.800 r  u2/count[31]_i_4/O
                         net (fo=32, routed)          0.144     1.944    u2/count[31]_i_4_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I2_O)        0.045     1.989 r  u2/count[29]_i_1/O
                         net (fo=1, routed)           0.000     1.989    u2/count[29]
    SLICE_X48Y97         FDCE                                         r  u2/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.838     2.003    u2/CLK
    SLICE_X48Y97         FDCE                                         r  u2/count_reg[29]/C
                         clock pessimism             -0.500     1.502    
    SLICE_X48Y97         FDCE (Hold_fdce_C_D)         0.092     1.594    u2/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 u2/count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.254ns (44.068%)  route 0.322ns (55.932%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.484    u2/CLK
    SLICE_X50Y95         FDCE                                         r  u2/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.164     1.648 f  u2/count_reg[18]/Q
                         net (fo=2, routed)           0.191     1.840    u2/count_reg_n_0_[18]
    SLICE_X48Y95         LUT5 (Prop_lut5_I1_O)        0.045     1.885 r  u2/count[31]_i_5/O
                         net (fo=32, routed)          0.131     2.016    u2/count[31]_i_5_n_0
    SLICE_X48Y95         LUT5 (Prop_lut5_I3_O)        0.045     2.061 r  u2/count[20]_i_1/O
                         net (fo=1, routed)           0.000     2.061    u2/count[20]
    SLICE_X48Y95         FDCE                                         r  u2/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.837     2.002    u2/CLK
    SLICE_X48Y95         FDCE                                         r  u2/count_reg[20]/C
                         clock pessimism             -0.479     1.522    
    SLICE_X48Y95         FDCE (Hold_fdce_C_D)         0.092     1.614    u2/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 u2/count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.254ns (43.992%)  route 0.323ns (56.008%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.484    u2/CLK
    SLICE_X50Y95         FDCE                                         r  u2/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.164     1.648 f  u2/count_reg[18]/Q
                         net (fo=2, routed)           0.191     1.840    u2/count_reg_n_0_[18]
    SLICE_X48Y95         LUT5 (Prop_lut5_I1_O)        0.045     1.885 r  u2/count[31]_i_5/O
                         net (fo=32, routed)          0.132     2.017    u2/count[31]_i_5_n_0
    SLICE_X48Y95         LUT5 (Prop_lut5_I3_O)        0.045     2.062 r  u2/count[17]_i_1/O
                         net (fo=1, routed)           0.000     2.062    u2/count[17]
    SLICE_X48Y95         FDCE                                         r  u2/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.837     2.002    u2/CLK
    SLICE_X48Y95         FDCE                                         r  u2/count_reg[17]/C
                         clock pessimism             -0.479     1.522    
    SLICE_X48Y95         FDCE (Hold_fdce_C_D)         0.091     1.613    u2/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 u2/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.231ns (42.725%)  route 0.310ns (57.275%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.484    u2/CLK
    SLICE_X48Y91         FDCE                                         r  u2/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  u2/count_reg[2]/Q
                         net (fo=2, routed)           0.187     1.813    u2/count_reg_n_0_[2]
    SLICE_X48Y91         LUT5 (Prop_lut5_I0_O)        0.045     1.858 r  u2/count[31]_i_3/O
                         net (fo=32, routed)          0.122     1.980    u2/count[31]_i_3_n_0
    SLICE_X48Y91         LUT5 (Prop_lut5_I1_O)        0.045     2.025 r  u2/count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.025    u2/count[4]
    SLICE_X48Y91         FDCE                                         r  u2/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.836     2.001    u2/CLK
    SLICE_X48Y91         FDCE                                         r  u2/count_reg[4]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X48Y91         FDCE (Hold_fdce_C_D)         0.092     1.576    u2/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 u2/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.231ns (36.854%)  route 0.396ns (63.146%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.566     1.485    u2/CLK
    SLICE_X48Y93         FDCE                                         r  u2/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  u2/count_reg[9]/Q
                         net (fo=2, routed)           0.210     1.837    u2/count_reg_n_0_[9]
    SLICE_X48Y93         LUT5 (Prop_lut5_I2_O)        0.045     1.882 r  u2/count[31]_i_2/O
                         net (fo=32, routed)          0.185     2.067    u2/count[31]_i_2_n_0
    SLICE_X50Y93         LUT5 (Prop_lut5_I0_O)        0.045     2.112 r  u2/count[12]_i_1/O
                         net (fo=1, routed)           0.000     2.112    u2/count[12]
    SLICE_X50Y93         FDCE                                         r  u2/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.000    u2/CLK
    SLICE_X50Y93         FDCE                                         r  u2/count_reg[12]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X50Y93         FDCE (Hold_fdce_C_D)         0.120     1.640    u2/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 u2/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.231ns (39.741%)  route 0.350ns (60.259%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.484    u2/CLK
    SLICE_X48Y91         FDCE                                         r  u2/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  u2/count_reg[2]/Q
                         net (fo=2, routed)           0.187     1.813    u2/count_reg_n_0_[2]
    SLICE_X48Y91         LUT5 (Prop_lut5_I0_O)        0.045     1.858 r  u2/count[31]_i_3/O
                         net (fo=32, routed)          0.163     2.021    u2/count[31]_i_3_n_0
    SLICE_X48Y92         LUT5 (Prop_lut5_I1_O)        0.045     2.066 r  u2/count[7]_i_1/O
                         net (fo=1, routed)           0.000     2.066    u2/count[7]
    SLICE_X48Y92         FDCE                                         r  u2/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.836     2.001    u2/CLK
    SLICE_X48Y92         FDCE                                         r  u2/count_reg[7]/C
                         clock pessimism             -0.500     1.500    
    SLICE_X48Y92         FDCE (Hold_fdce_C_D)         0.092     1.592    u2/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 u2/count_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.231ns (36.597%)  route 0.400ns (63.403%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.566     1.485    u2/CLK
    SLICE_X48Y96         FDCE                                         r  u2/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDCE (Prop_fdce_C_Q)         0.141     1.626 f  u2/count_reg[26]/Q
                         net (fo=2, routed)           0.129     1.755    u2/count_reg_n_0_[26]
    SLICE_X48Y97         LUT5 (Prop_lut5_I1_O)        0.045     1.800 r  u2/count[31]_i_4/O
                         net (fo=32, routed)          0.272     2.072    u2/count[31]_i_4_n_0
    SLICE_X50Y97         LUT5 (Prop_lut5_I2_O)        0.045     2.117 r  u2/count[31]_i_1/O
                         net (fo=1, routed)           0.000     2.117    u2/count[31]
    SLICE_X50Y97         FDCE                                         r  u2/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.836     2.001    u2/CLK
    SLICE_X50Y97         FDCE                                         r  u2/count_reg[31]/C
                         clock pessimism             -0.479     1.521    
    SLICE_X50Y97         FDCE (Hold_fdce_C_D)         0.121     1.642    u2/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.474    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X50Y91    u2/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y93    u2/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y93    u2/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y93    u2/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y94    u2/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y94    u2/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y94    u2/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y94    u2/count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y95    u2/count_reg[17]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X50Y91    u2/count_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X50Y91    u2/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y93    u2/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y93    u2/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y93    u2/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y93    u2/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y93    u2/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y93    u2/count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y94    u2/count_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y94    u2/count_reg[13]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X50Y91    u2/count_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X50Y91    u2/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y93    u2/count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y93    u2/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y93    u2/count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y93    u2/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y93    u2/count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y93    u2/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y94    u2/count_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y94    u2/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           293 Endpoints
Min Delay           293 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 floorButton[6]
                            (input port)
  Destination:            floorIndicator_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.980ns  (logic 3.569ns (14.288%)  route 21.411ns (85.712%))
  Logic Levels:           17  (CARRY4=6 IBUF=1 LUT5=1 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 f  floorButton[6] (IN)
                         net (fo=0)                   0.000     0.000    floorButton[6]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 f  floorButton_IBUF[6]_inst/O
                         net (fo=7, routed)           5.168     6.135    floorButton_IBUF[6]
    SLICE_X5Y99          LUT5 (Prop_lut5_I1_O)        0.124     6.259 r  minFloorvar[3]_i_2/O
                         net (fo=10, routed)          0.811     7.070    minFloorvar[3]_i_2_n_0
    SLICE_X7Y100         LUT6 (Prop_lut6_I0_O)        0.124     7.194 r  maxFloorvar[31]_i_2/O
                         net (fo=84, routed)          2.263     9.457    maxFloorvar[31]_i_2_n_0
    SLICE_X14Y109        LUT6 (Prop_lut6_I1_O)        0.124     9.581 r  destinationFloorvar[12]_i_23/O
                         net (fo=1, routed)           0.472    10.053    destinationFloorvar[12]_i_23_n_0
    SLICE_X14Y106        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.449 r  destinationFloorvar_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.449    destinationFloorvar_reg[12]_i_7_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.566 r  destinationFloorvar_reg[12]_i_5/CO[3]
                         net (fo=188, routed)         4.018    14.585    currentFloorvar1
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.124    14.709 r  currentFloorvar[3]_i_2/O
                         net (fo=26, routed)          0.978    15.686    currentFloorvar[3]
    SLICE_X11Y103        LUT6 (Prop_lut6_I0_O)        0.124    15.810 r  currentFloorvar[31]_i_44/O
                         net (fo=1, routed)           0.614    16.425    currentFloorvar[31]_i_44_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.932 r  currentFloorvar_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.932    currentFloorvar_reg[31]_i_33_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.046 r  currentFloorvar_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.046    currentFloorvar_reg[31]_i_24_n_0
    SLICE_X11Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.160 r  currentFloorvar_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.160    currentFloorvar_reg[31]_i_15_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.274 r  currentFloorvar_reg[31]_i_11/CO[3]
                         net (fo=43, routed)          2.473    19.746    currentFloorvar_reg[31]_i_11_n_0
    SLICE_X9Y104         LUT6 (Prop_lut6_I1_O)        0.124    19.870 r  currentFloorvar[8]_i_3/O
                         net (fo=3, routed)           0.864    20.734    currentFloorvar[8]_i_3_n_0
    SLICE_X4Y104         LUT6 (Prop_lut6_I5_O)        0.124    20.858 r  floorIndicator[7]_i_13/O
                         net (fo=1, routed)           0.879    21.737    floorIndicator[7]_i_13_n_0
    SLICE_X4Y104         LUT6 (Prop_lut6_I0_O)        0.124    21.861 r  floorIndicator[7]_i_6/O
                         net (fo=1, routed)           0.991    22.853    floorIndicator[7]_i_6_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I5_O)        0.124    22.977 r  floorIndicator[7]_i_2/O
                         net (fo=5, routed)           1.257    24.234    floorIndicator[7]_i_2_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I3_O)        0.124    24.358 r  floorIndicator[11]_i_1/O
                         net (fo=4, routed)           0.622    24.980    floorIndicator[11]_i_1_n_0
    SLICE_X1Y105         FDRE                                         r  floorIndicator_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 floorButton[6]
                            (input port)
  Destination:            floorIndicator_reg[11]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.980ns  (logic 3.569ns (14.288%)  route 21.411ns (85.712%))
  Logic Levels:           17  (CARRY4=6 IBUF=1 LUT5=1 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 f  floorButton[6] (IN)
                         net (fo=0)                   0.000     0.000    floorButton[6]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 f  floorButton_IBUF[6]_inst/O
                         net (fo=7, routed)           5.168     6.135    floorButton_IBUF[6]
    SLICE_X5Y99          LUT5 (Prop_lut5_I1_O)        0.124     6.259 r  minFloorvar[3]_i_2/O
                         net (fo=10, routed)          0.811     7.070    minFloorvar[3]_i_2_n_0
    SLICE_X7Y100         LUT6 (Prop_lut6_I0_O)        0.124     7.194 r  maxFloorvar[31]_i_2/O
                         net (fo=84, routed)          2.263     9.457    maxFloorvar[31]_i_2_n_0
    SLICE_X14Y109        LUT6 (Prop_lut6_I1_O)        0.124     9.581 r  destinationFloorvar[12]_i_23/O
                         net (fo=1, routed)           0.472    10.053    destinationFloorvar[12]_i_23_n_0
    SLICE_X14Y106        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.449 r  destinationFloorvar_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.449    destinationFloorvar_reg[12]_i_7_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.566 r  destinationFloorvar_reg[12]_i_5/CO[3]
                         net (fo=188, routed)         4.018    14.585    currentFloorvar1
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.124    14.709 r  currentFloorvar[3]_i_2/O
                         net (fo=26, routed)          0.978    15.686    currentFloorvar[3]
    SLICE_X11Y103        LUT6 (Prop_lut6_I0_O)        0.124    15.810 r  currentFloorvar[31]_i_44/O
                         net (fo=1, routed)           0.614    16.425    currentFloorvar[31]_i_44_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.932 r  currentFloorvar_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.932    currentFloorvar_reg[31]_i_33_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.046 r  currentFloorvar_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.046    currentFloorvar_reg[31]_i_24_n_0
    SLICE_X11Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.160 r  currentFloorvar_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.160    currentFloorvar_reg[31]_i_15_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.274 r  currentFloorvar_reg[31]_i_11/CO[3]
                         net (fo=43, routed)          2.473    19.746    currentFloorvar_reg[31]_i_11_n_0
    SLICE_X9Y104         LUT6 (Prop_lut6_I1_O)        0.124    19.870 r  currentFloorvar[8]_i_3/O
                         net (fo=3, routed)           0.864    20.734    currentFloorvar[8]_i_3_n_0
    SLICE_X4Y104         LUT6 (Prop_lut6_I5_O)        0.124    20.858 r  floorIndicator[7]_i_13/O
                         net (fo=1, routed)           0.879    21.737    floorIndicator[7]_i_13_n_0
    SLICE_X4Y104         LUT6 (Prop_lut6_I0_O)        0.124    21.861 r  floorIndicator[7]_i_6/O
                         net (fo=1, routed)           0.991    22.853    floorIndicator[7]_i_6_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I5_O)        0.124    22.977 r  floorIndicator[7]_i_2/O
                         net (fo=5, routed)           1.257    24.234    floorIndicator[7]_i_2_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I3_O)        0.124    24.358 r  floorIndicator[11]_i_1/O
                         net (fo=4, routed)           0.622    24.980    floorIndicator[11]_i_1_n_0
    SLICE_X1Y105         FDRE                                         r  floorIndicator_reg[11]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 floorButton[6]
                            (input port)
  Destination:            floorIndicator_reg[8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.980ns  (logic 3.569ns (14.288%)  route 21.411ns (85.712%))
  Logic Levels:           17  (CARRY4=6 IBUF=1 LUT5=1 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 f  floorButton[6] (IN)
                         net (fo=0)                   0.000     0.000    floorButton[6]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 f  floorButton_IBUF[6]_inst/O
                         net (fo=7, routed)           5.168     6.135    floorButton_IBUF[6]
    SLICE_X5Y99          LUT5 (Prop_lut5_I1_O)        0.124     6.259 r  minFloorvar[3]_i_2/O
                         net (fo=10, routed)          0.811     7.070    minFloorvar[3]_i_2_n_0
    SLICE_X7Y100         LUT6 (Prop_lut6_I0_O)        0.124     7.194 r  maxFloorvar[31]_i_2/O
                         net (fo=84, routed)          2.263     9.457    maxFloorvar[31]_i_2_n_0
    SLICE_X14Y109        LUT6 (Prop_lut6_I1_O)        0.124     9.581 r  destinationFloorvar[12]_i_23/O
                         net (fo=1, routed)           0.472    10.053    destinationFloorvar[12]_i_23_n_0
    SLICE_X14Y106        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.449 r  destinationFloorvar_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.449    destinationFloorvar_reg[12]_i_7_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.566 r  destinationFloorvar_reg[12]_i_5/CO[3]
                         net (fo=188, routed)         4.018    14.585    currentFloorvar1
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.124    14.709 r  currentFloorvar[3]_i_2/O
                         net (fo=26, routed)          0.978    15.686    currentFloorvar[3]
    SLICE_X11Y103        LUT6 (Prop_lut6_I0_O)        0.124    15.810 r  currentFloorvar[31]_i_44/O
                         net (fo=1, routed)           0.614    16.425    currentFloorvar[31]_i_44_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.932 r  currentFloorvar_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.932    currentFloorvar_reg[31]_i_33_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.046 r  currentFloorvar_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.046    currentFloorvar_reg[31]_i_24_n_0
    SLICE_X11Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.160 r  currentFloorvar_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.160    currentFloorvar_reg[31]_i_15_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.274 r  currentFloorvar_reg[31]_i_11/CO[3]
                         net (fo=43, routed)          2.473    19.746    currentFloorvar_reg[31]_i_11_n_0
    SLICE_X9Y104         LUT6 (Prop_lut6_I1_O)        0.124    19.870 r  currentFloorvar[8]_i_3/O
                         net (fo=3, routed)           0.864    20.734    currentFloorvar[8]_i_3_n_0
    SLICE_X4Y104         LUT6 (Prop_lut6_I5_O)        0.124    20.858 r  floorIndicator[7]_i_13/O
                         net (fo=1, routed)           0.879    21.737    floorIndicator[7]_i_13_n_0
    SLICE_X4Y104         LUT6 (Prop_lut6_I0_O)        0.124    21.861 r  floorIndicator[7]_i_6/O
                         net (fo=1, routed)           0.991    22.853    floorIndicator[7]_i_6_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I5_O)        0.124    22.977 r  floorIndicator[7]_i_2/O
                         net (fo=5, routed)           1.257    24.234    floorIndicator[7]_i_2_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I3_O)        0.124    24.358 r  floorIndicator[11]_i_1/O
                         net (fo=4, routed)           0.622    24.980    floorIndicator[11]_i_1_n_0
    SLICE_X1Y105         FDRE                                         r  floorIndicator_reg[8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 floorButton[6]
                            (input port)
  Destination:            floorIndicator_reg[9]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.980ns  (logic 3.569ns (14.288%)  route 21.411ns (85.712%))
  Logic Levels:           17  (CARRY4=6 IBUF=1 LUT5=1 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 f  floorButton[6] (IN)
                         net (fo=0)                   0.000     0.000    floorButton[6]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 f  floorButton_IBUF[6]_inst/O
                         net (fo=7, routed)           5.168     6.135    floorButton_IBUF[6]
    SLICE_X5Y99          LUT5 (Prop_lut5_I1_O)        0.124     6.259 r  minFloorvar[3]_i_2/O
                         net (fo=10, routed)          0.811     7.070    minFloorvar[3]_i_2_n_0
    SLICE_X7Y100         LUT6 (Prop_lut6_I0_O)        0.124     7.194 r  maxFloorvar[31]_i_2/O
                         net (fo=84, routed)          2.263     9.457    maxFloorvar[31]_i_2_n_0
    SLICE_X14Y109        LUT6 (Prop_lut6_I1_O)        0.124     9.581 r  destinationFloorvar[12]_i_23/O
                         net (fo=1, routed)           0.472    10.053    destinationFloorvar[12]_i_23_n_0
    SLICE_X14Y106        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.449 r  destinationFloorvar_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.449    destinationFloorvar_reg[12]_i_7_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.566 r  destinationFloorvar_reg[12]_i_5/CO[3]
                         net (fo=188, routed)         4.018    14.585    currentFloorvar1
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.124    14.709 r  currentFloorvar[3]_i_2/O
                         net (fo=26, routed)          0.978    15.686    currentFloorvar[3]
    SLICE_X11Y103        LUT6 (Prop_lut6_I0_O)        0.124    15.810 r  currentFloorvar[31]_i_44/O
                         net (fo=1, routed)           0.614    16.425    currentFloorvar[31]_i_44_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.932 r  currentFloorvar_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.932    currentFloorvar_reg[31]_i_33_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.046 r  currentFloorvar_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.046    currentFloorvar_reg[31]_i_24_n_0
    SLICE_X11Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.160 r  currentFloorvar_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.160    currentFloorvar_reg[31]_i_15_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.274 r  currentFloorvar_reg[31]_i_11/CO[3]
                         net (fo=43, routed)          2.473    19.746    currentFloorvar_reg[31]_i_11_n_0
    SLICE_X9Y104         LUT6 (Prop_lut6_I1_O)        0.124    19.870 r  currentFloorvar[8]_i_3/O
                         net (fo=3, routed)           0.864    20.734    currentFloorvar[8]_i_3_n_0
    SLICE_X4Y104         LUT6 (Prop_lut6_I5_O)        0.124    20.858 r  floorIndicator[7]_i_13/O
                         net (fo=1, routed)           0.879    21.737    floorIndicator[7]_i_13_n_0
    SLICE_X4Y104         LUT6 (Prop_lut6_I0_O)        0.124    21.861 r  floorIndicator[7]_i_6/O
                         net (fo=1, routed)           0.991    22.853    floorIndicator[7]_i_6_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I5_O)        0.124    22.977 r  floorIndicator[7]_i_2/O
                         net (fo=5, routed)           1.257    24.234    floorIndicator[7]_i_2_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I3_O)        0.124    24.358 r  floorIndicator[11]_i_1/O
                         net (fo=4, routed)           0.622    24.980    floorIndicator[11]_i_1_n_0
    SLICE_X1Y105         FDRE                                         r  floorIndicator_reg[9]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 floorButton[6]
                            (input port)
  Destination:            direction_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.697ns  (logic 4.650ns (18.828%)  route 20.047ns (81.172%))
  Logic Levels:           20  (CARRY4=9 IBUF=1 LUT5=1 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 f  floorButton[6] (IN)
                         net (fo=0)                   0.000     0.000    floorButton[6]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 f  floorButton_IBUF[6]_inst/O
                         net (fo=7, routed)           5.168     6.135    floorButton_IBUF[6]
    SLICE_X5Y99          LUT5 (Prop_lut5_I1_O)        0.124     6.259 r  minFloorvar[3]_i_2/O
                         net (fo=10, routed)          0.811     7.070    minFloorvar[3]_i_2_n_0
    SLICE_X7Y100         LUT6 (Prop_lut6_I0_O)        0.124     7.194 r  maxFloorvar[31]_i_2/O
                         net (fo=84, routed)          2.263     9.457    maxFloorvar[31]_i_2_n_0
    SLICE_X14Y109        LUT6 (Prop_lut6_I1_O)        0.124     9.581 r  destinationFloorvar[12]_i_23/O
                         net (fo=1, routed)           0.472    10.053    destinationFloorvar[12]_i_23_n_0
    SLICE_X14Y106        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.449 r  destinationFloorvar_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.449    destinationFloorvar_reg[12]_i_7_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.566 r  destinationFloorvar_reg[12]_i_5/CO[3]
                         net (fo=188, routed)         4.018    14.585    currentFloorvar1
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.124    14.709 r  currentFloorvar[3]_i_2/O
                         net (fo=26, routed)          0.978    15.686    currentFloorvar[3]
    SLICE_X11Y103        LUT6 (Prop_lut6_I0_O)        0.124    15.810 r  currentFloorvar[31]_i_44/O
                         net (fo=1, routed)           0.614    16.425    currentFloorvar[31]_i_44_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.932 r  currentFloorvar_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.932    currentFloorvar_reg[31]_i_33_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.046 r  currentFloorvar_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.046    currentFloorvar_reg[31]_i_24_n_0
    SLICE_X11Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.160 r  currentFloorvar_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.160    currentFloorvar_reg[31]_i_15_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.274 r  currentFloorvar_reg[31]_i_11/CO[3]
                         net (fo=43, routed)          2.638    19.911    currentFloorvar_reg[31]_i_11_n_0
    SLICE_X9Y104         LUT6 (Prop_lut6_I1_O)        0.124    20.035 f  currentFloorvar[5]_i_3/O
                         net (fo=2, routed)           1.043    21.078    currentFloorvar[5]_i_3_n_0
    SLICE_X7Y105         LUT6 (Prop_lut6_I1_O)        0.124    21.202 r  statevar[1]_i_132/O
                         net (fo=1, routed)           0.000    21.202    statevar[1]_i_132_n_0
    SLICE_X7Y105         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.752 r  statevar_reg[1]_i_99/CO[3]
                         net (fo=1, routed)           0.000    21.752    statevar_reg[1]_i_99_n_0
    SLICE_X7Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.866 r  statevar_reg[1]_i_61/CO[3]
                         net (fo=1, routed)           0.000    21.866    statevar_reg[1]_i_61_n_0
    SLICE_X7Y107         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.094 f  statevar_reg[1]_i_30/CO[2]
                         net (fo=1, routed)           0.722    22.816    statevar_reg[1]_i_30_n_1
    SLICE_X1Y107         LUT6 (Prop_lut6_I2_O)        0.313    23.129 r  statevar[1]_i_7/O
                         net (fo=1, routed)           0.577    23.706    statevar[1]_i_7_n_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I5_O)        0.124    23.830 r  statevar[1]_i_1/O
                         net (fo=3, routed)           0.743    24.573    statevar[1]_i_1_n_0
    SLICE_X2Y109         LUT6 (Prop_lut6_I5_O)        0.124    24.697 r  direction[2]_i_2/O
                         net (fo=1, routed)           0.000    24.697    direction[2]_i_2_n_0
    SLICE_X2Y109         FDRE                                         r  direction_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 floorButton[6]
                            (input port)
  Destination:            floorIndicator_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.660ns  (logic 3.569ns (14.473%)  route 21.091ns (85.527%))
  Logic Levels:           17  (CARRY4=6 IBUF=1 LUT5=1 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 f  floorButton[6] (IN)
                         net (fo=0)                   0.000     0.000    floorButton[6]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 f  floorButton_IBUF[6]_inst/O
                         net (fo=7, routed)           5.168     6.135    floorButton_IBUF[6]
    SLICE_X5Y99          LUT5 (Prop_lut5_I1_O)        0.124     6.259 r  minFloorvar[3]_i_2/O
                         net (fo=10, routed)          0.811     7.070    minFloorvar[3]_i_2_n_0
    SLICE_X7Y100         LUT6 (Prop_lut6_I0_O)        0.124     7.194 r  maxFloorvar[31]_i_2/O
                         net (fo=84, routed)          2.263     9.457    maxFloorvar[31]_i_2_n_0
    SLICE_X14Y109        LUT6 (Prop_lut6_I1_O)        0.124     9.581 r  destinationFloorvar[12]_i_23/O
                         net (fo=1, routed)           0.472    10.053    destinationFloorvar[12]_i_23_n_0
    SLICE_X14Y106        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.449 r  destinationFloorvar_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.449    destinationFloorvar_reg[12]_i_7_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.566 r  destinationFloorvar_reg[12]_i_5/CO[3]
                         net (fo=188, routed)         4.018    14.585    currentFloorvar1
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.124    14.709 r  currentFloorvar[3]_i_2/O
                         net (fo=26, routed)          0.978    15.686    currentFloorvar[3]
    SLICE_X11Y103        LUT6 (Prop_lut6_I0_O)        0.124    15.810 r  currentFloorvar[31]_i_44/O
                         net (fo=1, routed)           0.614    16.425    currentFloorvar[31]_i_44_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.932 r  currentFloorvar_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.932    currentFloorvar_reg[31]_i_33_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.046 r  currentFloorvar_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.046    currentFloorvar_reg[31]_i_24_n_0
    SLICE_X11Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.160 r  currentFloorvar_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.160    currentFloorvar_reg[31]_i_15_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.274 r  currentFloorvar_reg[31]_i_11/CO[3]
                         net (fo=43, routed)          2.491    19.764    currentFloorvar_reg[31]_i_11_n_0
    SLICE_X9Y103         LUT6 (Prop_lut6_I1_O)        0.124    19.888 r  currentFloorvar[10]_i_3/O
                         net (fo=2, routed)           0.903    20.791    currentFloorvar[10]_i_3_n_0
    SLICE_X7Y103         LUT6 (Prop_lut6_I5_O)        0.124    20.915 r  floorIndicator[12]_i_19/O
                         net (fo=1, routed)           0.867    21.783    floorIndicator[12]_i_19_n_0
    SLICE_X6Y103         LUT6 (Prop_lut6_I0_O)        0.124    21.907 r  floorIndicator[12]_i_10/O
                         net (fo=1, routed)           1.136    23.043    floorIndicator[12]_i_10_n_0
    SLICE_X6Y109         LUT6 (Prop_lut6_I3_O)        0.124    23.167 r  floorIndicator[12]_i_4/O
                         net (fo=7, routed)           1.023    24.189    floorIndicator[12]_i_4_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I2_O)        0.124    24.313 r  floorIndicator[3]_i_1/O
                         net (fo=4, routed)           0.347    24.660    floorIndicator[3]_i_1_n_0
    SLICE_X3Y105         FDRE                                         r  floorIndicator_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 floorButton[6]
                            (input port)
  Destination:            floorIndicator_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.660ns  (logic 3.569ns (14.473%)  route 21.091ns (85.527%))
  Logic Levels:           17  (CARRY4=6 IBUF=1 LUT5=1 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 f  floorButton[6] (IN)
                         net (fo=0)                   0.000     0.000    floorButton[6]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 f  floorButton_IBUF[6]_inst/O
                         net (fo=7, routed)           5.168     6.135    floorButton_IBUF[6]
    SLICE_X5Y99          LUT5 (Prop_lut5_I1_O)        0.124     6.259 r  minFloorvar[3]_i_2/O
                         net (fo=10, routed)          0.811     7.070    minFloorvar[3]_i_2_n_0
    SLICE_X7Y100         LUT6 (Prop_lut6_I0_O)        0.124     7.194 r  maxFloorvar[31]_i_2/O
                         net (fo=84, routed)          2.263     9.457    maxFloorvar[31]_i_2_n_0
    SLICE_X14Y109        LUT6 (Prop_lut6_I1_O)        0.124     9.581 r  destinationFloorvar[12]_i_23/O
                         net (fo=1, routed)           0.472    10.053    destinationFloorvar[12]_i_23_n_0
    SLICE_X14Y106        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.449 r  destinationFloorvar_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.449    destinationFloorvar_reg[12]_i_7_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.566 r  destinationFloorvar_reg[12]_i_5/CO[3]
                         net (fo=188, routed)         4.018    14.585    currentFloorvar1
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.124    14.709 r  currentFloorvar[3]_i_2/O
                         net (fo=26, routed)          0.978    15.686    currentFloorvar[3]
    SLICE_X11Y103        LUT6 (Prop_lut6_I0_O)        0.124    15.810 r  currentFloorvar[31]_i_44/O
                         net (fo=1, routed)           0.614    16.425    currentFloorvar[31]_i_44_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.932 r  currentFloorvar_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.932    currentFloorvar_reg[31]_i_33_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.046 r  currentFloorvar_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.046    currentFloorvar_reg[31]_i_24_n_0
    SLICE_X11Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.160 r  currentFloorvar_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.160    currentFloorvar_reg[31]_i_15_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.274 r  currentFloorvar_reg[31]_i_11/CO[3]
                         net (fo=43, routed)          2.491    19.764    currentFloorvar_reg[31]_i_11_n_0
    SLICE_X9Y103         LUT6 (Prop_lut6_I1_O)        0.124    19.888 r  currentFloorvar[10]_i_3/O
                         net (fo=2, routed)           0.903    20.791    currentFloorvar[10]_i_3_n_0
    SLICE_X7Y103         LUT6 (Prop_lut6_I5_O)        0.124    20.915 r  floorIndicator[12]_i_19/O
                         net (fo=1, routed)           0.867    21.783    floorIndicator[12]_i_19_n_0
    SLICE_X6Y103         LUT6 (Prop_lut6_I0_O)        0.124    21.907 r  floorIndicator[12]_i_10/O
                         net (fo=1, routed)           1.136    23.043    floorIndicator[12]_i_10_n_0
    SLICE_X6Y109         LUT6 (Prop_lut6_I3_O)        0.124    23.167 r  floorIndicator[12]_i_4/O
                         net (fo=7, routed)           1.023    24.189    floorIndicator[12]_i_4_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I2_O)        0.124    24.313 r  floorIndicator[3]_i_1/O
                         net (fo=4, routed)           0.347    24.660    floorIndicator[3]_i_1_n_0
    SLICE_X3Y105         FDRE                                         r  floorIndicator_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 floorButton[6]
                            (input port)
  Destination:            floorIndicator_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.660ns  (logic 3.569ns (14.473%)  route 21.091ns (85.527%))
  Logic Levels:           17  (CARRY4=6 IBUF=1 LUT5=1 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 f  floorButton[6] (IN)
                         net (fo=0)                   0.000     0.000    floorButton[6]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 f  floorButton_IBUF[6]_inst/O
                         net (fo=7, routed)           5.168     6.135    floorButton_IBUF[6]
    SLICE_X5Y99          LUT5 (Prop_lut5_I1_O)        0.124     6.259 r  minFloorvar[3]_i_2/O
                         net (fo=10, routed)          0.811     7.070    minFloorvar[3]_i_2_n_0
    SLICE_X7Y100         LUT6 (Prop_lut6_I0_O)        0.124     7.194 r  maxFloorvar[31]_i_2/O
                         net (fo=84, routed)          2.263     9.457    maxFloorvar[31]_i_2_n_0
    SLICE_X14Y109        LUT6 (Prop_lut6_I1_O)        0.124     9.581 r  destinationFloorvar[12]_i_23/O
                         net (fo=1, routed)           0.472    10.053    destinationFloorvar[12]_i_23_n_0
    SLICE_X14Y106        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.449 r  destinationFloorvar_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.449    destinationFloorvar_reg[12]_i_7_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.566 r  destinationFloorvar_reg[12]_i_5/CO[3]
                         net (fo=188, routed)         4.018    14.585    currentFloorvar1
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.124    14.709 r  currentFloorvar[3]_i_2/O
                         net (fo=26, routed)          0.978    15.686    currentFloorvar[3]
    SLICE_X11Y103        LUT6 (Prop_lut6_I0_O)        0.124    15.810 r  currentFloorvar[31]_i_44/O
                         net (fo=1, routed)           0.614    16.425    currentFloorvar[31]_i_44_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.932 r  currentFloorvar_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.932    currentFloorvar_reg[31]_i_33_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.046 r  currentFloorvar_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.046    currentFloorvar_reg[31]_i_24_n_0
    SLICE_X11Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.160 r  currentFloorvar_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.160    currentFloorvar_reg[31]_i_15_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.274 r  currentFloorvar_reg[31]_i_11/CO[3]
                         net (fo=43, routed)          2.491    19.764    currentFloorvar_reg[31]_i_11_n_0
    SLICE_X9Y103         LUT6 (Prop_lut6_I1_O)        0.124    19.888 r  currentFloorvar[10]_i_3/O
                         net (fo=2, routed)           0.903    20.791    currentFloorvar[10]_i_3_n_0
    SLICE_X7Y103         LUT6 (Prop_lut6_I5_O)        0.124    20.915 r  floorIndicator[12]_i_19/O
                         net (fo=1, routed)           0.867    21.783    floorIndicator[12]_i_19_n_0
    SLICE_X6Y103         LUT6 (Prop_lut6_I0_O)        0.124    21.907 r  floorIndicator[12]_i_10/O
                         net (fo=1, routed)           1.136    23.043    floorIndicator[12]_i_10_n_0
    SLICE_X6Y109         LUT6 (Prop_lut6_I3_O)        0.124    23.167 r  floorIndicator[12]_i_4/O
                         net (fo=7, routed)           1.023    24.189    floorIndicator[12]_i_4_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I2_O)        0.124    24.313 r  floorIndicator[3]_i_1/O
                         net (fo=4, routed)           0.347    24.660    floorIndicator[3]_i_1_n_0
    SLICE_X3Y105         FDRE                                         r  floorIndicator_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 floorButton[6]
                            (input port)
  Destination:            floorIndicator_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.660ns  (logic 3.569ns (14.473%)  route 21.091ns (85.527%))
  Logic Levels:           17  (CARRY4=6 IBUF=1 LUT5=1 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 f  floorButton[6] (IN)
                         net (fo=0)                   0.000     0.000    floorButton[6]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 f  floorButton_IBUF[6]_inst/O
                         net (fo=7, routed)           5.168     6.135    floorButton_IBUF[6]
    SLICE_X5Y99          LUT5 (Prop_lut5_I1_O)        0.124     6.259 r  minFloorvar[3]_i_2/O
                         net (fo=10, routed)          0.811     7.070    minFloorvar[3]_i_2_n_0
    SLICE_X7Y100         LUT6 (Prop_lut6_I0_O)        0.124     7.194 r  maxFloorvar[31]_i_2/O
                         net (fo=84, routed)          2.263     9.457    maxFloorvar[31]_i_2_n_0
    SLICE_X14Y109        LUT6 (Prop_lut6_I1_O)        0.124     9.581 r  destinationFloorvar[12]_i_23/O
                         net (fo=1, routed)           0.472    10.053    destinationFloorvar[12]_i_23_n_0
    SLICE_X14Y106        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.449 r  destinationFloorvar_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.449    destinationFloorvar_reg[12]_i_7_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.566 r  destinationFloorvar_reg[12]_i_5/CO[3]
                         net (fo=188, routed)         4.018    14.585    currentFloorvar1
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.124    14.709 r  currentFloorvar[3]_i_2/O
                         net (fo=26, routed)          0.978    15.686    currentFloorvar[3]
    SLICE_X11Y103        LUT6 (Prop_lut6_I0_O)        0.124    15.810 r  currentFloorvar[31]_i_44/O
                         net (fo=1, routed)           0.614    16.425    currentFloorvar[31]_i_44_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.932 r  currentFloorvar_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.932    currentFloorvar_reg[31]_i_33_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.046 r  currentFloorvar_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.046    currentFloorvar_reg[31]_i_24_n_0
    SLICE_X11Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.160 r  currentFloorvar_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.160    currentFloorvar_reg[31]_i_15_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.274 r  currentFloorvar_reg[31]_i_11/CO[3]
                         net (fo=43, routed)          2.491    19.764    currentFloorvar_reg[31]_i_11_n_0
    SLICE_X9Y103         LUT6 (Prop_lut6_I1_O)        0.124    19.888 r  currentFloorvar[10]_i_3/O
                         net (fo=2, routed)           0.903    20.791    currentFloorvar[10]_i_3_n_0
    SLICE_X7Y103         LUT6 (Prop_lut6_I5_O)        0.124    20.915 r  floorIndicator[12]_i_19/O
                         net (fo=1, routed)           0.867    21.783    floorIndicator[12]_i_19_n_0
    SLICE_X6Y103         LUT6 (Prop_lut6_I0_O)        0.124    21.907 r  floorIndicator[12]_i_10/O
                         net (fo=1, routed)           1.136    23.043    floorIndicator[12]_i_10_n_0
    SLICE_X6Y109         LUT6 (Prop_lut6_I3_O)        0.124    23.167 r  floorIndicator[12]_i_4/O
                         net (fo=7, routed)           1.023    24.189    floorIndicator[12]_i_4_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I2_O)        0.124    24.313 r  floorIndicator[3]_i_1/O
                         net (fo=4, routed)           0.347    24.660    floorIndicator[3]_i_1_n_0
    SLICE_X3Y105         FDRE                                         r  floorIndicator_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 floorButton[6]
                            (input port)
  Destination:            floorIndicator_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.563ns  (logic 3.569ns (14.530%)  route 20.994ns (85.470%))
  Logic Levels:           17  (CARRY4=6 IBUF=1 LUT5=1 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 f  floorButton[6] (IN)
                         net (fo=0)                   0.000     0.000    floorButton[6]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 f  floorButton_IBUF[6]_inst/O
                         net (fo=7, routed)           5.168     6.135    floorButton_IBUF[6]
    SLICE_X5Y99          LUT5 (Prop_lut5_I1_O)        0.124     6.259 r  minFloorvar[3]_i_2/O
                         net (fo=10, routed)          0.811     7.070    minFloorvar[3]_i_2_n_0
    SLICE_X7Y100         LUT6 (Prop_lut6_I0_O)        0.124     7.194 r  maxFloorvar[31]_i_2/O
                         net (fo=84, routed)          2.263     9.457    maxFloorvar[31]_i_2_n_0
    SLICE_X14Y109        LUT6 (Prop_lut6_I1_O)        0.124     9.581 r  destinationFloorvar[12]_i_23/O
                         net (fo=1, routed)           0.472    10.053    destinationFloorvar[12]_i_23_n_0
    SLICE_X14Y106        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.449 r  destinationFloorvar_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.449    destinationFloorvar_reg[12]_i_7_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.566 r  destinationFloorvar_reg[12]_i_5/CO[3]
                         net (fo=188, routed)         4.018    14.585    currentFloorvar1
    SLICE_X8Y101         LUT6 (Prop_lut6_I4_O)        0.124    14.709 r  currentFloorvar[3]_i_2/O
                         net (fo=26, routed)          0.978    15.686    currentFloorvar[3]
    SLICE_X11Y103        LUT6 (Prop_lut6_I0_O)        0.124    15.810 r  currentFloorvar[31]_i_44/O
                         net (fo=1, routed)           0.614    16.425    currentFloorvar[31]_i_44_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.932 r  currentFloorvar_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.932    currentFloorvar_reg[31]_i_33_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.046 r  currentFloorvar_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.046    currentFloorvar_reg[31]_i_24_n_0
    SLICE_X11Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.160 r  currentFloorvar_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.160    currentFloorvar_reg[31]_i_15_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.274 r  currentFloorvar_reg[31]_i_11/CO[3]
                         net (fo=43, routed)          2.473    19.746    currentFloorvar_reg[31]_i_11_n_0
    SLICE_X9Y104         LUT6 (Prop_lut6_I1_O)        0.124    19.870 f  currentFloorvar[8]_i_3/O
                         net (fo=3, routed)           0.864    20.734    currentFloorvar[8]_i_3_n_0
    SLICE_X4Y104         LUT6 (Prop_lut6_I5_O)        0.124    20.858 f  floorIndicator[7]_i_13/O
                         net (fo=1, routed)           0.879    21.737    floorIndicator[7]_i_13_n_0
    SLICE_X4Y104         LUT6 (Prop_lut6_I0_O)        0.124    21.861 f  floorIndicator[7]_i_6/O
                         net (fo=1, routed)           0.991    22.853    floorIndicator[7]_i_6_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I5_O)        0.124    22.977 f  floorIndicator[7]_i_2/O
                         net (fo=5, routed)           1.462    24.439    floorIndicator[7]_i_2_n_0
    SLICE_X0Y105         LUT6 (Prop_lut6_I5_O)        0.124    24.563 r  floorIndicator[7]_i_1/O
                         net (fo=1, routed)           0.000    24.563    floorIndicator[7]_i_1_n_0
    SLICE_X0Y105         FDRE                                         r  floorIndicator_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 destinationFloorvar_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            destinationFloorvar_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDCE                         0.000     0.000 r  destinationFloorvar_reg[1]/C
    SLICE_X5Y100         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  destinationFloorvar_reg[1]/Q
                         net (fo=2, routed)           0.114     0.255    destinationFloor[1]
    SLICE_X5Y100         LUT6 (Prop_lut6_I5_O)        0.045     0.300 r  destinationFloorvar[1]_i_1/O
                         net (fo=1, routed)           0.000     0.300    destinationFloorvar[1]_i_1_n_0
    SLICE_X5Y100         FDCE                                         r  destinationFloorvar_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 statevar_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            direction_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDCE                         0.000     0.000 r  statevar_reg[0]/C
    SLICE_X3Y109         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  statevar_reg[0]/Q
                         net (fo=134, routed)         0.121     0.262    state[0]
    SLICE_X2Y109         LUT6 (Prop_lut6_I2_O)        0.045     0.307 r  direction[2]_i_2/O
                         net (fo=1, routed)           0.000     0.307    direction[2]_i_2_n_0
    SLICE_X2Y109         FDRE                                         r  direction_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 currentFloorvar_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            currentFloorvar_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.186ns (59.983%)  route 0.124ns (40.017%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDCE                         0.000     0.000 r  currentFloorvar_reg[24]/C
    SLICE_X5Y109         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  currentFloorvar_reg[24]/Q
                         net (fo=16, routed)          0.124     0.265    currentFloor__0[24]
    SLICE_X5Y109         LUT6 (Prop_lut6_I3_O)        0.045     0.310 r  currentFloorvar[24]_i_1/O
                         net (fo=1, routed)           0.000     0.310    currentFloorvar[24]_i_1_n_0
    SLICE_X5Y109         FDCE                                         r  currentFloorvar_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 statevar_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            direction_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDCE                         0.000     0.000 r  statevar_reg[0]/C
    SLICE_X3Y109         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  statevar_reg[0]/Q
                         net (fo=134, routed)         0.125     0.266    state[0]
    SLICE_X2Y109         LUT5 (Prop_lut5_I2_O)        0.045     0.311 r  direction[0]_i_1/O
                         net (fo=1, routed)           0.000     0.311    direction[0]_i_1_n_0
    SLICE_X2Y109         FDRE                                         r  direction_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 currentFloorvar_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            currentFloorvar_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.186ns (58.114%)  route 0.134ns (41.886%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108         FDCE                         0.000     0.000 r  currentFloorvar_reg[23]/C
    SLICE_X5Y108         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  currentFloorvar_reg[23]/Q
                         net (fo=16, routed)          0.134     0.275    currentFloor__0[23]
    SLICE_X5Y108         LUT6 (Prop_lut6_I3_O)        0.045     0.320 r  currentFloorvar[23]_i_1/O
                         net (fo=2, routed)           0.000     0.320    currentFloorvar[23]_i_1_n_0
    SLICE_X5Y108         FDCE                                         r  currentFloorvar_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 statevar_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            direction_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.186ns (57.817%)  route 0.136ns (42.183%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDCE                         0.000     0.000 r  statevar_reg[1]/C
    SLICE_X3Y108         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  statevar_reg[1]/Q
                         net (fo=134, routed)         0.136     0.277    state[1]
    SLICE_X2Y108         LUT6 (Prop_lut6_I0_O)        0.045     0.322 r  direction[1]_i_1/O
                         net (fo=1, routed)           0.000     0.322    direction[1]_i_1_n_0
    SLICE_X2Y108         FDRE                                         r  direction_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 destinationFloorvar_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            destinationFloorvar_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDCE                         0.000     0.000 r  destinationFloorvar_reg[12]/C
    SLICE_X5Y101         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  destinationFloorvar_reg[12]/Q
                         net (fo=2, routed)           0.167     0.308    destinationFloor[12]
    SLICE_X5Y101         LUT6 (Prop_lut6_I5_O)        0.045     0.353 r  destinationFloorvar[12]_i_1/O
                         net (fo=1, routed)           0.000     0.353    destinationFloorvar[12]_i_1_n_0
    SLICE_X5Y101         FDCE                                         r  destinationFloorvar_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 destinationFloorvar_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            destinationFloorvar_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE                         0.000     0.000 r  destinationFloorvar_reg[11]/C
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  destinationFloorvar_reg[11]/Q
                         net (fo=2, routed)           0.168     0.309    destinationFloor[11]
    SLICE_X3Y100         LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  destinationFloorvar[11]_i_1/O
                         net (fo=1, routed)           0.000     0.354    destinationFloorvar[11]_i_1_n_0
    SLICE_X3Y100         FDCE                                         r  destinationFloorvar_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 destinationFloorvar_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            destinationFloorvar_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDCE                         0.000     0.000 r  destinationFloorvar_reg[5]/C
    SLICE_X3Y101         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  destinationFloorvar_reg[5]/Q
                         net (fo=2, routed)           0.168     0.309    destinationFloor[5]
    SLICE_X3Y101         LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  destinationFloorvar[5]_i_1/O
                         net (fo=1, routed)           0.000     0.354    destinationFloorvar[5]_i_1_n_0
    SLICE_X3Y101         FDCE                                         r  destinationFloorvar_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 maxFloorvar_reg[12]/C
                            (rising edge-triggered cell FDPE)
  Destination:            maxFloorvar_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y102        FDPE                         0.000     0.000 r  maxFloorvar_reg[12]/C
    SLICE_X13Y102        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  maxFloorvar_reg[12]/Q
                         net (fo=3, routed)           0.168     0.309    maxFloor[12]
    SLICE_X13Y102        LUT4 (Prop_lut4_I0_O)        0.045     0.354 r  maxFloorvar[12]_i_1/O
                         net (fo=2, routed)           0.000     0.354    maxFloorvar[12]
    SLICE_X13Y102        FDPE                                         r  maxFloorvar_reg[12]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u2/count_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.141ns  (logic 1.480ns (20.719%)  route 5.662ns (79.282%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=120, routed)         5.662     7.141    u2/reset_IBUF
    SLICE_X50Y97         FDCE                                         f  u2/count_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.512     4.935    u2/CLK
    SLICE_X50Y97         FDCE                                         r  u2/count_reg[28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u2/count_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.141ns  (logic 1.480ns (20.719%)  route 5.662ns (79.282%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=120, routed)         5.662     7.141    u2/reset_IBUF
    SLICE_X50Y97         FDCE                                         f  u2/count_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.512     4.935    u2/CLK
    SLICE_X50Y97         FDCE                                         r  u2/count_reg[30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u2/count_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.141ns  (logic 1.480ns (20.719%)  route 5.662ns (79.282%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=120, routed)         5.662     7.141    u2/reset_IBUF
    SLICE_X50Y97         FDCE                                         f  u2/count_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.512     4.935    u2/CLK
    SLICE_X50Y97         FDCE                                         r  u2/count_reg[31]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u2/count_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.113ns  (logic 1.480ns (20.801%)  route 5.633ns (79.199%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=120, routed)         5.633     7.113    u2/reset_IBUF
    SLICE_X48Y97         FDCE                                         f  u2/count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.514     4.937    u2/CLK
    SLICE_X48Y97         FDCE                                         r  u2/count_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u2/count_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.113ns  (logic 1.480ns (20.801%)  route 5.633ns (79.199%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=120, routed)         5.633     7.113    u2/reset_IBUF
    SLICE_X48Y97         FDCE                                         f  u2/count_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.514     4.937    u2/CLK
    SLICE_X48Y97         FDCE                                         r  u2/count_reg[27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u2/count_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.113ns  (logic 1.480ns (20.801%)  route 5.633ns (79.199%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=120, routed)         5.633     7.113    u2/reset_IBUF
    SLICE_X48Y97         FDCE                                         f  u2/count_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.514     4.937    u2/CLK
    SLICE_X48Y97         FDCE                                         r  u2/count_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u2/count_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.991ns  (logic 1.480ns (21.165%)  route 5.511ns (78.835%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=120, routed)         5.511     6.991    u2/reset_IBUF
    SLICE_X50Y96         FDCE                                         f  u2/count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511     4.934    u2/CLK
    SLICE_X50Y96         FDCE                                         r  u2/count_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u2/tmp_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.991ns  (logic 1.480ns (21.165%)  route 5.511ns (78.835%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=120, routed)         5.511     6.991    u2/reset_IBUF
    SLICE_X50Y96         FDCE                                         f  u2/tmp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511     4.934    u2/CLK
    SLICE_X50Y96         FDCE                                         r  u2/tmp_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u2/count_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.840ns  (logic 1.480ns (21.631%)  route 5.360ns (78.369%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=120, routed)         5.360     6.840    u2/reset_IBUF
    SLICE_X50Y95         FDCE                                         f  u2/count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511     4.934    u2/CLK
    SLICE_X50Y95         FDCE                                         r  u2/count_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u2/count_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.840ns  (logic 1.480ns (21.631%)  route 5.360ns (78.369%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=120, routed)         5.360     6.840    u2/reset_IBUF
    SLICE_X50Y95         FDCE                                         f  u2/count_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511     4.934    u2/CLK
    SLICE_X50Y95         FDCE                                         r  u2/count_reg[19]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u2/count_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.021ns  (logic 0.247ns (12.242%)  route 1.774ns (87.758%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  reset_IBUF_inst/O
                         net (fo=120, routed)         1.774     2.021    u2/reset_IBUF
    SLICE_X48Y96         FDCE                                         f  u2/count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.837     2.002    u2/CLK
    SLICE_X48Y96         FDCE                                         r  u2/count_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u2/count_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.021ns  (logic 0.247ns (12.242%)  route 1.774ns (87.758%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  reset_IBUF_inst/O
                         net (fo=120, routed)         1.774     2.021    u2/reset_IBUF
    SLICE_X48Y96         FDCE                                         f  u2/count_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.837     2.002    u2/CLK
    SLICE_X48Y96         FDCE                                         r  u2/count_reg[23]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u2/count_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.021ns  (logic 0.247ns (12.242%)  route 1.774ns (87.758%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  reset_IBUF_inst/O
                         net (fo=120, routed)         1.774     2.021    u2/reset_IBUF
    SLICE_X48Y96         FDCE                                         f  u2/count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.837     2.002    u2/CLK
    SLICE_X48Y96         FDCE                                         r  u2/count_reg[24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u2/count_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.021ns  (logic 0.247ns (12.242%)  route 1.774ns (87.758%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  reset_IBUF_inst/O
                         net (fo=120, routed)         1.774     2.021    u2/reset_IBUF
    SLICE_X48Y96         FDCE                                         f  u2/count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.837     2.002    u2/CLK
    SLICE_X48Y96         FDCE                                         r  u2/count_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u2/count_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.148ns  (logic 0.247ns (11.520%)  route 1.900ns (88.480%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  reset_IBUF_inst/O
                         net (fo=120, routed)         1.900     2.148    u2/reset_IBUF
    SLICE_X48Y94         FDCE                                         f  u2/count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.837     2.002    u2/CLK
    SLICE_X48Y94         FDCE                                         r  u2/count_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u2/count_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.148ns  (logic 0.247ns (11.520%)  route 1.900ns (88.480%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  reset_IBUF_inst/O
                         net (fo=120, routed)         1.900     2.148    u2/reset_IBUF
    SLICE_X48Y94         FDCE                                         f  u2/count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.837     2.002    u2/CLK
    SLICE_X48Y94         FDCE                                         r  u2/count_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u2/count_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.148ns  (logic 0.247ns (11.520%)  route 1.900ns (88.480%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  reset_IBUF_inst/O
                         net (fo=120, routed)         1.900     2.148    u2/reset_IBUF
    SLICE_X48Y94         FDCE                                         f  u2/count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.837     2.002    u2/CLK
    SLICE_X48Y94         FDCE                                         r  u2/count_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u2/count_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.221ns  (logic 0.247ns (11.140%)  route 1.974ns (88.860%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  reset_IBUF_inst/O
                         net (fo=120, routed)         1.974     2.221    u2/reset_IBUF
    SLICE_X48Y93         FDCE                                         f  u2/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.837     2.002    u2/CLK
    SLICE_X48Y93         FDCE                                         r  u2/count_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u2/count_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.221ns  (logic 0.247ns (11.140%)  route 1.974ns (88.860%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  reset_IBUF_inst/O
                         net (fo=120, routed)         1.974     2.221    u2/reset_IBUF
    SLICE_X48Y93         FDCE                                         f  u2/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.837     2.002    u2/CLK
    SLICE_X48Y93         FDCE                                         r  u2/count_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u2/count_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.221ns  (logic 0.247ns (11.140%)  route 1.974ns (88.860%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  reset_IBUF_inst/O
                         net (fo=120, routed)         1.974     2.221    u2/reset_IBUF
    SLICE_X48Y93         FDCE                                         f  u2/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.837     2.002    u2/CLK
    SLICE_X48Y93         FDCE                                         r  u2/count_reg[9]/C





