// Seed: 1939946962
module module_0;
  wor id_2;
  tri id_3;
  supply1 id_4 = 1;
  supply1 id_5;
  wire id_6;
  wand id_7 = id_1, id_8;
  wire id_9;
  assign module_1.id_3 = 0;
  assign id_4 = id_7;
  assign id_1 = id_2;
  always @(id_5 or posedge 1) #1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  reg id_6;
  supply1 id_7 = 1 < id_2, id_8;
  assign id_7 = 1'h0;
  initial if (1 && id_3) id_6 <= id_3;
  module_0 modCall_1 ();
endmodule
