|datapath
clk => stage0:stage0_0.clk
clk => reg16:PR0_pc.clk
clk => reg16:PR0_instr.clk
clk => reg8:PR0_mux.clk
clk => stage1:stage1_1.clk
clk => reg16:PR1_SE9.clk
clk => reg16:PR1_SE6.clk
clk => reg16:PR1_LS7.clk
clk => reg16:PR1_pc.clk
clk => reg16:PR1_instr.clk
clk => reg3:PR1_pe.clk
clk => reg16:PR1_ctrl.clk
clk => stage2:stage2_2.clk
clk => reg16:PR2_pc.clk
clk => reg16:PR2_SE6.clk
clk => reg16:PR2_LS7.clk
clk => reg16:PR2_d1.clk
clk => reg16:PR2_d2.clk
clk => reg3:PR2_rfa1.clk
clk => reg3:PR2_rfa2.clk
clk => reg3:PR2_rfa3.clk
clk => reg16:PR2_ctrl.clk
clk => reg16:PR2_adderout.clk
clk => reg16:PR2_lmloop.clk
clk => stage3:stage3_1.clk
clk => reg16:PR3_pc.clk
clk => reg16:PR3_ctrl.clk
clk => reg16:PR3_LS7.clk
clk => reg3:PR3_rfa3.clk
clk => reg16:PR3_aluout.clk
clk => reg16:PR3_newd2.clk
clk => reg1:zero_flag.clk
clk => reg1:carry_flag.clk
clk => stage4:stage4_1.clk
clk => reg16:PR4_pc.clk
clk => reg16:PR4_ctrl.clk
clk => reg16:PR4_LS7.clk
clk => reg3:PR4_rfa3.clk
clk => reg16:PR4_memdout.clk
clk => reg16:PR4_aluout.clk
rst => create_bubble2.IN1
rst => NOP_DH.IN1
rst => create_bubble3.IN1
rst => create_bubble5.IN1
rst => stage0:stage0_0.rst
rst => reg16:PR0_pc.reset
rst => reg16:PR0_instr.reset
rst => reg8:PR0_mux.reset
rst => stage1:stage1_1.rst
rst => reg16:PR1_SE9.reset
rst => reg16:PR1_SE6.reset
rst => reg16:PR1_LS7.reset
rst => reg16:PR1_pc.reset
rst => reg16:PR1_instr.reset
rst => reg3:PR1_pe.reset
rst => stage2:stage2_2.rst
rst => reg16:PR2_pc.reset
rst => reg16:PR2_SE6.reset
rst => reg16:PR2_LS7.reset
rst => reg16:PR2_d1.reset
rst => reg16:PR2_d2.reset
rst => reg3:PR2_rfa1.reset
rst => reg3:PR2_rfa2.reset
rst => reg3:PR2_rfa3.reset
rst => reg16:PR2_adderout.reset
rst => reg16:PR2_lmloop.reset
rst => stage3:stage3_1.rst
rst => reg16:PR3_pc.reset
rst => reg16:PR3_LS7.reset
rst => reg3:PR3_rfa3.reset
rst => reg16:PR3_aluout.reset
rst => reg16:PR3_newd2.reset
rst => reg1:zero_flag.reset
rst => reg1:carry_flag.reset
rst => stage4:stage4_1.rst
rst => reg16:PR4_pc.reset
rst => reg16:PR4_LS7.reset
rst => reg3:PR4_rfa3.reset
rst => reg16:PR4_memdout.reset
rst => reg16:PR4_aluout.reset
output <= control:ctrl.output[0]


|datapath|stage0:stage0_0
input_pc[0] => reg16:PC.D[0]
input_pc[1] => reg16:PC.D[1]
input_pc[2] => reg16:PC.D[2]
input_pc[3] => reg16:PC.D[3]
input_pc[4] => reg16:PC.D[4]
input_pc[5] => reg16:PC.D[5]
input_pc[6] => reg16:PC.D[6]
input_pc[7] => reg16:PC.D[7]
input_pc[8] => reg16:PC.D[8]
input_pc[9] => reg16:PC.D[9]
input_pc[10] => reg16:PC.D[10]
input_pc[11] => reg16:PC.D[11]
input_pc[12] => reg16:PC.D[12]
input_pc[13] => reg16:PC.D[13]
input_pc[14] => reg16:PC.D[14]
input_pc[15] => reg16:PC.D[15]
control_signal[0] => ~NO_FANOUT~
control_signal[1] => ~NO_FANOUT~
control_signal[2] => ~NO_FANOUT~
control_signal[3] => ~NO_FANOUT~
control_signal[4] => ~NO_FANOUT~
control_signal[5] => ~NO_FANOUT~
control_signal[6] => ~NO_FANOUT~
control_signal[7] => ~NO_FANOUT~
control_signal[8] => ~NO_FANOUT~
control_signal[9] => ~NO_FANOUT~
control_signal[10] => ~NO_FANOUT~
control_signal[11] => ~NO_FANOUT~
control_signal[12] => ~NO_FANOUT~
control_signal[13] => ~NO_FANOUT~
control_signal[14] => ~NO_FANOUT~
control_signal[15] => mux2:M10.s
r7_wr => PC_WR.IN0
clk => reg16:PC.clk
clk => memory:InstrMem.clk
rst => reg16:PC.reset
pause => PC_WR.IN1
output_decoder[0] => mux2:M10.a1[0]
output_decoder[1] => mux2:M10.a1[1]
output_decoder[2] => mux2:M10.a1[2]
output_decoder[3] => mux2:M10.a1[3]
output_decoder[4] => mux2:M10.a1[4]
output_decoder[5] => mux2:M10.a1[5]
output_decoder[6] => mux2:M10.a1[6]
output_decoder[7] => mux2:M10.a1[7]
output_pc[0] <= reg16:PC.Q[0]
output_pc[1] <= reg16:PC.Q[1]
output_pc[2] <= reg16:PC.Q[2]
output_pc[3] <= reg16:PC.Q[3]
output_pc[4] <= reg16:PC.Q[4]
output_pc[5] <= reg16:PC.Q[5]
output_pc[6] <= reg16:PC.Q[6]
output_pc[7] <= reg16:PC.Q[7]
output_pc[8] <= reg16:PC.Q[8]
output_pc[9] <= reg16:PC.Q[9]
output_pc[10] <= reg16:PC.Q[10]
output_pc[11] <= reg16:PC.Q[11]
output_pc[12] <= reg16:PC.Q[12]
output_pc[13] <= reg16:PC.Q[13]
output_pc[14] <= reg16:PC.Q[14]
output_pc[15] <= reg16:PC.Q[15]
output_mem[0] <= memory:InstrMem.dout[0]
output_mem[1] <= memory:InstrMem.dout[1]
output_mem[2] <= memory:InstrMem.dout[2]
output_mem[3] <= memory:InstrMem.dout[3]
output_mem[4] <= memory:InstrMem.dout[4]
output_mem[5] <= memory:InstrMem.dout[5]
output_mem[6] <= memory:InstrMem.dout[6]
output_mem[7] <= memory:InstrMem.dout[7]
output_mem[8] <= memory:InstrMem.dout[8]
output_mem[9] <= memory:InstrMem.dout[9]
output_mem[10] <= memory:InstrMem.dout[10]
output_mem[11] <= memory:InstrMem.dout[11]
output_mem[12] <= memory:InstrMem.dout[12]
output_mem[13] <= memory:InstrMem.dout[13]
output_mem[14] <= memory:InstrMem.dout[14]
output_mem[15] <= memory:InstrMem.dout[15]
output_m10[0] <= mux2:M10.o[0]
output_m10[1] <= mux2:M10.o[1]
output_m10[2] <= mux2:M10.o[2]
output_m10[3] <= mux2:M10.o[3]
output_m10[4] <= mux2:M10.o[4]
output_m10[5] <= mux2:M10.o[5]
output_m10[6] <= mux2:M10.o[6]
output_m10[7] <= mux2:M10.o[7]


|datapath|stage0:stage0_0|reg16:PC
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
WR => Q[15]~reg0.ENA
WR => Q[14]~reg0.ENA
WR => Q[13]~reg0.ENA
WR => Q[12]~reg0.ENA
WR => Q[11]~reg0.ENA
WR => Q[10]~reg0.ENA
WR => Q[9]~reg0.ENA
WR => Q[8]~reg0.ENA
WR => Q[7]~reg0.ENA
WR => Q[6]~reg0.ENA
WR => Q[5]~reg0.ENA
WR => Q[4]~reg0.ENA
WR => Q[3]~reg0.ENA
WR => Q[2]~reg0.ENA
WR => Q[1]~reg0.ENA
WR => Q[0]~reg0.ENA
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
reset => Q[8]~reg0.ACLR
reset => Q[9]~reg0.ACLR
reset => Q[10]~reg0.ACLR
reset => Q[11]~reg0.ACLR
reset => Q[12]~reg0.ACLR
reset => Q[13]~reg0.ACLR
reset => Q[14]~reg0.ACLR
reset => Q[15]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|stage0:stage0_0|memory:InstrMem
en => RAM.OUTPUTSELECT
en => dout.OUTPUTSELECT
en => dout.OUTPUTSELECT
en => dout.OUTPUTSELECT
en => dout.OUTPUTSELECT
en => dout.OUTPUTSELECT
en => dout.OUTPUTSELECT
en => dout.OUTPUTSELECT
en => dout.OUTPUTSELECT
en => dout.OUTPUTSELECT
en => dout.OUTPUTSELECT
en => dout.OUTPUTSELECT
en => dout.OUTPUTSELECT
en => dout.OUTPUTSELECT
en => dout.OUTPUTSELECT
en => dout.OUTPUTSELECT
en => dout.OUTPUTSELECT
clk => RAM~20.CLK
clk => RAM~0.CLK
clk => RAM~1.CLK
clk => RAM~2.CLK
clk => RAM~3.CLK
clk => RAM~4.CLK
clk => RAM~5.CLK
clk => RAM~6.CLK
clk => RAM~7.CLK
clk => RAM~8.CLK
clk => RAM~9.CLK
clk => RAM~10.CLK
clk => RAM~11.CLK
clk => RAM~12.CLK
clk => RAM~13.CLK
clk => RAM~14.CLK
clk => RAM~15.CLK
clk => RAM~16.CLK
clk => RAM~17.CLK
clk => RAM~18.CLK
clk => RAM~19.CLK
clk => RAM.CLK0
RD => RAM.OUTPUTSELECT
RD => dout.OUTPUTSELECT
RD => dout.OUTPUTSELECT
RD => dout.OUTPUTSELECT
RD => dout.OUTPUTSELECT
RD => dout.OUTPUTSELECT
RD => dout.OUTPUTSELECT
RD => dout.OUTPUTSELECT
RD => dout.OUTPUTSELECT
RD => dout.OUTPUTSELECT
RD => dout.OUTPUTSELECT
RD => dout.OUTPUTSELECT
RD => dout.OUTPUTSELECT
RD => dout.OUTPUTSELECT
RD => dout.OUTPUTSELECT
RD => dout.OUTPUTSELECT
RD => dout.OUTPUTSELECT
WR => RAM.DATAA
mem_a[0] => RAM~3.DATAIN
mem_a[0] => RAM.WADDR
mem_a[0] => RAM.RADDR
mem_a[1] => RAM~2.DATAIN
mem_a[1] => RAM.WADDR1
mem_a[1] => RAM.RADDR1
mem_a[2] => RAM~1.DATAIN
mem_a[2] => RAM.WADDR2
mem_a[2] => RAM.RADDR2
mem_a[3] => RAM~0.DATAIN
mem_a[3] => RAM.WADDR3
mem_a[3] => RAM.RADDR3
mem_a[4] => ~NO_FANOUT~
mem_a[5] => ~NO_FANOUT~
mem_a[6] => ~NO_FANOUT~
mem_a[7] => ~NO_FANOUT~
mem_a[8] => ~NO_FANOUT~
mem_a[9] => ~NO_FANOUT~
mem_a[10] => ~NO_FANOUT~
mem_a[11] => ~NO_FANOUT~
mem_a[12] => ~NO_FANOUT~
mem_a[13] => ~NO_FANOUT~
mem_a[14] => ~NO_FANOUT~
mem_a[15] => ~NO_FANOUT~
din[0] => RAM~19.DATAIN
din[0] => RAM.DATAIN
din[1] => RAM~18.DATAIN
din[1] => RAM.DATAIN1
din[2] => RAM~17.DATAIN
din[2] => RAM.DATAIN2
din[3] => RAM~16.DATAIN
din[3] => RAM.DATAIN3
din[4] => RAM~15.DATAIN
din[4] => RAM.DATAIN4
din[5] => RAM~14.DATAIN
din[5] => RAM.DATAIN5
din[6] => RAM~13.DATAIN
din[6] => RAM.DATAIN6
din[7] => RAM~12.DATAIN
din[7] => RAM.DATAIN7
din[8] => RAM~11.DATAIN
din[8] => RAM.DATAIN8
din[9] => RAM~10.DATAIN
din[9] => RAM.DATAIN9
din[10] => RAM~9.DATAIN
din[10] => RAM.DATAIN10
din[11] => RAM~8.DATAIN
din[11] => RAM.DATAIN11
din[12] => RAM~7.DATAIN
din[12] => RAM.DATAIN12
din[13] => RAM~6.DATAIN
din[13] => RAM.DATAIN13
din[14] => RAM~5.DATAIN
din[14] => RAM.DATAIN14
din[15] => RAM~4.DATAIN
din[15] => RAM.DATAIN15
dout[0] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|stage0:stage0_0|mux2:M10
a1[0] => o.DATAB
a1[1] => o.DATAB
a1[2] => o.DATAB
a1[3] => o.DATAB
a1[4] => o.DATAB
a1[5] => o.DATAB
a1[6] => o.DATAB
a1[7] => o.DATAB
a0[0] => o.DATAA
a0[1] => o.DATAA
a0[2] => o.DATAA
a0[3] => o.DATAA
a0[4] => o.DATAA
a0[5] => o.DATAA
a0[6] => o.DATAA
a0[7] => o.DATAA
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o.DB_MAX_OUTPUT_PORT_TYPE


|datapath|reg16:PR0_pc
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
WR => Q[15]~reg0.ENA
WR => Q[14]~reg0.ENA
WR => Q[13]~reg0.ENA
WR => Q[12]~reg0.ENA
WR => Q[11]~reg0.ENA
WR => Q[10]~reg0.ENA
WR => Q[9]~reg0.ENA
WR => Q[8]~reg0.ENA
WR => Q[7]~reg0.ENA
WR => Q[6]~reg0.ENA
WR => Q[5]~reg0.ENA
WR => Q[4]~reg0.ENA
WR => Q[3]~reg0.ENA
WR => Q[2]~reg0.ENA
WR => Q[1]~reg0.ENA
WR => Q[0]~reg0.ENA
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
reset => Q[8]~reg0.ACLR
reset => Q[9]~reg0.ACLR
reset => Q[10]~reg0.ACLR
reset => Q[11]~reg0.ACLR
reset => Q[12]~reg0.ACLR
reset => Q[13]~reg0.ACLR
reset => Q[14]~reg0.ACLR
reset => Q[15]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|reg16:PR0_instr
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
WR => Q[15]~reg0.ENA
WR => Q[14]~reg0.ENA
WR => Q[13]~reg0.ENA
WR => Q[12]~reg0.ENA
WR => Q[11]~reg0.ENA
WR => Q[10]~reg0.ENA
WR => Q[9]~reg0.ENA
WR => Q[8]~reg0.ENA
WR => Q[7]~reg0.ENA
WR => Q[6]~reg0.ENA
WR => Q[5]~reg0.ENA
WR => Q[4]~reg0.ENA
WR => Q[3]~reg0.ENA
WR => Q[2]~reg0.ENA
WR => Q[1]~reg0.ENA
WR => Q[0]~reg0.ENA
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
reset => Q[8]~reg0.ACLR
reset => Q[9]~reg0.ACLR
reset => Q[10]~reg0.ACLR
reset => Q[11]~reg0.ACLR
reset => Q[12]~reg0.ACLR
reset => Q[13]~reg0.ACLR
reset => Q[14]~reg0.ACLR
reset => Q[15]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|reg8:PR0_mux
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
WR => Q[7]~reg0.ENA
WR => Q[6]~reg0.ENA
WR => Q[5]~reg0.ENA
WR => Q[4]~reg0.ENA
WR => Q[3]~reg0.ENA
WR => Q[2]~reg0.ENA
WR => Q[1]~reg0.ENA
WR => Q[0]~reg0.ENA
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|stage1:stage1_1
instruction[0] => LS7:LS7_1.input[0]
instruction[0] => SE9:SE9_1.input[0]
instruction[0] => SE6:SE6_1.input[0]
instruction[1] => LS7:LS7_1.input[1]
instruction[1] => SE9:SE9_1.input[1]
instruction[1] => SE6:SE6_1.input[1]
instruction[2] => LS7:LS7_1.input[2]
instruction[2] => SE9:SE9_1.input[2]
instruction[2] => SE6:SE6_1.input[2]
instruction[3] => LS7:LS7_1.input[3]
instruction[3] => SE9:SE9_1.input[3]
instruction[3] => SE6:SE6_1.input[3]
instruction[4] => LS7:LS7_1.input[4]
instruction[4] => SE9:SE9_1.input[4]
instruction[4] => SE6:SE6_1.input[4]
instruction[5] => LS7:LS7_1.input[5]
instruction[5] => SE9:SE9_1.input[5]
instruction[5] => SE6:SE6_1.input[5]
instruction[6] => LS7:LS7_1.input[6]
instruction[6] => SE9:SE9_1.input[6]
instruction[7] => LS7:LS7_1.input[7]
instruction[7] => SE9:SE9_1.input[7]
instruction[8] => LS7:LS7_1.input[8]
instruction[8] => SE9:SE9_1.input[8]
instruction[9] => ~NO_FANOUT~
instruction[10] => ~NO_FANOUT~
instruction[11] => ~NO_FANOUT~
instruction[12] => ~NO_FANOUT~
instruction[13] => ~NO_FANOUT~
instruction[14] => ~NO_FANOUT~
instruction[15] => ~NO_FANOUT~
p_reg0_m10[0] => encoder:PE.input[0]
p_reg0_m10[0] => decoder:DE.t3[0]
p_reg0_m10[1] => encoder:PE.input[1]
p_reg0_m10[1] => decoder:DE.t3[1]
p_reg0_m10[2] => encoder:PE.input[2]
p_reg0_m10[2] => decoder:DE.t3[2]
p_reg0_m10[3] => encoder:PE.input[3]
p_reg0_m10[3] => decoder:DE.t3[3]
p_reg0_m10[4] => encoder:PE.input[4]
p_reg0_m10[4] => decoder:DE.t3[4]
p_reg0_m10[5] => encoder:PE.input[5]
p_reg0_m10[5] => decoder:DE.t3[5]
p_reg0_m10[6] => encoder:PE.input[6]
p_reg0_m10[6] => decoder:DE.t3[6]
p_reg0_m10[7] => encoder:PE.input[7]
p_reg0_m10[7] => decoder:DE.t3[7]
clk => ~NO_FANOUT~
rst => ~NO_FANOUT~
output_SE9[0] <= SE9:SE9_1.output[0]
output_SE9[1] <= SE9:SE9_1.output[1]
output_SE9[2] <= SE9:SE9_1.output[2]
output_SE9[3] <= SE9:SE9_1.output[3]
output_SE9[4] <= SE9:SE9_1.output[4]
output_SE9[5] <= SE9:SE9_1.output[5]
output_SE9[6] <= SE9:SE9_1.output[6]
output_SE9[7] <= SE9:SE9_1.output[7]
output_SE9[8] <= SE9:SE9_1.output[8]
output_SE9[9] <= SE9:SE9_1.output[9]
output_SE9[10] <= SE9:SE9_1.output[10]
output_SE9[11] <= SE9:SE9_1.output[11]
output_SE9[12] <= SE9:SE9_1.output[12]
output_SE9[13] <= SE9:SE9_1.output[13]
output_SE9[14] <= SE9:SE9_1.output[14]
output_SE9[15] <= SE9:SE9_1.output[15]
output_SE6[0] <= SE6:SE6_1.output[0]
output_SE6[1] <= SE6:SE6_1.output[1]
output_SE6[2] <= SE6:SE6_1.output[2]
output_SE6[3] <= SE6:SE6_1.output[3]
output_SE6[4] <= SE6:SE6_1.output[4]
output_SE6[5] <= SE6:SE6_1.output[5]
output_SE6[6] <= SE6:SE6_1.output[6]
output_SE6[7] <= SE6:SE6_1.output[7]
output_SE6[8] <= SE6:SE6_1.output[8]
output_SE6[9] <= SE6:SE6_1.output[9]
output_SE6[10] <= SE6:SE6_1.output[10]
output_SE6[11] <= SE6:SE6_1.output[11]
output_SE6[12] <= SE6:SE6_1.output[12]
output_SE6[13] <= SE6:SE6_1.output[13]
output_SE6[14] <= SE6:SE6_1.output[14]
output_SE6[15] <= SE6:SE6_1.output[15]
output_LS7[0] <= LS7:LS7_1.output[0]
output_LS7[1] <= LS7:LS7_1.output[1]
output_LS7[2] <= LS7:LS7_1.output[2]
output_LS7[3] <= LS7:LS7_1.output[3]
output_LS7[4] <= LS7:LS7_1.output[4]
output_LS7[5] <= LS7:LS7_1.output[5]
output_LS7[6] <= LS7:LS7_1.output[6]
output_LS7[7] <= LS7:LS7_1.output[7]
output_LS7[8] <= LS7:LS7_1.output[8]
output_LS7[9] <= LS7:LS7_1.output[9]
output_LS7[10] <= LS7:LS7_1.output[10]
output_LS7[11] <= LS7:LS7_1.output[11]
output_LS7[12] <= LS7:LS7_1.output[12]
output_LS7[13] <= LS7:LS7_1.output[13]
output_LS7[14] <= LS7:LS7_1.output[14]
output_LS7[15] <= LS7:LS7_1.output[15]
output_pe[0] <= encoder:PE.output[0]
output_pe[1] <= encoder:PE.output[1]
output_pe[2] <= encoder:PE.output[2]
output_decoder[0] <= decoder:DE.next_t3[0]
output_decoder[1] <= decoder:DE.next_t3[1]
output_decoder[2] <= decoder:DE.next_t3[2]
output_decoder[3] <= decoder:DE.next_t3[3]
output_decoder[4] <= decoder:DE.next_t3[4]
output_decoder[5] <= decoder:DE.next_t3[5]
output_decoder[6] <= decoder:DE.next_t3[6]
output_decoder[7] <= decoder:DE.next_t3[7]
done <= decoder:DE.done


|datapath|stage1:stage1_1|LS7:LS7_1
input[0] => output[7].DATAIN
input[1] => output[8].DATAIN
input[2] => output[9].DATAIN
input[3] => output[10].DATAIN
input[4] => output[11].DATAIN
input[5] => output[12].DATAIN
input[6] => output[13].DATAIN
input[7] => output[14].DATAIN
input[8] => output[15].DATAIN
output[0] <= <GND>
output[1] <= <GND>
output[2] <= <GND>
output[3] <= <GND>
output[4] <= <GND>
output[5] <= <GND>
output[6] <= <GND>
output[7] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= input[6].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= input[7].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= input[8].DB_MAX_OUTPUT_PORT_TYPE


|datapath|stage1:stage1_1|SE9:SE9_1
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
input[8] => output[9].DATAIN
input[8] => output[8].DATAIN
input[8] => output[15].DATAIN
input[8] => output[14].DATAIN
input[8] => output[13].DATAIN
input[8] => output[12].DATAIN
input[8] => output[11].DATAIN
input[8] => output[10].DATAIN
output[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= input[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= input[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= input[8].DB_MAX_OUTPUT_PORT_TYPE


|datapath|stage1:stage1_1|SE6:SE6_1
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[6].DATAIN
input[5] => output[5].DATAIN
input[5] => output[15].DATAIN
input[5] => output[14].DATAIN
input[5] => output[13].DATAIN
input[5] => output[12].DATAIN
input[5] => output[11].DATAIN
input[5] => output[10].DATAIN
input[5] => output[9].DATAIN
input[5] => output[8].DATAIN
input[5] => output[7].DATAIN
output[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= input[5].DB_MAX_OUTPUT_PORT_TYPE


|datapath|stage1:stage1_1|encoder:PE
input[0] => output.OUTPUTSELECT
input[0] => output.OUTPUTSELECT
input[0] => output.OUTPUTSELECT
input[1] => output.OUTPUTSELECT
input[1] => output.OUTPUTSELECT
input[1] => output.OUTPUTSELECT
input[2] => output.OUTPUTSELECT
input[2] => output.OUTPUTSELECT
input[2] => output.OUTPUTSELECT
input[3] => output.OUTPUTSELECT
input[3] => output.OUTPUTSELECT
input[3] => output.DATAA
input[4] => output.OUTPUTSELECT
input[4] => output.OUTPUTSELECT
input[5] => output.OUTPUTSELECT
input[5] => output.DATAA
input[6] => output.DATAA
input[7] => ~NO_FANOUT~
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE


|datapath|stage1:stage1_1|decoder:DE
t3[0] => sig.IN1
t3[1] => sig.IN1
t3[2] => sig.IN1
t3[3] => sig.IN1
t3[4] => sig.IN1
t3[5] => sig.IN1
t3[6] => sig.IN1
t3[7] => sig.IN1
input[0] => sig.IN1
input[0] => sig.IN1
input[0] => sig.IN1
input[0] => sig.IN1
input[0] => sig.IN1
input[0] => sig.IN1
input[0] => sig.IN1
input[0] => sig.IN1
input[1] => sig.IN0
input[1] => sig.IN0
input[1] => sig.IN0
input[1] => sig.IN0
input[2] => sig.IN1
input[2] => sig.IN1
input[2] => sig.IN1
input[2] => sig.IN1
next_t3[0] <= sig.DB_MAX_OUTPUT_PORT_TYPE
next_t3[1] <= sig.DB_MAX_OUTPUT_PORT_TYPE
next_t3[2] <= sig.DB_MAX_OUTPUT_PORT_TYPE
next_t3[3] <= sig.DB_MAX_OUTPUT_PORT_TYPE
next_t3[4] <= sig.DB_MAX_OUTPUT_PORT_TYPE
next_t3[5] <= sig.DB_MAX_OUTPUT_PORT_TYPE
next_t3[6] <= sig.DB_MAX_OUTPUT_PORT_TYPE
next_t3[7] <= sig.DB_MAX_OUTPUT_PORT_TYPE
done <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|control:ctrl
instruction[0] => ~NO_FANOUT~
instruction[1] => ~NO_FANOUT~
instruction[2] => ~NO_FANOUT~
instruction[3] => ~NO_FANOUT~
instruction[4] => ~NO_FANOUT~
instruction[5] => ~NO_FANOUT~
instruction[6] => ~NO_FANOUT~
instruction[7] => ~NO_FANOUT~
instruction[8] => ~NO_FANOUT~
instruction[9] => ~NO_FANOUT~
instruction[10] => ~NO_FANOUT~
instruction[11] => ~NO_FANOUT~
instruction[12] => Equal0.IN7
instruction[12] => Equal1.IN7
instruction[12] => Equal2.IN7
instruction[12] => Equal3.IN7
instruction[12] => Equal4.IN7
instruction[12] => Equal5.IN7
instruction[12] => Equal6.IN7
instruction[12] => Equal7.IN7
instruction[12] => Equal8.IN7
instruction[12] => Equal9.IN7
instruction[12] => Equal10.IN7
instruction[13] => Equal0.IN6
instruction[13] => Equal1.IN6
instruction[13] => Equal2.IN6
instruction[13] => Equal3.IN6
instruction[13] => Equal4.IN6
instruction[13] => Equal5.IN6
instruction[13] => Equal6.IN6
instruction[13] => Equal7.IN6
instruction[13] => Equal8.IN6
instruction[13] => Equal9.IN6
instruction[13] => Equal10.IN6
instruction[14] => Equal0.IN5
instruction[14] => Equal1.IN5
instruction[14] => Equal2.IN5
instruction[14] => Equal3.IN5
instruction[14] => Equal4.IN5
instruction[14] => Equal5.IN5
instruction[14] => Equal6.IN5
instruction[14] => Equal7.IN5
instruction[14] => Equal8.IN5
instruction[14] => Equal9.IN5
instruction[14] => Equal10.IN5
instruction[15] => Equal0.IN4
instruction[15] => Equal1.IN4
instruction[15] => Equal2.IN4
instruction[15] => Equal3.IN4
instruction[15] => Equal4.IN4
instruction[15] => Equal5.IN4
instruction[15] => Equal6.IN4
instruction[15] => Equal7.IN4
instruction[15] => Equal8.IN4
instruction[15] => Equal9.IN4
instruction[15] => Equal10.IN4
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE


|datapath|reg16:PR1_SE9
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
WR => Q[15]~reg0.ENA
WR => Q[14]~reg0.ENA
WR => Q[13]~reg0.ENA
WR => Q[12]~reg0.ENA
WR => Q[11]~reg0.ENA
WR => Q[10]~reg0.ENA
WR => Q[9]~reg0.ENA
WR => Q[8]~reg0.ENA
WR => Q[7]~reg0.ENA
WR => Q[6]~reg0.ENA
WR => Q[5]~reg0.ENA
WR => Q[4]~reg0.ENA
WR => Q[3]~reg0.ENA
WR => Q[2]~reg0.ENA
WR => Q[1]~reg0.ENA
WR => Q[0]~reg0.ENA
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
reset => Q[8]~reg0.ACLR
reset => Q[9]~reg0.ACLR
reset => Q[10]~reg0.ACLR
reset => Q[11]~reg0.ACLR
reset => Q[12]~reg0.ACLR
reset => Q[13]~reg0.ACLR
reset => Q[14]~reg0.ACLR
reset => Q[15]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|reg16:PR1_SE6
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
WR => Q[15]~reg0.ENA
WR => Q[14]~reg0.ENA
WR => Q[13]~reg0.ENA
WR => Q[12]~reg0.ENA
WR => Q[11]~reg0.ENA
WR => Q[10]~reg0.ENA
WR => Q[9]~reg0.ENA
WR => Q[8]~reg0.ENA
WR => Q[7]~reg0.ENA
WR => Q[6]~reg0.ENA
WR => Q[5]~reg0.ENA
WR => Q[4]~reg0.ENA
WR => Q[3]~reg0.ENA
WR => Q[2]~reg0.ENA
WR => Q[1]~reg0.ENA
WR => Q[0]~reg0.ENA
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
reset => Q[8]~reg0.ACLR
reset => Q[9]~reg0.ACLR
reset => Q[10]~reg0.ACLR
reset => Q[11]~reg0.ACLR
reset => Q[12]~reg0.ACLR
reset => Q[13]~reg0.ACLR
reset => Q[14]~reg0.ACLR
reset => Q[15]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|reg16:PR1_LS7
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
WR => Q[15]~reg0.ENA
WR => Q[14]~reg0.ENA
WR => Q[13]~reg0.ENA
WR => Q[12]~reg0.ENA
WR => Q[11]~reg0.ENA
WR => Q[10]~reg0.ENA
WR => Q[9]~reg0.ENA
WR => Q[8]~reg0.ENA
WR => Q[7]~reg0.ENA
WR => Q[6]~reg0.ENA
WR => Q[5]~reg0.ENA
WR => Q[4]~reg0.ENA
WR => Q[3]~reg0.ENA
WR => Q[2]~reg0.ENA
WR => Q[1]~reg0.ENA
WR => Q[0]~reg0.ENA
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
reset => Q[8]~reg0.ACLR
reset => Q[9]~reg0.ACLR
reset => Q[10]~reg0.ACLR
reset => Q[11]~reg0.ACLR
reset => Q[12]~reg0.ACLR
reset => Q[13]~reg0.ACLR
reset => Q[14]~reg0.ACLR
reset => Q[15]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|reg16:PR1_pc
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
WR => Q[15]~reg0.ENA
WR => Q[14]~reg0.ENA
WR => Q[13]~reg0.ENA
WR => Q[12]~reg0.ENA
WR => Q[11]~reg0.ENA
WR => Q[10]~reg0.ENA
WR => Q[9]~reg0.ENA
WR => Q[8]~reg0.ENA
WR => Q[7]~reg0.ENA
WR => Q[6]~reg0.ENA
WR => Q[5]~reg0.ENA
WR => Q[4]~reg0.ENA
WR => Q[3]~reg0.ENA
WR => Q[2]~reg0.ENA
WR => Q[1]~reg0.ENA
WR => Q[0]~reg0.ENA
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
reset => Q[8]~reg0.ACLR
reset => Q[9]~reg0.ACLR
reset => Q[10]~reg0.ACLR
reset => Q[11]~reg0.ACLR
reset => Q[12]~reg0.ACLR
reset => Q[13]~reg0.ACLR
reset => Q[14]~reg0.ACLR
reset => Q[15]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|reg16:PR1_instr
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
WR => Q[15]~reg0.ENA
WR => Q[14]~reg0.ENA
WR => Q[13]~reg0.ENA
WR => Q[12]~reg0.ENA
WR => Q[11]~reg0.ENA
WR => Q[10]~reg0.ENA
WR => Q[9]~reg0.ENA
WR => Q[8]~reg0.ENA
WR => Q[7]~reg0.ENA
WR => Q[6]~reg0.ENA
WR => Q[5]~reg0.ENA
WR => Q[4]~reg0.ENA
WR => Q[3]~reg0.ENA
WR => Q[2]~reg0.ENA
WR => Q[1]~reg0.ENA
WR => Q[0]~reg0.ENA
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
reset => Q[8]~reg0.ACLR
reset => Q[9]~reg0.ACLR
reset => Q[10]~reg0.ACLR
reset => Q[11]~reg0.ACLR
reset => Q[12]~reg0.ACLR
reset => Q[13]~reg0.ACLR
reset => Q[14]~reg0.ACLR
reset => Q[15]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|reg3:PR1_pe
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
WR => Q[2]~reg0.ENA
WR => Q[1]~reg0.ENA
WR => Q[0]~reg0.ENA
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|reg16:PR1_ctrl
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
WR => Q[15]~reg0.ENA
WR => Q[14]~reg0.ENA
WR => Q[13]~reg0.ENA
WR => Q[12]~reg0.ENA
WR => Q[11]~reg0.ENA
WR => Q[10]~reg0.ENA
WR => Q[9]~reg0.ENA
WR => Q[8]~reg0.ENA
WR => Q[7]~reg0.ENA
WR => Q[6]~reg0.ENA
WR => Q[5]~reg0.ENA
WR => Q[4]~reg0.ENA
WR => Q[3]~reg0.ENA
WR => Q[2]~reg0.ENA
WR => Q[1]~reg0.ENA
WR => Q[0]~reg0.ENA
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
reset => Q[8]~reg0.ACLR
reset => Q[9]~reg0.ACLR
reset => Q[10]~reg0.ACLR
reset => Q[11]~reg0.ACLR
reset => Q[12]~reg0.ACLR
reset => Q[13]~reg0.ACLR
reset => Q[14]~reg0.ACLR
reset => Q[15]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|stage2:stage2_2
p_reg1_pc[0] => rf:rf_1.PC_in[0]
p_reg1_pc[1] => rf:rf_1.PC_in[1]
p_reg1_pc[2] => rf:rf_1.PC_in[2]
p_reg1_pc[3] => rf:rf_1.PC_in[3]
p_reg1_pc[4] => rf:rf_1.PC_in[4]
p_reg1_pc[5] => rf:rf_1.PC_in[5]
p_reg1_pc[6] => rf:rf_1.PC_in[6]
p_reg1_pc[7] => rf:rf_1.PC_in[7]
p_reg1_pc[8] => rf:rf_1.PC_in[8]
p_reg1_pc[9] => rf:rf_1.PC_in[9]
p_reg1_pc[10] => rf:rf_1.PC_in[10]
p_reg1_pc[11] => rf:rf_1.PC_in[11]
p_reg1_pc[12] => rf:rf_1.PC_in[12]
p_reg1_pc[13] => rf:rf_1.PC_in[13]
p_reg1_pc[14] => rf:rf_1.PC_in[14]
p_reg1_pc[15] => rf:rf_1.PC_in[15]
p_reg1_instr[0] => ~NO_FANOUT~
p_reg1_instr[1] => ~NO_FANOUT~
p_reg1_instr[2] => ~NO_FANOUT~
p_reg1_instr[3] => mux2:m_21.a1[3]
p_reg1_instr[4] => mux2:m_21.a1[4]
p_reg1_instr[5] => mux2:m_21.a1[5]
p_reg1_instr[6] => mux2:m_20.a1[6]
p_reg1_instr[7] => mux2:m_20.a1[7]
p_reg1_instr[8] => mux2:m_20.a1[8]
p_reg1_instr[9] => mux2:m_20.a0[9]
p_reg1_instr[9] => mux2:m_21.a0[9]
p_reg1_instr[9] => mux2:m_23.a1[9]
p_reg1_instr[10] => mux2:m_20.a0[10]
p_reg1_instr[10] => mux2:m_21.a0[10]
p_reg1_instr[10] => mux2:m_23.a1[10]
p_reg1_instr[11] => mux2:m_20.a0[11]
p_reg1_instr[11] => mux2:m_21.a0[11]
p_reg1_instr[11] => mux2:m_23.a1[11]
p_reg1_instr[12] => ~NO_FANOUT~
p_reg1_instr[13] => ~NO_FANOUT~
p_reg1_instr[14] => ~NO_FANOUT~
p_reg1_instr[15] => ~NO_FANOUT~
input_d3[0] => rf:rf_1.d3[0]
input_d3[1] => rf:rf_1.d3[1]
input_d3[2] => rf:rf_1.d3[2]
input_d3[3] => rf:rf_1.d3[3]
input_d3[4] => rf:rf_1.d3[4]
input_d3[5] => rf:rf_1.d3[5]
input_d3[6] => rf:rf_1.d3[6]
input_d3[7] => rf:rf_1.d3[7]
input_d3[8] => rf:rf_1.d3[8]
input_d3[9] => rf:rf_1.d3[9]
input_d3[10] => rf:rf_1.d3[10]
input_d3[11] => rf:rf_1.d3[11]
input_d3[12] => rf:rf_1.d3[12]
input_d3[13] => rf:rf_1.d3[13]
input_d3[14] => rf:rf_1.d3[14]
input_d3[15] => rf:rf_1.d3[15]
p_reg1_ctrl[0] => rf:rf_1.PC_WR
p_reg1_ctrl[1] => ~NO_FANOUT~
p_reg1_ctrl[2] => ~NO_FANOUT~
p_reg1_ctrl[3] => ~NO_FANOUT~
p_reg1_ctrl[4] => ~NO_FANOUT~
p_reg1_ctrl[5] => mux2:m_20.s
p_reg1_ctrl[6] => mux2:m_21.s
p_reg1_ctrl[7] => mux2:m_22.s
p_reg1_ctrl[8] => mux2:m_23.s
p_reg1_ctrl[9] => ~NO_FANOUT~
p_reg1_ctrl[10] => ~NO_FANOUT~
p_reg1_ctrl[11] => ~NO_FANOUT~
p_reg1_ctrl[12] => ~NO_FANOUT~
p_reg1_ctrl[13] => ~NO_FANOUT~
p_reg1_ctrl[14] => ~NO_FANOUT~
p_reg1_ctrl[15] => ~NO_FANOUT~
clk => rf:rf_1.clk
rst => rf:rf_1.rst
p_reg4_wr => rf:rf_1.WR
input_a3[0] => rf:rf_1.a3[0]
input_a3[1] => rf:rf_1.a3[1]
input_a3[2] => rf:rf_1.a3[2]
p_reg1_pe[0] => mux2:m_22.a0[0]
p_reg1_pe[0] => mux2:m_23.a0[0]
p_reg1_pe[1] => mux2:m_22.a0[1]
p_reg1_pe[1] => mux2:m_23.a0[1]
p_reg1_pe[2] => mux2:m_22.a0[2]
p_reg1_pe[2] => mux2:m_23.a0[2]
stage3mem_rd => DH_stall:DH.stage3mem_rd
stage3_a3[0] => DH_stall:DH.stage3_a3[0]
stage3_a3[1] => DH_stall:DH.stage3_a3[1]
stage3_a3[2] => DH_stall:DH.stage3_a3[2]
output_d1[0] <= rf:rf_1.d1[0]
output_d1[1] <= rf:rf_1.d1[1]
output_d1[2] <= rf:rf_1.d1[2]
output_d1[3] <= rf:rf_1.d1[3]
output_d1[4] <= rf:rf_1.d1[4]
output_d1[5] <= rf:rf_1.d1[5]
output_d1[6] <= rf:rf_1.d1[6]
output_d1[7] <= rf:rf_1.d1[7]
output_d1[8] <= rf:rf_1.d1[8]
output_d1[9] <= rf:rf_1.d1[9]
output_d1[10] <= rf:rf_1.d1[10]
output_d1[11] <= rf:rf_1.d1[11]
output_d1[12] <= rf:rf_1.d1[12]
output_d1[13] <= rf:rf_1.d1[13]
output_d1[14] <= rf:rf_1.d1[14]
output_d1[15] <= rf:rf_1.d1[15]
output_d2[0] <= rf:rf_1.d2[0]
output_d2[1] <= rf:rf_1.d2[1]
output_d2[2] <= rf:rf_1.d2[2]
output_d2[3] <= rf:rf_1.d2[3]
output_d2[4] <= rf:rf_1.d2[4]
output_d2[5] <= rf:rf_1.d2[5]
output_d2[6] <= rf:rf_1.d2[6]
output_d2[7] <= rf:rf_1.d2[7]
output_d2[8] <= rf:rf_1.d2[8]
output_d2[9] <= rf:rf_1.d2[9]
output_d2[10] <= rf:rf_1.d2[10]
output_d2[11] <= rf:rf_1.d2[11]
output_d2[12] <= rf:rf_1.d2[12]
output_d2[13] <= rf:rf_1.d2[13]
output_d2[14] <= rf:rf_1.d2[14]
output_d2[15] <= rf:rf_1.d2[15]
rfa3[0] <= mux2:m_23.o[0]
rfa3[1] <= mux2:m_23.o[1]
rfa3[2] <= mux2:m_23.o[2]
rfa1[0] <= mux2:m_20.o[0]
rfa1[1] <= mux2:m_20.o[1]
rfa1[2] <= mux2:m_20.o[2]
rfa2[0] <= mux2:m_22.o[0]
rfa2[1] <= mux2:m_22.o[1]
rfa2[2] <= mux2:m_22.o[2]
r7_wr <= rf:rf_1.R7_WR
stall_DH <= DH_stall:DH.kill_bit


|datapath|stage2:stage2_2|mux2:m_20
a1[6] => o.DATAB
a1[7] => o.DATAB
a1[8] => o.DATAB
a0[9] => o.DATAA
a0[10] => o.DATAA
a0[11] => o.DATAA
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE


|datapath|stage2:stage2_2|mux2:m_21
a1[3] => o.DATAB
a1[4] => o.DATAB
a1[5] => o.DATAB
a0[9] => o.DATAA
a0[10] => o.DATAA
a0[11] => o.DATAA
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE


|datapath|stage2:stage2_2|mux2:m_22
a1[0] => o.DATAB
a1[1] => o.DATAB
a1[2] => o.DATAB
a0[0] => o.DATAA
a0[1] => o.DATAA
a0[2] => o.DATAA
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE


|datapath|stage2:stage2_2|mux2:m_23
a1[9] => o.DATAB
a1[10] => o.DATAB
a1[11] => o.DATAB
a0[0] => o.DATAA
a0[1] => o.DATAA
a0[2] => o.DATAA
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE


|datapath|stage2:stage2_2|rf:rf_1
WR => wr0.IN1
WR => wr1.IN1
WR => wr2.IN1
WR => wr3.IN1
WR => wr4.IN1
WR => wr5.IN1
WR => wr6.IN1
WR => r7_write.IN1
clk => reg16:r0.clk
clk => reg16:r1.clk
clk => reg16:r2.clk
clk => reg16:r3.clk
clk => reg16:r4.clk
clk => reg16:r5.clk
clk => reg16:r6.clk
clk => reg16:r7.clk
PC_WR => wr7.IN1
rst => reg16:r0.reset
rst => reg16:r1.reset
rst => reg16:r2.reset
rst => reg16:r3.reset
rst => reg16:r4.reset
rst => reg16:r5.reset
rst => reg16:r6.reset
rst => reg16:r7.reset
a1[0] => mux8:M1.S[0]
a1[1] => mux8:M1.S[1]
a1[2] => mux8:M1.S[2]
a2[0] => mux8:M2.S[0]
a2[1] => mux8:M2.S[1]
a2[2] => mux8:M2.S[2]
a3[0] => wr1.IN1
a3[0] => wr3.IN1
a3[0] => wr5.IN1
a3[0] => r7_write.IN0
a3[0] => wr0.IN1
a3[0] => wr2.IN1
a3[0] => wr4.IN1
a3[0] => wr6.IN1
a3[1] => wr2.IN0
a3[1] => wr3.IN0
a3[1] => wr6.IN0
a3[1] => r7_write.IN1
a3[1] => wr0.IN0
a3[1] => wr1.IN0
a3[1] => wr4.IN0
a3[1] => wr5.IN0
a3[2] => wr4.IN1
a3[2] => wr5.IN1
a3[2] => wr6.IN1
a3[2] => r7_write.IN1
a3[2] => wr0.IN1
a3[2] => wr1.IN1
a3[2] => wr2.IN1
a3[2] => wr3.IN1
d3[0] => mux2:M1_2.a1[0]
d3[0] => reg16:r0.D[0]
d3[0] => reg16:r1.D[0]
d3[0] => reg16:r2.D[0]
d3[0] => reg16:r3.D[0]
d3[0] => reg16:r4.D[0]
d3[0] => reg16:r5.D[0]
d3[0] => reg16:r6.D[0]
d3[1] => mux2:M1_2.a1[1]
d3[1] => reg16:r0.D[1]
d3[1] => reg16:r1.D[1]
d3[1] => reg16:r2.D[1]
d3[1] => reg16:r3.D[1]
d3[1] => reg16:r4.D[1]
d3[1] => reg16:r5.D[1]
d3[1] => reg16:r6.D[1]
d3[2] => mux2:M1_2.a1[2]
d3[2] => reg16:r0.D[2]
d3[2] => reg16:r1.D[2]
d3[2] => reg16:r2.D[2]
d3[2] => reg16:r3.D[2]
d3[2] => reg16:r4.D[2]
d3[2] => reg16:r5.D[2]
d3[2] => reg16:r6.D[2]
d3[3] => mux2:M1_2.a1[3]
d3[3] => reg16:r0.D[3]
d3[3] => reg16:r1.D[3]
d3[3] => reg16:r2.D[3]
d3[3] => reg16:r3.D[3]
d3[3] => reg16:r4.D[3]
d3[3] => reg16:r5.D[3]
d3[3] => reg16:r6.D[3]
d3[4] => mux2:M1_2.a1[4]
d3[4] => reg16:r0.D[4]
d3[4] => reg16:r1.D[4]
d3[4] => reg16:r2.D[4]
d3[4] => reg16:r3.D[4]
d3[4] => reg16:r4.D[4]
d3[4] => reg16:r5.D[4]
d3[4] => reg16:r6.D[4]
d3[5] => mux2:M1_2.a1[5]
d3[5] => reg16:r0.D[5]
d3[5] => reg16:r1.D[5]
d3[5] => reg16:r2.D[5]
d3[5] => reg16:r3.D[5]
d3[5] => reg16:r4.D[5]
d3[5] => reg16:r5.D[5]
d3[5] => reg16:r6.D[5]
d3[6] => mux2:M1_2.a1[6]
d3[6] => reg16:r0.D[6]
d3[6] => reg16:r1.D[6]
d3[6] => reg16:r2.D[6]
d3[6] => reg16:r3.D[6]
d3[6] => reg16:r4.D[6]
d3[6] => reg16:r5.D[6]
d3[6] => reg16:r6.D[6]
d3[7] => mux2:M1_2.a1[7]
d3[7] => reg16:r0.D[7]
d3[7] => reg16:r1.D[7]
d3[7] => reg16:r2.D[7]
d3[7] => reg16:r3.D[7]
d3[7] => reg16:r4.D[7]
d3[7] => reg16:r5.D[7]
d3[7] => reg16:r6.D[7]
d3[8] => mux2:M1_2.a1[8]
d3[8] => reg16:r0.D[8]
d3[8] => reg16:r1.D[8]
d3[8] => reg16:r2.D[8]
d3[8] => reg16:r3.D[8]
d3[8] => reg16:r4.D[8]
d3[8] => reg16:r5.D[8]
d3[8] => reg16:r6.D[8]
d3[9] => mux2:M1_2.a1[9]
d3[9] => reg16:r0.D[9]
d3[9] => reg16:r1.D[9]
d3[9] => reg16:r2.D[9]
d3[9] => reg16:r3.D[9]
d3[9] => reg16:r4.D[9]
d3[9] => reg16:r5.D[9]
d3[9] => reg16:r6.D[9]
d3[10] => mux2:M1_2.a1[10]
d3[10] => reg16:r0.D[10]
d3[10] => reg16:r1.D[10]
d3[10] => reg16:r2.D[10]
d3[10] => reg16:r3.D[10]
d3[10] => reg16:r4.D[10]
d3[10] => reg16:r5.D[10]
d3[10] => reg16:r6.D[10]
d3[11] => mux2:M1_2.a1[11]
d3[11] => reg16:r0.D[11]
d3[11] => reg16:r1.D[11]
d3[11] => reg16:r2.D[11]
d3[11] => reg16:r3.D[11]
d3[11] => reg16:r4.D[11]
d3[11] => reg16:r5.D[11]
d3[11] => reg16:r6.D[11]
d3[12] => mux2:M1_2.a1[12]
d3[12] => reg16:r0.D[12]
d3[12] => reg16:r1.D[12]
d3[12] => reg16:r2.D[12]
d3[12] => reg16:r3.D[12]
d3[12] => reg16:r4.D[12]
d3[12] => reg16:r5.D[12]
d3[12] => reg16:r6.D[12]
d3[13] => mux2:M1_2.a1[13]
d3[13] => reg16:r0.D[13]
d3[13] => reg16:r1.D[13]
d3[13] => reg16:r2.D[13]
d3[13] => reg16:r3.D[13]
d3[13] => reg16:r4.D[13]
d3[13] => reg16:r5.D[13]
d3[13] => reg16:r6.D[13]
d3[14] => mux2:M1_2.a1[14]
d3[14] => reg16:r0.D[14]
d3[14] => reg16:r1.D[14]
d3[14] => reg16:r2.D[14]
d3[14] => reg16:r3.D[14]
d3[14] => reg16:r4.D[14]
d3[14] => reg16:r5.D[14]
d3[14] => reg16:r6.D[14]
d3[15] => mux2:M1_2.a1[15]
d3[15] => reg16:r0.D[15]
d3[15] => reg16:r1.D[15]
d3[15] => reg16:r2.D[15]
d3[15] => reg16:r3.D[15]
d3[15] => reg16:r4.D[15]
d3[15] => reg16:r5.D[15]
d3[15] => reg16:r6.D[15]
PC_in[0] => mux2:M1_2.a0[0]
PC_in[1] => mux2:M1_2.a0[1]
PC_in[2] => mux2:M1_2.a0[2]
PC_in[3] => mux2:M1_2.a0[3]
PC_in[4] => mux2:M1_2.a0[4]
PC_in[5] => mux2:M1_2.a0[5]
PC_in[6] => mux2:M1_2.a0[6]
PC_in[7] => mux2:M1_2.a0[7]
PC_in[8] => mux2:M1_2.a0[8]
PC_in[9] => mux2:M1_2.a0[9]
PC_in[10] => mux2:M1_2.a0[10]
PC_in[11] => mux2:M1_2.a0[11]
PC_in[12] => mux2:M1_2.a0[12]
PC_in[13] => mux2:M1_2.a0[13]
PC_in[14] => mux2:M1_2.a0[14]
PC_in[15] => mux2:M1_2.a0[15]
d1[0] <= mux8:M1.output[0]
d1[1] <= mux8:M1.output[1]
d1[2] <= mux8:M1.output[2]
d1[3] <= mux8:M1.output[3]
d1[4] <= mux8:M1.output[4]
d1[5] <= mux8:M1.output[5]
d1[6] <= mux8:M1.output[6]
d1[7] <= mux8:M1.output[7]
d1[8] <= mux8:M1.output[8]
d1[9] <= mux8:M1.output[9]
d1[10] <= mux8:M1.output[10]
d1[11] <= mux8:M1.output[11]
d1[12] <= mux8:M1.output[12]
d1[13] <= mux8:M1.output[13]
d1[14] <= mux8:M1.output[14]
d1[15] <= mux8:M1.output[15]
d2[0] <= mux8:M2.output[0]
d2[1] <= mux8:M2.output[1]
d2[2] <= mux8:M2.output[2]
d2[3] <= mux8:M2.output[3]
d2[4] <= mux8:M2.output[4]
d2[5] <= mux8:M2.output[5]
d2[6] <= mux8:M2.output[6]
d2[7] <= mux8:M2.output[7]
d2[8] <= mux8:M2.output[8]
d2[9] <= mux8:M2.output[9]
d2[10] <= mux8:M2.output[10]
d2[11] <= mux8:M2.output[11]
d2[12] <= mux8:M2.output[12]
d2[13] <= mux8:M2.output[13]
d2[14] <= mux8:M2.output[14]
d2[15] <= mux8:M2.output[15]
R7_WR <= r7_write.DB_MAX_OUTPUT_PORT_TYPE


|datapath|stage2:stage2_2|rf:rf_1|mux2:M1_2
a1[0] => o.DATAB
a1[1] => o.DATAB
a1[2] => o.DATAB
a1[3] => o.DATAB
a1[4] => o.DATAB
a1[5] => o.DATAB
a1[6] => o.DATAB
a1[7] => o.DATAB
a1[8] => o.DATAB
a1[9] => o.DATAB
a1[10] => o.DATAB
a1[11] => o.DATAB
a1[12] => o.DATAB
a1[13] => o.DATAB
a1[14] => o.DATAB
a1[15] => o.DATAB
a0[0] => o.DATAA
a0[1] => o.DATAA
a0[2] => o.DATAA
a0[3] => o.DATAA
a0[4] => o.DATAA
a0[5] => o.DATAA
a0[6] => o.DATAA
a0[7] => o.DATAA
a0[8] => o.DATAA
a0[9] => o.DATAA
a0[10] => o.DATAA
a0[11] => o.DATAA
a0[12] => o.DATAA
a0[13] => o.DATAA
a0[14] => o.DATAA
a0[15] => o.DATAA
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= o.DB_MAX_OUTPUT_PORT_TYPE


|datapath|stage2:stage2_2|rf:rf_1|reg16:r0
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
WR => Q[15]~reg0.ENA
WR => Q[14]~reg0.ENA
WR => Q[13]~reg0.ENA
WR => Q[12]~reg0.ENA
WR => Q[11]~reg0.ENA
WR => Q[10]~reg0.ENA
WR => Q[9]~reg0.ENA
WR => Q[8]~reg0.ENA
WR => Q[7]~reg0.ENA
WR => Q[6]~reg0.ENA
WR => Q[5]~reg0.ENA
WR => Q[4]~reg0.ENA
WR => Q[3]~reg0.ENA
WR => Q[2]~reg0.ENA
WR => Q[1]~reg0.ENA
WR => Q[0]~reg0.ENA
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
reset => Q[8]~reg0.ACLR
reset => Q[9]~reg0.ACLR
reset => Q[10]~reg0.ACLR
reset => Q[11]~reg0.ACLR
reset => Q[12]~reg0.ACLR
reset => Q[13]~reg0.ACLR
reset => Q[14]~reg0.ACLR
reset => Q[15]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|stage2:stage2_2|rf:rf_1|reg16:r1
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
WR => Q[15]~reg0.ENA
WR => Q[14]~reg0.ENA
WR => Q[13]~reg0.ENA
WR => Q[12]~reg0.ENA
WR => Q[11]~reg0.ENA
WR => Q[10]~reg0.ENA
WR => Q[9]~reg0.ENA
WR => Q[8]~reg0.ENA
WR => Q[7]~reg0.ENA
WR => Q[6]~reg0.ENA
WR => Q[5]~reg0.ENA
WR => Q[4]~reg0.ENA
WR => Q[3]~reg0.ENA
WR => Q[2]~reg0.ENA
WR => Q[1]~reg0.ENA
WR => Q[0]~reg0.ENA
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
reset => Q[8]~reg0.ACLR
reset => Q[9]~reg0.ACLR
reset => Q[10]~reg0.ACLR
reset => Q[11]~reg0.ACLR
reset => Q[12]~reg0.ACLR
reset => Q[13]~reg0.ACLR
reset => Q[14]~reg0.ACLR
reset => Q[15]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|stage2:stage2_2|rf:rf_1|reg16:r2
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
WR => Q[15]~reg0.ENA
WR => Q[14]~reg0.ENA
WR => Q[13]~reg0.ENA
WR => Q[12]~reg0.ENA
WR => Q[11]~reg0.ENA
WR => Q[10]~reg0.ENA
WR => Q[9]~reg0.ENA
WR => Q[8]~reg0.ENA
WR => Q[7]~reg0.ENA
WR => Q[6]~reg0.ENA
WR => Q[5]~reg0.ENA
WR => Q[4]~reg0.ENA
WR => Q[3]~reg0.ENA
WR => Q[2]~reg0.ENA
WR => Q[1]~reg0.ENA
WR => Q[0]~reg0.ENA
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
reset => Q[8]~reg0.ACLR
reset => Q[9]~reg0.ACLR
reset => Q[10]~reg0.ACLR
reset => Q[11]~reg0.ACLR
reset => Q[12]~reg0.ACLR
reset => Q[13]~reg0.ACLR
reset => Q[14]~reg0.ACLR
reset => Q[15]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|stage2:stage2_2|rf:rf_1|reg16:r3
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
WR => Q[15]~reg0.ENA
WR => Q[14]~reg0.ENA
WR => Q[13]~reg0.ENA
WR => Q[12]~reg0.ENA
WR => Q[11]~reg0.ENA
WR => Q[10]~reg0.ENA
WR => Q[9]~reg0.ENA
WR => Q[8]~reg0.ENA
WR => Q[7]~reg0.ENA
WR => Q[6]~reg0.ENA
WR => Q[5]~reg0.ENA
WR => Q[4]~reg0.ENA
WR => Q[3]~reg0.ENA
WR => Q[2]~reg0.ENA
WR => Q[1]~reg0.ENA
WR => Q[0]~reg0.ENA
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
reset => Q[8]~reg0.ACLR
reset => Q[9]~reg0.ACLR
reset => Q[10]~reg0.ACLR
reset => Q[11]~reg0.ACLR
reset => Q[12]~reg0.ACLR
reset => Q[13]~reg0.ACLR
reset => Q[14]~reg0.ACLR
reset => Q[15]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|stage2:stage2_2|rf:rf_1|reg16:r4
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
WR => Q[15]~reg0.ENA
WR => Q[14]~reg0.ENA
WR => Q[13]~reg0.ENA
WR => Q[12]~reg0.ENA
WR => Q[11]~reg0.ENA
WR => Q[10]~reg0.ENA
WR => Q[9]~reg0.ENA
WR => Q[8]~reg0.ENA
WR => Q[7]~reg0.ENA
WR => Q[6]~reg0.ENA
WR => Q[5]~reg0.ENA
WR => Q[4]~reg0.ENA
WR => Q[3]~reg0.ENA
WR => Q[2]~reg0.ENA
WR => Q[1]~reg0.ENA
WR => Q[0]~reg0.ENA
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
reset => Q[8]~reg0.ACLR
reset => Q[9]~reg0.ACLR
reset => Q[10]~reg0.ACLR
reset => Q[11]~reg0.ACLR
reset => Q[12]~reg0.ACLR
reset => Q[13]~reg0.ACLR
reset => Q[14]~reg0.ACLR
reset => Q[15]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|stage2:stage2_2|rf:rf_1|reg16:r5
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
WR => Q[15]~reg0.ENA
WR => Q[14]~reg0.ENA
WR => Q[13]~reg0.ENA
WR => Q[12]~reg0.ENA
WR => Q[11]~reg0.ENA
WR => Q[10]~reg0.ENA
WR => Q[9]~reg0.ENA
WR => Q[8]~reg0.ENA
WR => Q[7]~reg0.ENA
WR => Q[6]~reg0.ENA
WR => Q[5]~reg0.ENA
WR => Q[4]~reg0.ENA
WR => Q[3]~reg0.ENA
WR => Q[2]~reg0.ENA
WR => Q[1]~reg0.ENA
WR => Q[0]~reg0.ENA
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
reset => Q[8]~reg0.ACLR
reset => Q[9]~reg0.ACLR
reset => Q[10]~reg0.ACLR
reset => Q[11]~reg0.ACLR
reset => Q[12]~reg0.ACLR
reset => Q[13]~reg0.ACLR
reset => Q[14]~reg0.ACLR
reset => Q[15]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|stage2:stage2_2|rf:rf_1|reg16:r6
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
WR => Q[15]~reg0.ENA
WR => Q[14]~reg0.ENA
WR => Q[13]~reg0.ENA
WR => Q[12]~reg0.ENA
WR => Q[11]~reg0.ENA
WR => Q[10]~reg0.ENA
WR => Q[9]~reg0.ENA
WR => Q[8]~reg0.ENA
WR => Q[7]~reg0.ENA
WR => Q[6]~reg0.ENA
WR => Q[5]~reg0.ENA
WR => Q[4]~reg0.ENA
WR => Q[3]~reg0.ENA
WR => Q[2]~reg0.ENA
WR => Q[1]~reg0.ENA
WR => Q[0]~reg0.ENA
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
reset => Q[8]~reg0.ACLR
reset => Q[9]~reg0.ACLR
reset => Q[10]~reg0.ACLR
reset => Q[11]~reg0.ACLR
reset => Q[12]~reg0.ACLR
reset => Q[13]~reg0.ACLR
reset => Q[14]~reg0.ACLR
reset => Q[15]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|stage2:stage2_2|rf:rf_1|reg16:r7
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
WR => Q[15]~reg0.ENA
WR => Q[14]~reg0.ENA
WR => Q[13]~reg0.ENA
WR => Q[12]~reg0.ENA
WR => Q[11]~reg0.ENA
WR => Q[10]~reg0.ENA
WR => Q[9]~reg0.ENA
WR => Q[8]~reg0.ENA
WR => Q[7]~reg0.ENA
WR => Q[6]~reg0.ENA
WR => Q[5]~reg0.ENA
WR => Q[4]~reg0.ENA
WR => Q[3]~reg0.ENA
WR => Q[2]~reg0.ENA
WR => Q[1]~reg0.ENA
WR => Q[0]~reg0.ENA
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
reset => Q[8]~reg0.ACLR
reset => Q[9]~reg0.ACLR
reset => Q[10]~reg0.ACLR
reset => Q[11]~reg0.ACLR
reset => Q[12]~reg0.ACLR
reset => Q[13]~reg0.ACLR
reset => Q[14]~reg0.ACLR
reset => Q[15]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|stage2:stage2_2|rf:rf_1|mux8:M1
i0[0] => output.DATAB
i0[1] => output.DATAB
i0[2] => output.DATAB
i0[3] => output.DATAB
i0[4] => output.DATAB
i0[5] => output.DATAB
i0[6] => output.DATAB
i0[7] => output.DATAB
i0[8] => output.DATAB
i0[9] => output.DATAB
i0[10] => output.DATAB
i0[11] => output.DATAB
i0[12] => output.DATAB
i0[13] => output.DATAB
i0[14] => output.DATAB
i0[15] => output.DATAB
i1[0] => output.DATAB
i1[1] => output.DATAB
i1[2] => output.DATAB
i1[3] => output.DATAB
i1[4] => output.DATAB
i1[5] => output.DATAB
i1[6] => output.DATAB
i1[7] => output.DATAB
i1[8] => output.DATAB
i1[9] => output.DATAB
i1[10] => output.DATAB
i1[11] => output.DATAB
i1[12] => output.DATAB
i1[13] => output.DATAB
i1[14] => output.DATAB
i1[15] => output.DATAB
i2[0] => output.DATAB
i2[1] => output.DATAB
i2[2] => output.DATAB
i2[3] => output.DATAB
i2[4] => output.DATAB
i2[5] => output.DATAB
i2[6] => output.DATAB
i2[7] => output.DATAB
i2[8] => output.DATAB
i2[9] => output.DATAB
i2[10] => output.DATAB
i2[11] => output.DATAB
i2[12] => output.DATAB
i2[13] => output.DATAB
i2[14] => output.DATAB
i2[15] => output.DATAB
i3[0] => output.DATAB
i3[1] => output.DATAB
i3[2] => output.DATAB
i3[3] => output.DATAB
i3[4] => output.DATAB
i3[5] => output.DATAB
i3[6] => output.DATAB
i3[7] => output.DATAB
i3[8] => output.DATAB
i3[9] => output.DATAB
i3[10] => output.DATAB
i3[11] => output.DATAB
i3[12] => output.DATAB
i3[13] => output.DATAB
i3[14] => output.DATAB
i3[15] => output.DATAB
i4[0] => output.DATAB
i4[1] => output.DATAB
i4[2] => output.DATAB
i4[3] => output.DATAB
i4[4] => output.DATAB
i4[5] => output.DATAB
i4[6] => output.DATAB
i4[7] => output.DATAB
i4[8] => output.DATAB
i4[9] => output.DATAB
i4[10] => output.DATAB
i4[11] => output.DATAB
i4[12] => output.DATAB
i4[13] => output.DATAB
i4[14] => output.DATAB
i4[15] => output.DATAB
i5[0] => output.DATAB
i5[1] => output.DATAB
i5[2] => output.DATAB
i5[3] => output.DATAB
i5[4] => output.DATAB
i5[5] => output.DATAB
i5[6] => output.DATAB
i5[7] => output.DATAB
i5[8] => output.DATAB
i5[9] => output.DATAB
i5[10] => output.DATAB
i5[11] => output.DATAB
i5[12] => output.DATAB
i5[13] => output.DATAB
i5[14] => output.DATAB
i5[15] => output.DATAB
i6[0] => output.DATAB
i6[1] => output.DATAB
i6[2] => output.DATAB
i6[3] => output.DATAB
i6[4] => output.DATAB
i6[5] => output.DATAB
i6[6] => output.DATAB
i6[7] => output.DATAB
i6[8] => output.DATAB
i6[9] => output.DATAB
i6[10] => output.DATAB
i6[11] => output.DATAB
i6[12] => output.DATAB
i6[13] => output.DATAB
i6[14] => output.DATAB
i6[15] => output.DATAB
i7[0] => output.DATAA
i7[1] => output.DATAA
i7[2] => output.DATAA
i7[3] => output.DATAA
i7[4] => output.DATAA
i7[5] => output.DATAA
i7[6] => output.DATAA
i7[7] => output.DATAA
i7[8] => output.DATAA
i7[9] => output.DATAA
i7[10] => output.DATAA
i7[11] => output.DATAA
i7[12] => output.DATAA
i7[13] => output.DATAA
i7[14] => output.DATAA
i7[15] => output.DATAA
S[0] => Equal0.IN0
S[0] => Equal1.IN2
S[0] => Equal2.IN1
S[0] => Equal3.IN2
S[0] => Equal4.IN1
S[0] => Equal5.IN2
S[0] => Equal6.IN2
S[1] => Equal0.IN2
S[1] => Equal1.IN0
S[1] => Equal2.IN0
S[1] => Equal3.IN1
S[1] => Equal4.IN2
S[1] => Equal5.IN1
S[1] => Equal6.IN1
S[2] => Equal0.IN1
S[2] => Equal1.IN1
S[2] => Equal2.IN2
S[2] => Equal3.IN0
S[2] => Equal4.IN0
S[2] => Equal5.IN0
S[2] => Equal6.IN0
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE


|datapath|stage2:stage2_2|rf:rf_1|mux8:M2
i0[0] => output.DATAB
i0[1] => output.DATAB
i0[2] => output.DATAB
i0[3] => output.DATAB
i0[4] => output.DATAB
i0[5] => output.DATAB
i0[6] => output.DATAB
i0[7] => output.DATAB
i0[8] => output.DATAB
i0[9] => output.DATAB
i0[10] => output.DATAB
i0[11] => output.DATAB
i0[12] => output.DATAB
i0[13] => output.DATAB
i0[14] => output.DATAB
i0[15] => output.DATAB
i1[0] => output.DATAB
i1[1] => output.DATAB
i1[2] => output.DATAB
i1[3] => output.DATAB
i1[4] => output.DATAB
i1[5] => output.DATAB
i1[6] => output.DATAB
i1[7] => output.DATAB
i1[8] => output.DATAB
i1[9] => output.DATAB
i1[10] => output.DATAB
i1[11] => output.DATAB
i1[12] => output.DATAB
i1[13] => output.DATAB
i1[14] => output.DATAB
i1[15] => output.DATAB
i2[0] => output.DATAB
i2[1] => output.DATAB
i2[2] => output.DATAB
i2[3] => output.DATAB
i2[4] => output.DATAB
i2[5] => output.DATAB
i2[6] => output.DATAB
i2[7] => output.DATAB
i2[8] => output.DATAB
i2[9] => output.DATAB
i2[10] => output.DATAB
i2[11] => output.DATAB
i2[12] => output.DATAB
i2[13] => output.DATAB
i2[14] => output.DATAB
i2[15] => output.DATAB
i3[0] => output.DATAB
i3[1] => output.DATAB
i3[2] => output.DATAB
i3[3] => output.DATAB
i3[4] => output.DATAB
i3[5] => output.DATAB
i3[6] => output.DATAB
i3[7] => output.DATAB
i3[8] => output.DATAB
i3[9] => output.DATAB
i3[10] => output.DATAB
i3[11] => output.DATAB
i3[12] => output.DATAB
i3[13] => output.DATAB
i3[14] => output.DATAB
i3[15] => output.DATAB
i4[0] => output.DATAB
i4[1] => output.DATAB
i4[2] => output.DATAB
i4[3] => output.DATAB
i4[4] => output.DATAB
i4[5] => output.DATAB
i4[6] => output.DATAB
i4[7] => output.DATAB
i4[8] => output.DATAB
i4[9] => output.DATAB
i4[10] => output.DATAB
i4[11] => output.DATAB
i4[12] => output.DATAB
i4[13] => output.DATAB
i4[14] => output.DATAB
i4[15] => output.DATAB
i5[0] => output.DATAB
i5[1] => output.DATAB
i5[2] => output.DATAB
i5[3] => output.DATAB
i5[4] => output.DATAB
i5[5] => output.DATAB
i5[6] => output.DATAB
i5[7] => output.DATAB
i5[8] => output.DATAB
i5[9] => output.DATAB
i5[10] => output.DATAB
i5[11] => output.DATAB
i5[12] => output.DATAB
i5[13] => output.DATAB
i5[14] => output.DATAB
i5[15] => output.DATAB
i6[0] => output.DATAB
i6[1] => output.DATAB
i6[2] => output.DATAB
i6[3] => output.DATAB
i6[4] => output.DATAB
i6[5] => output.DATAB
i6[6] => output.DATAB
i6[7] => output.DATAB
i6[8] => output.DATAB
i6[9] => output.DATAB
i6[10] => output.DATAB
i6[11] => output.DATAB
i6[12] => output.DATAB
i6[13] => output.DATAB
i6[14] => output.DATAB
i6[15] => output.DATAB
i7[0] => output.DATAA
i7[1] => output.DATAA
i7[2] => output.DATAA
i7[3] => output.DATAA
i7[4] => output.DATAA
i7[5] => output.DATAA
i7[6] => output.DATAA
i7[7] => output.DATAA
i7[8] => output.DATAA
i7[9] => output.DATAA
i7[10] => output.DATAA
i7[11] => output.DATAA
i7[12] => output.DATAA
i7[13] => output.DATAA
i7[14] => output.DATAA
i7[15] => output.DATAA
S[0] => Equal0.IN0
S[0] => Equal1.IN2
S[0] => Equal2.IN1
S[0] => Equal3.IN2
S[0] => Equal4.IN1
S[0] => Equal5.IN2
S[0] => Equal6.IN2
S[1] => Equal0.IN2
S[1] => Equal1.IN0
S[1] => Equal2.IN0
S[1] => Equal3.IN1
S[1] => Equal4.IN2
S[1] => Equal5.IN1
S[1] => Equal6.IN1
S[2] => Equal0.IN1
S[2] => Equal1.IN1
S[2] => Equal2.IN2
S[2] => Equal3.IN0
S[2] => Equal4.IN0
S[2] => Equal5.IN0
S[2] => Equal6.IN0
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE


|datapath|stage2:stage2_2|DH_stall:DH
stage3mem_rd => kill_bit.IN1
rf_a1[0] => Equal0.IN2
rf_a1[1] => Equal0.IN1
rf_a1[2] => Equal0.IN0
rf_a2[0] => Equal1.IN2
rf_a2[1] => Equal1.IN1
rf_a2[2] => Equal1.IN0
stage3_a3[0] => Equal0.IN5
stage3_a3[0] => Equal1.IN5
stage3_a3[1] => Equal0.IN4
stage3_a3[1] => Equal1.IN4
stage3_a3[2] => Equal0.IN3
stage3_a3[2] => Equal1.IN3
kill_bit <= kill_bit.DB_MAX_OUTPUT_PORT_TYPE


|datapath|reg16:PR2_pc
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
WR => Q[15]~reg0.ENA
WR => Q[14]~reg0.ENA
WR => Q[13]~reg0.ENA
WR => Q[12]~reg0.ENA
WR => Q[11]~reg0.ENA
WR => Q[10]~reg0.ENA
WR => Q[9]~reg0.ENA
WR => Q[8]~reg0.ENA
WR => Q[7]~reg0.ENA
WR => Q[6]~reg0.ENA
WR => Q[5]~reg0.ENA
WR => Q[4]~reg0.ENA
WR => Q[3]~reg0.ENA
WR => Q[2]~reg0.ENA
WR => Q[1]~reg0.ENA
WR => Q[0]~reg0.ENA
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
reset => Q[8]~reg0.ACLR
reset => Q[9]~reg0.ACLR
reset => Q[10]~reg0.ACLR
reset => Q[11]~reg0.ACLR
reset => Q[12]~reg0.ACLR
reset => Q[13]~reg0.ACLR
reset => Q[14]~reg0.ACLR
reset => Q[15]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|reg16:PR2_SE6
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
WR => Q[15]~reg0.ENA
WR => Q[14]~reg0.ENA
WR => Q[13]~reg0.ENA
WR => Q[12]~reg0.ENA
WR => Q[11]~reg0.ENA
WR => Q[10]~reg0.ENA
WR => Q[9]~reg0.ENA
WR => Q[8]~reg0.ENA
WR => Q[7]~reg0.ENA
WR => Q[6]~reg0.ENA
WR => Q[5]~reg0.ENA
WR => Q[4]~reg0.ENA
WR => Q[3]~reg0.ENA
WR => Q[2]~reg0.ENA
WR => Q[1]~reg0.ENA
WR => Q[0]~reg0.ENA
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
reset => Q[8]~reg0.ACLR
reset => Q[9]~reg0.ACLR
reset => Q[10]~reg0.ACLR
reset => Q[11]~reg0.ACLR
reset => Q[12]~reg0.ACLR
reset => Q[13]~reg0.ACLR
reset => Q[14]~reg0.ACLR
reset => Q[15]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|reg16:PR2_LS7
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
WR => Q[15]~reg0.ENA
WR => Q[14]~reg0.ENA
WR => Q[13]~reg0.ENA
WR => Q[12]~reg0.ENA
WR => Q[11]~reg0.ENA
WR => Q[10]~reg0.ENA
WR => Q[9]~reg0.ENA
WR => Q[8]~reg0.ENA
WR => Q[7]~reg0.ENA
WR => Q[6]~reg0.ENA
WR => Q[5]~reg0.ENA
WR => Q[4]~reg0.ENA
WR => Q[3]~reg0.ENA
WR => Q[2]~reg0.ENA
WR => Q[1]~reg0.ENA
WR => Q[0]~reg0.ENA
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
reset => Q[8]~reg0.ACLR
reset => Q[9]~reg0.ACLR
reset => Q[10]~reg0.ACLR
reset => Q[11]~reg0.ACLR
reset => Q[12]~reg0.ACLR
reset => Q[13]~reg0.ACLR
reset => Q[14]~reg0.ACLR
reset => Q[15]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|reg16:PR2_d1
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
WR => Q[15]~reg0.ENA
WR => Q[14]~reg0.ENA
WR => Q[13]~reg0.ENA
WR => Q[12]~reg0.ENA
WR => Q[11]~reg0.ENA
WR => Q[10]~reg0.ENA
WR => Q[9]~reg0.ENA
WR => Q[8]~reg0.ENA
WR => Q[7]~reg0.ENA
WR => Q[6]~reg0.ENA
WR => Q[5]~reg0.ENA
WR => Q[4]~reg0.ENA
WR => Q[3]~reg0.ENA
WR => Q[2]~reg0.ENA
WR => Q[1]~reg0.ENA
WR => Q[0]~reg0.ENA
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
reset => Q[8]~reg0.ACLR
reset => Q[9]~reg0.ACLR
reset => Q[10]~reg0.ACLR
reset => Q[11]~reg0.ACLR
reset => Q[12]~reg0.ACLR
reset => Q[13]~reg0.ACLR
reset => Q[14]~reg0.ACLR
reset => Q[15]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|reg16:PR2_d2
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
WR => Q[15]~reg0.ENA
WR => Q[14]~reg0.ENA
WR => Q[13]~reg0.ENA
WR => Q[12]~reg0.ENA
WR => Q[11]~reg0.ENA
WR => Q[10]~reg0.ENA
WR => Q[9]~reg0.ENA
WR => Q[8]~reg0.ENA
WR => Q[7]~reg0.ENA
WR => Q[6]~reg0.ENA
WR => Q[5]~reg0.ENA
WR => Q[4]~reg0.ENA
WR => Q[3]~reg0.ENA
WR => Q[2]~reg0.ENA
WR => Q[1]~reg0.ENA
WR => Q[0]~reg0.ENA
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
reset => Q[8]~reg0.ACLR
reset => Q[9]~reg0.ACLR
reset => Q[10]~reg0.ACLR
reset => Q[11]~reg0.ACLR
reset => Q[12]~reg0.ACLR
reset => Q[13]~reg0.ACLR
reset => Q[14]~reg0.ACLR
reset => Q[15]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|reg3:PR2_rfa1
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
WR => Q[2]~reg0.ENA
WR => Q[1]~reg0.ENA
WR => Q[0]~reg0.ENA
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|reg3:PR2_rfa2
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
WR => Q[2]~reg0.ENA
WR => Q[1]~reg0.ENA
WR => Q[0]~reg0.ENA
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|reg3:PR2_rfa3
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
WR => Q[2]~reg0.ENA
WR => Q[1]~reg0.ENA
WR => Q[0]~reg0.ENA
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|reg16:PR2_ctrl
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
WR => Q[15]~reg0.ENA
WR => Q[14]~reg0.ENA
WR => Q[13]~reg0.ENA
WR => Q[12]~reg0.ENA
WR => Q[11]~reg0.ENA
WR => Q[10]~reg0.ENA
WR => Q[9]~reg0.ENA
WR => Q[8]~reg0.ENA
WR => Q[7]~reg0.ENA
WR => Q[6]~reg0.ENA
WR => Q[5]~reg0.ENA
WR => Q[4]~reg0.ENA
WR => Q[3]~reg0.ENA
WR => Q[2]~reg0.ENA
WR => Q[1]~reg0.ENA
WR => Q[0]~reg0.ENA
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
reset => Q[8]~reg0.ACLR
reset => Q[9]~reg0.ACLR
reset => Q[10]~reg0.ACLR
reset => Q[11]~reg0.ACLR
reset => Q[12]~reg0.ACLR
reset => Q[13]~reg0.ACLR
reset => Q[14]~reg0.ACLR
reset => Q[15]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|wrb_edit:ctrl_edit
bits[0] => Equal0.IN1
bits[0] => Equal1.IN0
bits[0] => Equal2.IN1
bits[1] => Equal0.IN0
bits[1] => Equal1.IN1
bits[1] => Equal2.IN0
ctrl[0] => new_ctrl[0].DATAIN
ctrl[1] => new_ctrl[1].DATAIN
ctrl[2] => new_ctrl.DATAA
ctrl[3] => new_ctrl[3].DATAIN
ctrl[4] => new_ctrl[4].DATAIN
ctrl[5] => new_ctrl[5].DATAIN
ctrl[6] => new_ctrl[6].DATAIN
ctrl[7] => y.IN0
ctrl[7] => new_ctrl.DATAA
ctrl[8] => new_ctrl.IN1
ctrl[8] => new_ctrl.DATAA
ctrl[9] => new_ctrl[9].DATAIN
ctrl[9] => y.IN1
ctrl[10] => new_ctrl[10].DATAIN
ctrl[11] => new_ctrl[11].DATAIN
ctrl[12] => new_ctrl[12].DATAIN
ctrl[13] => new_ctrl[13].DATAIN
ctrl[14] => new_ctrl[14].DATAIN
ctrl[15] => new_ctrl[15].DATAIN
carry => x.DATAB
zero => x.DATAB
new_ctrl[0] <= ctrl[0].DB_MAX_OUTPUT_PORT_TYPE
new_ctrl[1] <= ctrl[1].DB_MAX_OUTPUT_PORT_TYPE
new_ctrl[2] <= new_ctrl.DB_MAX_OUTPUT_PORT_TYPE
new_ctrl[3] <= ctrl[3].DB_MAX_OUTPUT_PORT_TYPE
new_ctrl[4] <= ctrl[4].DB_MAX_OUTPUT_PORT_TYPE
new_ctrl[5] <= ctrl[5].DB_MAX_OUTPUT_PORT_TYPE
new_ctrl[6] <= ctrl[6].DB_MAX_OUTPUT_PORT_TYPE
new_ctrl[7] <= new_ctrl.DB_MAX_OUTPUT_PORT_TYPE
new_ctrl[8] <= new_ctrl.DB_MAX_OUTPUT_PORT_TYPE
new_ctrl[9] <= ctrl[9].DB_MAX_OUTPUT_PORT_TYPE
new_ctrl[10] <= ctrl[10].DB_MAX_OUTPUT_PORT_TYPE
new_ctrl[11] <= ctrl[11].DB_MAX_OUTPUT_PORT_TYPE
new_ctrl[12] <= ctrl[12].DB_MAX_OUTPUT_PORT_TYPE
new_ctrl[13] <= ctrl[13].DB_MAX_OUTPUT_PORT_TYPE
new_ctrl[14] <= ctrl[14].DB_MAX_OUTPUT_PORT_TYPE
new_ctrl[15] <= ctrl[15].DB_MAX_OUTPUT_PORT_TYPE


|datapath|reg16:PR2_adderout
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
WR => Q[15]~reg0.ENA
WR => Q[14]~reg0.ENA
WR => Q[13]~reg0.ENA
WR => Q[12]~reg0.ENA
WR => Q[11]~reg0.ENA
WR => Q[10]~reg0.ENA
WR => Q[9]~reg0.ENA
WR => Q[8]~reg0.ENA
WR => Q[7]~reg0.ENA
WR => Q[6]~reg0.ENA
WR => Q[5]~reg0.ENA
WR => Q[4]~reg0.ENA
WR => Q[3]~reg0.ENA
WR => Q[2]~reg0.ENA
WR => Q[1]~reg0.ENA
WR => Q[0]~reg0.ENA
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
reset => Q[8]~reg0.ACLR
reset => Q[9]~reg0.ACLR
reset => Q[10]~reg0.ACLR
reset => Q[11]~reg0.ACLR
reset => Q[12]~reg0.ACLR
reset => Q[13]~reg0.ACLR
reset => Q[14]~reg0.ACLR
reset => Q[15]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|reg16:PR2_lmloop
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
WR => Q[15]~reg0.ENA
WR => Q[14]~reg0.ENA
WR => Q[13]~reg0.ENA
WR => Q[12]~reg0.ENA
WR => Q[11]~reg0.ENA
WR => Q[10]~reg0.ENA
WR => Q[9]~reg0.ENA
WR => Q[8]~reg0.ENA
WR => Q[7]~reg0.ENA
WR => Q[6]~reg0.ENA
WR => Q[5]~reg0.ENA
WR => Q[4]~reg0.ENA
WR => Q[3]~reg0.ENA
WR => Q[2]~reg0.ENA
WR => Q[1]~reg0.ENA
WR => Q[0]~reg0.ENA
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
reset => Q[8]~reg0.ACLR
reset => Q[9]~reg0.ACLR
reset => Q[10]~reg0.ACLR
reset => Q[11]~reg0.ACLR
reset => Q[12]~reg0.ACLR
reset => Q[13]~reg0.ACLR
reset => Q[14]~reg0.ACLR
reset => Q[15]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|mux2:m_2x
a1[0] => o.DATAB
a1[1] => o.DATAB
a1[2] => o.DATAB
a1[3] => o.DATAB
a1[4] => o.DATAB
a1[5] => o.DATAB
a1[6] => o.DATAB
a1[7] => o.DATAB
a1[8] => o.DATAB
a1[9] => o.DATAB
a1[10] => o.DATAB
a1[11] => o.DATAB
a1[12] => o.DATAB
a1[13] => o.DATAB
a1[14] => o.DATAB
a1[15] => o.DATAB
a0[0] => o.DATAA
a0[1] => o.DATAA
a0[2] => o.DATAA
a0[3] => o.DATAA
a0[4] => o.DATAA
a0[5] => o.DATAA
a0[6] => o.DATAA
a0[7] => o.DATAA
a0[8] => o.DATAA
a0[9] => o.DATAA
a0[10] => o.DATAA
a0[11] => o.DATAA
a0[12] => o.DATAA
a0[13] => o.DATAA
a0[14] => o.DATAA
a0[15] => o.DATAA
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= o.DB_MAX_OUTPUT_PORT_TYPE


|datapath|adder16:adder16_1
a[0] => eightbitadder:a0.x[0]
a[1] => eightbitadder:a0.x[1]
a[2] => eightbitadder:a0.x[2]
a[3] => eightbitadder:a0.x[3]
a[4] => eightbitadder:a0.x[4]
a[5] => eightbitadder:a0.x[5]
a[6] => eightbitadder:a0.x[6]
a[7] => eightbitadder:a0.x[7]
a[8] => eightbitadder:a1.x[0]
a[9] => eightbitadder:a1.x[1]
a[10] => eightbitadder:a1.x[2]
a[11] => eightbitadder:a1.x[3]
a[12] => eightbitadder:a1.x[4]
a[13] => eightbitadder:a1.x[5]
a[14] => eightbitadder:a1.x[6]
a[15] => eightbitadder:a1.x[7]
b[0] => eightbitadder:a0.y[0]
b[1] => eightbitadder:a0.y[1]
b[2] => eightbitadder:a0.y[2]
b[3] => eightbitadder:a0.y[3]
b[4] => eightbitadder:a0.y[4]
b[5] => eightbitadder:a0.y[5]
b[6] => eightbitadder:a0.y[6]
b[7] => eightbitadder:a0.y[7]
b[8] => eightbitadder:a1.y[0]
b[9] => eightbitadder:a1.y[1]
b[10] => eightbitadder:a1.y[2]
b[11] => eightbitadder:a1.y[3]
b[12] => eightbitadder:a1.y[4]
b[13] => eightbitadder:a1.y[5]
b[14] => eightbitadder:a1.y[6]
b[15] => eightbitadder:a1.y[7]
cin => eightbitadder:a0.cin
cout <= eightbitadder:a1.cout
o[0] <= eightbitadder:a0.z[0]
o[1] <= eightbitadder:a0.z[1]
o[2] <= eightbitadder:a0.z[2]
o[3] <= eightbitadder:a0.z[3]
o[4] <= eightbitadder:a0.z[4]
o[5] <= eightbitadder:a0.z[5]
o[6] <= eightbitadder:a0.z[6]
o[7] <= eightbitadder:a0.z[7]
o[8] <= eightbitadder:a1.z[0]
o[9] <= eightbitadder:a1.z[1]
o[10] <= eightbitadder:a1.z[2]
o[11] <= eightbitadder:a1.z[3]
o[12] <= eightbitadder:a1.z[4]
o[13] <= eightbitadder:a1.z[5]
o[14] <= eightbitadder:a1.z[6]
o[15] <= eightbitadder:a1.z[7]


|datapath|adder16:adder16_1|eightbitadder:a0
x[0] => fulladder:fa0.a
x[1] => fulladder:fa1.a
x[2] => fulladder:fa2.a
x[3] => fulladder:fa3.a
x[4] => fulladder:fa4.a
x[5] => fulladder:fa5.a
x[6] => fulladder:fa6.a
x[7] => fulladder:fa7.a
y[0] => fulladder:fa0.b
y[1] => fulladder:fa1.b
y[2] => fulladder:fa2.b
y[3] => fulladder:fa3.b
y[4] => fulladder:fa4.b
y[5] => fulladder:fa5.b
y[6] => fulladder:fa6.b
y[7] => fulladder:fa7.b
cin => fulladder:fa0.cin
cout <= fulladder:fa7.c
z[0] <= fulladder:fa0.s
z[1] <= fulladder:fa1.s
z[2] <= fulladder:fa2.s
z[3] <= fulladder:fa3.s
z[4] <= fulladder:fa4.s
z[5] <= fulladder:fa5.s
z[6] <= fulladder:fa6.s
z[7] <= fulladder:fa7.s


|datapath|adder16:adder16_1|eightbitadder:a0|fulladder:fa0
a => c.IN0
a => c.IN0
a => s.IN0
a => s.IN0
a => s.IN0
b => c.IN1
b => c.IN0
b => s.IN1
b => s.IN1
b => s.IN1
cin => c.IN1
cin => c.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
c <= c.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|datapath|adder16:adder16_1|eightbitadder:a0|fulladder:fa1
a => c.IN0
a => c.IN0
a => s.IN0
a => s.IN0
a => s.IN0
b => c.IN1
b => c.IN0
b => s.IN1
b => s.IN1
b => s.IN1
cin => c.IN1
cin => c.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
c <= c.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|datapath|adder16:adder16_1|eightbitadder:a0|fulladder:fa2
a => c.IN0
a => c.IN0
a => s.IN0
a => s.IN0
a => s.IN0
b => c.IN1
b => c.IN0
b => s.IN1
b => s.IN1
b => s.IN1
cin => c.IN1
cin => c.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
c <= c.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|datapath|adder16:adder16_1|eightbitadder:a0|fulladder:fa3
a => c.IN0
a => c.IN0
a => s.IN0
a => s.IN0
a => s.IN0
b => c.IN1
b => c.IN0
b => s.IN1
b => s.IN1
b => s.IN1
cin => c.IN1
cin => c.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
c <= c.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|datapath|adder16:adder16_1|eightbitadder:a0|fulladder:fa4
a => c.IN0
a => c.IN0
a => s.IN0
a => s.IN0
a => s.IN0
b => c.IN1
b => c.IN0
b => s.IN1
b => s.IN1
b => s.IN1
cin => c.IN1
cin => c.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
c <= c.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|datapath|adder16:adder16_1|eightbitadder:a0|fulladder:fa5
a => c.IN0
a => c.IN0
a => s.IN0
a => s.IN0
a => s.IN0
b => c.IN1
b => c.IN0
b => s.IN1
b => s.IN1
b => s.IN1
cin => c.IN1
cin => c.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
c <= c.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|datapath|adder16:adder16_1|eightbitadder:a0|fulladder:fa6
a => c.IN0
a => c.IN0
a => s.IN0
a => s.IN0
a => s.IN0
b => c.IN1
b => c.IN0
b => s.IN1
b => s.IN1
b => s.IN1
cin => c.IN1
cin => c.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
c <= c.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|datapath|adder16:adder16_1|eightbitadder:a0|fulladder:fa7
a => c.IN0
a => c.IN0
a => s.IN0
a => s.IN0
a => s.IN0
b => c.IN1
b => c.IN0
b => s.IN1
b => s.IN1
b => s.IN1
cin => c.IN1
cin => c.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
c <= c.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|datapath|adder16:adder16_1|eightbitadder:a1
x[0] => fulladder:fa0.a
x[1] => fulladder:fa1.a
x[2] => fulladder:fa2.a
x[3] => fulladder:fa3.a
x[4] => fulladder:fa4.a
x[5] => fulladder:fa5.a
x[6] => fulladder:fa6.a
x[7] => fulladder:fa7.a
y[0] => fulladder:fa0.b
y[1] => fulladder:fa1.b
y[2] => fulladder:fa2.b
y[3] => fulladder:fa3.b
y[4] => fulladder:fa4.b
y[5] => fulladder:fa5.b
y[6] => fulladder:fa6.b
y[7] => fulladder:fa7.b
cin => fulladder:fa0.cin
cout <= fulladder:fa7.c
z[0] <= fulladder:fa0.s
z[1] <= fulladder:fa1.s
z[2] <= fulladder:fa2.s
z[3] <= fulladder:fa3.s
z[4] <= fulladder:fa4.s
z[5] <= fulladder:fa5.s
z[6] <= fulladder:fa6.s
z[7] <= fulladder:fa7.s


|datapath|adder16:adder16_1|eightbitadder:a1|fulladder:fa0
a => c.IN0
a => c.IN0
a => s.IN0
a => s.IN0
a => s.IN0
b => c.IN1
b => c.IN0
b => s.IN1
b => s.IN1
b => s.IN1
cin => c.IN1
cin => c.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
c <= c.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|datapath|adder16:adder16_1|eightbitadder:a1|fulladder:fa1
a => c.IN0
a => c.IN0
a => s.IN0
a => s.IN0
a => s.IN0
b => c.IN1
b => c.IN0
b => s.IN1
b => s.IN1
b => s.IN1
cin => c.IN1
cin => c.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
c <= c.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|datapath|adder16:adder16_1|eightbitadder:a1|fulladder:fa2
a => c.IN0
a => c.IN0
a => s.IN0
a => s.IN0
a => s.IN0
b => c.IN1
b => c.IN0
b => s.IN1
b => s.IN1
b => s.IN1
cin => c.IN1
cin => c.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
c <= c.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|datapath|adder16:adder16_1|eightbitadder:a1|fulladder:fa3
a => c.IN0
a => c.IN0
a => s.IN0
a => s.IN0
a => s.IN0
b => c.IN1
b => c.IN0
b => s.IN1
b => s.IN1
b => s.IN1
cin => c.IN1
cin => c.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
c <= c.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|datapath|adder16:adder16_1|eightbitadder:a1|fulladder:fa4
a => c.IN0
a => c.IN0
a => s.IN0
a => s.IN0
a => s.IN0
b => c.IN1
b => c.IN0
b => s.IN1
b => s.IN1
b => s.IN1
cin => c.IN1
cin => c.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
c <= c.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|datapath|adder16:adder16_1|eightbitadder:a1|fulladder:fa5
a => c.IN0
a => c.IN0
a => s.IN0
a => s.IN0
a => s.IN0
b => c.IN1
b => c.IN0
b => s.IN1
b => s.IN1
b => s.IN1
cin => c.IN1
cin => c.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
c <= c.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|datapath|adder16:adder16_1|eightbitadder:a1|fulladder:fa6
a => c.IN0
a => c.IN0
a => s.IN0
a => s.IN0
a => s.IN0
b => c.IN1
b => c.IN0
b => s.IN1
b => s.IN1
b => s.IN1
cin => c.IN1
cin => c.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
c <= c.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|datapath|adder16:adder16_1|eightbitadder:a1|fulladder:fa7
a => c.IN0
a => c.IN0
a => s.IN0
a => s.IN0
a => s.IN0
b => c.IN1
b => c.IN0
b => s.IN1
b => s.IN1
b => s.IN1
cin => c.IN1
cin => c.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
c <= c.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|datapath|stage3:stage3_1
output_SE6[0] => mux2:m_33.a1[0]
output_SE6[1] => mux2:m_33.a1[1]
output_SE6[2] => mux2:m_33.a1[2]
output_SE6[3] => mux2:m_33.a1[3]
output_SE6[4] => mux2:m_33.a1[4]
output_SE6[5] => mux2:m_33.a1[5]
output_SE6[6] => mux2:m_33.a1[6]
output_SE6[7] => mux2:m_33.a1[7]
output_SE6[8] => mux2:m_33.a1[8]
output_SE6[9] => mux2:m_33.a1[9]
output_SE6[10] => mux2:m_33.a1[10]
output_SE6[11] => mux2:m_33.a1[11]
output_SE6[12] => mux2:m_33.a1[12]
output_SE6[13] => mux2:m_33.a1[13]
output_SE6[14] => mux2:m_33.a1[14]
output_SE6[15] => mux2:m_33.a1[15]
rf_d1[0] => forwarding_unit:forwarding.rf_d1[0]
rf_d1[1] => forwarding_unit:forwarding.rf_d1[1]
rf_d1[2] => forwarding_unit:forwarding.rf_d1[2]
rf_d1[3] => forwarding_unit:forwarding.rf_d1[3]
rf_d1[4] => forwarding_unit:forwarding.rf_d1[4]
rf_d1[5] => forwarding_unit:forwarding.rf_d1[5]
rf_d1[6] => forwarding_unit:forwarding.rf_d1[6]
rf_d1[7] => forwarding_unit:forwarding.rf_d1[7]
rf_d1[8] => forwarding_unit:forwarding.rf_d1[8]
rf_d1[9] => forwarding_unit:forwarding.rf_d1[9]
rf_d1[10] => forwarding_unit:forwarding.rf_d1[10]
rf_d1[11] => forwarding_unit:forwarding.rf_d1[11]
rf_d1[12] => forwarding_unit:forwarding.rf_d1[12]
rf_d1[13] => forwarding_unit:forwarding.rf_d1[13]
rf_d1[14] => forwarding_unit:forwarding.rf_d1[14]
rf_d1[15] => forwarding_unit:forwarding.rf_d1[15]
rf_d2[0] => forwarding_unit:forwarding.rf_d2[0]
rf_d2[1] => forwarding_unit:forwarding.rf_d2[1]
rf_d2[2] => forwarding_unit:forwarding.rf_d2[2]
rf_d2[3] => forwarding_unit:forwarding.rf_d2[3]
rf_d2[4] => forwarding_unit:forwarding.rf_d2[4]
rf_d2[5] => forwarding_unit:forwarding.rf_d2[5]
rf_d2[6] => forwarding_unit:forwarding.rf_d2[6]
rf_d2[7] => forwarding_unit:forwarding.rf_d2[7]
rf_d2[8] => forwarding_unit:forwarding.rf_d2[8]
rf_d2[9] => forwarding_unit:forwarding.rf_d2[9]
rf_d2[10] => forwarding_unit:forwarding.rf_d2[10]
rf_d2[11] => forwarding_unit:forwarding.rf_d2[11]
rf_d2[12] => forwarding_unit:forwarding.rf_d2[12]
rf_d2[13] => forwarding_unit:forwarding.rf_d2[13]
rf_d2[14] => forwarding_unit:forwarding.rf_d2[14]
rf_d2[15] => forwarding_unit:forwarding.rf_d2[15]
PC_4[0] => forwarding_unit:forwarding.pc_4[0]
PC_4[1] => forwarding_unit:forwarding.pc_4[1]
PC_4[2] => forwarding_unit:forwarding.pc_4[2]
PC_4[3] => forwarding_unit:forwarding.pc_4[3]
PC_4[4] => forwarding_unit:forwarding.pc_4[4]
PC_4[5] => forwarding_unit:forwarding.pc_4[5]
PC_4[6] => forwarding_unit:forwarding.pc_4[6]
PC_4[7] => forwarding_unit:forwarding.pc_4[7]
PC_4[8] => forwarding_unit:forwarding.pc_4[8]
PC_4[9] => forwarding_unit:forwarding.pc_4[9]
PC_4[10] => forwarding_unit:forwarding.pc_4[10]
PC_4[11] => forwarding_unit:forwarding.pc_4[11]
PC_4[12] => forwarding_unit:forwarding.pc_4[12]
PC_4[13] => forwarding_unit:forwarding.pc_4[13]
PC_4[14] => forwarding_unit:forwarding.pc_4[14]
PC_4[15] => forwarding_unit:forwarding.pc_4[15]
aluout_4[0] => forwarding_unit:forwarding.aluout_4[0]
aluout_4[1] => forwarding_unit:forwarding.aluout_4[1]
aluout_4[2] => forwarding_unit:forwarding.aluout_4[2]
aluout_4[3] => forwarding_unit:forwarding.aluout_4[3]
aluout_4[4] => forwarding_unit:forwarding.aluout_4[4]
aluout_4[5] => forwarding_unit:forwarding.aluout_4[5]
aluout_4[6] => forwarding_unit:forwarding.aluout_4[6]
aluout_4[7] => forwarding_unit:forwarding.aluout_4[7]
aluout_4[8] => forwarding_unit:forwarding.aluout_4[8]
aluout_4[9] => forwarding_unit:forwarding.aluout_4[9]
aluout_4[10] => forwarding_unit:forwarding.aluout_4[10]
aluout_4[11] => forwarding_unit:forwarding.aluout_4[11]
aluout_4[12] => forwarding_unit:forwarding.aluout_4[12]
aluout_4[13] => forwarding_unit:forwarding.aluout_4[13]
aluout_4[14] => forwarding_unit:forwarding.aluout_4[14]
aluout_4[15] => forwarding_unit:forwarding.aluout_4[15]
LS7_4[0] => forwarding_unit:forwarding.LS7_4[0]
LS7_4[1] => forwarding_unit:forwarding.LS7_4[1]
LS7_4[2] => forwarding_unit:forwarding.LS7_4[2]
LS7_4[3] => forwarding_unit:forwarding.LS7_4[3]
LS7_4[4] => forwarding_unit:forwarding.LS7_4[4]
LS7_4[5] => forwarding_unit:forwarding.LS7_4[5]
LS7_4[6] => forwarding_unit:forwarding.LS7_4[6]
LS7_4[7] => forwarding_unit:forwarding.LS7_4[7]
LS7_4[8] => forwarding_unit:forwarding.LS7_4[8]
LS7_4[9] => forwarding_unit:forwarding.LS7_4[9]
LS7_4[10] => forwarding_unit:forwarding.LS7_4[10]
LS7_4[11] => forwarding_unit:forwarding.LS7_4[11]
LS7_4[12] => forwarding_unit:forwarding.LS7_4[12]
LS7_4[13] => forwarding_unit:forwarding.LS7_4[13]
LS7_4[14] => forwarding_unit:forwarding.LS7_4[14]
LS7_4[15] => forwarding_unit:forwarding.LS7_4[15]
input1_m34[0] => Add0.IN32
input1_m34[0] => mux2:m_34.a1[0]
input1_m34[1] => Add0.IN31
input1_m34[1] => mux2:m_34.a1[1]
input1_m34[2] => Add0.IN30
input1_m34[2] => mux2:m_34.a1[2]
input1_m34[3] => Add0.IN29
input1_m34[3] => mux2:m_34.a1[3]
input1_m34[4] => Add0.IN28
input1_m34[4] => mux2:m_34.a1[4]
input1_m34[5] => Add0.IN27
input1_m34[5] => mux2:m_34.a1[5]
input1_m34[6] => Add0.IN26
input1_m34[6] => mux2:m_34.a1[6]
input1_m34[7] => Add0.IN25
input1_m34[7] => mux2:m_34.a1[7]
input1_m34[8] => Add0.IN24
input1_m34[8] => mux2:m_34.a1[8]
input1_m34[9] => Add0.IN23
input1_m34[9] => mux2:m_34.a1[9]
input1_m34[10] => Add0.IN22
input1_m34[10] => mux2:m_34.a1[10]
input1_m34[11] => Add0.IN21
input1_m34[11] => mux2:m_34.a1[11]
input1_m34[12] => Add0.IN20
input1_m34[12] => mux2:m_34.a1[12]
input1_m34[13] => Add0.IN19
input1_m34[13] => mux2:m_34.a1[13]
input1_m34[14] => Add0.IN18
input1_m34[14] => mux2:m_34.a1[14]
input1_m34[15] => Add0.IN17
input1_m34[15] => mux2:m_34.a1[15]
input_d3[0] => forwarding_unit:forwarding.stage5_d3[0]
input_d3[1] => forwarding_unit:forwarding.stage5_d3[1]
input_d3[2] => forwarding_unit:forwarding.stage5_d3[2]
input_d3[3] => forwarding_unit:forwarding.stage5_d3[3]
input_d3[4] => forwarding_unit:forwarding.stage5_d3[4]
input_d3[5] => forwarding_unit:forwarding.stage5_d3[5]
input_d3[6] => forwarding_unit:forwarding.stage5_d3[6]
input_d3[7] => forwarding_unit:forwarding.stage5_d3[7]
input_d3[8] => forwarding_unit:forwarding.stage5_d3[8]
input_d3[9] => forwarding_unit:forwarding.stage5_d3[9]
input_d3[10] => forwarding_unit:forwarding.stage5_d3[10]
input_d3[11] => forwarding_unit:forwarding.stage5_d3[11]
input_d3[12] => forwarding_unit:forwarding.stage5_d3[12]
input_d3[13] => forwarding_unit:forwarding.stage5_d3[13]
input_d3[14] => forwarding_unit:forwarding.stage5_d3[14]
input_d3[15] => forwarding_unit:forwarding.stage5_d3[15]
rf_a1[0] => forwarding_unit:forwarding.rf_a1[0]
rf_a1[1] => forwarding_unit:forwarding.rf_a1[1]
rf_a1[2] => forwarding_unit:forwarding.rf_a1[2]
rf_a2[0] => forwarding_unit:forwarding.rf_a2[0]
rf_a2[1] => forwarding_unit:forwarding.rf_a2[1]
rf_a2[2] => forwarding_unit:forwarding.rf_a2[2]
stage4rf_a3[0] => forwarding_unit:forwarding.stage4_a3[0]
stage4rf_a3[1] => forwarding_unit:forwarding.stage4_a3[1]
stage4rf_a3[2] => forwarding_unit:forwarding.stage4_a3[2]
stage5rf_a3[0] => forwarding_unit:forwarding.stage5_a3[0]
stage5rf_a3[1] => forwarding_unit:forwarding.stage5_a3[1]
stage5rf_a3[2] => forwarding_unit:forwarding.stage5_a3[2]
control_signal[0] => ~NO_FANOUT~
control_signal[1] => ~NO_FANOUT~
control_signal[2] => ~NO_FANOUT~
control_signal[3] => ~NO_FANOUT~
control_signal[4] => ~NO_FANOUT~
control_signal[5] => ~NO_FANOUT~
control_signal[6] => ~NO_FANOUT~
control_signal[7] => ~NO_FANOUT~
control_signal[8] => ~NO_FANOUT~
control_signal[9] => mux2:m_33.s
control_signal[10] => mux2:m_32.s
control_signal[10] => alu:alu_1.cin
control_signal[11] => alu:alu_1.op
control_signal[12] => ~NO_FANOUT~
control_signal[13] => ~NO_FANOUT~
control_signal[14] => ~NO_FANOUT~
control_signal[15] => mux2:m_31.s
control_signal[15] => mux2:m_34.s
clk => ~NO_FANOUT~
rst => ~NO_FANOUT~
rf_wr_4 => forwarding_unit:forwarding.stage4_rf_wr
rf_wr_5 => forwarding_unit:forwarding.stage5_rf_wr
M50_4[0] => forwarding_unit:forwarding.M50_4[0]
M50_4[1] => forwarding_unit:forwarding.M50_4[1]
carry <= alu:alu_1.carry
zero <= alu:alu_1.zero
alu_out[0] <= alu:alu_1.alu_out[0]
alu_out[1] <= alu:alu_1.alu_out[1]
alu_out[2] <= alu:alu_1.alu_out[2]
alu_out[3] <= alu:alu_1.alu_out[3]
alu_out[4] <= alu:alu_1.alu_out[4]
alu_out[5] <= alu:alu_1.alu_out[5]
alu_out[6] <= alu:alu_1.alu_out[6]
alu_out[7] <= alu:alu_1.alu_out[7]
alu_out[8] <= alu:alu_1.alu_out[8]
alu_out[9] <= alu:alu_1.alu_out[9]
alu_out[10] <= alu:alu_1.alu_out[10]
alu_out[11] <= alu:alu_1.alu_out[11]
alu_out[12] <= alu:alu_1.alu_out[12]
alu_out[13] <= alu:alu_1.alu_out[13]
alu_out[14] <= alu:alu_1.alu_out[14]
alu_out[15] <= alu:alu_1.alu_out[15]
output_m31[0] <= mux2:m_31.o[0]
output_m31[1] <= mux2:m_31.o[1]
output_m31[2] <= mux2:m_31.o[2]
output_m31[3] <= mux2:m_31.o[3]
output_m31[4] <= mux2:m_31.o[4]
output_m31[5] <= mux2:m_31.o[5]
output_m31[6] <= mux2:m_31.o[6]
output_m31[7] <= mux2:m_31.o[7]
output_m31[8] <= mux2:m_31.o[8]
output_m31[9] <= mux2:m_31.o[9]
output_m31[10] <= mux2:m_31.o[10]
output_m31[11] <= mux2:m_31.o[11]
output_m31[12] <= mux2:m_31.o[12]
output_m31[13] <= mux2:m_31.o[13]
output_m31[14] <= mux2:m_31.o[14]
output_m31[15] <= mux2:m_31.o[15]
new_d1_out[0] <= forwarding_unit:forwarding.new_d1[0]
new_d1_out[1] <= forwarding_unit:forwarding.new_d1[1]
new_d1_out[2] <= forwarding_unit:forwarding.new_d1[2]
new_d1_out[3] <= forwarding_unit:forwarding.new_d1[3]
new_d1_out[4] <= forwarding_unit:forwarding.new_d1[4]
new_d1_out[5] <= forwarding_unit:forwarding.new_d1[5]
new_d1_out[6] <= forwarding_unit:forwarding.new_d1[6]
new_d1_out[7] <= forwarding_unit:forwarding.new_d1[7]
new_d1_out[8] <= forwarding_unit:forwarding.new_d1[8]
new_d1_out[9] <= forwarding_unit:forwarding.new_d1[9]
new_d1_out[10] <= forwarding_unit:forwarding.new_d1[10]
new_d1_out[11] <= forwarding_unit:forwarding.new_d1[11]
new_d1_out[12] <= forwarding_unit:forwarding.new_d1[12]
new_d1_out[13] <= forwarding_unit:forwarding.new_d1[13]
new_d1_out[14] <= forwarding_unit:forwarding.new_d1[14]
new_d1_out[15] <= forwarding_unit:forwarding.new_d1[15]
new_d2_out[0] <= forwarding_unit:forwarding.new_d2[0]
new_d2_out[1] <= forwarding_unit:forwarding.new_d2[1]
new_d2_out[2] <= forwarding_unit:forwarding.new_d2[2]
new_d2_out[3] <= forwarding_unit:forwarding.new_d2[3]
new_d2_out[4] <= forwarding_unit:forwarding.new_d2[4]
new_d2_out[5] <= forwarding_unit:forwarding.new_d2[5]
new_d2_out[6] <= forwarding_unit:forwarding.new_d2[6]
new_d2_out[7] <= forwarding_unit:forwarding.new_d2[7]
new_d2_out[8] <= forwarding_unit:forwarding.new_d2[8]
new_d2_out[9] <= forwarding_unit:forwarding.new_d2[9]
new_d2_out[10] <= forwarding_unit:forwarding.new_d2[10]
new_d2_out[11] <= forwarding_unit:forwarding.new_d2[11]
new_d2_out[12] <= forwarding_unit:forwarding.new_d2[12]
new_d2_out[13] <= forwarding_unit:forwarding.new_d2[13]
new_d2_out[14] <= forwarding_unit:forwarding.new_d2[14]
new_d2_out[15] <= forwarding_unit:forwarding.new_d2[15]


|datapath|stage3:stage3_1|mux2:m_31
a1[0] => o.DATAB
a1[1] => o.DATAB
a1[2] => o.DATAB
a1[3] => o.DATAB
a1[4] => o.DATAB
a1[5] => o.DATAB
a1[6] => o.DATAB
a1[7] => o.DATAB
a1[8] => o.DATAB
a1[9] => o.DATAB
a1[10] => o.DATAB
a1[11] => o.DATAB
a1[12] => o.DATAB
a1[13] => o.DATAB
a1[14] => o.DATAB
a1[15] => o.DATAB
a0[15] => o.DATAA
a0[14] => o.DATAA
a0[13] => o.DATAA
a0[12] => o.DATAA
a0[11] => o.DATAA
a0[10] => o.DATAA
a0[9] => o.DATAA
a0[8] => o.DATAA
a0[7] => o.DATAA
a0[6] => o.DATAA
a0[5] => o.DATAA
a0[4] => o.DATAA
a0[3] => o.DATAA
a0[2] => o.DATAA
a0[1] => o.DATAA
a0[0] => o.DATAA
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= o.DB_MAX_OUTPUT_PORT_TYPE


|datapath|stage3:stage3_1|mux2:m_32
a1[0] => o.DATAB
a1[1] => o.DATAB
a1[2] => o.DATAB
a1[3] => o.DATAB
a1[4] => o.DATAB
a1[5] => o.DATAB
a1[6] => o.DATAB
a1[7] => o.DATAB
a1[8] => o.DATAB
a1[9] => o.DATAB
a1[10] => o.DATAB
a1[11] => o.DATAB
a1[12] => o.DATAB
a1[13] => o.DATAB
a1[14] => o.DATAB
a1[15] => o.DATAB
a0[0] => o.DATAA
a0[1] => o.DATAA
a0[2] => o.DATAA
a0[3] => o.DATAA
a0[4] => o.DATAA
a0[5] => o.DATAA
a0[6] => o.DATAA
a0[7] => o.DATAA
a0[8] => o.DATAA
a0[9] => o.DATAA
a0[10] => o.DATAA
a0[11] => o.DATAA
a0[12] => o.DATAA
a0[13] => o.DATAA
a0[14] => o.DATAA
a0[15] => o.DATAA
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= o.DB_MAX_OUTPUT_PORT_TYPE


|datapath|stage3:stage3_1|mux2:m_33
a1[0] => o.DATAB
a1[1] => o.DATAB
a1[2] => o.DATAB
a1[3] => o.DATAB
a1[4] => o.DATAB
a1[5] => o.DATAB
a1[6] => o.DATAB
a1[7] => o.DATAB
a1[8] => o.DATAB
a1[9] => o.DATAB
a1[10] => o.DATAB
a1[11] => o.DATAB
a1[12] => o.DATAB
a1[13] => o.DATAB
a1[14] => o.DATAB
a1[15] => o.DATAB
a0[0] => o.DATAA
a0[1] => o.DATAA
a0[2] => o.DATAA
a0[3] => o.DATAA
a0[4] => o.DATAA
a0[5] => o.DATAA
a0[6] => o.DATAA
a0[7] => o.DATAA
a0[8] => o.DATAA
a0[9] => o.DATAA
a0[10] => o.DATAA
a0[11] => o.DATAA
a0[12] => o.DATAA
a0[13] => o.DATAA
a0[14] => o.DATAA
a0[15] => o.DATAA
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= o.DB_MAX_OUTPUT_PORT_TYPE


|datapath|stage3:stage3_1|mux2:m_34
a1[0] => o.DATAB
a1[1] => o.DATAB
a1[2] => o.DATAB
a1[3] => o.DATAB
a1[4] => o.DATAB
a1[5] => o.DATAB
a1[6] => o.DATAB
a1[7] => o.DATAB
a1[8] => o.DATAB
a1[9] => o.DATAB
a1[10] => o.DATAB
a1[11] => o.DATAB
a1[12] => o.DATAB
a1[13] => o.DATAB
a1[14] => o.DATAB
a1[15] => o.DATAB
a0[0] => o.DATAA
a0[1] => o.DATAA
a0[2] => o.DATAA
a0[3] => o.DATAA
a0[4] => o.DATAA
a0[5] => o.DATAA
a0[6] => o.DATAA
a0[7] => o.DATAA
a0[8] => o.DATAA
a0[9] => o.DATAA
a0[10] => o.DATAA
a0[11] => o.DATAA
a0[12] => o.DATAA
a0[13] => o.DATAA
a0[14] => o.DATAA
a0[15] => o.DATAA
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= o.DB_MAX_OUTPUT_PORT_TYPE


|datapath|stage3:stage3_1|alu:alu_1
alu_a[0] => NAND16:N.a[0]
alu_a[0] => adder16:A.a[0]
alu_a[1] => NAND16:N.a[1]
alu_a[1] => adder16:A.a[1]
alu_a[2] => NAND16:N.a[2]
alu_a[2] => adder16:A.a[2]
alu_a[3] => NAND16:N.a[3]
alu_a[3] => adder16:A.a[3]
alu_a[4] => NAND16:N.a[4]
alu_a[4] => adder16:A.a[4]
alu_a[5] => NAND16:N.a[5]
alu_a[5] => adder16:A.a[5]
alu_a[6] => NAND16:N.a[6]
alu_a[6] => adder16:A.a[6]
alu_a[7] => NAND16:N.a[7]
alu_a[7] => adder16:A.a[7]
alu_a[8] => NAND16:N.a[8]
alu_a[8] => adder16:A.a[8]
alu_a[9] => NAND16:N.a[9]
alu_a[9] => adder16:A.a[9]
alu_a[10] => NAND16:N.a[10]
alu_a[10] => adder16:A.a[10]
alu_a[11] => NAND16:N.a[11]
alu_a[11] => adder16:A.a[11]
alu_a[12] => NAND16:N.a[12]
alu_a[12] => adder16:A.a[12]
alu_a[13] => NAND16:N.a[13]
alu_a[13] => adder16:A.a[13]
alu_a[14] => NAND16:N.a[14]
alu_a[14] => adder16:A.a[14]
alu_a[15] => NAND16:N.a[15]
alu_a[15] => adder16:A.a[15]
alu_b[0] => NAND16:N.b[0]
alu_b[0] => adder16:A.b[0]
alu_b[1] => NAND16:N.b[1]
alu_b[1] => adder16:A.b[1]
alu_b[2] => NAND16:N.b[2]
alu_b[2] => adder16:A.b[2]
alu_b[3] => NAND16:N.b[3]
alu_b[3] => adder16:A.b[3]
alu_b[4] => NAND16:N.b[4]
alu_b[4] => adder16:A.b[4]
alu_b[5] => NAND16:N.b[5]
alu_b[5] => adder16:A.b[5]
alu_b[6] => NAND16:N.b[6]
alu_b[6] => adder16:A.b[6]
alu_b[7] => NAND16:N.b[7]
alu_b[7] => adder16:A.b[7]
alu_b[8] => NAND16:N.b[8]
alu_b[8] => adder16:A.b[8]
alu_b[9] => NAND16:N.b[9]
alu_b[9] => adder16:A.b[9]
alu_b[10] => NAND16:N.b[10]
alu_b[10] => adder16:A.b[10]
alu_b[11] => NAND16:N.b[11]
alu_b[11] => adder16:A.b[11]
alu_b[12] => NAND16:N.b[12]
alu_b[12] => adder16:A.b[12]
alu_b[13] => NAND16:N.b[13]
alu_b[13] => adder16:A.b[13]
alu_b[14] => NAND16:N.b[14]
alu_b[14] => adder16:A.b[14]
alu_b[15] => NAND16:N.b[15]
alu_b[15] => adder16:A.b[15]
op => mux2:M.s
cin => adder16:A.cin
carry <= adder16:A.cout
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE
alu_out[0] <= mux2:M.o[0]
alu_out[1] <= mux2:M.o[1]
alu_out[2] <= mux2:M.o[2]
alu_out[3] <= mux2:M.o[3]
alu_out[4] <= mux2:M.o[4]
alu_out[5] <= mux2:M.o[5]
alu_out[6] <= mux2:M.o[6]
alu_out[7] <= mux2:M.o[7]
alu_out[8] <= mux2:M.o[8]
alu_out[9] <= mux2:M.o[9]
alu_out[10] <= mux2:M.o[10]
alu_out[11] <= mux2:M.o[11]
alu_out[12] <= mux2:M.o[12]
alu_out[13] <= mux2:M.o[13]
alu_out[14] <= mux2:M.o[14]
alu_out[15] <= mux2:M.o[15]


|datapath|stage3:stage3_1|alu:alu_1|NAND16:N
a[0] => o.IN0
a[1] => o.IN0
a[2] => o.IN0
a[3] => o.IN0
a[4] => o.IN0
a[5] => o.IN0
a[6] => o.IN0
a[7] => o.IN0
a[8] => o.IN0
a[9] => o.IN0
a[10] => o.IN0
a[11] => o.IN0
a[12] => o.IN0
a[13] => o.IN0
a[14] => o.IN0
a[15] => o.IN0
b[0] => o.IN1
b[1] => o.IN1
b[2] => o.IN1
b[3] => o.IN1
b[4] => o.IN1
b[5] => o.IN1
b[6] => o.IN1
b[7] => o.IN1
b[8] => o.IN1
b[9] => o.IN1
b[10] => o.IN1
b[11] => o.IN1
b[12] => o.IN1
b[13] => o.IN1
b[14] => o.IN1
b[15] => o.IN1
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= o.DB_MAX_OUTPUT_PORT_TYPE


|datapath|stage3:stage3_1|alu:alu_1|adder16:A
a[0] => eightbitadder:a0.x[0]
a[1] => eightbitadder:a0.x[1]
a[2] => eightbitadder:a0.x[2]
a[3] => eightbitadder:a0.x[3]
a[4] => eightbitadder:a0.x[4]
a[5] => eightbitadder:a0.x[5]
a[6] => eightbitadder:a0.x[6]
a[7] => eightbitadder:a0.x[7]
a[8] => eightbitadder:a1.x[0]
a[9] => eightbitadder:a1.x[1]
a[10] => eightbitadder:a1.x[2]
a[11] => eightbitadder:a1.x[3]
a[12] => eightbitadder:a1.x[4]
a[13] => eightbitadder:a1.x[5]
a[14] => eightbitadder:a1.x[6]
a[15] => eightbitadder:a1.x[7]
b[0] => eightbitadder:a0.y[0]
b[1] => eightbitadder:a0.y[1]
b[2] => eightbitadder:a0.y[2]
b[3] => eightbitadder:a0.y[3]
b[4] => eightbitadder:a0.y[4]
b[5] => eightbitadder:a0.y[5]
b[6] => eightbitadder:a0.y[6]
b[7] => eightbitadder:a0.y[7]
b[8] => eightbitadder:a1.y[0]
b[9] => eightbitadder:a1.y[1]
b[10] => eightbitadder:a1.y[2]
b[11] => eightbitadder:a1.y[3]
b[12] => eightbitadder:a1.y[4]
b[13] => eightbitadder:a1.y[5]
b[14] => eightbitadder:a1.y[6]
b[15] => eightbitadder:a1.y[7]
cin => eightbitadder:a0.cin
cout <= eightbitadder:a1.cout
o[0] <= eightbitadder:a0.z[0]
o[1] <= eightbitadder:a0.z[1]
o[2] <= eightbitadder:a0.z[2]
o[3] <= eightbitadder:a0.z[3]
o[4] <= eightbitadder:a0.z[4]
o[5] <= eightbitadder:a0.z[5]
o[6] <= eightbitadder:a0.z[6]
o[7] <= eightbitadder:a0.z[7]
o[8] <= eightbitadder:a1.z[0]
o[9] <= eightbitadder:a1.z[1]
o[10] <= eightbitadder:a1.z[2]
o[11] <= eightbitadder:a1.z[3]
o[12] <= eightbitadder:a1.z[4]
o[13] <= eightbitadder:a1.z[5]
o[14] <= eightbitadder:a1.z[6]
o[15] <= eightbitadder:a1.z[7]


|datapath|stage3:stage3_1|alu:alu_1|adder16:A|eightbitadder:a0
x[0] => fulladder:fa0.a
x[1] => fulladder:fa1.a
x[2] => fulladder:fa2.a
x[3] => fulladder:fa3.a
x[4] => fulladder:fa4.a
x[5] => fulladder:fa5.a
x[6] => fulladder:fa6.a
x[7] => fulladder:fa7.a
y[0] => fulladder:fa0.b
y[1] => fulladder:fa1.b
y[2] => fulladder:fa2.b
y[3] => fulladder:fa3.b
y[4] => fulladder:fa4.b
y[5] => fulladder:fa5.b
y[6] => fulladder:fa6.b
y[7] => fulladder:fa7.b
cin => fulladder:fa0.cin
cout <= fulladder:fa7.c
z[0] <= fulladder:fa0.s
z[1] <= fulladder:fa1.s
z[2] <= fulladder:fa2.s
z[3] <= fulladder:fa3.s
z[4] <= fulladder:fa4.s
z[5] <= fulladder:fa5.s
z[6] <= fulladder:fa6.s
z[7] <= fulladder:fa7.s


|datapath|stage3:stage3_1|alu:alu_1|adder16:A|eightbitadder:a0|fulladder:fa0
a => c.IN0
a => c.IN0
a => s.IN0
a => s.IN0
a => s.IN0
b => c.IN1
b => c.IN0
b => s.IN1
b => s.IN1
b => s.IN1
cin => c.IN1
cin => c.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
c <= c.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|datapath|stage3:stage3_1|alu:alu_1|adder16:A|eightbitadder:a0|fulladder:fa1
a => c.IN0
a => c.IN0
a => s.IN0
a => s.IN0
a => s.IN0
b => c.IN1
b => c.IN0
b => s.IN1
b => s.IN1
b => s.IN1
cin => c.IN1
cin => c.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
c <= c.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|datapath|stage3:stage3_1|alu:alu_1|adder16:A|eightbitadder:a0|fulladder:fa2
a => c.IN0
a => c.IN0
a => s.IN0
a => s.IN0
a => s.IN0
b => c.IN1
b => c.IN0
b => s.IN1
b => s.IN1
b => s.IN1
cin => c.IN1
cin => c.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
c <= c.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|datapath|stage3:stage3_1|alu:alu_1|adder16:A|eightbitadder:a0|fulladder:fa3
a => c.IN0
a => c.IN0
a => s.IN0
a => s.IN0
a => s.IN0
b => c.IN1
b => c.IN0
b => s.IN1
b => s.IN1
b => s.IN1
cin => c.IN1
cin => c.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
c <= c.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|datapath|stage3:stage3_1|alu:alu_1|adder16:A|eightbitadder:a0|fulladder:fa4
a => c.IN0
a => c.IN0
a => s.IN0
a => s.IN0
a => s.IN0
b => c.IN1
b => c.IN0
b => s.IN1
b => s.IN1
b => s.IN1
cin => c.IN1
cin => c.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
c <= c.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|datapath|stage3:stage3_1|alu:alu_1|adder16:A|eightbitadder:a0|fulladder:fa5
a => c.IN0
a => c.IN0
a => s.IN0
a => s.IN0
a => s.IN0
b => c.IN1
b => c.IN0
b => s.IN1
b => s.IN1
b => s.IN1
cin => c.IN1
cin => c.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
c <= c.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|datapath|stage3:stage3_1|alu:alu_1|adder16:A|eightbitadder:a0|fulladder:fa6
a => c.IN0
a => c.IN0
a => s.IN0
a => s.IN0
a => s.IN0
b => c.IN1
b => c.IN0
b => s.IN1
b => s.IN1
b => s.IN1
cin => c.IN1
cin => c.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
c <= c.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|datapath|stage3:stage3_1|alu:alu_1|adder16:A|eightbitadder:a0|fulladder:fa7
a => c.IN0
a => c.IN0
a => s.IN0
a => s.IN0
a => s.IN0
b => c.IN1
b => c.IN0
b => s.IN1
b => s.IN1
b => s.IN1
cin => c.IN1
cin => c.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
c <= c.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|datapath|stage3:stage3_1|alu:alu_1|adder16:A|eightbitadder:a1
x[0] => fulladder:fa0.a
x[1] => fulladder:fa1.a
x[2] => fulladder:fa2.a
x[3] => fulladder:fa3.a
x[4] => fulladder:fa4.a
x[5] => fulladder:fa5.a
x[6] => fulladder:fa6.a
x[7] => fulladder:fa7.a
y[0] => fulladder:fa0.b
y[1] => fulladder:fa1.b
y[2] => fulladder:fa2.b
y[3] => fulladder:fa3.b
y[4] => fulladder:fa4.b
y[5] => fulladder:fa5.b
y[6] => fulladder:fa6.b
y[7] => fulladder:fa7.b
cin => fulladder:fa0.cin
cout <= fulladder:fa7.c
z[0] <= fulladder:fa0.s
z[1] <= fulladder:fa1.s
z[2] <= fulladder:fa2.s
z[3] <= fulladder:fa3.s
z[4] <= fulladder:fa4.s
z[5] <= fulladder:fa5.s
z[6] <= fulladder:fa6.s
z[7] <= fulladder:fa7.s


|datapath|stage3:stage3_1|alu:alu_1|adder16:A|eightbitadder:a1|fulladder:fa0
a => c.IN0
a => c.IN0
a => s.IN0
a => s.IN0
a => s.IN0
b => c.IN1
b => c.IN0
b => s.IN1
b => s.IN1
b => s.IN1
cin => c.IN1
cin => c.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
c <= c.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|datapath|stage3:stage3_1|alu:alu_1|adder16:A|eightbitadder:a1|fulladder:fa1
a => c.IN0
a => c.IN0
a => s.IN0
a => s.IN0
a => s.IN0
b => c.IN1
b => c.IN0
b => s.IN1
b => s.IN1
b => s.IN1
cin => c.IN1
cin => c.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
c <= c.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|datapath|stage3:stage3_1|alu:alu_1|adder16:A|eightbitadder:a1|fulladder:fa2
a => c.IN0
a => c.IN0
a => s.IN0
a => s.IN0
a => s.IN0
b => c.IN1
b => c.IN0
b => s.IN1
b => s.IN1
b => s.IN1
cin => c.IN1
cin => c.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
c <= c.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|datapath|stage3:stage3_1|alu:alu_1|adder16:A|eightbitadder:a1|fulladder:fa3
a => c.IN0
a => c.IN0
a => s.IN0
a => s.IN0
a => s.IN0
b => c.IN1
b => c.IN0
b => s.IN1
b => s.IN1
b => s.IN1
cin => c.IN1
cin => c.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
c <= c.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|datapath|stage3:stage3_1|alu:alu_1|adder16:A|eightbitadder:a1|fulladder:fa4
a => c.IN0
a => c.IN0
a => s.IN0
a => s.IN0
a => s.IN0
b => c.IN1
b => c.IN0
b => s.IN1
b => s.IN1
b => s.IN1
cin => c.IN1
cin => c.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
c <= c.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|datapath|stage3:stage3_1|alu:alu_1|adder16:A|eightbitadder:a1|fulladder:fa5
a => c.IN0
a => c.IN0
a => s.IN0
a => s.IN0
a => s.IN0
b => c.IN1
b => c.IN0
b => s.IN1
b => s.IN1
b => s.IN1
cin => c.IN1
cin => c.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
c <= c.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|datapath|stage3:stage3_1|alu:alu_1|adder16:A|eightbitadder:a1|fulladder:fa6
a => c.IN0
a => c.IN0
a => s.IN0
a => s.IN0
a => s.IN0
b => c.IN1
b => c.IN0
b => s.IN1
b => s.IN1
b => s.IN1
cin => c.IN1
cin => c.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
c <= c.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|datapath|stage3:stage3_1|alu:alu_1|adder16:A|eightbitadder:a1|fulladder:fa7
a => c.IN0
a => c.IN0
a => s.IN0
a => s.IN0
a => s.IN0
b => c.IN1
b => c.IN0
b => s.IN1
b => s.IN1
b => s.IN1
cin => c.IN1
cin => c.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
cin => s.IN1
c <= c.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|datapath|stage3:stage3_1|alu:alu_1|mux2:M
a1[0] => o.DATAB
a1[1] => o.DATAB
a1[2] => o.DATAB
a1[3] => o.DATAB
a1[4] => o.DATAB
a1[5] => o.DATAB
a1[6] => o.DATAB
a1[7] => o.DATAB
a1[8] => o.DATAB
a1[9] => o.DATAB
a1[10] => o.DATAB
a1[11] => o.DATAB
a1[12] => o.DATAB
a1[13] => o.DATAB
a1[14] => o.DATAB
a1[15] => o.DATAB
a0[0] => o.DATAA
a0[1] => o.DATAA
a0[2] => o.DATAA
a0[3] => o.DATAA
a0[4] => o.DATAA
a0[5] => o.DATAA
a0[6] => o.DATAA
a0[7] => o.DATAA
a0[8] => o.DATAA
a0[9] => o.DATAA
a0[10] => o.DATAA
a0[11] => o.DATAA
a0[12] => o.DATAA
a0[13] => o.DATAA
a0[14] => o.DATAA
a0[15] => o.DATAA
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= o.DB_MAX_OUTPUT_PORT_TYPE


|datapath|stage3:stage3_1|forwarding_unit:forwarding
rf_d1[0] => new_d1.DATAA
rf_d1[0] => new_d2.DATAA
rf_d1[1] => new_d1.DATAA
rf_d1[1] => new_d2.DATAA
rf_d1[2] => new_d1.DATAA
rf_d1[2] => new_d2.DATAA
rf_d1[3] => new_d1.DATAA
rf_d1[3] => new_d2.DATAA
rf_d1[4] => new_d1.DATAA
rf_d1[4] => new_d2.DATAA
rf_d1[5] => new_d1.DATAA
rf_d1[5] => new_d2.DATAA
rf_d1[6] => new_d1.DATAA
rf_d1[6] => new_d2.DATAA
rf_d1[7] => new_d1.DATAA
rf_d1[7] => new_d2.DATAA
rf_d1[8] => new_d1.DATAA
rf_d1[8] => new_d2.DATAA
rf_d1[9] => new_d1.DATAA
rf_d1[9] => new_d2.DATAA
rf_d1[10] => new_d1.DATAA
rf_d1[10] => new_d2.DATAA
rf_d1[11] => new_d1.DATAA
rf_d1[11] => new_d2.DATAA
rf_d1[12] => new_d1.DATAA
rf_d1[12] => new_d2.DATAA
rf_d1[13] => new_d1.DATAA
rf_d1[13] => new_d2.DATAA
rf_d1[14] => new_d1.DATAA
rf_d1[14] => new_d2.DATAA
rf_d1[15] => new_d1.DATAA
rf_d1[15] => new_d2.DATAA
rf_d2[0] => ~NO_FANOUT~
rf_d2[1] => ~NO_FANOUT~
rf_d2[2] => ~NO_FANOUT~
rf_d2[3] => ~NO_FANOUT~
rf_d2[4] => ~NO_FANOUT~
rf_d2[5] => ~NO_FANOUT~
rf_d2[6] => ~NO_FANOUT~
rf_d2[7] => ~NO_FANOUT~
rf_d2[8] => ~NO_FANOUT~
rf_d2[9] => ~NO_FANOUT~
rf_d2[10] => ~NO_FANOUT~
rf_d2[11] => ~NO_FANOUT~
rf_d2[12] => ~NO_FANOUT~
rf_d2[13] => ~NO_FANOUT~
rf_d2[14] => ~NO_FANOUT~
rf_d2[15] => ~NO_FANOUT~
stage4_rf_wr => new_d1.IN1
stage4_rf_wr => new_d2.IN1
stage5_rf_wr => new_d1.IN1
stage5_rf_wr => new_d2.IN1
rf_a1[0] => Equal2.IN2
rf_a1[0] => Equal3.IN2
rf_a1[1] => Equal2.IN1
rf_a1[1] => Equal3.IN1
rf_a1[2] => Equal2.IN0
rf_a1[2] => Equal3.IN0
rf_a2[0] => Equal4.IN2
rf_a2[0] => Equal5.IN2
rf_a2[1] => Equal4.IN1
rf_a2[1] => Equal5.IN1
rf_a2[2] => Equal4.IN0
rf_a2[2] => Equal5.IN0
stage4_a3[0] => Equal3.IN5
stage4_a3[0] => Equal5.IN5
stage4_a3[1] => Equal3.IN4
stage4_a3[1] => Equal5.IN4
stage4_a3[2] => Equal3.IN3
stage4_a3[2] => Equal5.IN3
stage5_a3[0] => Equal2.IN5
stage5_a3[0] => Equal4.IN5
stage5_a3[1] => Equal2.IN4
stage5_a3[1] => Equal4.IN4
stage5_a3[2] => Equal2.IN3
stage5_a3[2] => Equal4.IN3
M50_4[0] => Equal0.IN3
M50_4[0] => Equal1.IN3
M50_4[1] => Equal0.IN2
M50_4[1] => Equal1.IN2
pc_4[0] => stage4_d3[0].DATAB
pc_4[1] => stage4_d3[1].DATAB
pc_4[2] => stage4_d3[2].DATAB
pc_4[3] => stage4_d3[3].DATAB
pc_4[4] => stage4_d3[4].DATAB
pc_4[5] => stage4_d3[5].DATAB
pc_4[6] => stage4_d3[6].DATAB
pc_4[7] => stage4_d3[7].DATAB
pc_4[8] => stage4_d3[8].DATAB
pc_4[9] => stage4_d3[9].DATAB
pc_4[10] => stage4_d3[10].DATAB
pc_4[11] => stage4_d3[11].DATAB
pc_4[12] => stage4_d3[12].DATAB
pc_4[13] => stage4_d3[13].DATAB
pc_4[14] => stage4_d3[14].DATAB
pc_4[15] => stage4_d3[15].DATAB
aluout_4[0] => stage4_d3.DATAB
aluout_4[1] => stage4_d3.DATAB
aluout_4[2] => stage4_d3.DATAB
aluout_4[3] => stage4_d3.DATAB
aluout_4[4] => stage4_d3.DATAB
aluout_4[5] => stage4_d3.DATAB
aluout_4[6] => stage4_d3.DATAB
aluout_4[7] => stage4_d3.DATAB
aluout_4[8] => stage4_d3.DATAB
aluout_4[9] => stage4_d3.DATAB
aluout_4[10] => stage4_d3.DATAB
aluout_4[11] => stage4_d3.DATAB
aluout_4[12] => stage4_d3.DATAB
aluout_4[13] => stage4_d3.DATAB
aluout_4[14] => stage4_d3.DATAB
aluout_4[15] => stage4_d3.DATAB
LS7_4[0] => stage4_d3.DATAA
LS7_4[1] => stage4_d3.DATAA
LS7_4[2] => stage4_d3.DATAA
LS7_4[3] => stage4_d3.DATAA
LS7_4[4] => stage4_d3.DATAA
LS7_4[5] => stage4_d3.DATAA
LS7_4[6] => stage4_d3.DATAA
LS7_4[7] => stage4_d3.DATAA
LS7_4[8] => stage4_d3.DATAA
LS7_4[9] => stage4_d3.DATAA
LS7_4[10] => stage4_d3.DATAA
LS7_4[11] => stage4_d3.DATAA
LS7_4[12] => stage4_d3.DATAA
LS7_4[13] => stage4_d3.DATAA
LS7_4[14] => stage4_d3.DATAA
LS7_4[15] => stage4_d3.DATAA
stage5_d3[0] => new_d1.DATAB
stage5_d3[0] => new_d2.DATAB
stage5_d3[1] => new_d1.DATAB
stage5_d3[1] => new_d2.DATAB
stage5_d3[2] => new_d1.DATAB
stage5_d3[2] => new_d2.DATAB
stage5_d3[3] => new_d1.DATAB
stage5_d3[3] => new_d2.DATAB
stage5_d3[4] => new_d1.DATAB
stage5_d3[4] => new_d2.DATAB
stage5_d3[5] => new_d1.DATAB
stage5_d3[5] => new_d2.DATAB
stage5_d3[6] => new_d1.DATAB
stage5_d3[6] => new_d2.DATAB
stage5_d3[7] => new_d1.DATAB
stage5_d3[7] => new_d2.DATAB
stage5_d3[8] => new_d1.DATAB
stage5_d3[8] => new_d2.DATAB
stage5_d3[9] => new_d1.DATAB
stage5_d3[9] => new_d2.DATAB
stage5_d3[10] => new_d1.DATAB
stage5_d3[10] => new_d2.DATAB
stage5_d3[11] => new_d1.DATAB
stage5_d3[11] => new_d2.DATAB
stage5_d3[12] => new_d1.DATAB
stage5_d3[12] => new_d2.DATAB
stage5_d3[13] => new_d1.DATAB
stage5_d3[13] => new_d2.DATAB
stage5_d3[14] => new_d1.DATAB
stage5_d3[14] => new_d2.DATAB
stage5_d3[15] => new_d1.DATAB
stage5_d3[15] => new_d2.DATAB
new_d1[0] <= new_d1.DB_MAX_OUTPUT_PORT_TYPE
new_d1[1] <= new_d1.DB_MAX_OUTPUT_PORT_TYPE
new_d1[2] <= new_d1.DB_MAX_OUTPUT_PORT_TYPE
new_d1[3] <= new_d1.DB_MAX_OUTPUT_PORT_TYPE
new_d1[4] <= new_d1.DB_MAX_OUTPUT_PORT_TYPE
new_d1[5] <= new_d1.DB_MAX_OUTPUT_PORT_TYPE
new_d1[6] <= new_d1.DB_MAX_OUTPUT_PORT_TYPE
new_d1[7] <= new_d1.DB_MAX_OUTPUT_PORT_TYPE
new_d1[8] <= new_d1.DB_MAX_OUTPUT_PORT_TYPE
new_d1[9] <= new_d1.DB_MAX_OUTPUT_PORT_TYPE
new_d1[10] <= new_d1.DB_MAX_OUTPUT_PORT_TYPE
new_d1[11] <= new_d1.DB_MAX_OUTPUT_PORT_TYPE
new_d1[12] <= new_d1.DB_MAX_OUTPUT_PORT_TYPE
new_d1[13] <= new_d1.DB_MAX_OUTPUT_PORT_TYPE
new_d1[14] <= new_d1.DB_MAX_OUTPUT_PORT_TYPE
new_d1[15] <= new_d1.DB_MAX_OUTPUT_PORT_TYPE
new_d2[0] <= new_d2.DB_MAX_OUTPUT_PORT_TYPE
new_d2[1] <= new_d2.DB_MAX_OUTPUT_PORT_TYPE
new_d2[2] <= new_d2.DB_MAX_OUTPUT_PORT_TYPE
new_d2[3] <= new_d2.DB_MAX_OUTPUT_PORT_TYPE
new_d2[4] <= new_d2.DB_MAX_OUTPUT_PORT_TYPE
new_d2[5] <= new_d2.DB_MAX_OUTPUT_PORT_TYPE
new_d2[6] <= new_d2.DB_MAX_OUTPUT_PORT_TYPE
new_d2[7] <= new_d2.DB_MAX_OUTPUT_PORT_TYPE
new_d2[8] <= new_d2.DB_MAX_OUTPUT_PORT_TYPE
new_d2[9] <= new_d2.DB_MAX_OUTPUT_PORT_TYPE
new_d2[10] <= new_d2.DB_MAX_OUTPUT_PORT_TYPE
new_d2[11] <= new_d2.DB_MAX_OUTPUT_PORT_TYPE
new_d2[12] <= new_d2.DB_MAX_OUTPUT_PORT_TYPE
new_d2[13] <= new_d2.DB_MAX_OUTPUT_PORT_TYPE
new_d2[14] <= new_d2.DB_MAX_OUTPUT_PORT_TYPE
new_d2[15] <= new_d2.DB_MAX_OUTPUT_PORT_TYPE


|datapath|reg16:PR3_pc
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
WR => Q[15]~reg0.ENA
WR => Q[14]~reg0.ENA
WR => Q[13]~reg0.ENA
WR => Q[12]~reg0.ENA
WR => Q[11]~reg0.ENA
WR => Q[10]~reg0.ENA
WR => Q[9]~reg0.ENA
WR => Q[8]~reg0.ENA
WR => Q[7]~reg0.ENA
WR => Q[6]~reg0.ENA
WR => Q[5]~reg0.ENA
WR => Q[4]~reg0.ENA
WR => Q[3]~reg0.ENA
WR => Q[2]~reg0.ENA
WR => Q[1]~reg0.ENA
WR => Q[0]~reg0.ENA
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
reset => Q[8]~reg0.ACLR
reset => Q[9]~reg0.ACLR
reset => Q[10]~reg0.ACLR
reset => Q[11]~reg0.ACLR
reset => Q[12]~reg0.ACLR
reset => Q[13]~reg0.ACLR
reset => Q[14]~reg0.ACLR
reset => Q[15]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|reg16:PR3_ctrl
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
WR => Q[15]~reg0.ENA
WR => Q[14]~reg0.ENA
WR => Q[13]~reg0.ENA
WR => Q[12]~reg0.ENA
WR => Q[11]~reg0.ENA
WR => Q[10]~reg0.ENA
WR => Q[9]~reg0.ENA
WR => Q[8]~reg0.ENA
WR => Q[7]~reg0.ENA
WR => Q[6]~reg0.ENA
WR => Q[5]~reg0.ENA
WR => Q[4]~reg0.ENA
WR => Q[3]~reg0.ENA
WR => Q[2]~reg0.ENA
WR => Q[1]~reg0.ENA
WR => Q[0]~reg0.ENA
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
reset => Q[8]~reg0.ACLR
reset => Q[9]~reg0.ACLR
reset => Q[10]~reg0.ACLR
reset => Q[11]~reg0.ACLR
reset => Q[12]~reg0.ACLR
reset => Q[13]~reg0.ACLR
reset => Q[14]~reg0.ACLR
reset => Q[15]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|reg16:PR3_LS7
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
WR => Q[15]~reg0.ENA
WR => Q[14]~reg0.ENA
WR => Q[13]~reg0.ENA
WR => Q[12]~reg0.ENA
WR => Q[11]~reg0.ENA
WR => Q[10]~reg0.ENA
WR => Q[9]~reg0.ENA
WR => Q[8]~reg0.ENA
WR => Q[7]~reg0.ENA
WR => Q[6]~reg0.ENA
WR => Q[5]~reg0.ENA
WR => Q[4]~reg0.ENA
WR => Q[3]~reg0.ENA
WR => Q[2]~reg0.ENA
WR => Q[1]~reg0.ENA
WR => Q[0]~reg0.ENA
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
reset => Q[8]~reg0.ACLR
reset => Q[9]~reg0.ACLR
reset => Q[10]~reg0.ACLR
reset => Q[11]~reg0.ACLR
reset => Q[12]~reg0.ACLR
reset => Q[13]~reg0.ACLR
reset => Q[14]~reg0.ACLR
reset => Q[15]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|reg3:PR3_rfa3
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
WR => Q[2]~reg0.ENA
WR => Q[1]~reg0.ENA
WR => Q[0]~reg0.ENA
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|reg16:PR3_aluout
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
WR => Q[15]~reg0.ENA
WR => Q[14]~reg0.ENA
WR => Q[13]~reg0.ENA
WR => Q[12]~reg0.ENA
WR => Q[11]~reg0.ENA
WR => Q[10]~reg0.ENA
WR => Q[9]~reg0.ENA
WR => Q[8]~reg0.ENA
WR => Q[7]~reg0.ENA
WR => Q[6]~reg0.ENA
WR => Q[5]~reg0.ENA
WR => Q[4]~reg0.ENA
WR => Q[3]~reg0.ENA
WR => Q[2]~reg0.ENA
WR => Q[1]~reg0.ENA
WR => Q[0]~reg0.ENA
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
reset => Q[8]~reg0.ACLR
reset => Q[9]~reg0.ACLR
reset => Q[10]~reg0.ACLR
reset => Q[11]~reg0.ACLR
reset => Q[12]~reg0.ACLR
reset => Q[13]~reg0.ACLR
reset => Q[14]~reg0.ACLR
reset => Q[15]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|reg16:PR3_newd2
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
WR => Q[15]~reg0.ENA
WR => Q[14]~reg0.ENA
WR => Q[13]~reg0.ENA
WR => Q[12]~reg0.ENA
WR => Q[11]~reg0.ENA
WR => Q[10]~reg0.ENA
WR => Q[9]~reg0.ENA
WR => Q[8]~reg0.ENA
WR => Q[7]~reg0.ENA
WR => Q[6]~reg0.ENA
WR => Q[5]~reg0.ENA
WR => Q[4]~reg0.ENA
WR => Q[3]~reg0.ENA
WR => Q[2]~reg0.ENA
WR => Q[1]~reg0.ENA
WR => Q[0]~reg0.ENA
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
reset => Q[8]~reg0.ACLR
reset => Q[9]~reg0.ACLR
reset => Q[10]~reg0.ACLR
reset => Q[11]~reg0.ACLR
reset => Q[12]~reg0.ACLR
reset => Q[13]~reg0.ACLR
reset => Q[14]~reg0.ACLR
reset => Q[15]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|reg1:zero_flag
D => Q~reg0.DATAIN
clk => Q~reg0.CLK
WR => Q~reg0.ENA
reset => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|reg1:carry_flag
D => Q~reg0.DATAIN
clk => Q~reg0.CLK
WR => Q~reg0.ENA
reset => Q~reg0.ACLR
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|stage4:stage4_1
alu_out_in[0] => memory:data_mem.mem_a[0]
alu_out_in[0] => alu_out_out[0].DATAIN
alu_out_in[1] => memory:data_mem.mem_a[1]
alu_out_in[1] => alu_out_out[1].DATAIN
alu_out_in[2] => memory:data_mem.mem_a[2]
alu_out_in[2] => alu_out_out[2].DATAIN
alu_out_in[3] => memory:data_mem.mem_a[3]
alu_out_in[3] => alu_out_out[3].DATAIN
alu_out_in[4] => memory:data_mem.mem_a[4]
alu_out_in[4] => alu_out_out[4].DATAIN
alu_out_in[5] => memory:data_mem.mem_a[5]
alu_out_in[5] => alu_out_out[5].DATAIN
alu_out_in[6] => memory:data_mem.mem_a[6]
alu_out_in[6] => alu_out_out[6].DATAIN
alu_out_in[7] => memory:data_mem.mem_a[7]
alu_out_in[7] => alu_out_out[7].DATAIN
alu_out_in[8] => memory:data_mem.mem_a[8]
alu_out_in[8] => alu_out_out[8].DATAIN
alu_out_in[9] => memory:data_mem.mem_a[9]
alu_out_in[9] => alu_out_out[9].DATAIN
alu_out_in[10] => memory:data_mem.mem_a[10]
alu_out_in[10] => alu_out_out[10].DATAIN
alu_out_in[11] => memory:data_mem.mem_a[11]
alu_out_in[11] => alu_out_out[11].DATAIN
alu_out_in[12] => memory:data_mem.mem_a[12]
alu_out_in[12] => alu_out_out[12].DATAIN
alu_out_in[13] => memory:data_mem.mem_a[13]
alu_out_in[13] => alu_out_out[13].DATAIN
alu_out_in[14] => memory:data_mem.mem_a[14]
alu_out_in[14] => alu_out_out[14].DATAIN
alu_out_in[15] => memory:data_mem.mem_a[15]
alu_out_in[15] => alu_out_out[15].DATAIN
new_d2_in[0] => memory:data_mem.din[0]
new_d2_in[1] => memory:data_mem.din[1]
new_d2_in[2] => memory:data_mem.din[2]
new_d2_in[3] => memory:data_mem.din[3]
new_d2_in[4] => memory:data_mem.din[4]
new_d2_in[5] => memory:data_mem.din[5]
new_d2_in[6] => memory:data_mem.din[6]
new_d2_in[7] => memory:data_mem.din[7]
new_d2_in[8] => memory:data_mem.din[8]
new_d2_in[9] => memory:data_mem.din[9]
new_d2_in[10] => memory:data_mem.din[10]
new_d2_in[11] => memory:data_mem.din[11]
new_d2_in[12] => memory:data_mem.din[12]
new_d2_in[13] => memory:data_mem.din[13]
new_d2_in[14] => memory:data_mem.din[14]
new_d2_in[15] => memory:data_mem.din[15]
mem_dout[0] <= memory:data_mem.dout[0]
mem_dout[1] <= memory:data_mem.dout[1]
mem_dout[2] <= memory:data_mem.dout[2]
mem_dout[3] <= memory:data_mem.dout[3]
mem_dout[4] <= memory:data_mem.dout[4]
mem_dout[5] <= memory:data_mem.dout[5]
mem_dout[6] <= memory:data_mem.dout[6]
mem_dout[7] <= memory:data_mem.dout[7]
mem_dout[8] <= memory:data_mem.dout[8]
mem_dout[9] <= memory:data_mem.dout[9]
mem_dout[10] <= memory:data_mem.dout[10]
mem_dout[11] <= memory:data_mem.dout[11]
mem_dout[12] <= memory:data_mem.dout[12]
mem_dout[13] <= memory:data_mem.dout[13]
mem_dout[14] <= memory:data_mem.dout[14]
mem_dout[15] <= memory:data_mem.dout[15]
alu_out_out[0] <= alu_out_in[0].DB_MAX_OUTPUT_PORT_TYPE
alu_out_out[1] <= alu_out_in[1].DB_MAX_OUTPUT_PORT_TYPE
alu_out_out[2] <= alu_out_in[2].DB_MAX_OUTPUT_PORT_TYPE
alu_out_out[3] <= alu_out_in[3].DB_MAX_OUTPUT_PORT_TYPE
alu_out_out[4] <= alu_out_in[4].DB_MAX_OUTPUT_PORT_TYPE
alu_out_out[5] <= alu_out_in[5].DB_MAX_OUTPUT_PORT_TYPE
alu_out_out[6] <= alu_out_in[6].DB_MAX_OUTPUT_PORT_TYPE
alu_out_out[7] <= alu_out_in[7].DB_MAX_OUTPUT_PORT_TYPE
alu_out_out[8] <= alu_out_in[8].DB_MAX_OUTPUT_PORT_TYPE
alu_out_out[9] <= alu_out_in[9].DB_MAX_OUTPUT_PORT_TYPE
alu_out_out[10] <= alu_out_in[10].DB_MAX_OUTPUT_PORT_TYPE
alu_out_out[11] <= alu_out_in[11].DB_MAX_OUTPUT_PORT_TYPE
alu_out_out[12] <= alu_out_in[12].DB_MAX_OUTPUT_PORT_TYPE
alu_out_out[13] <= alu_out_in[13].DB_MAX_OUTPUT_PORT_TYPE
alu_out_out[14] <= alu_out_in[14].DB_MAX_OUTPUT_PORT_TYPE
alu_out_out[15] <= alu_out_in[15].DB_MAX_OUTPUT_PORT_TYPE
control_signal[0] => ~NO_FANOUT~
control_signal[1] => ~NO_FANOUT~
control_signal[2] => rf_wr_4.DATAIN
control_signal[3] => ~NO_FANOUT~
control_signal[4] => ~NO_FANOUT~
control_signal[5] => memory:data_mem.WR
control_signal[6] => memory:data_mem.RD
control_signal[7] => ~NO_FANOUT~
control_signal[8] => ~NO_FANOUT~
control_signal[9] => ~NO_FANOUT~
control_signal[10] => ~NO_FANOUT~
control_signal[11] => ~NO_FANOUT~
control_signal[12] => ~NO_FANOUT~
control_signal[13] => ~NO_FANOUT~
control_signal[14] => ~NO_FANOUT~
control_signal[15] => ~NO_FANOUT~
clk => memory:data_mem.clk
rst => ~NO_FANOUT~
rf_wr_4 <= control_signal[2].DB_MAX_OUTPUT_PORT_TYPE


|datapath|stage4:stage4_1|memory:data_mem
en => RAM.OUTPUTSELECT
en => dout.OUTPUTSELECT
en => dout.OUTPUTSELECT
en => dout.OUTPUTSELECT
en => dout.OUTPUTSELECT
en => dout.OUTPUTSELECT
en => dout.OUTPUTSELECT
en => dout.OUTPUTSELECT
en => dout.OUTPUTSELECT
en => dout.OUTPUTSELECT
en => dout.OUTPUTSELECT
en => dout.OUTPUTSELECT
en => dout.OUTPUTSELECT
en => dout.OUTPUTSELECT
en => dout.OUTPUTSELECT
en => dout.OUTPUTSELECT
en => dout.OUTPUTSELECT
clk => RAM~20.CLK
clk => RAM~0.CLK
clk => RAM~1.CLK
clk => RAM~2.CLK
clk => RAM~3.CLK
clk => RAM~4.CLK
clk => RAM~5.CLK
clk => RAM~6.CLK
clk => RAM~7.CLK
clk => RAM~8.CLK
clk => RAM~9.CLK
clk => RAM~10.CLK
clk => RAM~11.CLK
clk => RAM~12.CLK
clk => RAM~13.CLK
clk => RAM~14.CLK
clk => RAM~15.CLK
clk => RAM~16.CLK
clk => RAM~17.CLK
clk => RAM~18.CLK
clk => RAM~19.CLK
clk => RAM.CLK0
RD => RAM.OUTPUTSELECT
RD => dout.OUTPUTSELECT
RD => dout.OUTPUTSELECT
RD => dout.OUTPUTSELECT
RD => dout.OUTPUTSELECT
RD => dout.OUTPUTSELECT
RD => dout.OUTPUTSELECT
RD => dout.OUTPUTSELECT
RD => dout.OUTPUTSELECT
RD => dout.OUTPUTSELECT
RD => dout.OUTPUTSELECT
RD => dout.OUTPUTSELECT
RD => dout.OUTPUTSELECT
RD => dout.OUTPUTSELECT
RD => dout.OUTPUTSELECT
RD => dout.OUTPUTSELECT
RD => dout.OUTPUTSELECT
WR => RAM.DATAA
mem_a[0] => RAM~3.DATAIN
mem_a[0] => RAM.WADDR
mem_a[0] => RAM.RADDR
mem_a[1] => RAM~2.DATAIN
mem_a[1] => RAM.WADDR1
mem_a[1] => RAM.RADDR1
mem_a[2] => RAM~1.DATAIN
mem_a[2] => RAM.WADDR2
mem_a[2] => RAM.RADDR2
mem_a[3] => RAM~0.DATAIN
mem_a[3] => RAM.WADDR3
mem_a[3] => RAM.RADDR3
mem_a[4] => ~NO_FANOUT~
mem_a[5] => ~NO_FANOUT~
mem_a[6] => ~NO_FANOUT~
mem_a[7] => ~NO_FANOUT~
mem_a[8] => ~NO_FANOUT~
mem_a[9] => ~NO_FANOUT~
mem_a[10] => ~NO_FANOUT~
mem_a[11] => ~NO_FANOUT~
mem_a[12] => ~NO_FANOUT~
mem_a[13] => ~NO_FANOUT~
mem_a[14] => ~NO_FANOUT~
mem_a[15] => ~NO_FANOUT~
din[0] => RAM~19.DATAIN
din[0] => RAM.DATAIN
din[1] => RAM~18.DATAIN
din[1] => RAM.DATAIN1
din[2] => RAM~17.DATAIN
din[2] => RAM.DATAIN2
din[3] => RAM~16.DATAIN
din[3] => RAM.DATAIN3
din[4] => RAM~15.DATAIN
din[4] => RAM.DATAIN4
din[5] => RAM~14.DATAIN
din[5] => RAM.DATAIN5
din[6] => RAM~13.DATAIN
din[6] => RAM.DATAIN6
din[7] => RAM~12.DATAIN
din[7] => RAM.DATAIN7
din[8] => RAM~11.DATAIN
din[8] => RAM.DATAIN8
din[9] => RAM~10.DATAIN
din[9] => RAM.DATAIN9
din[10] => RAM~9.DATAIN
din[10] => RAM.DATAIN10
din[11] => RAM~8.DATAIN
din[11] => RAM.DATAIN11
din[12] => RAM~7.DATAIN
din[12] => RAM.DATAIN12
din[13] => RAM~6.DATAIN
din[13] => RAM.DATAIN13
din[14] => RAM~5.DATAIN
din[14] => RAM.DATAIN14
din[15] => RAM~4.DATAIN
din[15] => RAM.DATAIN15
dout[0] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|reg16:PR4_pc
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
WR => Q[15]~reg0.ENA
WR => Q[14]~reg0.ENA
WR => Q[13]~reg0.ENA
WR => Q[12]~reg0.ENA
WR => Q[11]~reg0.ENA
WR => Q[10]~reg0.ENA
WR => Q[9]~reg0.ENA
WR => Q[8]~reg0.ENA
WR => Q[7]~reg0.ENA
WR => Q[6]~reg0.ENA
WR => Q[5]~reg0.ENA
WR => Q[4]~reg0.ENA
WR => Q[3]~reg0.ENA
WR => Q[2]~reg0.ENA
WR => Q[1]~reg0.ENA
WR => Q[0]~reg0.ENA
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
reset => Q[8]~reg0.ACLR
reset => Q[9]~reg0.ACLR
reset => Q[10]~reg0.ACLR
reset => Q[11]~reg0.ACLR
reset => Q[12]~reg0.ACLR
reset => Q[13]~reg0.ACLR
reset => Q[14]~reg0.ACLR
reset => Q[15]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|reg16:PR4_ctrl
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
WR => Q[15]~reg0.ENA
WR => Q[14]~reg0.ENA
WR => Q[13]~reg0.ENA
WR => Q[12]~reg0.ENA
WR => Q[11]~reg0.ENA
WR => Q[10]~reg0.ENA
WR => Q[9]~reg0.ENA
WR => Q[8]~reg0.ENA
WR => Q[7]~reg0.ENA
WR => Q[6]~reg0.ENA
WR => Q[5]~reg0.ENA
WR => Q[4]~reg0.ENA
WR => Q[3]~reg0.ENA
WR => Q[2]~reg0.ENA
WR => Q[1]~reg0.ENA
WR => Q[0]~reg0.ENA
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
reset => Q[8]~reg0.ACLR
reset => Q[9]~reg0.ACLR
reset => Q[10]~reg0.ACLR
reset => Q[11]~reg0.ACLR
reset => Q[12]~reg0.ACLR
reset => Q[13]~reg0.ACLR
reset => Q[14]~reg0.ACLR
reset => Q[15]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|reg16:PR4_LS7
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
WR => Q[15]~reg0.ENA
WR => Q[14]~reg0.ENA
WR => Q[13]~reg0.ENA
WR => Q[12]~reg0.ENA
WR => Q[11]~reg0.ENA
WR => Q[10]~reg0.ENA
WR => Q[9]~reg0.ENA
WR => Q[8]~reg0.ENA
WR => Q[7]~reg0.ENA
WR => Q[6]~reg0.ENA
WR => Q[5]~reg0.ENA
WR => Q[4]~reg0.ENA
WR => Q[3]~reg0.ENA
WR => Q[2]~reg0.ENA
WR => Q[1]~reg0.ENA
WR => Q[0]~reg0.ENA
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
reset => Q[8]~reg0.ACLR
reset => Q[9]~reg0.ACLR
reset => Q[10]~reg0.ACLR
reset => Q[11]~reg0.ACLR
reset => Q[12]~reg0.ACLR
reset => Q[13]~reg0.ACLR
reset => Q[14]~reg0.ACLR
reset => Q[15]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|reg3:PR4_rfa3
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
WR => Q[2]~reg0.ENA
WR => Q[1]~reg0.ENA
WR => Q[0]~reg0.ENA
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|reg16:PR4_memdout
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
WR => Q[15]~reg0.ENA
WR => Q[14]~reg0.ENA
WR => Q[13]~reg0.ENA
WR => Q[12]~reg0.ENA
WR => Q[11]~reg0.ENA
WR => Q[10]~reg0.ENA
WR => Q[9]~reg0.ENA
WR => Q[8]~reg0.ENA
WR => Q[7]~reg0.ENA
WR => Q[6]~reg0.ENA
WR => Q[5]~reg0.ENA
WR => Q[4]~reg0.ENA
WR => Q[3]~reg0.ENA
WR => Q[2]~reg0.ENA
WR => Q[1]~reg0.ENA
WR => Q[0]~reg0.ENA
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
reset => Q[8]~reg0.ACLR
reset => Q[9]~reg0.ACLR
reset => Q[10]~reg0.ACLR
reset => Q[11]~reg0.ACLR
reset => Q[12]~reg0.ACLR
reset => Q[13]~reg0.ACLR
reset => Q[14]~reg0.ACLR
reset => Q[15]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|reg16:PR4_aluout
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
WR => Q[15]~reg0.ENA
WR => Q[14]~reg0.ENA
WR => Q[13]~reg0.ENA
WR => Q[12]~reg0.ENA
WR => Q[11]~reg0.ENA
WR => Q[10]~reg0.ENA
WR => Q[9]~reg0.ENA
WR => Q[8]~reg0.ENA
WR => Q[7]~reg0.ENA
WR => Q[6]~reg0.ENA
WR => Q[5]~reg0.ENA
WR => Q[4]~reg0.ENA
WR => Q[3]~reg0.ENA
WR => Q[2]~reg0.ENA
WR => Q[1]~reg0.ENA
WR => Q[0]~reg0.ENA
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
reset => Q[8]~reg0.ACLR
reset => Q[9]~reg0.ACLR
reset => Q[10]~reg0.ACLR
reset => Q[11]~reg0.ACLR
reset => Q[12]~reg0.ACLR
reset => Q[13]~reg0.ACLR
reset => Q[14]~reg0.ACLR
reset => Q[15]~reg0.ACLR
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|stage5:stage5_1
control_signal[0] => mux4:m_50.sel[0]
control_signal[1] => mux4:m_50.sel[1]
control_signal[2] => rf_wr_5.DATAIN
control_signal[3] => ~NO_FANOUT~
control_signal[4] => ~NO_FANOUT~
control_signal[5] => ~NO_FANOUT~
control_signal[6] => ~NO_FANOUT~
control_signal[7] => ~NO_FANOUT~
control_signal[8] => ~NO_FANOUT~
control_signal[9] => ~NO_FANOUT~
control_signal[10] => ~NO_FANOUT~
control_signal[11] => ~NO_FANOUT~
control_signal[12] => ~NO_FANOUT~
control_signal[13] => ~NO_FANOUT~
control_signal[14] => ~NO_FANOUT~
control_signal[15] => ~NO_FANOUT~
alu_out_in[0] => mux4:m_50.a2[0]
alu_out_in[1] => mux4:m_50.a2[1]
alu_out_in[2] => mux4:m_50.a2[2]
alu_out_in[3] => mux4:m_50.a2[3]
alu_out_in[4] => mux4:m_50.a2[4]
alu_out_in[5] => mux4:m_50.a2[5]
alu_out_in[6] => mux4:m_50.a2[6]
alu_out_in[7] => mux4:m_50.a2[7]
alu_out_in[8] => mux4:m_50.a2[8]
alu_out_in[9] => mux4:m_50.a2[9]
alu_out_in[10] => mux4:m_50.a2[10]
alu_out_in[11] => mux4:m_50.a2[11]
alu_out_in[12] => mux4:m_50.a2[12]
alu_out_in[13] => mux4:m_50.a2[13]
alu_out_in[14] => mux4:m_50.a2[14]
alu_out_in[15] => mux4:m_50.a2[15]
PC_in[0] => mux4:m_50.a0[0]
PC_in[1] => mux4:m_50.a0[1]
PC_in[2] => mux4:m_50.a0[2]
PC_in[3] => mux4:m_50.a0[3]
PC_in[4] => mux4:m_50.a0[4]
PC_in[5] => mux4:m_50.a0[5]
PC_in[6] => mux4:m_50.a0[6]
PC_in[7] => mux4:m_50.a0[7]
PC_in[8] => mux4:m_50.a0[8]
PC_in[9] => mux4:m_50.a0[9]
PC_in[10] => mux4:m_50.a0[10]
PC_in[11] => mux4:m_50.a0[11]
PC_in[12] => mux4:m_50.a0[12]
PC_in[13] => mux4:m_50.a0[13]
PC_in[14] => mux4:m_50.a0[14]
PC_in[15] => mux4:m_50.a0[15]
output_LS7_in[0] => mux4:m_50.a3[0]
output_LS7_in[1] => mux4:m_50.a3[1]
output_LS7_in[2] => mux4:m_50.a3[2]
output_LS7_in[3] => mux4:m_50.a3[3]
output_LS7_in[4] => mux4:m_50.a3[4]
output_LS7_in[5] => mux4:m_50.a3[5]
output_LS7_in[6] => mux4:m_50.a3[6]
output_LS7_in[7] => mux4:m_50.a3[7]
output_LS7_in[8] => mux4:m_50.a3[8]
output_LS7_in[9] => mux4:m_50.a3[9]
output_LS7_in[10] => mux4:m_50.a3[10]
output_LS7_in[11] => mux4:m_50.a3[11]
output_LS7_in[12] => mux4:m_50.a3[12]
output_LS7_in[13] => mux4:m_50.a3[13]
output_LS7_in[14] => mux4:m_50.a3[14]
output_LS7_in[15] => mux4:m_50.a3[15]
mem_dout[0] => mux4:m_50.a1[0]
mem_dout[1] => mux4:m_50.a1[1]
mem_dout[2] => mux4:m_50.a1[2]
mem_dout[3] => mux4:m_50.a1[3]
mem_dout[4] => mux4:m_50.a1[4]
mem_dout[5] => mux4:m_50.a1[5]
mem_dout[6] => mux4:m_50.a1[6]
mem_dout[7] => mux4:m_50.a1[7]
mem_dout[8] => mux4:m_50.a1[8]
mem_dout[9] => mux4:m_50.a1[9]
mem_dout[10] => mux4:m_50.a1[10]
mem_dout[11] => mux4:m_50.a1[11]
mem_dout[12] => mux4:m_50.a1[12]
mem_dout[13] => mux4:m_50.a1[13]
mem_dout[14] => mux4:m_50.a1[14]
mem_dout[15] => mux4:m_50.a1[15]
rf_wr_5 <= control_signal[2].DB_MAX_OUTPUT_PORT_TYPE
input_d3_out[0] <= mux4:m_50.o[0]
input_d3_out[1] <= mux4:m_50.o[1]
input_d3_out[2] <= mux4:m_50.o[2]
input_d3_out[3] <= mux4:m_50.o[3]
input_d3_out[4] <= mux4:m_50.o[4]
input_d3_out[5] <= mux4:m_50.o[5]
input_d3_out[6] <= mux4:m_50.o[6]
input_d3_out[7] <= mux4:m_50.o[7]
input_d3_out[8] <= mux4:m_50.o[8]
input_d3_out[9] <= mux4:m_50.o[9]
input_d3_out[10] <= mux4:m_50.o[10]
input_d3_out[11] <= mux4:m_50.o[11]
input_d3_out[12] <= mux4:m_50.o[12]
input_d3_out[13] <= mux4:m_50.o[13]
input_d3_out[14] <= mux4:m_50.o[14]
input_d3_out[15] <= mux4:m_50.o[15]


|datapath|stage5:stage5_1|mux4:m_50
a3[0] => o.DATAA
a3[1] => o.DATAA
a3[2] => o.DATAA
a3[3] => o.DATAA
a3[4] => o.DATAA
a3[5] => o.DATAA
a3[6] => o.DATAA
a3[7] => o.DATAA
a3[8] => o.DATAA
a3[9] => o.DATAA
a3[10] => o.DATAA
a3[11] => o.DATAA
a3[12] => o.DATAA
a3[13] => o.DATAA
a3[14] => o.DATAA
a3[15] => o.DATAA
a2[0] => o.DATAB
a2[1] => o.DATAB
a2[2] => o.DATAB
a2[3] => o.DATAB
a2[4] => o.DATAB
a2[5] => o.DATAB
a2[6] => o.DATAB
a2[7] => o.DATAB
a2[8] => o.DATAB
a2[9] => o.DATAB
a2[10] => o.DATAB
a2[11] => o.DATAB
a2[12] => o.DATAB
a2[13] => o.DATAB
a2[14] => o.DATAB
a2[15] => o.DATAB
a1[0] => o.DATAB
a1[1] => o.DATAB
a1[2] => o.DATAB
a1[3] => o.DATAB
a1[4] => o.DATAB
a1[5] => o.DATAB
a1[6] => o.DATAB
a1[7] => o.DATAB
a1[8] => o.DATAB
a1[9] => o.DATAB
a1[10] => o.DATAB
a1[11] => o.DATAB
a1[12] => o.DATAB
a1[13] => o.DATAB
a1[14] => o.DATAB
a1[15] => o.DATAB
a0[0] => o.DATAB
a0[1] => o.DATAB
a0[2] => o.DATAB
a0[3] => o.DATAB
a0[4] => o.DATAB
a0[5] => o.DATAB
a0[6] => o.DATAB
a0[7] => o.DATAB
a0[8] => o.DATAB
a0[9] => o.DATAB
a0[10] => o.DATAB
a0[11] => o.DATAB
a0[12] => o.DATAB
a0[13] => o.DATAB
a0[14] => o.DATAB
a0[15] => o.DATAB
sel[0] => Equal0.IN0
sel[0] => Equal1.IN1
sel[0] => Equal2.IN1
sel[1] => Equal0.IN1
sel[1] => Equal1.IN0
sel[1] => Equal2.IN0
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= o.DB_MAX_OUTPUT_PORT_TYPE


|datapath|mux2:m_51
a1[0] => o.DATAB
a1[1] => o.DATAB
a1[2] => o.DATAB
a1[3] => o.DATAB
a1[4] => o.DATAB
a1[5] => o.DATAB
a1[6] => o.DATAB
a1[7] => o.DATAB
a1[8] => o.DATAB
a1[9] => o.DATAB
a1[10] => o.DATAB
a1[11] => o.DATAB
a1[12] => o.DATAB
a1[13] => o.DATAB
a1[14] => o.DATAB
a1[15] => o.DATAB
a0[0] => o.DATAA
a0[1] => o.DATAA
a0[2] => o.DATAA
a0[3] => o.DATAA
a0[4] => o.DATAA
a0[5] => o.DATAA
a0[6] => o.DATAA
a0[7] => o.DATAA
a0[8] => o.DATAA
a0[9] => o.DATAA
a0[10] => o.DATAA
a0[11] => o.DATAA
a0[12] => o.DATAA
a0[13] => o.DATAA
a0[14] => o.DATAA
a0[15] => o.DATAA
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= o.DB_MAX_OUTPUT_PORT_TYPE


|datapath|mux2:m_3a
a1[0] => o.DATAB
a1[1] => o.DATAB
a1[2] => o.DATAB
a1[3] => o.DATAB
a1[4] => o.DATAB
a1[5] => o.DATAB
a1[6] => o.DATAB
a1[7] => o.DATAB
a1[8] => o.DATAB
a1[9] => o.DATAB
a1[10] => o.DATAB
a1[11] => o.DATAB
a1[12] => o.DATAB
a1[13] => o.DATAB
a1[14] => o.DATAB
a1[15] => o.DATAB
a0[0] => o.DATAA
a0[1] => o.DATAA
a0[2] => o.DATAA
a0[3] => o.DATAA
a0[4] => o.DATAA
a0[5] => o.DATAA
a0[6] => o.DATAA
a0[7] => o.DATAA
a0[8] => o.DATAA
a0[9] => o.DATAA
a0[10] => o.DATAA
a0[11] => o.DATAA
a0[12] => o.DATAA
a0[13] => o.DATAA
a0[14] => o.DATAA
a0[15] => o.DATAA
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= o.DB_MAX_OUTPUT_PORT_TYPE


|datapath|mux2:m_3b
a1[0] => o.DATAB
a1[1] => o.DATAB
a1[2] => o.DATAB
a1[3] => o.DATAB
a1[4] => o.DATAB
a1[5] => o.DATAB
a1[6] => o.DATAB
a1[7] => o.DATAB
a1[8] => o.DATAB
a1[9] => o.DATAB
a1[10] => o.DATAB
a1[11] => o.DATAB
a1[12] => o.DATAB
a1[13] => o.DATAB
a1[14] => o.DATAB
a1[15] => o.DATAB
a0[0] => o.DATAA
a0[1] => o.DATAA
a0[2] => o.DATAA
a0[3] => o.DATAA
a0[4] => o.DATAA
a0[5] => o.DATAA
a0[6] => o.DATAA
a0[7] => o.DATAA
a0[8] => o.DATAA
a0[9] => o.DATAA
a0[10] => o.DATAA
a0[11] => o.DATAA
a0[12] => o.DATAA
a0[13] => o.DATAA
a0[14] => o.DATAA
a0[15] => o.DATAA
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= o.DB_MAX_OUTPUT_PORT_TYPE


|datapath|mux2:m_2xx
a1[0] => o.DATAB
a1[1] => o.DATAB
a1[2] => o.DATAB
a1[3] => o.DATAB
a1[4] => o.DATAB
a1[5] => o.DATAB
a1[6] => o.DATAB
a1[7] => o.DATAB
a1[8] => o.DATAB
a1[9] => o.DATAB
a1[10] => o.DATAB
a1[11] => o.DATAB
a1[12] => o.DATAB
a1[13] => o.DATAB
a1[14] => o.DATAB
a1[15] => o.DATAB
a0[0] => o.DATAA
a0[1] => o.DATAA
a0[2] => o.DATAA
a0[3] => o.DATAA
a0[4] => o.DATAA
a0[5] => o.DATAA
a0[6] => o.DATAA
a0[7] => o.DATAA
a0[8] => o.DATAA
a0[9] => o.DATAA
a0[10] => o.DATAA
a0[11] => o.DATAA
a0[12] => o.DATAA
a0[13] => o.DATAA
a0[14] => o.DATAA
a0[15] => o.DATAA
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
s => o.OUTPUTSELECT
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= o.DB_MAX_OUTPUT_PORT_TYPE


