INFO: [VRFC 10-163] Analyzing VHDL file "C:/Studier/IST/DDS/GIT/DDS1-Lisboa/L3_optimized/L3_optimized.srcs/sources_1/imports/My_files/circuit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'circuit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Studier/IST/DDS/GIT/DDS1-Lisboa/L3_optimized/L3_optimized.srcs/sources_1/imports/My_files/control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Studier/IST/DDS/GIT/DDS1-Lisboa/L3_optimized/L3_optimized.srcs/sources_1/imports/My_files/datapath2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'datapath2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Studier/IST/DDS/GIT/DDS1-Lisboa/L3_optimized/L3_optimized.srcs/sources_1/imports/My_files/linecalc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'linecalc'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Studier/IST/DDS/GIT/DDS1-Lisboa/L3_optimized/L3_optimized.srcs/sources_1/imports/My_files/linecalc_pair.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'linecalc_pair'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Studier/IST/DDS/GIT/DDS1-Lisboa/L3_optimized/L3_optimized.srcs/sources_1/imports/mems_V2/memSimples.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemIN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Studier/IST/DDS/GIT/DDS1-Lisboa/L3_optimized/L3_optimized.srcs/sim_1/imports/My_files/circuit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'circuit_tb'
