INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab3_bit/lab3_bit.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab3_bit/lab3_bit.srcs/sources_1/new/lab3_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-311] analyzing module seg_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab3_bit/lab3_bit.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_test
