# Synthesis
* Timing
* Usage

  hls

  ![image](https://github.com/Kman1016/SocLab/assets/72218646/029eb52f-ef68-4cd0-8eb3-e773291e525f)

  verilog
  
* Power
