; ModuleID = 'bench/qemu/original/meson-generated_.._trace_trace-hw_nvme.c.ll'
source_filename = "bench/qemu/original/meson-generated_.._trace_trace-hw_nvme.c.ll"
target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

%struct.TraceEvent = type { i32, ptr, i8, ptr }

@.str = private unnamed_addr constant [18 x i8] c"pci_nvme_irq_msix\00", align 1
@_TRACE_PCI_NVME_IRQ_MSIX_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_IRQ_MSIX_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str, i8 1, ptr @_TRACE_PCI_NVME_IRQ_MSIX_DSTATE }, align 8
@.str.1 = private unnamed_addr constant [17 x i8] c"pci_nvme_irq_pin\00", align 1
@_TRACE_PCI_NVME_IRQ_PIN_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_IRQ_PIN_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.1, i8 1, ptr @_TRACE_PCI_NVME_IRQ_PIN_DSTATE }, align 8
@.str.2 = private unnamed_addr constant [20 x i8] c"pci_nvme_irq_masked\00", align 1
@_TRACE_PCI_NVME_IRQ_MASKED_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_IRQ_MASKED_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.2, i8 1, ptr @_TRACE_PCI_NVME_IRQ_MASKED_DSTATE }, align 8
@.str.3 = private unnamed_addr constant [18 x i8] c"pci_nvme_dma_read\00", align 1
@_TRACE_PCI_NVME_DMA_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_DMA_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.3, i8 1, ptr @_TRACE_PCI_NVME_DMA_READ_DSTATE }, align 8
@.str.4 = private unnamed_addr constant [22 x i8] c"pci_nvme_dbbuf_config\00", align 1
@_TRACE_PCI_NVME_DBBUF_CONFIG_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_DBBUF_CONFIG_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.4, i8 1, ptr @_TRACE_PCI_NVME_DBBUF_CONFIG_DSTATE }, align 8
@.str.5 = private unnamed_addr constant [18 x i8] c"pci_nvme_map_addr\00", align 1
@_TRACE_PCI_NVME_MAP_ADDR_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_MAP_ADDR_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.5, i8 1, ptr @_TRACE_PCI_NVME_MAP_ADDR_DSTATE }, align 8
@.str.6 = private unnamed_addr constant [22 x i8] c"pci_nvme_map_addr_cmb\00", align 1
@_TRACE_PCI_NVME_MAP_ADDR_CMB_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_MAP_ADDR_CMB_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.6, i8 1, ptr @_TRACE_PCI_NVME_MAP_ADDR_CMB_DSTATE }, align 8
@.str.7 = private unnamed_addr constant [17 x i8] c"pci_nvme_map_prp\00", align 1
@_TRACE_PCI_NVME_MAP_PRP_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_MAP_PRP_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.7, i8 1, ptr @_TRACE_PCI_NVME_MAP_PRP_DSTATE }, align 8
@.str.8 = private unnamed_addr constant [17 x i8] c"pci_nvme_map_sgl\00", align 1
@_TRACE_PCI_NVME_MAP_SGL_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_MAP_SGL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.8, i8 1, ptr @_TRACE_PCI_NVME_MAP_SGL_DSTATE }, align 8
@.str.9 = private unnamed_addr constant [16 x i8] c"pci_nvme_io_cmd\00", align 1
@_TRACE_PCI_NVME_IO_CMD_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_IO_CMD_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.9, i8 1, ptr @_TRACE_PCI_NVME_IO_CMD_DSTATE }, align 8
@.str.10 = private unnamed_addr constant [19 x i8] c"pci_nvme_admin_cmd\00", align 1
@_TRACE_PCI_NVME_ADMIN_CMD_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ADMIN_CMD_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.10, i8 1, ptr @_TRACE_PCI_NVME_ADMIN_CMD_DSTATE }, align 8
@.str.11 = private unnamed_addr constant [18 x i8] c"pci_nvme_flush_ns\00", align 1
@_TRACE_PCI_NVME_FLUSH_NS_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_FLUSH_NS_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.11, i8 1, ptr @_TRACE_PCI_NVME_FLUSH_NS_DSTATE }, align 8
@.str.12 = private unnamed_addr constant [20 x i8] c"pci_nvme_format_set\00", align 1
@_TRACE_PCI_NVME_FORMAT_SET_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_FORMAT_SET_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.12, i8 1, ptr @_TRACE_PCI_NVME_FORMAT_SET_DSTATE }, align 8
@.str.13 = private unnamed_addr constant [14 x i8] c"pci_nvme_read\00", align 1
@_TRACE_PCI_NVME_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.13, i8 1, ptr @_TRACE_PCI_NVME_READ_DSTATE }, align 8
@.str.14 = private unnamed_addr constant [15 x i8] c"pci_nvme_write\00", align 1
@_TRACE_PCI_NVME_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.14, i8 1, ptr @_TRACE_PCI_NVME_WRITE_DSTATE }, align 8
@.str.15 = private unnamed_addr constant [15 x i8] c"pci_nvme_rw_cb\00", align 1
@_TRACE_PCI_NVME_RW_CB_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_RW_CB_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.15, i8 1, ptr @_TRACE_PCI_NVME_RW_CB_DSTATE }, align 8
@.str.16 = private unnamed_addr constant [17 x i8] c"pci_nvme_misc_cb\00", align 1
@_TRACE_PCI_NVME_MISC_CB_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_MISC_CB_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.16, i8 1, ptr @_TRACE_PCI_NVME_MISC_CB_DSTATE }, align 8
@.str.17 = private unnamed_addr constant [16 x i8] c"pci_nvme_dif_rw\00", align 1
@_TRACE_PCI_NVME_DIF_RW_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_DIF_RW_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.17, i8 1, ptr @_TRACE_PCI_NVME_DIF_RW_DSTATE }, align 8
@.str.18 = private unnamed_addr constant [19 x i8] c"pci_nvme_dif_rw_cb\00", align 1
@_TRACE_PCI_NVME_DIF_RW_CB_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_DIF_RW_CB_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.18, i8 1, ptr @_TRACE_PCI_NVME_DIF_RW_CB_DSTATE }, align 8
@.str.19 = private unnamed_addr constant [28 x i8] c"pci_nvme_dif_rw_mdata_in_cb\00", align 1
@_TRACE_PCI_NVME_DIF_RW_MDATA_IN_CB_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_DIF_RW_MDATA_IN_CB_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.19, i8 1, ptr @_TRACE_PCI_NVME_DIF_RW_MDATA_IN_CB_DSTATE }, align 8
@.str.20 = private unnamed_addr constant [29 x i8] c"pci_nvme_dif_rw_mdata_out_cb\00", align 1
@_TRACE_PCI_NVME_DIF_RW_MDATA_OUT_CB_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_DIF_RW_MDATA_OUT_CB_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.20, i8 1, ptr @_TRACE_PCI_NVME_DIF_RW_MDATA_OUT_CB_DSTATE }, align 8
@.str.21 = private unnamed_addr constant [25 x i8] c"pci_nvme_dif_rw_check_cb\00", align 1
@_TRACE_PCI_NVME_DIF_RW_CHECK_CB_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_DIF_RW_CHECK_CB_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.21, i8 1, ptr @_TRACE_PCI_NVME_DIF_RW_CHECK_CB_DSTATE }, align 8
@.str.22 = private unnamed_addr constant [38 x i8] c"pci_nvme_dif_pract_generate_dif_crc16\00", align 1
@_TRACE_PCI_NVME_DIF_PRACT_GENERATE_DIF_CRC16_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_DIF_PRACT_GENERATE_DIF_CRC16_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.22, i8 1, ptr @_TRACE_PCI_NVME_DIF_PRACT_GENERATE_DIF_CRC16_DSTATE }, align 8
@.str.23 = private unnamed_addr constant [38 x i8] c"pci_nvme_dif_pract_generate_dif_crc64\00", align 1
@_TRACE_PCI_NVME_DIF_PRACT_GENERATE_DIF_CRC64_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_DIF_PRACT_GENERATE_DIF_CRC64_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.23, i8 1, ptr @_TRACE_PCI_NVME_DIF_PRACT_GENERATE_DIF_CRC64_DSTATE }, align 8
@.str.24 = private unnamed_addr constant [19 x i8] c"pci_nvme_dif_check\00", align 1
@_TRACE_PCI_NVME_DIF_CHECK_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_DIF_CHECK_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.24, i8 1, ptr @_TRACE_PCI_NVME_DIF_CHECK_DSTATE }, align 8
@.str.25 = private unnamed_addr constant [34 x i8] c"pci_nvme_dif_prchk_disabled_crc16\00", align 1
@_TRACE_PCI_NVME_DIF_PRCHK_DISABLED_CRC16_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_DIF_PRCHK_DISABLED_CRC16_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.25, i8 1, ptr @_TRACE_PCI_NVME_DIF_PRCHK_DISABLED_CRC16_DSTATE }, align 8
@.str.26 = private unnamed_addr constant [34 x i8] c"pci_nvme_dif_prchk_disabled_crc64\00", align 1
@_TRACE_PCI_NVME_DIF_PRCHK_DISABLED_CRC64_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_DIF_PRCHK_DISABLED_CRC64_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.26, i8 1, ptr @_TRACE_PCI_NVME_DIF_PRCHK_DISABLED_CRC64_DSTATE }, align 8
@.str.27 = private unnamed_addr constant [31 x i8] c"pci_nvme_dif_prchk_guard_crc16\00", align 1
@_TRACE_PCI_NVME_DIF_PRCHK_GUARD_CRC16_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_DIF_PRCHK_GUARD_CRC16_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.27, i8 1, ptr @_TRACE_PCI_NVME_DIF_PRCHK_GUARD_CRC16_DSTATE }, align 8
@.str.28 = private unnamed_addr constant [31 x i8] c"pci_nvme_dif_prchk_guard_crc64\00", align 1
@_TRACE_PCI_NVME_DIF_PRCHK_GUARD_CRC64_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_DIF_PRCHK_GUARD_CRC64_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.28, i8 1, ptr @_TRACE_PCI_NVME_DIF_PRCHK_GUARD_CRC64_DSTATE }, align 8
@.str.29 = private unnamed_addr constant [26 x i8] c"pci_nvme_dif_prchk_apptag\00", align 1
@_TRACE_PCI_NVME_DIF_PRCHK_APPTAG_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_DIF_PRCHK_APPTAG_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.29, i8 1, ptr @_TRACE_PCI_NVME_DIF_PRCHK_APPTAG_DSTATE }, align 8
@.str.30 = private unnamed_addr constant [32 x i8] c"pci_nvme_dif_prchk_reftag_crc16\00", align 1
@_TRACE_PCI_NVME_DIF_PRCHK_REFTAG_CRC16_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_DIF_PRCHK_REFTAG_CRC16_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.30, i8 1, ptr @_TRACE_PCI_NVME_DIF_PRCHK_REFTAG_CRC16_DSTATE }, align 8
@.str.31 = private unnamed_addr constant [32 x i8] c"pci_nvme_dif_prchk_reftag_crc64\00", align 1
@_TRACE_PCI_NVME_DIF_PRCHK_REFTAG_CRC64_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_DIF_PRCHK_REFTAG_CRC64_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.31, i8 1, ptr @_TRACE_PCI_NVME_DIF_PRCHK_REFTAG_CRC64_DSTATE }, align 8
@.str.32 = private unnamed_addr constant [14 x i8] c"pci_nvme_copy\00", align 1
@_TRACE_PCI_NVME_COPY_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_COPY_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.32, i8 1, ptr @_TRACE_PCI_NVME_COPY_DSTATE }, align 8
@.str.33 = private unnamed_addr constant [27 x i8] c"pci_nvme_copy_source_range\00", align 1
@_TRACE_PCI_NVME_COPY_SOURCE_RANGE_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_COPY_SOURCE_RANGE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.33, i8 1, ptr @_TRACE_PCI_NVME_COPY_SOURCE_RANGE_DSTATE }, align 8
@.str.34 = private unnamed_addr constant [18 x i8] c"pci_nvme_copy_out\00", align 1
@_TRACE_PCI_NVME_COPY_OUT_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_COPY_OUT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.34, i8 1, ptr @_TRACE_PCI_NVME_COPY_OUT_DSTATE }, align 8
@.str.35 = private unnamed_addr constant [16 x i8] c"pci_nvme_verify\00", align 1
@_TRACE_PCI_NVME_VERIFY_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_VERIFY_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.35, i8 1, ptr @_TRACE_PCI_NVME_VERIFY_DSTATE }, align 8
@.str.36 = private unnamed_addr constant [28 x i8] c"pci_nvme_verify_mdata_in_cb\00", align 1
@_TRACE_PCI_NVME_VERIFY_MDATA_IN_CB_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_VERIFY_MDATA_IN_CB_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.36, i8 1, ptr @_TRACE_PCI_NVME_VERIFY_MDATA_IN_CB_DSTATE }, align 8
@.str.37 = private unnamed_addr constant [19 x i8] c"pci_nvme_verify_cb\00", align 1
@_TRACE_PCI_NVME_VERIFY_CB_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_VERIFY_CB_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.37, i8 1, ptr @_TRACE_PCI_NVME_VERIFY_CB_DSTATE }, align 8
@.str.38 = private unnamed_addr constant [24 x i8] c"pci_nvme_rw_complete_cb\00", align 1
@_TRACE_PCI_NVME_RW_COMPLETE_CB_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_RW_COMPLETE_CB_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.38, i8 1, ptr @_TRACE_PCI_NVME_RW_COMPLETE_CB_DSTATE }, align 8
@.str.39 = private unnamed_addr constant [22 x i8] c"pci_nvme_block_status\00", align 1
@_TRACE_PCI_NVME_BLOCK_STATUS_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_BLOCK_STATUS_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.39, i8 1, ptr @_TRACE_PCI_NVME_BLOCK_STATUS_DSTATE }, align 8
@.str.40 = private unnamed_addr constant [13 x i8] c"pci_nvme_dsm\00", align 1
@_TRACE_PCI_NVME_DSM_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_DSM_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.40, i8 1, ptr @_TRACE_PCI_NVME_DSM_DSTATE }, align 8
@.str.41 = private unnamed_addr constant [24 x i8] c"pci_nvme_dsm_deallocate\00", align 1
@_TRACE_PCI_NVME_DSM_DEALLOCATE_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_DSM_DEALLOCATE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.41, i8 1, ptr @_TRACE_PCI_NVME_DSM_DEALLOCATE_DSTATE }, align 8
@.str.42 = private unnamed_addr constant [41 x i8] c"pci_nvme_dsm_single_range_limit_exceeded\00", align 1
@_TRACE_PCI_NVME_DSM_SINGLE_RANGE_LIMIT_EXCEEDED_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_DSM_SINGLE_RANGE_LIMIT_EXCEEDED_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.42, i8 1, ptr @_TRACE_PCI_NVME_DSM_SINGLE_RANGE_LIMIT_EXCEEDED_DSTATE }, align 8
@.str.43 = private unnamed_addr constant [17 x i8] c"pci_nvme_compare\00", align 1
@_TRACE_PCI_NVME_COMPARE_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_COMPARE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.43, i8 1, ptr @_TRACE_PCI_NVME_COMPARE_DSTATE }, align 8
@.str.44 = private unnamed_addr constant [25 x i8] c"pci_nvme_compare_data_cb\00", align 1
@_TRACE_PCI_NVME_COMPARE_DATA_CB_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_COMPARE_DATA_CB_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.44, i8 1, ptr @_TRACE_PCI_NVME_COMPARE_DATA_CB_DSTATE }, align 8
@.str.45 = private unnamed_addr constant [26 x i8] c"pci_nvme_compare_mdata_cb\00", align 1
@_TRACE_PCI_NVME_COMPARE_MDATA_CB_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_COMPARE_MDATA_CB_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.45, i8 1, ptr @_TRACE_PCI_NVME_COMPARE_MDATA_CB_DSTATE }, align 8
@.str.46 = private unnamed_addr constant [24 x i8] c"pci_nvme_aio_discard_cb\00", align 1
@_TRACE_PCI_NVME_AIO_DISCARD_CB_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_AIO_DISCARD_CB_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.46, i8 1, ptr @_TRACE_PCI_NVME_AIO_DISCARD_CB_DSTATE }, align 8
@.str.47 = private unnamed_addr constant [24 x i8] c"pci_nvme_aio_copy_in_cb\00", align 1
@_TRACE_PCI_NVME_AIO_COPY_IN_CB_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_AIO_COPY_IN_CB_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.47, i8 1, ptr @_TRACE_PCI_NVME_AIO_COPY_IN_CB_DSTATE }, align 8
@.str.48 = private unnamed_addr constant [22 x i8] c"pci_nvme_aio_flush_cb\00", align 1
@_TRACE_PCI_NVME_AIO_FLUSH_CB_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_AIO_FLUSH_CB_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.48, i8 1, ptr @_TRACE_PCI_NVME_AIO_FLUSH_CB_DSTATE }, align 8
@.str.49 = private unnamed_addr constant [19 x i8] c"pci_nvme_create_sq\00", align 1
@_TRACE_PCI_NVME_CREATE_SQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_CREATE_SQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.49, i8 1, ptr @_TRACE_PCI_NVME_CREATE_SQ_DSTATE }, align 8
@.str.50 = private unnamed_addr constant [19 x i8] c"pci_nvme_create_cq\00", align 1
@_TRACE_PCI_NVME_CREATE_CQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_CREATE_CQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.50, i8 1, ptr @_TRACE_PCI_NVME_CREATE_CQ_DSTATE }, align 8
@.str.51 = private unnamed_addr constant [16 x i8] c"pci_nvme_del_sq\00", align 1
@_TRACE_PCI_NVME_DEL_SQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_DEL_SQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.51, i8 1, ptr @_TRACE_PCI_NVME_DEL_SQ_DSTATE }, align 8
@.str.52 = private unnamed_addr constant [16 x i8] c"pci_nvme_del_cq\00", align 1
@_TRACE_PCI_NVME_DEL_CQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_DEL_CQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.52, i8 1, ptr @_TRACE_PCI_NVME_DEL_CQ_DSTATE }, align 8
@.str.53 = private unnamed_addr constant [18 x i8] c"pci_nvme_identify\00", align 1
@_TRACE_PCI_NVME_IDENTIFY_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_IDENTIFY_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.53, i8 1, ptr @_TRACE_PCI_NVME_IDENTIFY_DSTATE }, align 8
@.str.54 = private unnamed_addr constant [23 x i8] c"pci_nvme_identify_ctrl\00", align 1
@_TRACE_PCI_NVME_IDENTIFY_CTRL_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_IDENTIFY_CTRL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.54, i8 1, ptr @_TRACE_PCI_NVME_IDENTIFY_CTRL_DSTATE }, align 8
@.str.55 = private unnamed_addr constant [27 x i8] c"pci_nvme_identify_ctrl_csi\00", align 1
@_TRACE_PCI_NVME_IDENTIFY_CTRL_CSI_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_IDENTIFY_CTRL_CSI_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.55, i8 1, ptr @_TRACE_PCI_NVME_IDENTIFY_CTRL_CSI_DSTATE }, align 8
@.str.56 = private unnamed_addr constant [21 x i8] c"pci_nvme_identify_ns\00", align 1
@_TRACE_PCI_NVME_IDENTIFY_NS_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_IDENTIFY_NS_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.56, i8 1, ptr @_TRACE_PCI_NVME_IDENTIFY_NS_DSTATE }, align 8
@.str.57 = private unnamed_addr constant [28 x i8] c"pci_nvme_identify_ctrl_list\00", align 1
@_TRACE_PCI_NVME_IDENTIFY_CTRL_LIST_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_IDENTIFY_CTRL_LIST_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.57, i8 1, ptr @_TRACE_PCI_NVME_IDENTIFY_CTRL_LIST_DSTATE }, align 8
@.str.58 = private unnamed_addr constant [31 x i8] c"pci_nvme_identify_pri_ctrl_cap\00", align 1
@_TRACE_PCI_NVME_IDENTIFY_PRI_CTRL_CAP_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_IDENTIFY_PRI_CTRL_CAP_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.58, i8 1, ptr @_TRACE_PCI_NVME_IDENTIFY_PRI_CTRL_CAP_DSTATE }, align 8
@.str.59 = private unnamed_addr constant [32 x i8] c"pci_nvme_identify_sec_ctrl_list\00", align 1
@_TRACE_PCI_NVME_IDENTIFY_SEC_CTRL_LIST_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_IDENTIFY_SEC_CTRL_LIST_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.59, i8 1, ptr @_TRACE_PCI_NVME_IDENTIFY_SEC_CTRL_LIST_DSTATE }, align 8
@.str.60 = private unnamed_addr constant [25 x i8] c"pci_nvme_identify_ns_csi\00", align 1
@_TRACE_PCI_NVME_IDENTIFY_NS_CSI_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_IDENTIFY_NS_CSI_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.60, i8 1, ptr @_TRACE_PCI_NVME_IDENTIFY_NS_CSI_DSTATE }, align 8
@.str.61 = private unnamed_addr constant [25 x i8] c"pci_nvme_identify_nslist\00", align 1
@_TRACE_PCI_NVME_IDENTIFY_NSLIST_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_IDENTIFY_NSLIST_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.61, i8 1, ptr @_TRACE_PCI_NVME_IDENTIFY_NSLIST_DSTATE }, align 8
@.str.62 = private unnamed_addr constant [29 x i8] c"pci_nvme_identify_nslist_csi\00", align 1
@_TRACE_PCI_NVME_IDENTIFY_NSLIST_CSI_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_IDENTIFY_NSLIST_CSI_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.62, i8 1, ptr @_TRACE_PCI_NVME_IDENTIFY_NSLIST_CSI_DSTATE }, align 8
@.str.63 = private unnamed_addr constant [26 x i8] c"pci_nvme_identify_cmd_set\00", align 1
@_TRACE_PCI_NVME_IDENTIFY_CMD_SET_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_IDENTIFY_CMD_SET_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.63, i8 1, ptr @_TRACE_PCI_NVME_IDENTIFY_CMD_SET_DSTATE }, align 8
@.str.64 = private unnamed_addr constant [32 x i8] c"pci_nvme_identify_ns_descr_list\00", align 1
@_TRACE_PCI_NVME_IDENTIFY_NS_DESCR_LIST_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_IDENTIFY_NS_DESCR_LIST_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.64, i8 1, ptr @_TRACE_PCI_NVME_IDENTIFY_NS_DESCR_LIST_DSTATE }, align 8
@.str.65 = private unnamed_addr constant [17 x i8] c"pci_nvme_get_log\00", align 1
@_TRACE_PCI_NVME_GET_LOG_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_GET_LOG_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.65, i8 1, ptr @_TRACE_PCI_NVME_GET_LOG_DSTATE }, align 8
@.str.66 = private unnamed_addr constant [17 x i8] c"pci_nvme_getfeat\00", align 1
@_TRACE_PCI_NVME_GETFEAT_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_GETFEAT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.66, i8 1, ptr @_TRACE_PCI_NVME_GETFEAT_DSTATE }, align 8
@.str.67 = private unnamed_addr constant [17 x i8] c"pci_nvme_setfeat\00", align 1
@_TRACE_PCI_NVME_SETFEAT_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_SETFEAT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.67, i8 1, ptr @_TRACE_PCI_NVME_SETFEAT_DSTATE }, align 8
@.str.68 = private unnamed_addr constant [25 x i8] c"pci_nvme_getfeat_vwcache\00", align 1
@_TRACE_PCI_NVME_GETFEAT_VWCACHE_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_GETFEAT_VWCACHE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.68, i8 1, ptr @_TRACE_PCI_NVME_GETFEAT_VWCACHE_DSTATE }, align 8
@.str.69 = private unnamed_addr constant [22 x i8] c"pci_nvme_getfeat_numq\00", align 1
@_TRACE_PCI_NVME_GETFEAT_NUMQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_GETFEAT_NUMQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.69, i8 1, ptr @_TRACE_PCI_NVME_GETFEAT_NUMQ_DSTATE }, align 8
@.str.70 = private unnamed_addr constant [22 x i8] c"pci_nvme_setfeat_numq\00", align 1
@_TRACE_PCI_NVME_SETFEAT_NUMQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_SETFEAT_NUMQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.70, i8 1, ptr @_TRACE_PCI_NVME_SETFEAT_NUMQ_DSTATE }, align 8
@.str.71 = private unnamed_addr constant [27 x i8] c"pci_nvme_setfeat_timestamp\00", align 1
@_TRACE_PCI_NVME_SETFEAT_TIMESTAMP_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_SETFEAT_TIMESTAMP_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.71, i8 1, ptr @_TRACE_PCI_NVME_SETFEAT_TIMESTAMP_DSTATE }, align 8
@.str.72 = private unnamed_addr constant [27 x i8] c"pci_nvme_getfeat_timestamp\00", align 1
@_TRACE_PCI_NVME_GETFEAT_TIMESTAMP_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_GETFEAT_TIMESTAMP_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.72, i8 1, ptr @_TRACE_PCI_NVME_GETFEAT_TIMESTAMP_DSTATE }, align 8
@.str.73 = private unnamed_addr constant [22 x i8] c"pci_nvme_process_aers\00", align 1
@_TRACE_PCI_NVME_PROCESS_AERS_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_PROCESS_AERS_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.73, i8 1, ptr @_TRACE_PCI_NVME_PROCESS_AERS_DSTATE }, align 8
@.str.74 = private unnamed_addr constant [13 x i8] c"pci_nvme_aer\00", align 1
@_TRACE_PCI_NVME_AER_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_AER_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.74, i8 1, ptr @_TRACE_PCI_NVME_AER_DSTATE }, align 8
@.str.75 = private unnamed_addr constant [27 x i8] c"pci_nvme_aer_aerl_exceeded\00", align 1
@_TRACE_PCI_NVME_AER_AERL_EXCEEDED_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_AER_AERL_EXCEEDED_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.75, i8 1, ptr @_TRACE_PCI_NVME_AER_AERL_EXCEEDED_DSTATE }, align 8
@.str.76 = private unnamed_addr constant [20 x i8] c"pci_nvme_aer_masked\00", align 1
@_TRACE_PCI_NVME_AER_MASKED_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_AER_MASKED_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.76, i8 1, ptr @_TRACE_PCI_NVME_AER_MASKED_DSTATE }, align 8
@.str.77 = private unnamed_addr constant [22 x i8] c"pci_nvme_aer_post_cqe\00", align 1
@_TRACE_PCI_NVME_AER_POST_CQE_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_AER_POST_CQE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.77, i8 1, ptr @_TRACE_PCI_NVME_AER_POST_CQE_DSTATE }, align 8
@.str.78 = private unnamed_addr constant [23 x i8] c"pci_nvme_ns_attachment\00", align 1
@_TRACE_PCI_NVME_NS_ATTACHMENT_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_NS_ATTACHMENT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.78, i8 1, ptr @_TRACE_PCI_NVME_NS_ATTACHMENT_DSTATE }, align 8
@.str.79 = private unnamed_addr constant [30 x i8] c"pci_nvme_ns_attachment_attach\00", align 1
@_TRACE_PCI_NVME_NS_ATTACHMENT_ATTACH_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_NS_ATTACHMENT_ATTACH_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.79, i8 1, ptr @_TRACE_PCI_NVME_NS_ATTACHMENT_ATTACH_DSTATE }, align 8
@.str.80 = private unnamed_addr constant [23 x i8] c"pci_nvme_enqueue_event\00", align 1
@_TRACE_PCI_NVME_ENQUEUE_EVENT_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ENQUEUE_EVENT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.80, i8 1, ptr @_TRACE_PCI_NVME_ENQUEUE_EVENT_DSTATE }, align 8
@.str.81 = private unnamed_addr constant [31 x i8] c"pci_nvme_enqueue_event_noqueue\00", align 1
@_TRACE_PCI_NVME_ENQUEUE_EVENT_NOQUEUE_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ENQUEUE_EVENT_NOQUEUE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.81, i8 1, ptr @_TRACE_PCI_NVME_ENQUEUE_EVENT_NOQUEUE_DSTATE }, align 8
@.str.82 = private unnamed_addr constant [30 x i8] c"pci_nvme_enqueue_event_masked\00", align 1
@_TRACE_PCI_NVME_ENQUEUE_EVENT_MASKED_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ENQUEUE_EVENT_MASKED_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.82, i8 1, ptr @_TRACE_PCI_NVME_ENQUEUE_EVENT_MASKED_DSTATE }, align 8
@.str.83 = private unnamed_addr constant [29 x i8] c"pci_nvme_no_outstanding_aers\00", align 1
@_TRACE_PCI_NVME_NO_OUTSTANDING_AERS_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_NO_OUTSTANDING_AERS_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.83, i8 1, ptr @_TRACE_PCI_NVME_NO_OUTSTANDING_AERS_DSTATE }, align 8
@.str.84 = private unnamed_addr constant [32 x i8] c"pci_nvme_enqueue_req_completion\00", align 1
@_TRACE_PCI_NVME_ENQUEUE_REQ_COMPLETION_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ENQUEUE_REQ_COMPLETION_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.84, i8 1, ptr @_TRACE_PCI_NVME_ENQUEUE_REQ_COMPLETION_DSTATE }, align 8
@.str.85 = private unnamed_addr constant [28 x i8] c"pci_nvme_update_cq_eventidx\00", align 1
@_TRACE_PCI_NVME_UPDATE_CQ_EVENTIDX_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_UPDATE_CQ_EVENTIDX_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.85, i8 1, ptr @_TRACE_PCI_NVME_UPDATE_CQ_EVENTIDX_DSTATE }, align 8
@.str.86 = private unnamed_addr constant [28 x i8] c"pci_nvme_update_sq_eventidx\00", align 1
@_TRACE_PCI_NVME_UPDATE_SQ_EVENTIDX_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_UPDATE_SQ_EVENTIDX_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.86, i8 1, ptr @_TRACE_PCI_NVME_UPDATE_SQ_EVENTIDX_DSTATE }, align 8
@.str.87 = private unnamed_addr constant [19 x i8] c"pci_nvme_mmio_read\00", align 1
@_TRACE_PCI_NVME_MMIO_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_MMIO_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.87, i8 1, ptr @_TRACE_PCI_NVME_MMIO_READ_DSTATE }, align 8
@.str.88 = private unnamed_addr constant [20 x i8] c"pci_nvme_mmio_write\00", align 1
@_TRACE_PCI_NVME_MMIO_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_MMIO_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.88, i8 1, ptr @_TRACE_PCI_NVME_MMIO_WRITE_DSTATE }, align 8
@.str.89 = private unnamed_addr constant [26 x i8] c"pci_nvme_mmio_doorbell_cq\00", align 1
@_TRACE_PCI_NVME_MMIO_DOORBELL_CQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_MMIO_DOORBELL_CQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.89, i8 1, ptr @_TRACE_PCI_NVME_MMIO_DOORBELL_CQ_DSTATE }, align 8
@.str.90 = private unnamed_addr constant [26 x i8] c"pci_nvme_mmio_doorbell_sq\00", align 1
@_TRACE_PCI_NVME_MMIO_DOORBELL_SQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_MMIO_DOORBELL_SQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.90, i8 1, ptr @_TRACE_PCI_NVME_MMIO_DOORBELL_SQ_DSTATE }, align 8
@.str.91 = private unnamed_addr constant [23 x i8] c"pci_nvme_mmio_intm_set\00", align 1
@_TRACE_PCI_NVME_MMIO_INTM_SET_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_MMIO_INTM_SET_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.91, i8 1, ptr @_TRACE_PCI_NVME_MMIO_INTM_SET_DSTATE }, align 8
@.str.92 = private unnamed_addr constant [23 x i8] c"pci_nvme_mmio_intm_clr\00", align 1
@_TRACE_PCI_NVME_MMIO_INTM_CLR_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_MMIO_INTM_CLR_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.92, i8 1, ptr @_TRACE_PCI_NVME_MMIO_INTM_CLR_DSTATE }, align 8
@.str.93 = private unnamed_addr constant [18 x i8] c"pci_nvme_mmio_cfg\00", align 1
@_TRACE_PCI_NVME_MMIO_CFG_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_MMIO_CFG_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.93, i8 1, ptr @_TRACE_PCI_NVME_MMIO_CFG_DSTATE }, align 8
@.str.94 = private unnamed_addr constant [21 x i8] c"pci_nvme_mmio_aqattr\00", align 1
@_TRACE_PCI_NVME_MMIO_AQATTR_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_MMIO_AQATTR_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.94, i8 1, ptr @_TRACE_PCI_NVME_MMIO_AQATTR_DSTATE }, align 8
@.str.95 = private unnamed_addr constant [22 x i8] c"pci_nvme_mmio_asqaddr\00", align 1
@_TRACE_PCI_NVME_MMIO_ASQADDR_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_MMIO_ASQADDR_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.95, i8 1, ptr @_TRACE_PCI_NVME_MMIO_ASQADDR_DSTATE }, align 8
@.str.96 = private unnamed_addr constant [22 x i8] c"pci_nvme_mmio_acqaddr\00", align 1
@_TRACE_PCI_NVME_MMIO_ACQADDR_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_MMIO_ACQADDR_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.96, i8 1, ptr @_TRACE_PCI_NVME_MMIO_ACQADDR_DSTATE }, align 8
@.str.97 = private unnamed_addr constant [25 x i8] c"pci_nvme_mmio_asqaddr_hi\00", align 1
@_TRACE_PCI_NVME_MMIO_ASQADDR_HI_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_MMIO_ASQADDR_HI_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.97, i8 1, ptr @_TRACE_PCI_NVME_MMIO_ASQADDR_HI_DSTATE }, align 8
@.str.98 = private unnamed_addr constant [25 x i8] c"pci_nvme_mmio_acqaddr_hi\00", align 1
@_TRACE_PCI_NVME_MMIO_ACQADDR_HI_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_MMIO_ACQADDR_HI_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.98, i8 1, ptr @_TRACE_PCI_NVME_MMIO_ACQADDR_HI_DSTATE }, align 8
@.str.99 = private unnamed_addr constant [28 x i8] c"pci_nvme_mmio_start_success\00", align 1
@_TRACE_PCI_NVME_MMIO_START_SUCCESS_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_MMIO_START_SUCCESS_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.99, i8 1, ptr @_TRACE_PCI_NVME_MMIO_START_SUCCESS_DSTATE }, align 8
@.str.100 = private unnamed_addr constant [22 x i8] c"pci_nvme_mmio_stopped\00", align 1
@_TRACE_PCI_NVME_MMIO_STOPPED_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_MMIO_STOPPED_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.100, i8 1, ptr @_TRACE_PCI_NVME_MMIO_STOPPED_DSTATE }, align 8
@.str.101 = private unnamed_addr constant [27 x i8] c"pci_nvme_mmio_shutdown_set\00", align 1
@_TRACE_PCI_NVME_MMIO_SHUTDOWN_SET_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_MMIO_SHUTDOWN_SET_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.101, i8 1, ptr @_TRACE_PCI_NVME_MMIO_SHUTDOWN_SET_DSTATE }, align 8
@.str.102 = private unnamed_addr constant [31 x i8] c"pci_nvme_mmio_shutdown_cleared\00", align 1
@_TRACE_PCI_NVME_MMIO_SHUTDOWN_CLEARED_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_MMIO_SHUTDOWN_CLEARED_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.102, i8 1, ptr @_TRACE_PCI_NVME_MMIO_SHUTDOWN_CLEARED_DSTATE }, align 8
@.str.103 = private unnamed_addr constant [24 x i8] c"pci_nvme_update_cq_head\00", align 1
@_TRACE_PCI_NVME_UPDATE_CQ_HEAD_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_UPDATE_CQ_HEAD_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.103, i8 1, ptr @_TRACE_PCI_NVME_UPDATE_CQ_HEAD_DSTATE }, align 8
@.str.104 = private unnamed_addr constant [24 x i8] c"pci_nvme_update_sq_tail\00", align 1
@_TRACE_PCI_NVME_UPDATE_SQ_TAIL_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_UPDATE_SQ_TAIL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.104, i8 1, ptr @_TRACE_PCI_NVME_UPDATE_SQ_TAIL_DSTATE }, align 8
@.str.105 = private unnamed_addr constant [19 x i8] c"pci_nvme_open_zone\00", align 1
@_TRACE_PCI_NVME_OPEN_ZONE_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_OPEN_ZONE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.105, i8 1, ptr @_TRACE_PCI_NVME_OPEN_ZONE_DSTATE }, align 8
@.str.106 = private unnamed_addr constant [20 x i8] c"pci_nvme_close_zone\00", align 1
@_TRACE_PCI_NVME_CLOSE_ZONE_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_CLOSE_ZONE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.106, i8 1, ptr @_TRACE_PCI_NVME_CLOSE_ZONE_DSTATE }, align 8
@.str.107 = private unnamed_addr constant [21 x i8] c"pci_nvme_finish_zone\00", align 1
@_TRACE_PCI_NVME_FINISH_ZONE_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_FINISH_ZONE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.107, i8 1, ptr @_TRACE_PCI_NVME_FINISH_ZONE_DSTATE }, align 8
@.str.108 = private unnamed_addr constant [20 x i8] c"pci_nvme_reset_zone\00", align 1
@_TRACE_PCI_NVME_RESET_ZONE_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_RESET_ZONE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.108, i8 1, ptr @_TRACE_PCI_NVME_RESET_ZONE_DSTATE }, align 8
@.str.109 = private unnamed_addr constant [24 x i8] c"pci_nvme_zns_zone_reset\00", align 1
@_TRACE_PCI_NVME_ZNS_ZONE_RESET_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ZNS_ZONE_RESET_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.109, i8 1, ptr @_TRACE_PCI_NVME_ZNS_ZONE_RESET_DSTATE }, align 8
@.str.110 = private unnamed_addr constant [22 x i8] c"pci_nvme_offline_zone\00", align 1
@_TRACE_PCI_NVME_OFFLINE_ZONE_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_OFFLINE_ZONE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.110, i8 1, ptr @_TRACE_PCI_NVME_OFFLINE_ZONE_DSTATE }, align 8
@.str.111 = private unnamed_addr constant [34 x i8] c"pci_nvme_set_descriptor_extension\00", align 1
@_TRACE_PCI_NVME_SET_DESCRIPTOR_EXTENSION_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_SET_DESCRIPTOR_EXTENSION_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.111, i8 1, ptr @_TRACE_PCI_NVME_SET_DESCRIPTOR_EXTENSION_DSTATE }, align 8
@.str.112 = private unnamed_addr constant [26 x i8] c"pci_nvme_zd_extension_set\00", align 1
@_TRACE_PCI_NVME_ZD_EXTENSION_SET_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ZD_EXTENSION_SET_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.112, i8 1, ptr @_TRACE_PCI_NVME_ZD_EXTENSION_SET_DSTATE }, align 8
@.str.113 = private unnamed_addr constant [24 x i8] c"pci_nvme_clear_ns_close\00", align 1
@_TRACE_PCI_NVME_CLEAR_NS_CLOSE_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_CLEAR_NS_CLOSE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.113, i8 1, ptr @_TRACE_PCI_NVME_CLEAR_NS_CLOSE_DSTATE }, align 8
@.str.114 = private unnamed_addr constant [24 x i8] c"pci_nvme_clear_ns_reset\00", align 1
@_TRACE_PCI_NVME_CLEAR_NS_RESET_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_CLEAR_NS_RESET_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.114, i8 1, ptr @_TRACE_PCI_NVME_CLEAR_NS_RESET_DSTATE }, align 8
@.str.115 = private unnamed_addr constant [35 x i8] c"pci_nvme_zoned_zrwa_implicit_flush\00", align 1
@_TRACE_PCI_NVME_ZONED_ZRWA_IMPLICIT_FLUSH_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ZONED_ZRWA_IMPLICIT_FLUSH_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.115, i8 1, ptr @_TRACE_PCI_NVME_ZONED_ZRWA_IMPLICIT_FLUSH_DSTATE }, align 8
@.str.116 = private unnamed_addr constant [19 x i8] c"pci_nvme_pci_reset\00", align 1
@_TRACE_PCI_NVME_PCI_RESET_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_PCI_RESET_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.116, i8 1, ptr @_TRACE_PCI_NVME_PCI_RESET_DSTATE }, align 8
@.str.117 = private unnamed_addr constant [20 x i8] c"pci_nvme_virt_mngmt\00", align 1
@_TRACE_PCI_NVME_VIRT_MNGMT_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_VIRT_MNGMT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.117, i8 1, ptr @_TRACE_PCI_NVME_VIRT_MNGMT_DSTATE }, align 8
@.str.118 = private unnamed_addr constant [24 x i8] c"pci_nvme_fdp_ruh_change\00", align 1
@_TRACE_PCI_NVME_FDP_RUH_CHANGE_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_FDP_RUH_CHANGE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.118, i8 1, ptr @_TRACE_PCI_NVME_FDP_RUH_CHANGE_DSTATE }, align 8
@.str.119 = private unnamed_addr constant [18 x i8] c"pci_nvme_err_mdts\00", align 1
@_TRACE_PCI_NVME_ERR_MDTS_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_MDTS_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.119, i8 1, ptr @_TRACE_PCI_NVME_ERR_MDTS_DSTATE }, align 8
@.str.120 = private unnamed_addr constant [18 x i8] c"pci_nvme_err_zasl\00", align 1
@_TRACE_PCI_NVME_ERR_ZASL_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_ZASL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.120, i8 1, ptr @_TRACE_PCI_NVME_ERR_ZASL_DSTATE }, align 8
@.str.121 = private unnamed_addr constant [24 x i8] c"pci_nvme_err_req_status\00", align 1
@_TRACE_PCI_NVME_ERR_REQ_STATUS_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_REQ_STATUS_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.121, i8 1, ptr @_TRACE_PCI_NVME_ERR_REQ_STATUS_DSTATE }, align 8
@.str.122 = private unnamed_addr constant [23 x i8] c"pci_nvme_err_addr_read\00", align 1
@_TRACE_PCI_NVME_ERR_ADDR_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_ADDR_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.122, i8 1, ptr @_TRACE_PCI_NVME_ERR_ADDR_READ_DSTATE }, align 8
@.str.123 = private unnamed_addr constant [24 x i8] c"pci_nvme_err_addr_write\00", align 1
@_TRACE_PCI_NVME_ERR_ADDR_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_ADDR_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.123, i8 1, ptr @_TRACE_PCI_NVME_ERR_ADDR_WRITE_DSTATE }, align 8
@.str.124 = private unnamed_addr constant [17 x i8] c"pci_nvme_err_cfs\00", align 1
@_TRACE_PCI_NVME_ERR_CFS_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_CFS_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.124, i8 1, ptr @_TRACE_PCI_NVME_ERR_CFS_DSTATE }, align 8
@.str.125 = private unnamed_addr constant [17 x i8] c"pci_nvme_err_aio\00", align 1
@_TRACE_PCI_NVME_ERR_AIO_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_AIO_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.125, i8 1, ptr @_TRACE_PCI_NVME_ERR_AIO_DSTATE }, align 8
@.str.126 = private unnamed_addr constant [33 x i8] c"pci_nvme_err_copy_invalid_format\00", align 1
@_TRACE_PCI_NVME_ERR_COPY_INVALID_FORMAT_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_COPY_INVALID_FORMAT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.126, i8 1, ptr @_TRACE_PCI_NVME_ERR_COPY_INVALID_FORMAT_DSTATE }, align 8
@.str.127 = private unnamed_addr constant [26 x i8] c"pci_nvme_err_invalid_sgld\00", align 1
@_TRACE_PCI_NVME_ERR_INVALID_SGLD_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_INVALID_SGLD_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.127, i8 1, ptr @_TRACE_PCI_NVME_ERR_INVALID_SGLD_DSTATE }, align 8
@.str.128 = private unnamed_addr constant [30 x i8] c"pci_nvme_err_invalid_num_sgld\00", align 1
@_TRACE_PCI_NVME_ERR_INVALID_NUM_SGLD_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_INVALID_NUM_SGLD_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.128, i8 1, ptr @_TRACE_PCI_NVME_ERR_INVALID_NUM_SGLD_DSTATE }, align 8
@.str.129 = private unnamed_addr constant [39 x i8] c"pci_nvme_err_invalid_sgl_excess_length\00", align 1
@_TRACE_PCI_NVME_ERR_INVALID_SGL_EXCESS_LENGTH_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_INVALID_SGL_EXCESS_LENGTH_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.129, i8 1, ptr @_TRACE_PCI_NVME_ERR_INVALID_SGL_EXCESS_LENGTH_DSTATE }, align 8
@.str.130 = private unnamed_addr constant [25 x i8] c"pci_nvme_err_invalid_dma\00", align 1
@_TRACE_PCI_NVME_ERR_INVALID_DMA_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_INVALID_DMA_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.130, i8 1, ptr @_TRACE_PCI_NVME_ERR_INVALID_DMA_DSTATE }, align 8
@.str.131 = private unnamed_addr constant [33 x i8] c"pci_nvme_err_invalid_prplist_ent\00", align 1
@_TRACE_PCI_NVME_ERR_INVALID_PRPLIST_ENT_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_INVALID_PRPLIST_ENT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.131, i8 1, ptr @_TRACE_PCI_NVME_ERR_INVALID_PRPLIST_ENT_DSTATE }, align 8
@.str.132 = private unnamed_addr constant [32 x i8] c"pci_nvme_err_invalid_prp2_align\00", align 1
@_TRACE_PCI_NVME_ERR_INVALID_PRP2_ALIGN_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_INVALID_PRP2_ALIGN_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.132, i8 1, ptr @_TRACE_PCI_NVME_ERR_INVALID_PRP2_ALIGN_DSTATE }, align 8
@.str.133 = private unnamed_addr constant [25 x i8] c"pci_nvme_err_invalid_opc\00", align 1
@_TRACE_PCI_NVME_ERR_INVALID_OPC_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_INVALID_OPC_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.133, i8 1, ptr @_TRACE_PCI_NVME_ERR_INVALID_OPC_DSTATE }, align 8
@.str.134 = private unnamed_addr constant [31 x i8] c"pci_nvme_err_invalid_admin_opc\00", align 1
@_TRACE_PCI_NVME_ERR_INVALID_ADMIN_OPC_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_INVALID_ADMIN_OPC_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.134, i8 1, ptr @_TRACE_PCI_NVME_ERR_INVALID_ADMIN_OPC_DSTATE }, align 8
@.str.135 = private unnamed_addr constant [31 x i8] c"pci_nvme_err_invalid_lba_range\00", align 1
@_TRACE_PCI_NVME_ERR_INVALID_LBA_RANGE_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_INVALID_LBA_RANGE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.135, i8 1, ptr @_TRACE_PCI_NVME_ERR_INVALID_LBA_RANGE_DSTATE }, align 8
@.str.136 = private unnamed_addr constant [37 x i8] c"pci_nvme_err_invalid_log_page_offset\00", align 1
@_TRACE_PCI_NVME_ERR_INVALID_LOG_PAGE_OFFSET_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_INVALID_LOG_PAGE_OFFSET_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.136, i8 1, ptr @_TRACE_PCI_NVME_ERR_INVALID_LOG_PAGE_OFFSET_DSTATE }, align 8
@.str.137 = private unnamed_addr constant [29 x i8] c"pci_nvme_err_cmb_invalid_cba\00", align 1
@_TRACE_PCI_NVME_ERR_CMB_INVALID_CBA_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_CMB_INVALID_CBA_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.137, i8 1, ptr @_TRACE_PCI_NVME_ERR_CMB_INVALID_CBA_DSTATE }, align 8
@.str.138 = private unnamed_addr constant [29 x i8] c"pci_nvme_err_cmb_not_enabled\00", align 1
@_TRACE_PCI_NVME_ERR_CMB_NOT_ENABLED_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_CMB_NOT_ENABLED_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.138, i8 1, ptr @_TRACE_PCI_NVME_ERR_CMB_NOT_ENABLED_DSTATE }, align 8
@.str.139 = private unnamed_addr constant [32 x i8] c"pci_nvme_err_unaligned_zone_cmd\00", align 1
@_TRACE_PCI_NVME_ERR_UNALIGNED_ZONE_CMD_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_UNALIGNED_ZONE_CMD_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.139, i8 1, ptr @_TRACE_PCI_NVME_ERR_UNALIGNED_ZONE_CMD_DSTATE }, align 8
@.str.140 = private unnamed_addr constant [43 x i8] c"pci_nvme_err_invalid_zone_state_transition\00", align 1
@_TRACE_PCI_NVME_ERR_INVALID_ZONE_STATE_TRANSITION_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_INVALID_ZONE_STATE_TRANSITION_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.140, i8 1, ptr @_TRACE_PCI_NVME_ERR_INVALID_ZONE_STATE_TRANSITION_DSTATE }, align 8
@.str.141 = private unnamed_addr constant [29 x i8] c"pci_nvme_err_write_not_at_wp\00", align 1
@_TRACE_PCI_NVME_ERR_WRITE_NOT_AT_WP_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_WRITE_NOT_AT_WP_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.141, i8 1, ptr @_TRACE_PCI_NVME_ERR_WRITE_NOT_AT_WP_DSTATE }, align 8
@.str.142 = private unnamed_addr constant [33 x i8] c"pci_nvme_err_append_not_at_start\00", align 1
@_TRACE_PCI_NVME_ERR_APPEND_NOT_AT_START_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_APPEND_NOT_AT_START_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.142, i8 1, ptr @_TRACE_PCI_NVME_ERR_APPEND_NOT_AT_START_DSTATE }, align 8
@.str.143 = private unnamed_addr constant [26 x i8] c"pci_nvme_err_zone_is_full\00", align 1
@_TRACE_PCI_NVME_ERR_ZONE_IS_FULL_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_ZONE_IS_FULL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.143, i8 1, ptr @_TRACE_PCI_NVME_ERR_ZONE_IS_FULL_DSTATE }, align 8
@.str.144 = private unnamed_addr constant [31 x i8] c"pci_nvme_err_zone_is_read_only\00", align 1
@_TRACE_PCI_NVME_ERR_ZONE_IS_READ_ONLY_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_ZONE_IS_READ_ONLY_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.144, i8 1, ptr @_TRACE_PCI_NVME_ERR_ZONE_IS_READ_ONLY_DSTATE }, align 8
@.str.145 = private unnamed_addr constant [29 x i8] c"pci_nvme_err_zone_is_offline\00", align 1
@_TRACE_PCI_NVME_ERR_ZONE_IS_OFFLINE_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_ZONE_IS_OFFLINE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.145, i8 1, ptr @_TRACE_PCI_NVME_ERR_ZONE_IS_OFFLINE_DSTATE }, align 8
@.str.146 = private unnamed_addr constant [27 x i8] c"pci_nvme_err_zone_boundary\00", align 1
@_TRACE_PCI_NVME_ERR_ZONE_BOUNDARY_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_ZONE_BOUNDARY_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.146, i8 1, ptr @_TRACE_PCI_NVME_ERR_ZONE_BOUNDARY_DSTATE }, align 8
@.str.147 = private unnamed_addr constant [32 x i8] c"pci_nvme_err_zone_invalid_write\00", align 1
@_TRACE_PCI_NVME_ERR_ZONE_INVALID_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_ZONE_INVALID_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.147, i8 1, ptr @_TRACE_PCI_NVME_ERR_ZONE_INVALID_WRITE_DSTATE }, align 8
@.str.148 = private unnamed_addr constant [31 x i8] c"pci_nvme_err_zone_write_not_ok\00", align 1
@_TRACE_PCI_NVME_ERR_ZONE_WRITE_NOT_OK_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_ZONE_WRITE_NOT_OK_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.148, i8 1, ptr @_TRACE_PCI_NVME_ERR_ZONE_WRITE_NOT_OK_DSTATE }, align 8
@.str.149 = private unnamed_addr constant [30 x i8] c"pci_nvme_err_zone_read_not_ok\00", align 1
@_TRACE_PCI_NVME_ERR_ZONE_READ_NOT_OK_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_ZONE_READ_NOT_OK_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.149, i8 1, ptr @_TRACE_PCI_NVME_ERR_ZONE_READ_NOT_OK_DSTATE }, align 8
@.str.150 = private unnamed_addr constant [31 x i8] c"pci_nvme_err_insuff_active_res\00", align 1
@_TRACE_PCI_NVME_ERR_INSUFF_ACTIVE_RES_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_INSUFF_ACTIVE_RES_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.150, i8 1, ptr @_TRACE_PCI_NVME_ERR_INSUFF_ACTIVE_RES_DSTATE }, align 8
@.str.151 = private unnamed_addr constant [29 x i8] c"pci_nvme_err_insuff_open_res\00", align 1
@_TRACE_PCI_NVME_ERR_INSUFF_OPEN_RES_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_INSUFF_OPEN_RES_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.151, i8 1, ptr @_TRACE_PCI_NVME_ERR_INSUFF_OPEN_RES_DSTATE }, align 8
@.str.152 = private unnamed_addr constant [36 x i8] c"pci_nvme_err_zd_extension_map_error\00", align 1
@_TRACE_PCI_NVME_ERR_ZD_EXTENSION_MAP_ERROR_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_ZD_EXTENSION_MAP_ERROR_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.152, i8 1, ptr @_TRACE_PCI_NVME_ERR_ZD_EXTENSION_MAP_ERROR_DSTATE }, align 8
@.str.153 = private unnamed_addr constant [28 x i8] c"pci_nvme_err_invalid_iocsci\00", align 1
@_TRACE_PCI_NVME_ERR_INVALID_IOCSCI_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_INVALID_IOCSCI_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.153, i8 1, ptr @_TRACE_PCI_NVME_ERR_INVALID_IOCSCI_DSTATE }, align 8
@.str.154 = private unnamed_addr constant [28 x i8] c"pci_nvme_err_invalid_del_sq\00", align 1
@_TRACE_PCI_NVME_ERR_INVALID_DEL_SQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_INVALID_DEL_SQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.154, i8 1, ptr @_TRACE_PCI_NVME_ERR_INVALID_DEL_SQ_DSTATE }, align 8
@.str.155 = private unnamed_addr constant [36 x i8] c"pci_nvme_err_invalid_create_sq_cqid\00", align 1
@_TRACE_PCI_NVME_ERR_INVALID_CREATE_SQ_CQID_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_INVALID_CREATE_SQ_CQID_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.155, i8 1, ptr @_TRACE_PCI_NVME_ERR_INVALID_CREATE_SQ_CQID_DSTATE }, align 8
@.str.156 = private unnamed_addr constant [36 x i8] c"pci_nvme_err_invalid_create_sq_sqid\00", align 1
@_TRACE_PCI_NVME_ERR_INVALID_CREATE_SQ_SQID_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_INVALID_CREATE_SQ_SQID_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.156, i8 1, ptr @_TRACE_PCI_NVME_ERR_INVALID_CREATE_SQ_SQID_DSTATE }, align 8
@.str.157 = private unnamed_addr constant [36 x i8] c"pci_nvme_err_invalid_create_sq_size\00", align 1
@_TRACE_PCI_NVME_ERR_INVALID_CREATE_SQ_SIZE_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_INVALID_CREATE_SQ_SIZE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.157, i8 1, ptr @_TRACE_PCI_NVME_ERR_INVALID_CREATE_SQ_SIZE_DSTATE }, align 8
@.str.158 = private unnamed_addr constant [36 x i8] c"pci_nvme_err_invalid_create_sq_addr\00", align 1
@_TRACE_PCI_NVME_ERR_INVALID_CREATE_SQ_ADDR_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_INVALID_CREATE_SQ_ADDR_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.158, i8 1, ptr @_TRACE_PCI_NVME_ERR_INVALID_CREATE_SQ_ADDR_DSTATE }, align 8
@.str.159 = private unnamed_addr constant [38 x i8] c"pci_nvme_err_invalid_create_sq_qflags\00", align 1
@_TRACE_PCI_NVME_ERR_INVALID_CREATE_SQ_QFLAGS_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_INVALID_CREATE_SQ_QFLAGS_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.159, i8 1, ptr @_TRACE_PCI_NVME_ERR_INVALID_CREATE_SQ_QFLAGS_DSTATE }, align 8
@.str.160 = private unnamed_addr constant [33 x i8] c"pci_nvme_err_invalid_del_cq_cqid\00", align 1
@_TRACE_PCI_NVME_ERR_INVALID_DEL_CQ_CQID_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_INVALID_DEL_CQ_CQID_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.160, i8 1, ptr @_TRACE_PCI_NVME_ERR_INVALID_DEL_CQ_CQID_DSTATE }, align 8
@.str.161 = private unnamed_addr constant [37 x i8] c"pci_nvme_err_invalid_del_cq_notempty\00", align 1
@_TRACE_PCI_NVME_ERR_INVALID_DEL_CQ_NOTEMPTY_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_INVALID_DEL_CQ_NOTEMPTY_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.161, i8 1, ptr @_TRACE_PCI_NVME_ERR_INVALID_DEL_CQ_NOTEMPTY_DSTATE }, align 8
@.str.162 = private unnamed_addr constant [36 x i8] c"pci_nvme_err_invalid_create_cq_cqid\00", align 1
@_TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_CQID_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_CQID_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.162, i8 1, ptr @_TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_CQID_DSTATE }, align 8
@.str.163 = private unnamed_addr constant [36 x i8] c"pci_nvme_err_invalid_create_cq_size\00", align 1
@_TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_SIZE_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_SIZE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.163, i8 1, ptr @_TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_SIZE_DSTATE }, align 8
@.str.164 = private unnamed_addr constant [36 x i8] c"pci_nvme_err_invalid_create_cq_addr\00", align 1
@_TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_ADDR_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_ADDR_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.164, i8 1, ptr @_TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_ADDR_DSTATE }, align 8
@.str.165 = private unnamed_addr constant [38 x i8] c"pci_nvme_err_invalid_create_cq_vector\00", align 1
@_TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_VECTOR_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_VECTOR_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.165, i8 1, ptr @_TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_VECTOR_DSTATE }, align 8
@.str.166 = private unnamed_addr constant [38 x i8] c"pci_nvme_err_invalid_create_cq_qflags\00", align 1
@_TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_QFLAGS_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_QFLAGS_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.166, i8 1, ptr @_TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_QFLAGS_DSTATE }, align 8
@.str.167 = private unnamed_addr constant [42 x i8] c"pci_nvme_err_invalid_create_cq_entry_size\00", align 1
@_TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_ENTRY_SIZE_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_ENTRY_SIZE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.167, i8 1, ptr @_TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_ENTRY_SIZE_DSTATE }, align 8
@.str.168 = private unnamed_addr constant [34 x i8] c"pci_nvme_err_invalid_identify_cns\00", align 1
@_TRACE_PCI_NVME_ERR_INVALID_IDENTIFY_CNS_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_INVALID_IDENTIFY_CNS_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.168, i8 1, ptr @_TRACE_PCI_NVME_ERR_INVALID_IDENTIFY_CNS_DSTATE }, align 8
@.str.169 = private unnamed_addr constant [29 x i8] c"pci_nvme_err_invalid_getfeat\00", align 1
@_TRACE_PCI_NVME_ERR_INVALID_GETFEAT_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_INVALID_GETFEAT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.169, i8 1, ptr @_TRACE_PCI_NVME_ERR_INVALID_GETFEAT_DSTATE }, align 8
@.str.170 = private unnamed_addr constant [29 x i8] c"pci_nvme_err_invalid_setfeat\00", align 1
@_TRACE_PCI_NVME_ERR_INVALID_SETFEAT_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_INVALID_SETFEAT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.170, i8 1, ptr @_TRACE_PCI_NVME_ERR_INVALID_SETFEAT_DSTATE }, align 8
@.str.171 = private unnamed_addr constant [30 x i8] c"pci_nvme_err_invalid_log_page\00", align 1
@_TRACE_PCI_NVME_ERR_INVALID_LOG_PAGE_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_INVALID_LOG_PAGE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.171, i8 1, ptr @_TRACE_PCI_NVME_ERR_INVALID_LOG_PAGE_DSTATE }, align 8
@.str.172 = private unnamed_addr constant [26 x i8] c"pci_nvme_err_startfail_cq\00", align 1
@_TRACE_PCI_NVME_ERR_STARTFAIL_CQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_STARTFAIL_CQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.172, i8 1, ptr @_TRACE_PCI_NVME_ERR_STARTFAIL_CQ_DSTATE }, align 8
@.str.173 = private unnamed_addr constant [26 x i8] c"pci_nvme_err_startfail_sq\00", align 1
@_TRACE_PCI_NVME_ERR_STARTFAIL_SQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_STARTFAIL_SQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.173, i8 1, ptr @_TRACE_PCI_NVME_ERR_STARTFAIL_SQ_DSTATE }, align 8
@.str.174 = private unnamed_addr constant [38 x i8] c"pci_nvme_err_startfail_asq_misaligned\00", align 1
@_TRACE_PCI_NVME_ERR_STARTFAIL_ASQ_MISALIGNED_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_STARTFAIL_ASQ_MISALIGNED_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.174, i8 1, ptr @_TRACE_PCI_NVME_ERR_STARTFAIL_ASQ_MISALIGNED_DSTATE }, align 8
@.str.175 = private unnamed_addr constant [38 x i8] c"pci_nvme_err_startfail_acq_misaligned\00", align 1
@_TRACE_PCI_NVME_ERR_STARTFAIL_ACQ_MISALIGNED_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_STARTFAIL_ACQ_MISALIGNED_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.175, i8 1, ptr @_TRACE_PCI_NVME_ERR_STARTFAIL_ACQ_MISALIGNED_DSTATE }, align 8
@.str.176 = private unnamed_addr constant [38 x i8] c"pci_nvme_err_startfail_page_too_small\00", align 1
@_TRACE_PCI_NVME_ERR_STARTFAIL_PAGE_TOO_SMALL_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_STARTFAIL_PAGE_TOO_SMALL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.176, i8 1, ptr @_TRACE_PCI_NVME_ERR_STARTFAIL_PAGE_TOO_SMALL_DSTATE }, align 8
@.str.177 = private unnamed_addr constant [38 x i8] c"pci_nvme_err_startfail_page_too_large\00", align 1
@_TRACE_PCI_NVME_ERR_STARTFAIL_PAGE_TOO_LARGE_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_STARTFAIL_PAGE_TOO_LARGE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.177, i8 1, ptr @_TRACE_PCI_NVME_ERR_STARTFAIL_PAGE_TOO_LARGE_DSTATE }, align 8
@.str.178 = private unnamed_addr constant [39 x i8] c"pci_nvme_err_startfail_cqent_too_small\00", align 1
@_TRACE_PCI_NVME_ERR_STARTFAIL_CQENT_TOO_SMALL_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_STARTFAIL_CQENT_TOO_SMALL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.178, i8 1, ptr @_TRACE_PCI_NVME_ERR_STARTFAIL_CQENT_TOO_SMALL_DSTATE }, align 8
@.str.179 = private unnamed_addr constant [39 x i8] c"pci_nvme_err_startfail_cqent_too_large\00", align 1
@_TRACE_PCI_NVME_ERR_STARTFAIL_CQENT_TOO_LARGE_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_STARTFAIL_CQENT_TOO_LARGE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.179, i8 1, ptr @_TRACE_PCI_NVME_ERR_STARTFAIL_CQENT_TOO_LARGE_DSTATE }, align 8
@.str.180 = private unnamed_addr constant [39 x i8] c"pci_nvme_err_startfail_sqent_too_small\00", align 1
@_TRACE_PCI_NVME_ERR_STARTFAIL_SQENT_TOO_SMALL_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_STARTFAIL_SQENT_TOO_SMALL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.180, i8 1, ptr @_TRACE_PCI_NVME_ERR_STARTFAIL_SQENT_TOO_SMALL_DSTATE }, align 8
@.str.181 = private unnamed_addr constant [39 x i8] c"pci_nvme_err_startfail_sqent_too_large\00", align 1
@_TRACE_PCI_NVME_ERR_STARTFAIL_SQENT_TOO_LARGE_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_STARTFAIL_SQENT_TOO_LARGE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.181, i8 1, ptr @_TRACE_PCI_NVME_ERR_STARTFAIL_SQENT_TOO_LARGE_DSTATE }, align 8
@.str.182 = private unnamed_addr constant [27 x i8] c"pci_nvme_err_startfail_css\00", align 1
@_TRACE_PCI_NVME_ERR_STARTFAIL_CSS_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_STARTFAIL_CSS_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.182, i8 1, ptr @_TRACE_PCI_NVME_ERR_STARTFAIL_CSS_DSTATE }, align 8
@.str.183 = private unnamed_addr constant [38 x i8] c"pci_nvme_err_startfail_asqent_sz_zero\00", align 1
@_TRACE_PCI_NVME_ERR_STARTFAIL_ASQENT_SZ_ZERO_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_STARTFAIL_ASQENT_SZ_ZERO_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.183, i8 1, ptr @_TRACE_PCI_NVME_ERR_STARTFAIL_ASQENT_SZ_ZERO_DSTATE }, align 8
@.str.184 = private unnamed_addr constant [38 x i8] c"pci_nvme_err_startfail_acqent_sz_zero\00", align 1
@_TRACE_PCI_NVME_ERR_STARTFAIL_ACQENT_SZ_ZERO_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_STARTFAIL_ACQENT_SZ_ZERO_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.184, i8 1, ptr @_TRACE_PCI_NVME_ERR_STARTFAIL_ACQENT_SZ_ZERO_DSTATE }, align 8
@.str.185 = private unnamed_addr constant [38 x i8] c"pci_nvme_err_startfail_zasl_too_small\00", align 1
@_TRACE_PCI_NVME_ERR_STARTFAIL_ZASL_TOO_SMALL_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_STARTFAIL_ZASL_TOO_SMALL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.185, i8 1, ptr @_TRACE_PCI_NVME_ERR_STARTFAIL_ZASL_TOO_SMALL_DSTATE }, align 8
@.str.186 = private unnamed_addr constant [23 x i8] c"pci_nvme_err_startfail\00", align 1
@_TRACE_PCI_NVME_ERR_STARTFAIL_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_STARTFAIL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.186, i8 1, ptr @_TRACE_PCI_NVME_ERR_STARTFAIL_DSTATE }, align 8
@.str.187 = private unnamed_addr constant [34 x i8] c"pci_nvme_err_startfail_virt_state\00", align 1
@_TRACE_PCI_NVME_ERR_STARTFAIL_VIRT_STATE_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_STARTFAIL_VIRT_STATE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.187, i8 1, ptr @_TRACE_PCI_NVME_ERR_STARTFAIL_VIRT_STATE_DSTATE }, align 8
@.str.188 = private unnamed_addr constant [33 x i8] c"pci_nvme_err_invalid_mgmt_action\00", align 1
@_TRACE_PCI_NVME_ERR_INVALID_MGMT_ACTION_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_INVALID_MGMT_ACTION_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.188, i8 1, ptr @_TRACE_PCI_NVME_ERR_INVALID_MGMT_ACTION_DSTATE }, align 8
@.str.189 = private unnamed_addr constant [37 x i8] c"pci_nvme_err_ignored_mmio_vf_offline\00", align 1
@_TRACE_PCI_NVME_ERR_IGNORED_MMIO_VF_OFFLINE_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_ERR_IGNORED_MMIO_VF_OFFLINE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.189, i8 1, ptr @_TRACE_PCI_NVME_ERR_IGNORED_MMIO_VF_OFFLINE_DSTATE }, align 8
@.str.190 = private unnamed_addr constant [32 x i8] c"pci_nvme_ub_mmiowr_misaligned32\00", align 1
@_TRACE_PCI_NVME_UB_MMIOWR_MISALIGNED32_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_UB_MMIOWR_MISALIGNED32_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.190, i8 1, ptr @_TRACE_PCI_NVME_UB_MMIOWR_MISALIGNED32_DSTATE }, align 8
@.str.191 = private unnamed_addr constant [28 x i8] c"pci_nvme_ub_mmiowr_toosmall\00", align 1
@_TRACE_PCI_NVME_UB_MMIOWR_TOOSMALL_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_UB_MMIOWR_TOOSMALL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.191, i8 1, ptr @_TRACE_PCI_NVME_UB_MMIOWR_TOOSMALL_DSTATE }, align 8
@.str.192 = private unnamed_addr constant [37 x i8] c"pci_nvme_ub_mmiowr_intmask_with_msix\00", align 1
@_TRACE_PCI_NVME_UB_MMIOWR_INTMASK_WITH_MSIX_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_UB_MMIOWR_INTMASK_WITH_MSIX_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.192, i8 1, ptr @_TRACE_PCI_NVME_UB_MMIOWR_INTMASK_WITH_MSIX_DSTATE }, align 8
@.str.193 = private unnamed_addr constant [27 x i8] c"pci_nvme_ub_mmiowr_ro_csts\00", align 1
@_TRACE_PCI_NVME_UB_MMIOWR_RO_CSTS_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_UB_MMIOWR_RO_CSTS_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.193, i8 1, ptr @_TRACE_PCI_NVME_UB_MMIOWR_RO_CSTS_DSTATE }, align 8
@.str.194 = private unnamed_addr constant [43 x i8] c"pci_nvme_ub_mmiowr_ssreset_w1c_unsupported\00", align 1
@_TRACE_PCI_NVME_UB_MMIOWR_SSRESET_W1C_UNSUPPORTED_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_UB_MMIOWR_SSRESET_W1C_UNSUPPORTED_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.194, i8 1, ptr @_TRACE_PCI_NVME_UB_MMIOWR_SSRESET_W1C_UNSUPPORTED_DSTATE }, align 8
@.str.195 = private unnamed_addr constant [39 x i8] c"pci_nvme_ub_mmiowr_ssreset_unsupported\00", align 1
@_TRACE_PCI_NVME_UB_MMIOWR_SSRESET_UNSUPPORTED_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_UB_MMIOWR_SSRESET_UNSUPPORTED_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.195, i8 1, ptr @_TRACE_PCI_NVME_UB_MMIOWR_SSRESET_UNSUPPORTED_DSTATE }, align 8
@.str.196 = private unnamed_addr constant [35 x i8] c"pci_nvme_ub_mmiowr_cmbloc_reserved\00", align 1
@_TRACE_PCI_NVME_UB_MMIOWR_CMBLOC_RESERVED_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_UB_MMIOWR_CMBLOC_RESERVED_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.196, i8 1, ptr @_TRACE_PCI_NVME_UB_MMIOWR_CMBLOC_RESERVED_DSTATE }, align 8
@.str.197 = private unnamed_addr constant [34 x i8] c"pci_nvme_ub_mmiowr_cmbsz_readonly\00", align 1
@_TRACE_PCI_NVME_UB_MMIOWR_CMBSZ_READONLY_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_UB_MMIOWR_CMBSZ_READONLY_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.197, i8 1, ptr @_TRACE_PCI_NVME_UB_MMIOWR_CMBSZ_READONLY_DSTATE }, align 8
@.str.198 = private unnamed_addr constant [35 x i8] c"pci_nvme_ub_mmiowr_pmrcap_readonly\00", align 1
@_TRACE_PCI_NVME_UB_MMIOWR_PMRCAP_READONLY_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_UB_MMIOWR_PMRCAP_READONLY_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.198, i8 1, ptr @_TRACE_PCI_NVME_UB_MMIOWR_PMRCAP_READONLY_DSTATE }, align 8
@.str.199 = private unnamed_addr constant [35 x i8] c"pci_nvme_ub_mmiowr_pmrsts_readonly\00", align 1
@_TRACE_PCI_NVME_UB_MMIOWR_PMRSTS_READONLY_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_UB_MMIOWR_PMRSTS_READONLY_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.199, i8 1, ptr @_TRACE_PCI_NVME_UB_MMIOWR_PMRSTS_READONLY_DSTATE }, align 8
@.str.200 = private unnamed_addr constant [35 x i8] c"pci_nvme_ub_mmiowr_pmrebs_readonly\00", align 1
@_TRACE_PCI_NVME_UB_MMIOWR_PMREBS_READONLY_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_UB_MMIOWR_PMREBS_READONLY_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.200, i8 1, ptr @_TRACE_PCI_NVME_UB_MMIOWR_PMREBS_READONLY_DSTATE }, align 8
@.str.201 = private unnamed_addr constant [36 x i8] c"pci_nvme_ub_mmiowr_pmrswtp_readonly\00", align 1
@_TRACE_PCI_NVME_UB_MMIOWR_PMRSWTP_READONLY_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_UB_MMIOWR_PMRSWTP_READONLY_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.201, i8 1, ptr @_TRACE_PCI_NVME_UB_MMIOWR_PMRSWTP_READONLY_DSTATE }, align 8
@.str.202 = private unnamed_addr constant [27 x i8] c"pci_nvme_ub_mmiowr_invalid\00", align 1
@_TRACE_PCI_NVME_UB_MMIOWR_INVALID_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_UB_MMIOWR_INVALID_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.202, i8 1, ptr @_TRACE_PCI_NVME_UB_MMIOWR_INVALID_DSTATE }, align 8
@.str.203 = private unnamed_addr constant [32 x i8] c"pci_nvme_ub_mmiord_misaligned32\00", align 1
@_TRACE_PCI_NVME_UB_MMIORD_MISALIGNED32_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_UB_MMIORD_MISALIGNED32_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.203, i8 1, ptr @_TRACE_PCI_NVME_UB_MMIORD_MISALIGNED32_DSTATE }, align 8
@.str.204 = private unnamed_addr constant [28 x i8] c"pci_nvme_ub_mmiord_toosmall\00", align 1
@_TRACE_PCI_NVME_UB_MMIORD_TOOSMALL_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_UB_MMIORD_TOOSMALL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.204, i8 1, ptr @_TRACE_PCI_NVME_UB_MMIORD_TOOSMALL_DSTATE }, align 8
@.str.205 = private unnamed_addr constant [31 x i8] c"pci_nvme_ub_mmiord_invalid_ofs\00", align 1
@_TRACE_PCI_NVME_UB_MMIORD_INVALID_OFS_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_UB_MMIORD_INVALID_OFS_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.205, i8 1, ptr @_TRACE_PCI_NVME_UB_MMIORD_INVALID_OFS_DSTATE }, align 8
@.str.206 = private unnamed_addr constant [29 x i8] c"pci_nvme_ub_db_wr_misaligned\00", align 1
@_TRACE_PCI_NVME_UB_DB_WR_MISALIGNED_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_UB_DB_WR_MISALIGNED_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.206, i8 1, ptr @_TRACE_PCI_NVME_UB_DB_WR_MISALIGNED_DSTATE }, align 8
@.str.207 = private unnamed_addr constant [29 x i8] c"pci_nvme_ub_db_wr_invalid_cq\00", align 1
@_TRACE_PCI_NVME_UB_DB_WR_INVALID_CQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_UB_DB_WR_INVALID_CQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.207, i8 1, ptr @_TRACE_PCI_NVME_UB_DB_WR_INVALID_CQ_DSTATE }, align 8
@.str.208 = private unnamed_addr constant [33 x i8] c"pci_nvme_ub_db_wr_invalid_cqhead\00", align 1
@_TRACE_PCI_NVME_UB_DB_WR_INVALID_CQHEAD_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_UB_DB_WR_INVALID_CQHEAD_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.208, i8 1, ptr @_TRACE_PCI_NVME_UB_DB_WR_INVALID_CQHEAD_DSTATE }, align 8
@.str.209 = private unnamed_addr constant [29 x i8] c"pci_nvme_ub_db_wr_invalid_sq\00", align 1
@_TRACE_PCI_NVME_UB_DB_WR_INVALID_SQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_UB_DB_WR_INVALID_SQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.209, i8 1, ptr @_TRACE_PCI_NVME_UB_DB_WR_INVALID_SQ_DSTATE }, align 8
@.str.210 = private unnamed_addr constant [33 x i8] c"pci_nvme_ub_db_wr_invalid_sqtail\00", align 1
@_TRACE_PCI_NVME_UB_DB_WR_INVALID_SQTAIL_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_UB_DB_WR_INVALID_SQTAIL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.210, i8 1, ptr @_TRACE_PCI_NVME_UB_DB_WR_INVALID_SQTAIL_DSTATE }, align 8
@.str.211 = private unnamed_addr constant [30 x i8] c"pci_nvme_ub_unknown_css_value\00", align 1
@_TRACE_PCI_NVME_UB_UNKNOWN_CSS_VALUE_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_UB_UNKNOWN_CSS_VALUE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.211, i8 1, ptr @_TRACE_PCI_NVME_UB_UNKNOWN_CSS_VALUE_DSTATE }, align 8
@.str.212 = private unnamed_addr constant [30 x i8] c"pci_nvme_ub_too_many_mappings\00", align 1
@_TRACE_PCI_NVME_UB_TOO_MANY_MAPPINGS_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCI_NVME_UB_TOO_MANY_MAPPINGS_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.212, i8 1, ptr @_TRACE_PCI_NVME_UB_TOO_MANY_MAPPINGS_DSTATE }, align 8
@hw_nvme_trace_events = dso_local global [214 x ptr] [ptr @_TRACE_PCI_NVME_IRQ_MSIX_EVENT, ptr @_TRACE_PCI_NVME_IRQ_PIN_EVENT, ptr @_TRACE_PCI_NVME_IRQ_MASKED_EVENT, ptr @_TRACE_PCI_NVME_DMA_READ_EVENT, ptr @_TRACE_PCI_NVME_DBBUF_CONFIG_EVENT, ptr @_TRACE_PCI_NVME_MAP_ADDR_EVENT, ptr @_TRACE_PCI_NVME_MAP_ADDR_CMB_EVENT, ptr @_TRACE_PCI_NVME_MAP_PRP_EVENT, ptr @_TRACE_PCI_NVME_MAP_SGL_EVENT, ptr @_TRACE_PCI_NVME_IO_CMD_EVENT, ptr @_TRACE_PCI_NVME_ADMIN_CMD_EVENT, ptr @_TRACE_PCI_NVME_FLUSH_NS_EVENT, ptr @_TRACE_PCI_NVME_FORMAT_SET_EVENT, ptr @_TRACE_PCI_NVME_READ_EVENT, ptr @_TRACE_PCI_NVME_WRITE_EVENT, ptr @_TRACE_PCI_NVME_RW_CB_EVENT, ptr @_TRACE_PCI_NVME_MISC_CB_EVENT, ptr @_TRACE_PCI_NVME_DIF_RW_EVENT, ptr @_TRACE_PCI_NVME_DIF_RW_CB_EVENT, ptr @_TRACE_PCI_NVME_DIF_RW_MDATA_IN_CB_EVENT, ptr @_TRACE_PCI_NVME_DIF_RW_MDATA_OUT_CB_EVENT, ptr @_TRACE_PCI_NVME_DIF_RW_CHECK_CB_EVENT, ptr @_TRACE_PCI_NVME_DIF_PRACT_GENERATE_DIF_CRC16_EVENT, ptr @_TRACE_PCI_NVME_DIF_PRACT_GENERATE_DIF_CRC64_EVENT, ptr @_TRACE_PCI_NVME_DIF_CHECK_EVENT, ptr @_TRACE_PCI_NVME_DIF_PRCHK_DISABLED_CRC16_EVENT, ptr @_TRACE_PCI_NVME_DIF_PRCHK_DISABLED_CRC64_EVENT, ptr @_TRACE_PCI_NVME_DIF_PRCHK_GUARD_CRC16_EVENT, ptr @_TRACE_PCI_NVME_DIF_PRCHK_GUARD_CRC64_EVENT, ptr @_TRACE_PCI_NVME_DIF_PRCHK_APPTAG_EVENT, ptr @_TRACE_PCI_NVME_DIF_PRCHK_REFTAG_CRC16_EVENT, ptr @_TRACE_PCI_NVME_DIF_PRCHK_REFTAG_CRC64_EVENT, ptr @_TRACE_PCI_NVME_COPY_EVENT, ptr @_TRACE_PCI_NVME_COPY_SOURCE_RANGE_EVENT, ptr @_TRACE_PCI_NVME_COPY_OUT_EVENT, ptr @_TRACE_PCI_NVME_VERIFY_EVENT, ptr @_TRACE_PCI_NVME_VERIFY_MDATA_IN_CB_EVENT, ptr @_TRACE_PCI_NVME_VERIFY_CB_EVENT, ptr @_TRACE_PCI_NVME_RW_COMPLETE_CB_EVENT, ptr @_TRACE_PCI_NVME_BLOCK_STATUS_EVENT, ptr @_TRACE_PCI_NVME_DSM_EVENT, ptr @_TRACE_PCI_NVME_DSM_DEALLOCATE_EVENT, ptr @_TRACE_PCI_NVME_DSM_SINGLE_RANGE_LIMIT_EXCEEDED_EVENT, ptr @_TRACE_PCI_NVME_COMPARE_EVENT, ptr @_TRACE_PCI_NVME_COMPARE_DATA_CB_EVENT, ptr @_TRACE_PCI_NVME_COMPARE_MDATA_CB_EVENT, ptr @_TRACE_PCI_NVME_AIO_DISCARD_CB_EVENT, ptr @_TRACE_PCI_NVME_AIO_COPY_IN_CB_EVENT, ptr @_TRACE_PCI_NVME_AIO_FLUSH_CB_EVENT, ptr @_TRACE_PCI_NVME_CREATE_SQ_EVENT, ptr @_TRACE_PCI_NVME_CREATE_CQ_EVENT, ptr @_TRACE_PCI_NVME_DEL_SQ_EVENT, ptr @_TRACE_PCI_NVME_DEL_CQ_EVENT, ptr @_TRACE_PCI_NVME_IDENTIFY_EVENT, ptr @_TRACE_PCI_NVME_IDENTIFY_CTRL_EVENT, ptr @_TRACE_PCI_NVME_IDENTIFY_CTRL_CSI_EVENT, ptr @_TRACE_PCI_NVME_IDENTIFY_NS_EVENT, ptr @_TRACE_PCI_NVME_IDENTIFY_CTRL_LIST_EVENT, ptr @_TRACE_PCI_NVME_IDENTIFY_PRI_CTRL_CAP_EVENT, ptr @_TRACE_PCI_NVME_IDENTIFY_SEC_CTRL_LIST_EVENT, ptr @_TRACE_PCI_NVME_IDENTIFY_NS_CSI_EVENT, ptr @_TRACE_PCI_NVME_IDENTIFY_NSLIST_EVENT, ptr @_TRACE_PCI_NVME_IDENTIFY_NSLIST_CSI_EVENT, ptr @_TRACE_PCI_NVME_IDENTIFY_CMD_SET_EVENT, ptr @_TRACE_PCI_NVME_IDENTIFY_NS_DESCR_LIST_EVENT, ptr @_TRACE_PCI_NVME_GET_LOG_EVENT, ptr @_TRACE_PCI_NVME_GETFEAT_EVENT, ptr @_TRACE_PCI_NVME_SETFEAT_EVENT, ptr @_TRACE_PCI_NVME_GETFEAT_VWCACHE_EVENT, ptr @_TRACE_PCI_NVME_GETFEAT_NUMQ_EVENT, ptr @_TRACE_PCI_NVME_SETFEAT_NUMQ_EVENT, ptr @_TRACE_PCI_NVME_SETFEAT_TIMESTAMP_EVENT, ptr @_TRACE_PCI_NVME_GETFEAT_TIMESTAMP_EVENT, ptr @_TRACE_PCI_NVME_PROCESS_AERS_EVENT, ptr @_TRACE_PCI_NVME_AER_EVENT, ptr @_TRACE_PCI_NVME_AER_AERL_EXCEEDED_EVENT, ptr @_TRACE_PCI_NVME_AER_MASKED_EVENT, ptr @_TRACE_PCI_NVME_AER_POST_CQE_EVENT, ptr @_TRACE_PCI_NVME_NS_ATTACHMENT_EVENT, ptr @_TRACE_PCI_NVME_NS_ATTACHMENT_ATTACH_EVENT, ptr @_TRACE_PCI_NVME_ENQUEUE_EVENT_EVENT, ptr @_TRACE_PCI_NVME_ENQUEUE_EVENT_NOQUEUE_EVENT, ptr @_TRACE_PCI_NVME_ENQUEUE_EVENT_MASKED_EVENT, ptr @_TRACE_PCI_NVME_NO_OUTSTANDING_AERS_EVENT, ptr @_TRACE_PCI_NVME_ENQUEUE_REQ_COMPLETION_EVENT, ptr @_TRACE_PCI_NVME_UPDATE_CQ_EVENTIDX_EVENT, ptr @_TRACE_PCI_NVME_UPDATE_SQ_EVENTIDX_EVENT, ptr @_TRACE_PCI_NVME_MMIO_READ_EVENT, ptr @_TRACE_PCI_NVME_MMIO_WRITE_EVENT, ptr @_TRACE_PCI_NVME_MMIO_DOORBELL_CQ_EVENT, ptr @_TRACE_PCI_NVME_MMIO_DOORBELL_SQ_EVENT, ptr @_TRACE_PCI_NVME_MMIO_INTM_SET_EVENT, ptr @_TRACE_PCI_NVME_MMIO_INTM_CLR_EVENT, ptr @_TRACE_PCI_NVME_MMIO_CFG_EVENT, ptr @_TRACE_PCI_NVME_MMIO_AQATTR_EVENT, ptr @_TRACE_PCI_NVME_MMIO_ASQADDR_EVENT, ptr @_TRACE_PCI_NVME_MMIO_ACQADDR_EVENT, ptr @_TRACE_PCI_NVME_MMIO_ASQADDR_HI_EVENT, ptr @_TRACE_PCI_NVME_MMIO_ACQADDR_HI_EVENT, ptr @_TRACE_PCI_NVME_MMIO_START_SUCCESS_EVENT, ptr @_TRACE_PCI_NVME_MMIO_STOPPED_EVENT, ptr @_TRACE_PCI_NVME_MMIO_SHUTDOWN_SET_EVENT, ptr @_TRACE_PCI_NVME_MMIO_SHUTDOWN_CLEARED_EVENT, ptr @_TRACE_PCI_NVME_UPDATE_CQ_HEAD_EVENT, ptr @_TRACE_PCI_NVME_UPDATE_SQ_TAIL_EVENT, ptr @_TRACE_PCI_NVME_OPEN_ZONE_EVENT, ptr @_TRACE_PCI_NVME_CLOSE_ZONE_EVENT, ptr @_TRACE_PCI_NVME_FINISH_ZONE_EVENT, ptr @_TRACE_PCI_NVME_RESET_ZONE_EVENT, ptr @_TRACE_PCI_NVME_ZNS_ZONE_RESET_EVENT, ptr @_TRACE_PCI_NVME_OFFLINE_ZONE_EVENT, ptr @_TRACE_PCI_NVME_SET_DESCRIPTOR_EXTENSION_EVENT, ptr @_TRACE_PCI_NVME_ZD_EXTENSION_SET_EVENT, ptr @_TRACE_PCI_NVME_CLEAR_NS_CLOSE_EVENT, ptr @_TRACE_PCI_NVME_CLEAR_NS_RESET_EVENT, ptr @_TRACE_PCI_NVME_ZONED_ZRWA_IMPLICIT_FLUSH_EVENT, ptr @_TRACE_PCI_NVME_PCI_RESET_EVENT, ptr @_TRACE_PCI_NVME_VIRT_MNGMT_EVENT, ptr @_TRACE_PCI_NVME_FDP_RUH_CHANGE_EVENT, ptr @_TRACE_PCI_NVME_ERR_MDTS_EVENT, ptr @_TRACE_PCI_NVME_ERR_ZASL_EVENT, ptr @_TRACE_PCI_NVME_ERR_REQ_STATUS_EVENT, ptr @_TRACE_PCI_NVME_ERR_ADDR_READ_EVENT, ptr @_TRACE_PCI_NVME_ERR_ADDR_WRITE_EVENT, ptr @_TRACE_PCI_NVME_ERR_CFS_EVENT, ptr @_TRACE_PCI_NVME_ERR_AIO_EVENT, ptr @_TRACE_PCI_NVME_ERR_COPY_INVALID_FORMAT_EVENT, ptr @_TRACE_PCI_NVME_ERR_INVALID_SGLD_EVENT, ptr @_TRACE_PCI_NVME_ERR_INVALID_NUM_SGLD_EVENT, ptr @_TRACE_PCI_NVME_ERR_INVALID_SGL_EXCESS_LENGTH_EVENT, ptr @_TRACE_PCI_NVME_ERR_INVALID_DMA_EVENT, ptr @_TRACE_PCI_NVME_ERR_INVALID_PRPLIST_ENT_EVENT, ptr @_TRACE_PCI_NVME_ERR_INVALID_PRP2_ALIGN_EVENT, ptr @_TRACE_PCI_NVME_ERR_INVALID_OPC_EVENT, ptr @_TRACE_PCI_NVME_ERR_INVALID_ADMIN_OPC_EVENT, ptr @_TRACE_PCI_NVME_ERR_INVALID_LBA_RANGE_EVENT, ptr @_TRACE_PCI_NVME_ERR_INVALID_LOG_PAGE_OFFSET_EVENT, ptr @_TRACE_PCI_NVME_ERR_CMB_INVALID_CBA_EVENT, ptr @_TRACE_PCI_NVME_ERR_CMB_NOT_ENABLED_EVENT, ptr @_TRACE_PCI_NVME_ERR_UNALIGNED_ZONE_CMD_EVENT, ptr @_TRACE_PCI_NVME_ERR_INVALID_ZONE_STATE_TRANSITION_EVENT, ptr @_TRACE_PCI_NVME_ERR_WRITE_NOT_AT_WP_EVENT, ptr @_TRACE_PCI_NVME_ERR_APPEND_NOT_AT_START_EVENT, ptr @_TRACE_PCI_NVME_ERR_ZONE_IS_FULL_EVENT, ptr @_TRACE_PCI_NVME_ERR_ZONE_IS_READ_ONLY_EVENT, ptr @_TRACE_PCI_NVME_ERR_ZONE_IS_OFFLINE_EVENT, ptr @_TRACE_PCI_NVME_ERR_ZONE_BOUNDARY_EVENT, ptr @_TRACE_PCI_NVME_ERR_ZONE_INVALID_WRITE_EVENT, ptr @_TRACE_PCI_NVME_ERR_ZONE_WRITE_NOT_OK_EVENT, ptr @_TRACE_PCI_NVME_ERR_ZONE_READ_NOT_OK_EVENT, ptr @_TRACE_PCI_NVME_ERR_INSUFF_ACTIVE_RES_EVENT, ptr @_TRACE_PCI_NVME_ERR_INSUFF_OPEN_RES_EVENT, ptr @_TRACE_PCI_NVME_ERR_ZD_EXTENSION_MAP_ERROR_EVENT, ptr @_TRACE_PCI_NVME_ERR_INVALID_IOCSCI_EVENT, ptr @_TRACE_PCI_NVME_ERR_INVALID_DEL_SQ_EVENT, ptr @_TRACE_PCI_NVME_ERR_INVALID_CREATE_SQ_CQID_EVENT, ptr @_TRACE_PCI_NVME_ERR_INVALID_CREATE_SQ_SQID_EVENT, ptr @_TRACE_PCI_NVME_ERR_INVALID_CREATE_SQ_SIZE_EVENT, ptr @_TRACE_PCI_NVME_ERR_INVALID_CREATE_SQ_ADDR_EVENT, ptr @_TRACE_PCI_NVME_ERR_INVALID_CREATE_SQ_QFLAGS_EVENT, ptr @_TRACE_PCI_NVME_ERR_INVALID_DEL_CQ_CQID_EVENT, ptr @_TRACE_PCI_NVME_ERR_INVALID_DEL_CQ_NOTEMPTY_EVENT, ptr @_TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_CQID_EVENT, ptr @_TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_SIZE_EVENT, ptr @_TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_ADDR_EVENT, ptr @_TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_VECTOR_EVENT, ptr @_TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_QFLAGS_EVENT, ptr @_TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_ENTRY_SIZE_EVENT, ptr @_TRACE_PCI_NVME_ERR_INVALID_IDENTIFY_CNS_EVENT, ptr @_TRACE_PCI_NVME_ERR_INVALID_GETFEAT_EVENT, ptr @_TRACE_PCI_NVME_ERR_INVALID_SETFEAT_EVENT, ptr @_TRACE_PCI_NVME_ERR_INVALID_LOG_PAGE_EVENT, ptr @_TRACE_PCI_NVME_ERR_STARTFAIL_CQ_EVENT, ptr @_TRACE_PCI_NVME_ERR_STARTFAIL_SQ_EVENT, ptr @_TRACE_PCI_NVME_ERR_STARTFAIL_ASQ_MISALIGNED_EVENT, ptr @_TRACE_PCI_NVME_ERR_STARTFAIL_ACQ_MISALIGNED_EVENT, ptr @_TRACE_PCI_NVME_ERR_STARTFAIL_PAGE_TOO_SMALL_EVENT, ptr @_TRACE_PCI_NVME_ERR_STARTFAIL_PAGE_TOO_LARGE_EVENT, ptr @_TRACE_PCI_NVME_ERR_STARTFAIL_CQENT_TOO_SMALL_EVENT, ptr @_TRACE_PCI_NVME_ERR_STARTFAIL_CQENT_TOO_LARGE_EVENT, ptr @_TRACE_PCI_NVME_ERR_STARTFAIL_SQENT_TOO_SMALL_EVENT, ptr @_TRACE_PCI_NVME_ERR_STARTFAIL_SQENT_TOO_LARGE_EVENT, ptr @_TRACE_PCI_NVME_ERR_STARTFAIL_CSS_EVENT, ptr @_TRACE_PCI_NVME_ERR_STARTFAIL_ASQENT_SZ_ZERO_EVENT, ptr @_TRACE_PCI_NVME_ERR_STARTFAIL_ACQENT_SZ_ZERO_EVENT, ptr @_TRACE_PCI_NVME_ERR_STARTFAIL_ZASL_TOO_SMALL_EVENT, ptr @_TRACE_PCI_NVME_ERR_STARTFAIL_EVENT, ptr @_TRACE_PCI_NVME_ERR_STARTFAIL_VIRT_STATE_EVENT, ptr @_TRACE_PCI_NVME_ERR_INVALID_MGMT_ACTION_EVENT, ptr @_TRACE_PCI_NVME_ERR_IGNORED_MMIO_VF_OFFLINE_EVENT, ptr @_TRACE_PCI_NVME_UB_MMIOWR_MISALIGNED32_EVENT, ptr @_TRACE_PCI_NVME_UB_MMIOWR_TOOSMALL_EVENT, ptr @_TRACE_PCI_NVME_UB_MMIOWR_INTMASK_WITH_MSIX_EVENT, ptr @_TRACE_PCI_NVME_UB_MMIOWR_RO_CSTS_EVENT, ptr @_TRACE_PCI_NVME_UB_MMIOWR_SSRESET_W1C_UNSUPPORTED_EVENT, ptr @_TRACE_PCI_NVME_UB_MMIOWR_SSRESET_UNSUPPORTED_EVENT, ptr @_TRACE_PCI_NVME_UB_MMIOWR_CMBLOC_RESERVED_EVENT, ptr @_TRACE_PCI_NVME_UB_MMIOWR_CMBSZ_READONLY_EVENT, ptr @_TRACE_PCI_NVME_UB_MMIOWR_PMRCAP_READONLY_EVENT, ptr @_TRACE_PCI_NVME_UB_MMIOWR_PMRSTS_READONLY_EVENT, ptr @_TRACE_PCI_NVME_UB_MMIOWR_PMREBS_READONLY_EVENT, ptr @_TRACE_PCI_NVME_UB_MMIOWR_PMRSWTP_READONLY_EVENT, ptr @_TRACE_PCI_NVME_UB_MMIOWR_INVALID_EVENT, ptr @_TRACE_PCI_NVME_UB_MMIORD_MISALIGNED32_EVENT, ptr @_TRACE_PCI_NVME_UB_MMIORD_TOOSMALL_EVENT, ptr @_TRACE_PCI_NVME_UB_MMIORD_INVALID_OFS_EVENT, ptr @_TRACE_PCI_NVME_UB_DB_WR_MISALIGNED_EVENT, ptr @_TRACE_PCI_NVME_UB_DB_WR_INVALID_CQ_EVENT, ptr @_TRACE_PCI_NVME_UB_DB_WR_INVALID_CQHEAD_EVENT, ptr @_TRACE_PCI_NVME_UB_DB_WR_INVALID_SQ_EVENT, ptr @_TRACE_PCI_NVME_UB_DB_WR_INVALID_SQTAIL_EVENT, ptr @_TRACE_PCI_NVME_UB_UNKNOWN_CSS_VALUE_EVENT, ptr @_TRACE_PCI_NVME_UB_TOO_MANY_MAPPINGS_EVENT, ptr null], align 16
@llvm.global_ctors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 65535, ptr @do_qemu_init_trace_hw_nvme_register_events, ptr null }]

; Function Attrs: nounwind sspstrong uwtable
define internal void @do_qemu_init_trace_hw_nvme_register_events() #0 {
entry:
  tail call void @register_module_init(ptr noundef nonnull @trace_hw_nvme_register_events, i32 noundef 4) #2
  ret void
}

declare void @register_module_init(ptr noundef, i32 noundef) local_unnamed_addr #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_hw_nvme_register_events() #0 {
entry:
  tail call void @trace_event_register_group(ptr noundef nonnull @hw_nvme_trace_events) #2
  ret void
}

declare void @trace_event_register_group(ptr noundef) local_unnamed_addr #1

attributes #0 = { nounwind sspstrong uwtable "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx16,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" }
attributes #1 = { "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx16,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" }
attributes #2 = { nounwind }

!llvm.module.flags = !{!0, !1, !2, !3, !4}

!0 = !{i32 1, !"wchar_size", i32 4}
!1 = !{i32 8, !"PIC Level", i32 2}
!2 = !{i32 7, !"PIE Level", i32 2}
!3 = !{i32 7, !"uwtable", i32 2}
!4 = !{i32 7, !"frame-pointer", i32 2}
