sim.inputs.tb_name: "SVM_tb"

sim.inputs.input_files_meta: "append"
sim.inputs.input_files:
    - "src/../build/par-rundir/SVM.sim.v"
    - "src/SVM_SRAM/SVM_tb.sv"

sim.inputs.level: "gl"

sim.inputs:
  timing_annotated: true
  timescale: "1ns/1ps"
  options:
    - "-notice"
    - "-line"
    - "+v2k"
    - "+lint=all,noVCDE"
    - "+incdir+../../src/SVM"
    - "+define+CLOCK_PERIOD=50"
    - "-sverilog"
    - "-debug_acc+pp"
    - "-debug_acc+all"
    - "-debug_region+cell+encrypt"

  execute_sim: true
  execution_flags: ["+verbose=1"]



