-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity run_insert_point_Pipeline_VITIS_LOOP_262_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    zext_ln243_5 : IN STD_LOGIC_VECTOR (8 downto 0);
    regions_min_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_min_0_ce0 : OUT STD_LOGIC;
    regions_min_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    regions_min_0_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_min_0_ce1 : OUT STD_LOGIC;
    regions_min_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    zext_ln243_4 : IN STD_LOGIC_VECTOR (8 downto 0);
    regions_min_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_min_1_ce0 : OUT STD_LOGIC;
    regions_min_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    regions_min_1_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_min_1_ce1 : OUT STD_LOGIC;
    regions_min_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    zext_ln243_3 : IN STD_LOGIC_VECTOR (8 downto 0);
    regions_max_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_max_0_ce0 : OUT STD_LOGIC;
    regions_max_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    regions_max_0_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_max_0_ce1 : OUT STD_LOGIC;
    regions_max_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    zext_ln243_2 : IN STD_LOGIC_VECTOR (8 downto 0);
    regions_max_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_max_1_ce0 : OUT STD_LOGIC;
    regions_max_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    regions_max_1_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_max_1_ce1 : OUT STD_LOGIC;
    regions_max_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    zext_ln243_1 : IN STD_LOGIC_VECTOR (8 downto 0);
    regions_center_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_center_0_ce0 : OUT STD_LOGIC;
    regions_center_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    regions_center_0_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_center_0_ce1 : OUT STD_LOGIC;
    regions_center_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    zext_ln243 : IN STD_LOGIC_VECTOR (8 downto 0);
    regions_center_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_center_1_ce0 : OUT STD_LOGIC;
    regions_center_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    regions_center_1_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_center_1_ce1 : OUT STD_LOGIC;
    regions_center_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    merge_2_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    merge_2_out_ap_vld : OUT STD_LOGIC;
    merge_1_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    merge_1_out_ap_vld : OUT STD_LOGIC;
    grp_fu_1011_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1011_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1011_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_1011_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1011_p_ce : OUT STD_LOGIC;
    grp_fu_1017_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1017_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1017_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1017_p_ce : OUT STD_LOGIC;
    grp_fu_1022_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1022_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1022_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_1022_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_1022_p_ce : OUT STD_LOGIC;
    grp_fu_1027_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1027_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1027_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_1027_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_1027_p_ce : OUT STD_LOGIC;
    grp_fu_1032_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1032_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1032_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_1032_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_1032_p_ce : OUT STD_LOGIC );
end;


architecture behav of run_insert_point_Pipeline_VITIS_LOOP_262_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv12_2 : STD_LOGIC_VECTOR (11 downto 0) := "000000000010";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv12_3 : STD_LOGIC_VECTOR (11 downto 0) := "000000000011";
    constant ap_const_lv12_4 : STD_LOGIC_VECTOR (11 downto 0) := "000000000100";
    constant ap_const_lv12_5 : STD_LOGIC_VECTOR (11 downto 0) := "000000000101";
    constant ap_const_lv12_6 : STD_LOGIC_VECTOR (11 downto 0) := "000000000110";
    constant ap_const_lv12_7 : STD_LOGIC_VECTOR (11 downto 0) := "000000000111";
    constant ap_const_lv32_80000000 : STD_LOGIC_VECTOR (31 downto 0) := "10000000000000000000000000000000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_state8_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_state16_pp0_stage7_iter1 : BOOLEAN;
    signal ap_block_state24_pp0_stage7_iter2 : BOOLEAN;
    signal ap_block_state32_pp0_stage7_iter3 : BOOLEAN;
    signal ap_block_state40_pp0_stage7_iter4 : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal icmp_ln1073_reg_4098 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage7 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal grp_fu_1061_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1117 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state11_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_state19_pp0_stage2_iter2 : BOOLEAN;
    signal ap_block_state27_pp0_stage2_iter3 : BOOLEAN;
    signal ap_block_state35_pp0_stage2_iter4 : BOOLEAN;
    signal ap_block_state43_pp0_stage2_iter5 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_state7_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_state15_pp0_stage6_iter1 : BOOLEAN;
    signal ap_block_state23_pp0_stage6_iter2 : BOOLEAN;
    signal ap_block_state31_pp0_stage6_iter3 : BOOLEAN;
    signal ap_block_state39_pp0_stage6_iter4 : BOOLEAN;
    signal ap_block_state47_pp0_stage6_iter5 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal grp_fu_1070_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1123 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1079_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1129 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1088_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1135 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1098_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1146 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1107_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1152 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1163 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state12_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_state20_pp0_stage3_iter2 : BOOLEAN;
    signal ap_block_state28_pp0_stage3_iter3 : BOOLEAN;
    signal ap_block_state36_pp0_stage3_iter4 : BOOLEAN;
    signal ap_block_state44_pp0_stage3_iter5 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal reg_1169 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1175 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1181 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1192 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1198 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1209 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_state13_pp0_stage4_iter1 : BOOLEAN;
    signal ap_block_state21_pp0_stage4_iter2 : BOOLEAN;
    signal ap_block_state29_pp0_stage4_iter3 : BOOLEAN;
    signal ap_block_state37_pp0_stage4_iter4 : BOOLEAN;
    signal ap_block_state45_pp0_stage4_iter5 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state33_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state41_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal reg_1215 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1221 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_state6_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_state14_pp0_stage5_iter1 : BOOLEAN;
    signal ap_block_state22_pp0_stage5_iter2 : BOOLEAN;
    signal ap_block_state30_pp0_stage5_iter3 : BOOLEAN;
    signal ap_block_state38_pp0_stage5_iter4 : BOOLEAN;
    signal ap_block_state46_pp0_stage5_iter5 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state10_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state18_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_state26_pp0_stage1_iter3 : BOOLEAN;
    signal ap_block_state34_pp0_stage1_iter4 : BOOLEAN;
    signal ap_block_state42_pp0_stage1_iter5 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal reg_1227 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1237 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1243 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1253 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1010_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1259 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1073_reg_4098_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1014_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1266 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1018_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1272 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1022_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1278 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1284 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1290 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1299 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1305 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1311 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1317 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln298_13_reg_4879 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_1323 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1026_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1329 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1073_reg_4098_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1043_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1335 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1031_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1340 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln298_15_reg_4911 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_reg_4098_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_1345 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_real_3_reg_4090 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_real_3_reg_4090_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal i_real_3_reg_4090_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal i_real_3_reg_4090_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal i_real_3_reg_4090_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal i_real_3_reg_4090_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1073_fu_1389_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_reg_4098_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_reg_4098_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln251_fu_1398_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln251_reg_4102 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_116_fu_1417_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_116_reg_4109 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_117_fu_1435_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_117_reg_4125 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_118_fu_1453_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_118_reg_4141 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_119_fu_1471_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_119_reg_4157 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_120_fu_1489_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_120_reg_4173 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_121_fu_1507_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_121_reg_4189 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_122_fu_1535_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_122_reg_4205 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_123_fu_1553_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_123_reg_4221 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_124_fu_1571_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_124_reg_4237 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_125_fu_1589_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_125_reg_4253 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_126_fu_1607_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_126_reg_4269 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_127_fu_1625_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_127_reg_4285 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln1065_fu_1638_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1065_reg_4301 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1065_reg_4301_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1065_reg_4301_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1065_reg_4301_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1065_reg_4301_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1065_reg_4301_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln251_1_fu_1669_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln251_1_reg_4311 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln298_1_fu_1993_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln298_1_reg_4438 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln298_3_fu_2197_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln298_3_reg_4503 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_80_reg_4508 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_81_reg_4513 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_83_reg_4518 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_85_reg_4527 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln298_5_fu_2399_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln298_5_reg_4596 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_86_reg_4601 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_87_reg_4606 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln298_7_fu_2603_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln298_7_reg_4671 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln298_9_fu_2807_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln298_9_reg_4736 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_reg_4801 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_2_reg_4806 : STD_LOGIC_VECTOR (31 downto 0);
    signal d2_2_reg_4811 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub79_2_reg_4816 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub91_2_reg_4821 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln298_11_fu_3011_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln298_11_reg_4826 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_104_reg_4831 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_105_reg_4836 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_107_reg_4841 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_109_reg_4850 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_real_4_fu_3017_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_real_4_reg_4859 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_real_4_reg_4859_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal i_real_4_reg_4859_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal i_real_4_reg_4859_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal i_real_4_reg_4859_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_1_reg_4864 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_3_reg_4869 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub91_3_reg_4874 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln298_13_fu_3109_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_110_reg_4884 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_111_reg_4889 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_2_fu_3115_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_2_reg_4894 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_2_reg_4901 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub91_4_reg_4906 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln298_15_fu_3200_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ov_6_fu_3206_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_6_reg_4916 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_3_reg_4923 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_3_reg_4923_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal sub91_5_reg_4928 : STD_LOGIC_VECTOR (31 downto 0);
    signal distance_reg_4933 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_32_fu_3254_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_32_reg_4938 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_10_fu_3261_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_10_reg_4943 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_4_reg_4950 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_4_reg_4950_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_6_reg_4955 : STD_LOGIC_VECTOR (31 downto 0);
    signal d2_6_reg_4960 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub79_6_reg_4965 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_7_fu_3309_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_7_reg_4970 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_14_fu_3316_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_14_reg_4975 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_5_reg_4982 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_5_reg_4982_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d2_7_reg_4987 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub79_7_reg_4992 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub91_7_reg_4997 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_11_fu_3364_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_11_reg_5002 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_18_fu_3371_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_18_reg_5007 : STD_LOGIC_VECTOR (31 downto 0);
    signal d_7_reg_5014 : STD_LOGIC_VECTOR (31 downto 0);
    signal overlap_1_reg_5020 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_15_fu_3419_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_15_reg_5025 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_22_fu_3426_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_22_reg_5030 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_6_reg_5037 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_6_reg_5037_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_6_reg_5037_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_19_fu_3474_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_19_reg_5042 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_23_fu_3522_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_23_reg_5047 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_26_fu_3529_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_26_reg_5052 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_7_reg_5059 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_7_reg_5059_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_7_reg_5059_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_30_fu_3536_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_30_reg_5064 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_27_fu_3584_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_27_reg_5071 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_31_fu_3632_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_31_reg_5076 : STD_LOGIC_VECTOR (31 downto 0);
    signal ov_31_reg_5076_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal distance_3_reg_5081 : STD_LOGIC_VECTOR (31 downto 0);
    signal overlap_7_reg_5086 : STD_LOGIC_VECTOR (31 downto 0);
    signal overlap_7_reg_5086_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1035_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal distance_5_reg_5093 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_62_reg_5098 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_62_reg_5098_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal distance_6_reg_5103 : STD_LOGIC_VECTOR (31 downto 0);
    signal sc_2_fu_3693_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sc_2_reg_5108 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_score_load_reg_5115 : STD_LOGIC_VECTOR (31 downto 0);
    signal merge_1_1_reg_5122 : STD_LOGIC_VECTOR (31 downto 0);
    signal merge_2_1_reg_5129 : STD_LOGIC_VECTOR (31 downto 0);
    signal score_load_reg_5135 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_other_6_fu_3821_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_other_6_reg_5143 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_score_4_fu_3828_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_score_4_reg_5148 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter5_stage5 : STD_LOGIC;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal zext_ln295_fu_1425_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal zext_ln295_8_fu_1443_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln295_16_fu_1461_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln295_24_fu_1479_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_fu_1497_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_8_fu_1515_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_fu_1543_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_8_fu_1561_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_16_fu_1579_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_24_fu_1597_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_16_fu_1615_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_24_fu_1633_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln295_1_fu_1680_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal zext_ln295_9_fu_1690_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln295_17_fu_1700_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln295_25_fu_1710_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_1_fu_1720_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_9_fu_1730_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_1_fu_1740_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_9_fu_1750_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_17_fu_1760_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_25_fu_1770_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_17_fu_1780_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_25_fu_1790_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln295_2_fu_1800_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal zext_ln295_10_fu_1810_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln295_18_fu_1820_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln295_26_fu_1830_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_2_fu_1840_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_10_fu_1850_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_2_fu_1860_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_10_fu_1870_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_18_fu_1880_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_26_fu_1890_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_18_fu_1900_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_26_fu_1910_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln295_3_fu_2004_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal zext_ln295_11_fu_2014_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln295_19_fu_2024_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln295_27_fu_2034_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_3_fu_2044_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_11_fu_2054_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_3_fu_2064_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_11_fu_2074_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_19_fu_2084_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_27_fu_2094_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_19_fu_2104_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_27_fu_2114_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln295_4_fu_2208_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal zext_ln295_12_fu_2218_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln295_20_fu_2228_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln295_28_fu_2238_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_4_fu_2248_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_12_fu_2258_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_4_fu_2268_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_12_fu_2278_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_20_fu_2288_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_28_fu_2298_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_20_fu_2308_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_28_fu_2318_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln295_5_fu_2410_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal zext_ln295_13_fu_2420_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln295_21_fu_2430_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln295_29_fu_2440_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_5_fu_2450_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_13_fu_2460_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_5_fu_2470_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_13_fu_2480_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_21_fu_2490_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_29_fu_2500_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_21_fu_2510_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_29_fu_2520_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln295_6_fu_2614_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal zext_ln295_14_fu_2624_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln295_22_fu_2634_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln295_30_fu_2644_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_6_fu_2654_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_14_fu_2664_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_6_fu_2674_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_14_fu_2684_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_22_fu_2694_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_30_fu_2704_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_22_fu_2714_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_30_fu_2724_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln295_7_fu_2818_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln295_15_fu_2828_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln295_23_fu_2838_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln295_31_fu_2848_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_7_fu_2858_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_15_fu_2868_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_7_fu_2878_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_15_fu_2888_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_23_fu_2898_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_31_fu_2908_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_23_fu_2918_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln290_31_fu_2928_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal merge_1_fu_106 : STD_LOGIC_VECTOR (31 downto 0);
    signal merge_1_6_fu_3984_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal merge_2_fu_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal merge_2_6_fu_3978_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal score_fu_114 : STD_LOGIC_VECTOR (31 downto 0);
    signal score_3_fu_3972_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_other_1_fu_118 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_real_fu_3022_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_real_1_fu_122 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_real_3_fu_1656_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_score_fu_126 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_score_3_fu_3842_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_other_fu_130 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_other_5_fu_3835_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage5_01001 : BOOLEAN;
    signal grp_fu_1006_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1006_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1010_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1010_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1014_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1014_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1018_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1018_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1022_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1022_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1026_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1026_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1031_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1031_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1039_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1039_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1043_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1043_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1051_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1056_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1056_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1061_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1079_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1088_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln_fu_1402_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln295_fu_1412_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln295_1_fu_1430_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln295_2_fu_1448_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln295_3_fu_1466_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln290_fu_1484_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln290_1_fu_1502_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal lshr_ln290_1_fu_1520_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln296_fu_1530_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln296_1_fu_1548_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln296_2_fu_1566_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln296_3_fu_1584_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln290_2_fu_1602_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln290_3_fu_1620_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_real_fu_1644_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_real_2_fu_1650_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln295_fu_1675_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln295_7_fu_1685_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln295_14_fu_1695_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln295_21_fu_1705_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln290_fu_1715_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln290_7_fu_1725_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln296_fu_1735_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln296_7_fu_1745_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln296_14_fu_1755_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln296_21_fu_1765_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln290_14_fu_1775_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln290_21_fu_1785_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln295_1_fu_1795_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln295_8_fu_1805_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln295_15_fu_1815_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln295_22_fu_1825_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln290_1_fu_1835_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln290_8_fu_1845_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln296_1_fu_1855_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln296_8_fu_1865_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln296_15_fu_1875_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln296_22_fu_1885_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln290_15_fu_1895_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln290_22_fu_1905_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal bitcast_ln298_fu_1915_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln298_1_fu_1933_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_21_fu_1919_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln298_fu_1929_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln298_1_fu_1957_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln298_fu_1951_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_fu_1937_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln298_1_fu_1947_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln298_3_fu_1975_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln298_2_fu_1969_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln298_fu_1963_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln298_1_fu_1981_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln298_fu_1987_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln295_2_fu_1999_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln295_9_fu_2009_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln295_16_fu_2019_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln295_23_fu_2029_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln290_2_fu_2039_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln290_9_fu_2049_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln296_2_fu_2059_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln296_9_fu_2069_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln296_16_fu_2079_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln296_23_fu_2089_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln290_16_fu_2099_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln290_23_fu_2109_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal bitcast_ln298_2_fu_2119_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln298_3_fu_2137_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_26_fu_2123_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln298_2_fu_2133_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln298_5_fu_2161_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln298_4_fu_2155_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_fu_2141_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln298_3_fu_2151_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln298_7_fu_2179_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln298_6_fu_2173_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln298_2_fu_2167_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln298_2_fu_2191_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln298_3_fu_2185_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln295_3_fu_2203_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln295_10_fu_2213_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln295_17_fu_2223_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln295_24_fu_2233_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln290_3_fu_2243_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln290_10_fu_2253_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln296_3_fu_2263_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln296_10_fu_2273_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln296_17_fu_2283_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln296_24_fu_2293_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln290_17_fu_2303_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln290_24_fu_2313_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal bitcast_ln298_4_fu_2323_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln298_5_fu_2340_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_31_fu_2326_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln298_4_fu_2336_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln298_9_fu_2363_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln298_8_fu_2357_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_fu_2343_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln298_5_fu_2353_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln298_11_fu_2381_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln298_10_fu_2375_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln298_4_fu_2369_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln298_4_fu_2393_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln298_5_fu_2387_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln295_4_fu_2405_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln295_11_fu_2415_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln295_18_fu_2425_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln295_25_fu_2435_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln290_4_fu_2445_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln290_11_fu_2455_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln296_4_fu_2465_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln296_11_fu_2475_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln296_18_fu_2485_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln296_25_fu_2495_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln290_18_fu_2505_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln290_25_fu_2515_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal bitcast_ln298_6_fu_2525_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln298_7_fu_2543_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_36_fu_2529_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln298_6_fu_2539_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln298_13_fu_2567_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln298_12_fu_2561_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_fu_2547_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln298_7_fu_2557_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln298_15_fu_2585_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln298_14_fu_2579_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln298_6_fu_2573_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln298_7_fu_2591_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln298_6_fu_2597_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln295_5_fu_2609_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln295_12_fu_2619_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln295_19_fu_2629_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln295_26_fu_2639_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln290_5_fu_2649_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln290_12_fu_2659_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln296_5_fu_2669_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln296_12_fu_2679_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln296_19_fu_2689_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln296_26_fu_2699_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln290_19_fu_2709_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln290_26_fu_2719_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal bitcast_ln298_8_fu_2729_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln298_9_fu_2747_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_41_fu_2733_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln298_8_fu_2743_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln298_17_fu_2771_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln298_16_fu_2765_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_fu_2751_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln298_9_fu_2761_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln298_19_fu_2789_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln298_18_fu_2783_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln298_8_fu_2777_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln298_9_fu_2795_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln298_8_fu_2801_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln295_6_fu_2813_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln295_13_fu_2823_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln295_20_fu_2833_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln295_27_fu_2843_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln290_6_fu_2853_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln290_13_fu_2863_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln296_6_fu_2873_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln296_13_fu_2883_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln296_20_fu_2893_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln296_27_fu_2903_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln290_20_fu_2913_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln290_27_fu_2923_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal bitcast_ln298_10_fu_2933_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln298_11_fu_2951_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_46_fu_2937_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln298_10_fu_2947_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln298_21_fu_2975_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln298_20_fu_2969_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_fu_2955_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln298_11_fu_2965_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln298_23_fu_2993_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln298_22_fu_2987_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln298_10_fu_2981_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln298_11_fu_2999_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln298_10_fu_3005_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln298_12_fu_3033_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln298_13_fu_3050_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_51_fu_3036_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln298_12_fu_3046_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln298_25_fu_3073_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln298_24_fu_3067_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_fu_3053_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln298_13_fu_3063_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln298_27_fu_3091_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln298_26_fu_3085_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln298_12_fu_3079_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln298_13_fu_3097_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln298_12_fu_3103_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln298_14_fu_3122_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln298_15_fu_3140_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_56_fu_3126_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln298_14_fu_3136_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln298_29_fu_3164_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln298_28_fu_3158_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_57_fu_3144_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln298_15_fu_3154_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln298_31_fu_3182_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln298_30_fu_3176_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln298_14_fu_3170_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln298_15_fu_3188_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln298_14_fu_3194_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln302_fu_3213_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_24_fu_3216_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln302_fu_3226_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln302_1_fu_3236_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln302_fu_3230_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln302_fu_3242_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln302_fu_3248_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln302_1_fu_3268_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_29_fu_3271_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln302_1_fu_3281_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln302_3_fu_3291_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln302_2_fu_3285_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln302_1_fu_3297_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln302_1_fu_3303_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln302_2_fu_3323_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_34_fu_3326_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln302_2_fu_3336_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln302_5_fu_3346_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln302_4_fu_3340_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln302_2_fu_3352_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln302_2_fu_3358_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln302_3_fu_3378_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_39_fu_3381_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln302_3_fu_3391_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln302_7_fu_3401_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln302_6_fu_3395_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln302_3_fu_3407_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln302_3_fu_3413_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln302_4_fu_3433_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_44_fu_3436_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln302_4_fu_3446_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln302_9_fu_3456_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln302_8_fu_3450_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln302_4_fu_3462_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln302_4_fu_3468_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln302_5_fu_3481_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_49_fu_3484_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln302_5_fu_3494_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln302_11_fu_3504_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln302_10_fu_3498_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln302_5_fu_3510_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln302_5_fu_3516_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln302_6_fu_3543_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_54_fu_3546_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln302_6_fu_3556_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln302_13_fu_3566_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln302_12_fu_3560_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln302_6_fu_3572_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln302_6_fu_3578_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln302_7_fu_3591_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_59_fu_3594_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln302_7_fu_3604_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln302_15_fu_3614_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln302_14_fu_3608_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln302_7_fu_3620_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln302_7_fu_3626_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln308_fu_3639_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_61_fu_3642_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln308_fu_3652_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln308_1_fu_3662_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_fu_3656_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln308_fu_3668_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln312_fu_3679_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln312_fu_3683_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln308_fu_3674_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fu_3689_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln316_fu_3733_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln316_1_fu_3750_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_63_fu_3736_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln316_fu_3746_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln316_2_fu_3773_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_1_fu_3767_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_fu_3753_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln316_1_fu_3763_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln316_4_fu_3791_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_3_fu_3785_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln316_1_fu_3779_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln316_2_fu_3797_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln316_fu_3803_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_fu_3727_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln316_1_fu_3809_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln316_fu_3815_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln329_fu_3866_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln329_1_fu_3883_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_66_fu_3869_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln329_fu_3879_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln329_1_fu_3906_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln329_fu_3900_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_67_fu_3886_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln329_1_fu_3896_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln329_3_fu_3924_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln329_2_fu_3918_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln329_1_fu_3912_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln329_2_fu_3930_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln329_fu_3936_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_3859_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln329_1_fu_3942_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln329_fu_3948_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal score_2_fu_3954_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal merge_2_5_fu_3960_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal merge_1_5_fu_3966_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1006_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage1_00001 : BOOLEAN;
    signal ap_block_pp0_stage3_00001 : BOOLEAN;
    signal ap_block_pp0_stage4_00001 : BOOLEAN;
    signal ap_block_pp0_stage5_00001 : BOOLEAN;
    signal ap_block_pp0_stage6_00001 : BOOLEAN;
    signal ap_block_pp0_stage7_00001 : BOOLEAN;
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal ap_block_pp0_stage2_00001 : BOOLEAN;
    signal grp_fu_1026_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1031_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1056_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_idle_pp0_0to4 : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to5 : STD_LOGIC;
    signal ap_done_pending_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component run_faddfsub_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component run_fsub_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component run_fadd_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component run_fmul_32ns_32ns_32_2_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component run_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component run_mux_21_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (0 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component run_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    fsub_32ns_32ns_32_4_full_dsp_1_U7 : component run_fsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1010_p0,
        din1 => grp_fu_1010_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1010_p2);

    fsub_32ns_32ns_32_4_full_dsp_1_U8 : component run_fsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1014_p0,
        din1 => grp_fu_1014_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1014_p2);

    fsub_32ns_32ns_32_4_full_dsp_1_U9 : component run_fsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1018_p0,
        din1 => grp_fu_1018_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1018_p2);

    fsub_32ns_32ns_32_4_full_dsp_1_U10 : component run_fsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1022_p0,
        din1 => grp_fu_1022_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1022_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U11 : component run_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1026_p0,
        din1 => grp_fu_1026_p1,
        opcode => grp_fu_1026_opcode,
        ce => ap_const_logic_1,
        dout => grp_fu_1026_p2);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U12 : component run_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1031_p0,
        din1 => grp_fu_1031_p1,
        opcode => grp_fu_1031_opcode,
        ce => ap_const_logic_1,
        dout => grp_fu_1031_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U13 : component run_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => reg_1340,
        din1 => mul_5_reg_4982_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_1035_p2);

    fmul_32ns_32ns_32_2_max_dsp_1_U15 : component run_fmul_32ns_32ns_32_2_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1043_p0,
        din1 => grp_fu_1043_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1043_p2);

    mux_21_32_1_1_U19 : component run_mux_21_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 1,
        dout_WIDTH => 32)
    port map (
        din0 => regions_center_0_q1,
        din1 => regions_center_1_q1,
        din2 => grp_fu_1061_p3,
        dout => grp_fu_1061_p4);

    mux_21_32_1_1_U20 : component run_mux_21_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 1,
        dout_WIDTH => 32)
    port map (
        din0 => regions_center_0_q0,
        din1 => regions_center_1_q0,
        din2 => trunc_ln251_reg_4102,
        dout => grp_fu_1070_p4);

    mux_21_32_1_1_U21 : component run_mux_21_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 1,
        dout_WIDTH => 32)
    port map (
        din0 => regions_max_0_q1,
        din1 => regions_max_1_q1,
        din2 => grp_fu_1079_p3,
        dout => grp_fu_1079_p4);

    mux_21_32_1_1_U22 : component run_mux_21_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 1,
        dout_WIDTH => 32)
    port map (
        din0 => regions_min_0_q1,
        din1 => regions_min_1_q1,
        din2 => grp_fu_1088_p3,
        dout => grp_fu_1088_p4);

    mux_21_32_1_1_U23 : component run_mux_21_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 1,
        dout_WIDTH => 32)
    port map (
        din0 => regions_max_0_q0,
        din1 => regions_max_1_q0,
        din2 => trunc_ln251_reg_4102,
        dout => grp_fu_1098_p4);

    mux_21_32_1_1_U24 : component run_mux_21_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 1,
        dout_WIDTH => 32)
    port map (
        din0 => regions_min_0_q0,
        din1 => regions_min_1_q0,
        din2 => trunc_ln251_reg_4102,
        dout => grp_fu_1107_p4);

    flow_control_loop_pipe_sequential_init_U : component run_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage7,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_subdone) and (ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_exit_pp0_iter5_stage5) or ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)))) then 
                    ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter1_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to4 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter5_stage5))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter2_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to4 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter5_stage5))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter3_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to4 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter5_stage5))) then 
                ap_loop_exit_ready_pp0_iter3_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter4_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to4 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter5_stage5))) then 
                ap_loop_exit_ready_pp0_iter4_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter5_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage6_subdone) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_idle_pp0_0to4 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter5_stage5)))) then 
                ap_loop_exit_ready_pp0_iter5_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
            end if; 
        end if;
    end process;

    k_real_1_fu_122_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                k_real_1_fu_122 <= ap_const_lv32_1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln1073_fu_1389_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                k_real_1_fu_122 <= k_real_3_fu_1656_p3;
            end if; 
        end if;
    end process;

    merge_1_fu_106_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                merge_1_fu_106 <= ap_const_lv32_FFFFFFFF;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln1073_reg_4098_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                merge_1_fu_106 <= merge_1_6_fu_3984_p3;
            end if; 
        end if;
    end process;

    merge_2_fu_110_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                merge_2_fu_110 <= ap_const_lv32_FFFFFFFF;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln1073_reg_4098_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                merge_2_fu_110 <= merge_2_6_fu_3978_p3;
            end if; 
        end if;
    end process;

    score_fu_114_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                score_fu_114 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln1073_reg_4098_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                score_fu_114 <= score_3_fu_3972_p3;
            end if; 
        end if;
    end process;

    tmp_other_1_fu_118_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    tmp_other_1_fu_118 <= ap_const_lv32_0;
                elsif (((icmp_ln1073_reg_4098 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    tmp_other_1_fu_118 <= i_real_fu_3022_p3;
                end if;
            end if; 
        end if;
    end process;

    tmp_other_fu_130_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                tmp_other_fu_130 <= ap_const_lv32_FFFFFFFF;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln1073_reg_4098_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                tmp_other_fu_130 <= tmp_other_5_fu_3835_p3;
            end if; 
        end if;
    end process;

    tmp_score_fu_126_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                tmp_score_fu_126 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln1073_reg_4098_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                tmp_score_fu_126 <= tmp_score_3_fu_3842_p3;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_reg_4098 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln298_11_reg_4826 <= and_ln298_11_fu_3011_p2;
                i_real_4_reg_4859 <= i_real_4_fu_3017_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_reg_4098 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                and_ln298_13_reg_4879 <= and_ln298_13_fu_3109_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln1073_reg_4098_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                and_ln298_15_reg_4911 <= and_ln298_15_fu_3200_p2;
                ov_2_reg_4894 <= ov_2_fu_3115_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_reg_4098 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                and_ln298_1_reg_4438 <= and_ln298_1_fu_1993_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_reg_4098 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                and_ln298_3_reg_4503 <= and_ln298_3_fu_2197_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_reg_4098 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                and_ln298_5_reg_4596 <= and_ln298_5_fu_2399_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_reg_4098 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                and_ln298_7_reg_4671 <= and_ln298_7_fu_2603_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_reg_4098 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                and_ln298_9_reg_4736 <= and_ln298_9_fu_2807_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_reg_4098 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                d1_2_reg_4806 <= grp_fu_1010_p2;
                d2_2_reg_4811 <= grp_fu_1014_p2;
                mul_reg_4801 <= grp_fu_1017_p_dout0;
                sub79_2_reg_4816 <= grp_fu_1018_p2;
                sub91_2_reg_4821 <= grp_fu_1022_p2;
                tmp_104_reg_4831 <= grp_fu_1061_p4;
                tmp_105_reg_4836 <= grp_fu_1070_p4;
                tmp_107_reg_4841 <= grp_fu_1088_p4;
                tmp_109_reg_4850 <= grp_fu_1107_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_reg_4098 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                d1_3_reg_4869 <= grp_fu_1010_p2;
                mul_1_reg_4864 <= grp_fu_1017_p_dout0;
                sub91_3_reg_4874 <= grp_fu_1022_p2;
                tmp_110_reg_4884 <= grp_fu_1061_p4;
                tmp_111_reg_4889 <= grp_fu_1070_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4098_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                d1_6_reg_4955 <= grp_fu_1014_p2;
                d2_6_reg_4960 <= grp_fu_1018_p2;
                distance_reg_4933 <= grp_fu_1011_p_dout0;
                mul_4_reg_4950 <= grp_fu_1017_p_dout0;
                sub79_6_reg_4965 <= grp_fu_1022_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4098_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                d2_7_reg_4987 <= grp_fu_1022_p2;
                mul_5_reg_4982 <= grp_fu_1017_p_dout0;
                sub79_7_reg_4992 <= grp_fu_1026_p2;
                sub91_7_reg_4997 <= grp_fu_1031_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4098_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                d_7_reg_5014 <= grp_fu_1031_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1073_reg_4098_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                distance_3_reg_5081 <= grp_fu_1031_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1073_reg_4098_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                distance_5_reg_5093 <= grp_fu_1035_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (icmp_ln1073_reg_4098_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                distance_6_reg_5103 <= grp_fu_1031_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                i_real_3_reg_4090 <= tmp_other_1_fu_118;
                i_real_3_reg_4090_pp0_iter1_reg <= i_real_3_reg_4090;
                i_real_3_reg_4090_pp0_iter2_reg <= i_real_3_reg_4090_pp0_iter1_reg;
                i_real_3_reg_4090_pp0_iter3_reg <= i_real_3_reg_4090_pp0_iter2_reg;
                i_real_3_reg_4090_pp0_iter4_reg <= i_real_3_reg_4090_pp0_iter3_reg;
                i_real_3_reg_4090_pp0_iter5_reg <= i_real_3_reg_4090_pp0_iter4_reg;
                icmp_ln1065_reg_4301_pp0_iter1_reg <= icmp_ln1065_reg_4301;
                icmp_ln1065_reg_4301_pp0_iter2_reg <= icmp_ln1065_reg_4301_pp0_iter1_reg;
                icmp_ln1065_reg_4301_pp0_iter3_reg <= icmp_ln1065_reg_4301_pp0_iter2_reg;
                icmp_ln1065_reg_4301_pp0_iter4_reg <= icmp_ln1065_reg_4301_pp0_iter3_reg;
                icmp_ln1065_reg_4301_pp0_iter5_reg <= icmp_ln1065_reg_4301_pp0_iter4_reg;
                icmp_ln1073_reg_4098 <= icmp_ln1073_fu_1389_p2;
                icmp_ln1073_reg_4098_pp0_iter1_reg <= icmp_ln1073_reg_4098;
                icmp_ln1073_reg_4098_pp0_iter2_reg <= icmp_ln1073_reg_4098_pp0_iter1_reg;
                icmp_ln1073_reg_4098_pp0_iter3_reg <= icmp_ln1073_reg_4098_pp0_iter2_reg;
                icmp_ln1073_reg_4098_pp0_iter4_reg <= icmp_ln1073_reg_4098_pp0_iter3_reg;
                icmp_ln1073_reg_4098_pp0_iter5_reg <= icmp_ln1073_reg_4098_pp0_iter4_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                i_real_4_reg_4859_pp0_iter2_reg <= i_real_4_reg_4859;
                i_real_4_reg_4859_pp0_iter3_reg <= i_real_4_reg_4859_pp0_iter2_reg;
                i_real_4_reg_4859_pp0_iter4_reg <= i_real_4_reg_4859_pp0_iter3_reg;
                i_real_4_reg_4859_pp0_iter5_reg <= i_real_4_reg_4859_pp0_iter4_reg;
                tmp_62_reg_5098_pp0_iter5_reg <= tmp_62_reg_5098;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln1073_fu_1389_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                icmp_ln1065_reg_4301 <= icmp_ln1065_fu_1638_p2;
                    tmp_116_reg_4109(11 downto 3) <= tmp_116_fu_1417_p3(11 downto 3);
                    tmp_117_reg_4125(11 downto 3) <= tmp_117_fu_1435_p3(11 downto 3);
                    tmp_118_reg_4141(11 downto 3) <= tmp_118_fu_1453_p3(11 downto 3);
                    tmp_119_reg_4157(11 downto 3) <= tmp_119_fu_1471_p3(11 downto 3);
                    tmp_120_reg_4173(11 downto 3) <= tmp_120_fu_1489_p3(11 downto 3);
                    tmp_121_reg_4189(11 downto 3) <= tmp_121_fu_1507_p3(11 downto 3);
                    tmp_122_reg_4205(11 downto 3) <= tmp_122_fu_1535_p3(11 downto 3);
                    tmp_123_reg_4221(11 downto 3) <= tmp_123_fu_1553_p3(11 downto 3);
                    tmp_124_reg_4237(11 downto 3) <= tmp_124_fu_1571_p3(11 downto 3);
                    tmp_125_reg_4253(11 downto 3) <= tmp_125_fu_1589_p3(11 downto 3);
                    tmp_126_reg_4269(11 downto 3) <= tmp_126_fu_1607_p3(11 downto 3);
                    tmp_127_reg_4285(11 downto 3) <= tmp_127_fu_1625_p3(11 downto 3);
                trunc_ln251_reg_4102 <= trunc_ln251_fu_1398_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                merge_1_1_reg_5122 <= merge_1_fu_106;
                merge_2_1_reg_5129 <= merge_2_fu_110;
                mul_5_reg_4982_pp0_iter2_reg <= mul_5_reg_4982;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4098_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                mul_2_reg_4901 <= grp_fu_1017_p_dout0;
                sub91_4_reg_4906 <= grp_fu_1026_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4098_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                mul_3_reg_4923 <= grp_fu_1017_p_dout0;
                sub91_5_reg_4928 <= grp_fu_1026_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                mul_3_reg_4923_pp0_iter2_reg <= mul_3_reg_4923;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                mul_4_reg_4950_pp0_iter2_reg <= mul_4_reg_4950;
                ov_31_reg_5076_pp0_iter3_reg <= ov_31_reg_5076;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4098_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                mul_6_reg_5037 <= grp_fu_1043_p2;
                overlap_1_reg_5020 <= grp_fu_1017_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                mul_6_reg_5037_pp0_iter2_reg <= mul_6_reg_5037;
                mul_6_reg_5037_pp0_iter3_reg <= mul_6_reg_5037_pp0_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln1073_reg_4098_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                mul_7_reg_5059 <= grp_fu_1043_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                mul_7_reg_5059_pp0_iter3_reg <= mul_7_reg_5059;
                mul_7_reg_5059_pp0_iter4_reg <= mul_7_reg_5059_pp0_iter3_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln1073_reg_4098_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                ov_10_reg_4943 <= ov_10_fu_3261_p3;
                ov_32_reg_4938 <= ov_32_fu_3254_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln1073_reg_4098_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                ov_11_reg_5002 <= ov_11_fu_3364_p3;
                ov_18_reg_5007 <= ov_18_fu_3371_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln1073_reg_4098_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                ov_14_reg_4975 <= ov_14_fu_3316_p3;
                ov_7_reg_4970 <= ov_7_fu_3309_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (icmp_ln1073_reg_4098_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                ov_15_reg_5025 <= ov_15_fu_3419_p3;
                ov_22_reg_5030 <= ov_22_fu_3426_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1073_reg_4098_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ov_19_reg_5042 <= ov_19_fu_3474_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln1073_reg_4098_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                ov_23_reg_5047 <= ov_23_fu_3522_p3;
                ov_26_reg_5052 <= ov_26_fu_3529_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln1073_reg_4098_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                ov_27_reg_5071 <= ov_27_fu_3584_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln1073_reg_4098_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                ov_30_reg_5064 <= ov_30_fu_3536_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln1073_reg_4098_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                ov_31_reg_5076 <= ov_31_fu_3632_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln1073_reg_4098_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                ov_6_reg_4916 <= ov_6_fu_3206_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln1073_reg_4098_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                overlap_7_reg_5086 <= grp_fu_1017_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                overlap_7_reg_5086_pp0_iter4_reg <= overlap_7_reg_5086;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln1073_reg_4098 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((icmp_ln1073_reg_4098 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then
                reg_1117 <= grp_fu_1061_p4;
                reg_1123 <= grp_fu_1070_p4;
                reg_1129 <= grp_fu_1079_p4;
                reg_1135 <= grp_fu_1088_p4;
                reg_1146 <= grp_fu_1098_p4;
                reg_1152 <= grp_fu_1107_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln1073_reg_4098 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((icmp_ln1073_reg_4098 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then
                reg_1163 <= grp_fu_1061_p4;
                reg_1169 <= grp_fu_1070_p4;
                reg_1175 <= grp_fu_1079_p4;
                reg_1181 <= grp_fu_1088_p4;
                reg_1192 <= grp_fu_1098_p4;
                reg_1198 <= grp_fu_1107_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln1073_reg_4098 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln1073_reg_4098 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then
                reg_1209 <= grp_fu_1079_p4;
                reg_1215 <= grp_fu_1098_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln1073_reg_4098 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((icmp_ln1073_reg_4098 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)))) then
                reg_1221 <= grp_fu_1079_p4;
                reg_1227 <= grp_fu_1088_p4;
                reg_1237 <= grp_fu_1098_p4;
                reg_1243 <= grp_fu_1107_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln1073_reg_4098 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln1073_reg_4098 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)))) then
                reg_1253 <= grp_fu_1011_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln1073_reg_4098 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4098_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then
                reg_1259 <= grp_fu_1010_p2;
                reg_1266 <= grp_fu_1014_p2;
                reg_1272 <= grp_fu_1018_p2;
                reg_1278 <= grp_fu_1022_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln1073_reg_4098 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((icmp_ln1073_reg_4098 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)))) then
                reg_1284 <= grp_fu_1011_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4098_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4098_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((icmp_ln1073_reg_4098 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)))) then
                reg_1290 <= grp_fu_1010_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4098_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((icmp_ln1073_reg_4098 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)))) then
                reg_1299 <= grp_fu_1014_p2;
                reg_1305 <= grp_fu_1018_p2;
                reg_1311 <= grp_fu_1022_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_0 = and_ln298_13_reg_4879) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4098_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((icmp_ln1073_reg_4098 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then
                reg_1317 <= grp_fu_1014_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4098_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((icmp_ln1073_reg_4098 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then
                reg_1323 <= grp_fu_1018_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln1073_reg_4098_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln1073_reg_4098_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then
                reg_1329 <= grp_fu_1026_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln1073_reg_4098_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln1073_reg_4098_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln1073_reg_4098_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then
                reg_1335 <= grp_fu_1043_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln1073_reg_4098_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln298_15_reg_4911)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln1073_reg_4098_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then
                reg_1340 <= grp_fu_1031_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1073_reg_4098_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln1073_reg_4098_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then
                reg_1345 <= grp_fu_1043_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln1073_reg_4098_pp0_iter5_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                sc_2_reg_5108 <= sc_2_fu_3693_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln1073_reg_4098_pp0_iter5_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                score_load_reg_5135 <= score_fu_114;
                tmp_other_6_reg_5143 <= tmp_other_6_fu_3821_p3;
                tmp_score_4_reg_5148 <= tmp_score_4_fu_3828_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln1073_reg_4098_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_62_reg_5098 <= grp_fu_1032_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_reg_4098 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                tmp_80_reg_4508 <= grp_fu_1061_p4;
                tmp_81_reg_4513 <= grp_fu_1070_p4;
                tmp_83_reg_4518 <= grp_fu_1088_p4;
                tmp_85_reg_4527 <= grp_fu_1107_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_reg_4098 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                tmp_86_reg_4601 <= grp_fu_1061_p4;
                tmp_87_reg_4606 <= grp_fu_1070_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln1073_reg_4098_pp0_iter5_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                tmp_score_load_reg_5115 <= tmp_score_fu_126;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_reg_4098 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                trunc_ln251_1_reg_4311 <= trunc_ln251_1_fu_1669_p1;
            end if;
        end if;
    end process;
    tmp_116_reg_4109(2 downto 0) <= "000";
    tmp_117_reg_4125(2 downto 0) <= "000";
    tmp_118_reg_4141(2 downto 0) <= "000";
    tmp_119_reg_4157(2 downto 0) <= "000";
    tmp_120_reg_4173(2 downto 0) <= "000";
    tmp_121_reg_4189(2 downto 0) <= "000";
    tmp_122_reg_4205(2 downto 0) <= "000";
    tmp_123_reg_4221(2 downto 0) <= "000";
    tmp_124_reg_4237(2 downto 0) <= "000";
    tmp_125_reg_4253(2 downto 0) <= "000";
    tmp_126_reg_4269(2 downto 0) <= "000";
    tmp_127_reg_4285(2 downto 0) <= "000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage7_subdone, ap_block_pp0_stage5_subdone, ap_condition_exit_pp0_iter5_stage5, ap_block_pp0_stage6_subdone, ap_idle_pp0_0to4, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to5, ap_done_pending_pp0, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_done_pending_pp0 = ap_const_logic_0) and (ap_idle_pp0_1to5 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if (((ap_idle_pp0_0to4 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter5_stage5))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    add_ln290_1_fu_1502_p2 <= std_logic_vector(unsigned(zext_ln243) + unsigned(lshr_ln_fu_1402_p4));
    add_ln290_2_fu_1602_p2 <= std_logic_vector(unsigned(zext_ln243_1) + unsigned(lshr_ln290_1_fu_1520_p4));
    add_ln290_3_fu_1620_p2 <= std_logic_vector(unsigned(zext_ln243) + unsigned(lshr_ln290_1_fu_1520_p4));
    add_ln290_fu_1484_p2 <= std_logic_vector(unsigned(zext_ln243_1) + unsigned(lshr_ln_fu_1402_p4));
    add_ln295_1_fu_1430_p2 <= std_logic_vector(unsigned(zext_ln243_4) + unsigned(lshr_ln_fu_1402_p4));
    add_ln295_2_fu_1448_p2 <= std_logic_vector(unsigned(zext_ln243_3) + unsigned(lshr_ln_fu_1402_p4));
    add_ln295_3_fu_1466_p2 <= std_logic_vector(unsigned(zext_ln243_2) + unsigned(lshr_ln_fu_1402_p4));
    add_ln295_fu_1412_p2 <= std_logic_vector(unsigned(zext_ln243_5) + unsigned(lshr_ln_fu_1402_p4));
    add_ln296_1_fu_1548_p2 <= std_logic_vector(unsigned(zext_ln243_4) + unsigned(lshr_ln290_1_fu_1520_p4));
    add_ln296_2_fu_1566_p2 <= std_logic_vector(unsigned(zext_ln243_3) + unsigned(lshr_ln290_1_fu_1520_p4));
    add_ln296_3_fu_1584_p2 <= std_logic_vector(unsigned(zext_ln243_2) + unsigned(lshr_ln290_1_fu_1520_p4));
    add_ln296_fu_1530_p2 <= std_logic_vector(unsigned(zext_ln243_5) + unsigned(lshr_ln290_1_fu_1520_p4));
    and_ln298_10_fu_3005_p2 <= (or_ln298_11_fu_2999_p2 and or_ln298_10_fu_2981_p2);
    and_ln298_11_fu_3011_p2 <= (grp_fu_1022_p_dout0 and and_ln298_10_fu_3005_p2);
    and_ln298_12_fu_3103_p2 <= (or_ln298_13_fu_3097_p2 and or_ln298_12_fu_3079_p2);
    and_ln298_13_fu_3109_p2 <= (grp_fu_1022_p_dout0 and and_ln298_12_fu_3103_p2);
    and_ln298_14_fu_3194_p2 <= (or_ln298_15_fu_3188_p2 and or_ln298_14_fu_3170_p2);
    and_ln298_15_fu_3200_p2 <= (grp_fu_1022_p_dout0 and and_ln298_14_fu_3194_p2);
    and_ln298_1_fu_1993_p2 <= (grp_fu_1022_p_dout0 and and_ln298_fu_1987_p2);
    and_ln298_2_fu_2191_p2 <= (or_ln298_2_fu_2167_p2 and grp_fu_1022_p_dout0);
    and_ln298_3_fu_2197_p2 <= (or_ln298_3_fu_2185_p2 and and_ln298_2_fu_2191_p2);
    and_ln298_4_fu_2393_p2 <= (or_ln298_4_fu_2369_p2 and grp_fu_1022_p_dout0);
    and_ln298_5_fu_2399_p2 <= (or_ln298_5_fu_2387_p2 and and_ln298_4_fu_2393_p2);
    and_ln298_6_fu_2597_p2 <= (or_ln298_7_fu_2591_p2 and or_ln298_6_fu_2573_p2);
    and_ln298_7_fu_2603_p2 <= (grp_fu_1022_p_dout0 and and_ln298_6_fu_2597_p2);
    and_ln298_8_fu_2801_p2 <= (or_ln298_9_fu_2795_p2 and or_ln298_8_fu_2777_p2);
    and_ln298_9_fu_2807_p2 <= (grp_fu_1022_p_dout0 and and_ln298_8_fu_2801_p2);
    and_ln298_fu_1987_p2 <= (or_ln298_fu_1963_p2 and or_ln298_1_fu_1981_p2);
    and_ln302_1_fu_3303_p2 <= (or_ln302_1_fu_3297_p2 and grp_fu_1027_p_dout0);
    and_ln302_2_fu_3358_p2 <= (or_ln302_2_fu_3352_p2 and grp_fu_1027_p_dout0);
    and_ln302_3_fu_3413_p2 <= (or_ln302_3_fu_3407_p2 and grp_fu_1027_p_dout0);
    and_ln302_4_fu_3468_p2 <= (or_ln302_4_fu_3462_p2 and grp_fu_1027_p_dout0);
    and_ln302_5_fu_3516_p2 <= (or_ln302_5_fu_3510_p2 and grp_fu_1027_p_dout0);
    and_ln302_6_fu_3578_p2 <= (or_ln302_6_fu_3572_p2 and grp_fu_1027_p_dout0);
    and_ln302_7_fu_3626_p2 <= (or_ln302_7_fu_3620_p2 and grp_fu_1032_p_dout0);
    and_ln302_fu_3248_p2 <= (or_ln302_fu_3242_p2 and grp_fu_1027_p_dout0);
    and_ln308_fu_3674_p2 <= (tmp_62_reg_5098_pp0_iter5_reg and or_ln308_fu_3668_p2);
    and_ln316_1_fu_3809_p2 <= (grp_fu_1032_p_dout0 and and_ln316_fu_3803_p2);
    and_ln316_fu_3803_p2 <= (or_ln316_2_fu_3797_p2 and or_ln316_1_fu_3779_p2);
    and_ln329_1_fu_3942_p2 <= (grp_fu_1032_p_dout0 and and_ln329_fu_3936_p2);
    and_ln329_fu_3936_p2 <= (or_ln329_2_fu_3930_p2 and or_ln329_1_fu_3912_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage4_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage5_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage6_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage7_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage2_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage3_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage4_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage5_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage6_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage7_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage1_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage2_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage3_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage4_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage5_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage6_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage7_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp0_stage1_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp0_stage2_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp0_stage3_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp0_stage4_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp0_stage5_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state39_pp0_stage6_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state40_pp0_stage7_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state41_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state42_pp0_stage1_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state43_pp0_stage2_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state44_pp0_stage3_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state45_pp0_stage4_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state46_pp0_stage5_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state47_pp0_stage6_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage7_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_subdone, icmp_ln1073_reg_4098)
    begin
        if (((icmp_ln1073_reg_4098 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            ap_condition_exit_pp0_iter0_stage7 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter5_stage5_assign_proc : process(ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage5, icmp_ln1073_reg_4098_pp0_iter5_reg, ap_block_pp0_stage5_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5_subdone) and (icmp_ln1073_reg_4098_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            ap_condition_exit_pp0_iter5_stage5 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter5_stage5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5_subdone) and (ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_done_pending_pp0_assign_proc : process(ap_loop_exit_ready, ap_loop_exit_ready_pp0_iter1_reg, ap_loop_exit_ready_pp0_iter2_reg, ap_loop_exit_ready_pp0_iter3_reg, ap_loop_exit_ready_pp0_iter4_reg, ap_loop_exit_ready_pp0_iter5_reg)
    begin
        if (not(((ap_loop_exit_ready = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_0)))) then 
            ap_done_pending_pp0 <= ap_const_logic_1;
        else 
            ap_done_pending_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to4_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to4 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to5_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to5 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to5 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage7;

    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

    bitcast_ln298_10_fu_2933_p1 <= reg_1181;
    bitcast_ln298_11_fu_2951_p1 <= reg_1198;
    bitcast_ln298_12_fu_3033_p1 <= tmp_107_reg_4841;
    bitcast_ln298_13_fu_3050_p1 <= tmp_109_reg_4850;
    bitcast_ln298_14_fu_3122_p1 <= reg_1227;
    bitcast_ln298_15_fu_3140_p1 <= reg_1243;
    bitcast_ln298_1_fu_1933_p1 <= reg_1152;
    bitcast_ln298_2_fu_2119_p1 <= reg_1181;
    bitcast_ln298_3_fu_2137_p1 <= reg_1198;
    bitcast_ln298_4_fu_2323_p1 <= tmp_83_reg_4518;
    bitcast_ln298_5_fu_2340_p1 <= tmp_85_reg_4527;
    bitcast_ln298_6_fu_2525_p1 <= reg_1227;
    bitcast_ln298_7_fu_2543_p1 <= reg_1243;
    bitcast_ln298_8_fu_2729_p1 <= reg_1135;
    bitcast_ln298_9_fu_2747_p1 <= reg_1152;
    bitcast_ln298_fu_1915_p1 <= reg_1135;
    bitcast_ln302_1_fu_3268_p1 <= ov_6_reg_4916;
    bitcast_ln302_2_fu_3323_p1 <= ov_10_reg_4943;
    bitcast_ln302_3_fu_3378_p1 <= ov_14_reg_4975;
    bitcast_ln302_4_fu_3433_p1 <= ov_18_reg_5007;
    bitcast_ln302_5_fu_3481_p1 <= ov_22_reg_5030;
    bitcast_ln302_6_fu_3543_p1 <= ov_26_reg_5052;
    bitcast_ln302_7_fu_3591_p1 <= ov_30_reg_5064;
    bitcast_ln302_fu_3213_p1 <= ov_2_reg_4894;
    bitcast_ln308_fu_3639_p1 <= overlap_7_reg_5086_pp0_iter4_reg;
    bitcast_ln312_fu_3679_p1 <= grp_fu_1031_p2;
    bitcast_ln316_1_fu_3750_p1 <= tmp_score_load_reg_5115;
    bitcast_ln316_fu_3733_p1 <= sc_2_reg_5108;
    bitcast_ln329_1_fu_3883_p1 <= score_load_reg_5135;
    bitcast_ln329_fu_3866_p1 <= tmp_score_4_reg_5148;

    grp_fu_1006_opcode_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, icmp_ln1073_reg_4098, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, icmp_ln1073_reg_4098_pp0_iter1_reg, and_ln298_1_reg_4438, and_ln298_3_reg_4503, and_ln298_7_reg_4671, ap_block_pp0_stage1_00001, ap_block_pp0_stage3_00001, ap_block_pp0_stage4_00001, ap_block_pp0_stage5_00001, ap_block_pp0_stage6_00001, ap_block_pp0_stage7_00001, ap_block_pp0_stage0_00001, ap_block_pp0_stage2_00001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4098_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_1 = and_ln298_7_reg_4671)) or ((icmp_ln1073_reg_4098 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln298_3_reg_4503)) or ((icmp_ln1073_reg_4098 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_lv1_1 = and_ln298_1_reg_4438)) or ((icmp_ln1073_reg_4098 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((icmp_ln1073_reg_4098 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((icmp_ln1073_reg_4098 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((icmp_ln1073_reg_4098 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_0 = and_ln298_7_reg_4671) and (ap_const_boolean_0 = ap_block_pp0_stage2_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4098_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_lv1_0 = and_ln298_3_reg_4503) and (icmp_ln1073_reg_4098 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_lv1_0 = and_ln298_1_reg_4438) and (icmp_ln1073_reg_4098 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)))) then 
            grp_fu_1006_opcode <= ap_const_lv2_1;
        elsif (((icmp_ln1073_reg_4098 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_1006_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1006_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1006_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, icmp_ln1073_reg_4098, reg_1117, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, reg_1163, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, reg_1259, icmp_ln1073_reg_4098_pp0_iter1_reg, reg_1266, reg_1290, reg_1299, reg_1317, and_ln298_1_reg_4438, and_ln298_3_reg_4503, tmp_80_reg_4508, tmp_86_reg_4601, and_ln298_7_reg_4671, mul_reg_4801, d1_3_reg_4869, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_lv1_0 = and_ln298_7_reg_4671) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4098_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_1006_p0 <= reg_1317;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4098_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_1 = and_ln298_7_reg_4671))) then 
            grp_fu_1006_p0 <= d1_3_reg_4869;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_1006_p0 <= mul_reg_4801;
        elsif (((ap_const_lv1_0 = and_ln298_3_reg_4503) and (icmp_ln1073_reg_4098 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1006_p0 <= reg_1299;
        elsif (((icmp_ln1073_reg_4098 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln298_3_reg_4503))) then 
            grp_fu_1006_p0 <= reg_1290;
        elsif (((ap_const_lv1_0 = and_ln298_1_reg_4438) and (icmp_ln1073_reg_4098 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_1006_p0 <= reg_1266;
        elsif (((icmp_ln1073_reg_4098 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_lv1_1 = and_ln298_1_reg_4438))) then 
            grp_fu_1006_p0 <= reg_1259;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_1006_p0 <= tmp_86_reg_4601;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1006_p0 <= tmp_80_reg_4508;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1006_p0 <= reg_1163;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1006_p0 <= reg_1117;
        else 
            grp_fu_1006_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1006_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, icmp_ln1073_reg_4098, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, reg_1123, ap_CS_fsm_pp0_stage3, reg_1169, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, icmp_ln1073_reg_4098_pp0_iter1_reg, reg_1272, reg_1278, reg_1305, reg_1311, reg_1323, and_ln298_1_reg_4438, and_ln298_3_reg_4503, tmp_81_reg_4513, tmp_87_reg_4606, and_ln298_7_reg_4671, sub91_3_reg_4874, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_lv1_0 = and_ln298_7_reg_4671) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4098_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_1006_p1 <= sub91_3_reg_4874;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4098_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_1 = and_ln298_7_reg_4671))) then 
            grp_fu_1006_p1 <= reg_1323;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_1006_p1 <= ap_const_lv32_0;
        elsif (((ap_const_lv1_0 = and_ln298_3_reg_4503) and (icmp_ln1073_reg_4098 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1006_p1 <= reg_1311;
        elsif (((icmp_ln1073_reg_4098 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln298_3_reg_4503))) then 
            grp_fu_1006_p1 <= reg_1305;
        elsif (((ap_const_lv1_0 = and_ln298_1_reg_4438) and (icmp_ln1073_reg_4098 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_1006_p1 <= reg_1278;
        elsif (((icmp_ln1073_reg_4098 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_lv1_1 = and_ln298_1_reg_4438))) then 
            grp_fu_1006_p1 <= reg_1272;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_1006_p1 <= tmp_87_reg_4606;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1006_p1 <= tmp_81_reg_4513;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1006_p1 <= reg_1169;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1006_p1 <= reg_1123;
        else 
            grp_fu_1006_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1010_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, icmp_ln1073_reg_4098, reg_1117, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, reg_1129, reg_1163, ap_CS_fsm_pp0_stage3, reg_1175, reg_1209, ap_CS_fsm_pp0_stage4, reg_1221, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, and_ln298_5_reg_4596, d1_2_reg_4806, d2_2_reg_4811, tmp_104_reg_4831, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_1010_p0 <= tmp_104_reg_4831;
        elsif (((ap_const_lv1_0 = and_ln298_5_reg_4596) and (icmp_ln1073_reg_4098 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_1010_p0 <= d2_2_reg_4811;
        elsif (((icmp_ln1073_reg_4098 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln298_5_reg_4596))) then 
            grp_fu_1010_p0 <= d1_2_reg_4806;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1010_p0 <= reg_1163;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_1010_p0 <= reg_1117;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_1010_p0 <= reg_1221;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1010_p0 <= reg_1209;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1010_p0 <= reg_1175;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1010_p0 <= reg_1129;
        else 
            grp_fu_1010_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1010_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, icmp_ln1073_reg_4098, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, reg_1123, reg_1135, ap_CS_fsm_pp0_stage3, reg_1169, reg_1181, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, reg_1227, tmp_83_reg_4518, and_ln298_5_reg_4596, sub79_2_reg_4816, sub91_2_reg_4821, tmp_105_reg_4836, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_1010_p1 <= tmp_105_reg_4836;
        elsif (((ap_const_lv1_0 = and_ln298_5_reg_4596) and (icmp_ln1073_reg_4098 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_1010_p1 <= sub91_2_reg_4821;
        elsif (((icmp_ln1073_reg_4098 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln298_5_reg_4596))) then 
            grp_fu_1010_p1 <= sub79_2_reg_4816;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1010_p1 <= reg_1169;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_1010_p1 <= reg_1123;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_1010_p1 <= reg_1227;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1010_p1 <= tmp_83_reg_4518;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1010_p1 <= reg_1181;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1010_p1 <= reg_1135;
        else 
            grp_fu_1010_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_1011_p_ce <= ap_const_logic_1;
    grp_fu_1011_p_din0 <= grp_fu_1006_p0;
    grp_fu_1011_p_din1 <= grp_fu_1006_p1;
    grp_fu_1011_p_opcode <= grp_fu_1006_opcode;

    grp_fu_1014_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, reg_1129, reg_1146, ap_CS_fsm_pp0_stage3, reg_1175, reg_1192, reg_1209, ap_CS_fsm_pp0_stage4, reg_1215, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, reg_1237, tmp_107_reg_4841, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_1014_p0 <= tmp_107_reg_4841;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_1014_p0 <= reg_1209;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1014_p0 <= reg_1175;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_1014_p0 <= reg_1129;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_1014_p0 <= reg_1237;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1014_p0 <= reg_1215;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1014_p0 <= reg_1192;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1014_p0 <= reg_1146;
        else 
            grp_fu_1014_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1014_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, reg_1135, reg_1152, ap_CS_fsm_pp0_stage3, reg_1181, reg_1198, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, reg_1243, tmp_85_reg_4527, tmp_107_reg_4841, tmp_109_reg_4850, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_1014_p1 <= tmp_109_reg_4850;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_1014_p1 <= tmp_107_reg_4841;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1014_p1 <= reg_1181;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_1014_p1 <= reg_1135;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_1014_p1 <= reg_1243;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1014_p1 <= tmp_85_reg_4527;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1014_p1 <= reg_1198;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1014_p1 <= reg_1152;
        else 
            grp_fu_1014_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_1017_p_ce <= ap_const_logic_1;
    grp_fu_1017_p_din0 <= grp_fu_1039_p0;
    grp_fu_1017_p_din1 <= grp_fu_1039_p1;

    grp_fu_1018_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, reg_1146, reg_1152, ap_CS_fsm_pp0_stage3, reg_1192, reg_1198, ap_CS_fsm_pp0_stage4, reg_1215, reg_1221, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, reg_1243, tmp_85_reg_4527, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_1018_p0 <= reg_1221;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_1018_p0 <= reg_1215;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1018_p0 <= reg_1192;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_1018_p0 <= reg_1146;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_1018_p0 <= reg_1243;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1018_p0 <= tmp_85_reg_4527;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1018_p0 <= reg_1198;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1018_p0 <= reg_1152;
        else 
            grp_fu_1018_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1018_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, reg_1135, reg_1152, ap_CS_fsm_pp0_stage3, reg_1181, reg_1198, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, reg_1227, tmp_83_reg_4518, tmp_109_reg_4850, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_1018_p1 <= tmp_109_reg_4850;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1018_p1 <= reg_1198;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_1018_p1 <= reg_1152;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_fu_1018_p1 <= reg_1227;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1018_p1 <= tmp_83_reg_4518;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1018_p1 <= reg_1181;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1018_p1 <= reg_1135;
        else 
            grp_fu_1018_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1022_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, reg_1135, reg_1152, ap_CS_fsm_pp0_stage3, reg_1181, reg_1198, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, reg_1227, reg_1237, tmp_83_reg_4518, tmp_109_reg_4850, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_1022_p0 <= reg_1237;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_1022_p0 <= tmp_109_reg_4850;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1022_p0 <= reg_1198;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_1022_p0 <= reg_1152;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_1022_p0 <= reg_1227;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1022_p0 <= tmp_83_reg_4518;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1022_p0 <= reg_1181;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1022_p0 <= reg_1135;
        else 
            grp_fu_1022_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1022_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, reg_1135, reg_1152, ap_CS_fsm_pp0_stage3, reg_1181, reg_1198, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, reg_1243, tmp_85_reg_4527, tmp_107_reg_4841, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_1022_p1 <= tmp_107_reg_4841;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1022_p1 <= reg_1181;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_1022_p1 <= reg_1135;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_fu_1022_p1 <= reg_1243;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1022_p1 <= tmp_85_reg_4527;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1022_p1 <= reg_1198;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1022_p1 <= reg_1152;
        else 
            grp_fu_1022_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_1022_p_ce <= ap_const_logic_1;
    grp_fu_1022_p_din0 <= grp_fu_1088_p4;
    grp_fu_1022_p_din1 <= grp_fu_1107_p4;
    grp_fu_1022_p_opcode <= ap_const_lv5_4;

    grp_fu_1026_opcode_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage7, icmp_ln1073_reg_4098, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, icmp_ln1073_reg_4098_pp0_iter1_reg, and_ln298_13_reg_4879, and_ln298_9_reg_4736, and_ln298_11_reg_4826, ap_block_pp0_stage1_00001, ap_block_pp0_stage3_00001, ap_block_pp0_stage4_00001, ap_block_pp0_stage5_00001, ap_block_pp0_stage6_00001, ap_block_pp0_stage7_00001, ap_block_pp0_stage0_00001, ap_block_pp0_stage2_00001)
    begin
        if ((((ap_const_lv1_0 = and_ln298_13_reg_4879) and (ap_const_boolean_0 = ap_block_pp0_stage6_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4098_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4098_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4098_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_lv1_1 = and_ln298_13_reg_4879)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4098_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_1 = and_ln298_11_reg_4826)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4098_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_1 = and_ln298_9_reg_4736)) or ((icmp_ln1073_reg_4098 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln1073_reg_4098 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_lv1_0 = and_ln298_11_reg_4826) and (ap_const_boolean_0 = ap_block_pp0_stage4_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4098_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_lv1_0 = and_ln298_9_reg_4736) and (ap_const_boolean_0 = ap_block_pp0_stage3_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4098_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            grp_fu_1026_opcode <= ap_const_lv2_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage5_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4098_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_00001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln1073_reg_4098_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_1026_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1026_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1026_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, reg_1135, ap_CS_fsm_pp0_stage3, reg_1181, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, reg_1243, icmp_ln1073_reg_4098_pp0_iter1_reg, reg_1266, reg_1272, reg_1299, reg_1305, and_ln298_13_reg_4879, reg_1329, and_ln298_9_reg_4736, and_ln298_11_reg_4826, distance_reg_4933, d1_6_reg_4955, d2_6_reg_4960, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_1026_p0 <= reg_1329;
        elsif (((ap_const_lv1_0 = and_ln298_13_reg_4879) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4098_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_1026_p0 <= d2_6_reg_4960;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4098_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_lv1_1 = and_ln298_13_reg_4879))) then 
            grp_fu_1026_p0 <= d1_6_reg_4955;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1026_p0 <= distance_reg_4933;
        elsif (((ap_const_lv1_0 = and_ln298_11_reg_4826) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4098_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1026_p0 <= reg_1305;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4098_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_1 = and_ln298_11_reg_4826))) then 
            grp_fu_1026_p0 <= reg_1299;
        elsif (((ap_const_lv1_0 = and_ln298_9_reg_4736) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4098_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1026_p0 <= reg_1272;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4098_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_1 = and_ln298_9_reg_4736))) then 
            grp_fu_1026_p0 <= reg_1266;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_1026_p0 <= reg_1243;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1026_p0 <= reg_1181;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_1026_p0 <= reg_1135;
        else 
            grp_fu_1026_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1026_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, reg_1152, ap_CS_fsm_pp0_stage3, reg_1198, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, reg_1227, icmp_ln1073_reg_4098_pp0_iter1_reg, reg_1278, reg_1311, reg_1317, and_ln298_13_reg_4879, and_ln298_9_reg_4736, and_ln298_11_reg_4826, mul_1_reg_4864, mul_2_reg_4901, sub91_4_reg_4906, sub91_5_reg_4928, sub79_6_reg_4965, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_1026_p1 <= mul_2_reg_4901;
        elsif (((ap_const_lv1_0 = and_ln298_13_reg_4879) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4098_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_1026_p1 <= reg_1317;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4098_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_lv1_1 = and_ln298_13_reg_4879))) then 
            grp_fu_1026_p1 <= sub79_6_reg_4965;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1026_p1 <= mul_1_reg_4864;
        elsif (((ap_const_lv1_0 = and_ln298_11_reg_4826) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4098_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1026_p1 <= sub91_5_reg_4928;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4098_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_1 = and_ln298_11_reg_4826))) then 
            grp_fu_1026_p1 <= reg_1311;
        elsif (((ap_const_lv1_0 = and_ln298_9_reg_4736) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4098_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1026_p1 <= sub91_4_reg_4906;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4098_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_1 = and_ln298_9_reg_4736))) then 
            grp_fu_1026_p1 <= reg_1278;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_1026_p1 <= reg_1227;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1026_p1 <= reg_1198;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_1026_p1 <= reg_1152;
        else 
            grp_fu_1026_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_1027_p_ce <= ap_const_logic_1;
    grp_fu_1027_p_din0 <= grp_fu_1051_p0;
    grp_fu_1027_p_din1 <= ap_const_lv32_0;
    grp_fu_1027_p_opcode <= ap_const_lv5_4;

    grp_fu_1031_opcode_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, icmp_ln1073_reg_4098_pp0_iter1_reg, icmp_ln1073_reg_4098_pp0_iter2_reg, and_ln298_15_reg_4911, icmp_ln1073_reg_4098_pp0_iter4_reg, ap_block_pp0_stage1_00001, ap_block_pp0_stage3_00001, ap_block_pp0_stage4_00001, ap_block_pp0_stage5_00001, ap_block_pp0_stage6_00001, ap_block_pp0_stage7_00001, ap_block_pp0_stage0_00001, ap_block_pp0_stage2_00001)
    begin
        if ((((ap_const_lv1_0 = and_ln298_15_reg_4911) and (ap_const_boolean_0 = ap_block_pp0_stage7_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4098_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4098_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4098_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_lv1_1 = and_ln298_15_reg_4911)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_reg_4098_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            grp_fu_1031_opcode <= ap_const_lv2_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_00001) and (icmp_ln1073_reg_4098_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_00001) and (icmp_ln1073_reg_4098_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_00001) and (icmp_ln1073_reg_4098_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_00001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1073_reg_4098_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_1031_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1031_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1031_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, reg_1227, reg_1323, reg_1329, tmp_110_reg_4884, d2_7_reg_4987, distance_3_reg_5081, distance_5_reg_5093, distance_6_reg_5103, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1031_p0 <= distance_6_reg_5103;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1031_p0 <= distance_5_reg_5093;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_1031_p0 <= distance_3_reg_5081;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1031_p0 <= reg_1329;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_1031_p0 <= d2_7_reg_4987;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_1031_p0 <= reg_1323;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1031_p0 <= tmp_110_reg_4884;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_1031_p0 <= reg_1227;
        else 
            grp_fu_1031_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1031_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, reg_1243, tmp_111_reg_4889, mul_3_reg_4923_pp0_iter2_reg, mul_4_reg_4950_pp0_iter2_reg, sub79_7_reg_4992, sub91_7_reg_4997, mul_6_reg_5037_pp0_iter3_reg, mul_7_reg_5059_pp0_iter4_reg, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1031_p1 <= mul_7_reg_5059_pp0_iter4_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1031_p1 <= mul_6_reg_5037_pp0_iter3_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_1031_p1 <= mul_4_reg_4950_pp0_iter2_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1031_p1 <= mul_3_reg_4923_pp0_iter2_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_1031_p1 <= sub91_7_reg_4997;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_1031_p1 <= sub79_7_reg_4992;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1031_p1 <= tmp_111_reg_4889;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_1031_p1 <= reg_1243;
        else 
            grp_fu_1031_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_1032_p_ce <= ap_const_logic_1;
    grp_fu_1032_p_din0 <= grp_fu_1056_p0;
    grp_fu_1032_p_din1 <= grp_fu_1056_p1;
    grp_fu_1032_p_opcode <= grp_fu_1056_opcode;

    grp_fu_1039_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, reg_1253, reg_1259, reg_1284, reg_1290, reg_1345, ov_32_reg_4938, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1039_p0 <= reg_1345;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_1039_p0 <= ov_32_reg_4938;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1039_p0 <= reg_1290;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1039_p0 <= reg_1259;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_fu_1039_p0 <= reg_1284;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_1039_p0 <= reg_1253;
        else 
            grp_fu_1039_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1039_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, reg_1253, reg_1259, reg_1284, reg_1290, ov_7_reg_4970, ov_31_reg_5076_pp0_iter3_reg, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1039_p1 <= ov_31_reg_5076_pp0_iter3_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_1039_p1 <= ov_7_reg_4970;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1039_p1 <= reg_1290;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1039_p1 <= reg_1259;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_fu_1039_p1 <= reg_1284;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_1039_p1 <= reg_1253;
        else 
            grp_fu_1039_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1043_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, reg_1290, reg_1335, reg_1345, d_7_reg_5014, overlap_1_reg_5020, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1043_p0 <= reg_1345;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_fu_1043_p0 <= reg_1335;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_1043_p0 <= d_7_reg_5014;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1043_p0 <= overlap_1_reg_5020;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_1043_p0 <= reg_1290;
        else 
            grp_fu_1043_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1043_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, reg_1290, ov_11_reg_5002, d_7_reg_5014, ov_15_reg_5025, ov_19_reg_5042, ov_23_reg_5047, ov_27_reg_5071, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1043_p1 <= ov_27_reg_5071;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_1043_p1 <= ov_23_reg_5047;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1043_p1 <= ov_19_reg_5042;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_1043_p1 <= ov_15_reg_5025;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_1043_p1 <= d_7_reg_5014;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1043_p1 <= ov_11_reg_5002;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_1043_p1 <= reg_1290;
        else 
            grp_fu_1043_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1051_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ov_2_reg_4894, ov_6_reg_4916, ov_10_reg_4943, ov_14_reg_4975, ov_18_reg_5007, ov_22_reg_5030, ov_26_reg_5052, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_1051_p0 <= ov_26_reg_5052;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1051_p0 <= ov_22_reg_5030;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_1051_p0 <= ov_18_reg_5007;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_1051_p0 <= ov_14_reg_4975;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1051_p0 <= ov_10_reg_4943;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1051_p0 <= ov_6_reg_4916;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1051_p0 <= ov_2_reg_4894;
        else 
            grp_fu_1051_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1056_opcode_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, icmp_ln1073_reg_4098_pp0_iter2_reg, icmp_ln1073_reg_4098_pp0_iter3_reg, icmp_ln1073_reg_4098_pp0_iter5_reg, ap_block_pp0_stage3_00001, ap_block_pp0_stage4_00001, ap_block_pp0_stage5_00001, ap_block_pp0_stage7_00001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_00001) and (icmp_ln1073_reg_4098_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_00001) and (icmp_ln1073_reg_4098_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_00001) and (icmp_ln1073_reg_4098_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then 
            grp_fu_1056_opcode <= ap_const_lv5_2;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_00001) and (icmp_ln1073_reg_4098_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1056_opcode <= ap_const_lv5_4;
        else 
            grp_fu_1056_opcode <= "XXXXX";
        end if; 
    end process;


    grp_fu_1056_p0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ov_30_reg_5064, overlap_7_reg_5086, sc_2_reg_5108, tmp_score_4_fu_3828_p3, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1056_p0 <= tmp_score_4_fu_3828_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1056_p0 <= sc_2_reg_5108;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_1056_p0 <= overlap_7_reg_5086;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1056_p0 <= ov_30_reg_5064;
        else 
            grp_fu_1056_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1056_p1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage7, score_fu_114, tmp_score_fu_126)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1056_p1 <= score_fu_114;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1056_p1 <= tmp_score_fu_126;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            grp_fu_1056_p1 <= ap_const_lv32_0;
        else 
            grp_fu_1056_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1061_p3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, trunc_ln251_1_fu_1669_p1, trunc_ln251_1_reg_4311, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_1061_p3 <= trunc_ln251_1_reg_4311;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_1061_p3 <= trunc_ln251_1_fu_1669_p1;
        else 
            grp_fu_1061_p3 <= "X";
        end if; 
    end process;


    grp_fu_1079_p3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, trunc_ln251_1_fu_1669_p1, trunc_ln251_1_reg_4311, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_1079_p3 <= trunc_ln251_1_reg_4311;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_1079_p3 <= trunc_ln251_1_fu_1669_p1;
        else 
            grp_fu_1079_p3 <= "X";
        end if; 
    end process;


    grp_fu_1088_p3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, trunc_ln251_1_fu_1669_p1, trunc_ln251_1_reg_4311, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_1088_p3 <= trunc_ln251_1_reg_4311;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_1088_p3 <= trunc_ln251_1_fu_1669_p1;
        else 
            grp_fu_1088_p3 <= "X";
        end if; 
    end process;

    i_real_4_fu_3017_p2 <= std_logic_vector(unsigned(i_real_3_reg_4090) + unsigned(ap_const_lv32_1));
    i_real_fu_3022_p3 <= 
        i_real_4_fu_3017_p2 when (icmp_ln1065_reg_4301(0) = '1') else 
        i_real_3_reg_4090;
    icmp_ln1065_fu_1638_p2 <= "1" when (k_real_1_fu_122 = ap_const_lv32_F) else "0";
    icmp_ln1073_fu_1389_p2 <= "1" when (signed(tmp_other_1_fu_118) < signed(ap_const_lv32_F)) else "0";
    icmp_ln298_10_fu_2375_p2 <= "0" when (tmp_32_fu_2343_p4 = ap_const_lv8_FF) else "1";
    icmp_ln298_11_fu_2381_p2 <= "1" when (trunc_ln298_5_fu_2353_p1 = ap_const_lv23_0) else "0";
    icmp_ln298_12_fu_2561_p2 <= "0" when (tmp_36_fu_2529_p4 = ap_const_lv8_FF) else "1";
    icmp_ln298_13_fu_2567_p2 <= "1" when (trunc_ln298_6_fu_2539_p1 = ap_const_lv23_0) else "0";
    icmp_ln298_14_fu_2579_p2 <= "0" when (tmp_37_fu_2547_p4 = ap_const_lv8_FF) else "1";
    icmp_ln298_15_fu_2585_p2 <= "1" when (trunc_ln298_7_fu_2557_p1 = ap_const_lv23_0) else "0";
    icmp_ln298_16_fu_2765_p2 <= "0" when (tmp_41_fu_2733_p4 = ap_const_lv8_FF) else "1";
    icmp_ln298_17_fu_2771_p2 <= "1" when (trunc_ln298_8_fu_2743_p1 = ap_const_lv23_0) else "0";
    icmp_ln298_18_fu_2783_p2 <= "0" when (tmp_42_fu_2751_p4 = ap_const_lv8_FF) else "1";
    icmp_ln298_19_fu_2789_p2 <= "1" when (trunc_ln298_9_fu_2761_p1 = ap_const_lv23_0) else "0";
    icmp_ln298_1_fu_1957_p2 <= "1" when (trunc_ln298_fu_1929_p1 = ap_const_lv23_0) else "0";
    icmp_ln298_20_fu_2969_p2 <= "0" when (tmp_46_fu_2937_p4 = ap_const_lv8_FF) else "1";
    icmp_ln298_21_fu_2975_p2 <= "1" when (trunc_ln298_10_fu_2947_p1 = ap_const_lv23_0) else "0";
    icmp_ln298_22_fu_2987_p2 <= "0" when (tmp_47_fu_2955_p4 = ap_const_lv8_FF) else "1";
    icmp_ln298_23_fu_2993_p2 <= "1" when (trunc_ln298_11_fu_2965_p1 = ap_const_lv23_0) else "0";
    icmp_ln298_24_fu_3067_p2 <= "0" when (tmp_51_fu_3036_p4 = ap_const_lv8_FF) else "1";
    icmp_ln298_25_fu_3073_p2 <= "1" when (trunc_ln298_12_fu_3046_p1 = ap_const_lv23_0) else "0";
    icmp_ln298_26_fu_3085_p2 <= "0" when (tmp_52_fu_3053_p4 = ap_const_lv8_FF) else "1";
    icmp_ln298_27_fu_3091_p2 <= "1" when (trunc_ln298_13_fu_3063_p1 = ap_const_lv23_0) else "0";
    icmp_ln298_28_fu_3158_p2 <= "0" when (tmp_56_fu_3126_p4 = ap_const_lv8_FF) else "1";
    icmp_ln298_29_fu_3164_p2 <= "1" when (trunc_ln298_14_fu_3136_p1 = ap_const_lv23_0) else "0";
    icmp_ln298_2_fu_1969_p2 <= "0" when (tmp_22_fu_1937_p4 = ap_const_lv8_FF) else "1";
    icmp_ln298_30_fu_3176_p2 <= "0" when (tmp_57_fu_3144_p4 = ap_const_lv8_FF) else "1";
    icmp_ln298_31_fu_3182_p2 <= "1" when (trunc_ln298_15_fu_3154_p1 = ap_const_lv23_0) else "0";
    icmp_ln298_3_fu_1975_p2 <= "1" when (trunc_ln298_1_fu_1947_p1 = ap_const_lv23_0) else "0";
    icmp_ln298_4_fu_2155_p2 <= "0" when (tmp_26_fu_2123_p4 = ap_const_lv8_FF) else "1";
    icmp_ln298_5_fu_2161_p2 <= "1" when (trunc_ln298_2_fu_2133_p1 = ap_const_lv23_0) else "0";
    icmp_ln298_6_fu_2173_p2 <= "0" when (tmp_27_fu_2141_p4 = ap_const_lv8_FF) else "1";
    icmp_ln298_7_fu_2179_p2 <= "1" when (trunc_ln298_3_fu_2151_p1 = ap_const_lv23_0) else "0";
    icmp_ln298_8_fu_2357_p2 <= "0" when (tmp_31_fu_2326_p4 = ap_const_lv8_FF) else "1";
    icmp_ln298_9_fu_2363_p2 <= "1" when (trunc_ln298_4_fu_2336_p1 = ap_const_lv23_0) else "0";
    icmp_ln298_fu_1951_p2 <= "0" when (tmp_21_fu_1919_p4 = ap_const_lv8_FF) else "1";
    icmp_ln302_10_fu_3498_p2 <= "0" when (tmp_49_fu_3484_p4 = ap_const_lv8_FF) else "1";
    icmp_ln302_11_fu_3504_p2 <= "1" when (trunc_ln302_5_fu_3494_p1 = ap_const_lv23_0) else "0";
    icmp_ln302_12_fu_3560_p2 <= "0" when (tmp_54_fu_3546_p4 = ap_const_lv8_FF) else "1";
    icmp_ln302_13_fu_3566_p2 <= "1" when (trunc_ln302_6_fu_3556_p1 = ap_const_lv23_0) else "0";
    icmp_ln302_14_fu_3608_p2 <= "0" when (tmp_59_fu_3594_p4 = ap_const_lv8_FF) else "1";
    icmp_ln302_15_fu_3614_p2 <= "1" when (trunc_ln302_7_fu_3604_p1 = ap_const_lv23_0) else "0";
    icmp_ln302_1_fu_3236_p2 <= "1" when (trunc_ln302_fu_3226_p1 = ap_const_lv23_0) else "0";
    icmp_ln302_2_fu_3285_p2 <= "0" when (tmp_29_fu_3271_p4 = ap_const_lv8_FF) else "1";
    icmp_ln302_3_fu_3291_p2 <= "1" when (trunc_ln302_1_fu_3281_p1 = ap_const_lv23_0) else "0";
    icmp_ln302_4_fu_3340_p2 <= "0" when (tmp_34_fu_3326_p4 = ap_const_lv8_FF) else "1";
    icmp_ln302_5_fu_3346_p2 <= "1" when (trunc_ln302_2_fu_3336_p1 = ap_const_lv23_0) else "0";
    icmp_ln302_6_fu_3395_p2 <= "0" when (tmp_39_fu_3381_p4 = ap_const_lv8_FF) else "1";
    icmp_ln302_7_fu_3401_p2 <= "1" when (trunc_ln302_3_fu_3391_p1 = ap_const_lv23_0) else "0";
    icmp_ln302_8_fu_3450_p2 <= "0" when (tmp_44_fu_3436_p4 = ap_const_lv8_FF) else "1";
    icmp_ln302_9_fu_3456_p2 <= "1" when (trunc_ln302_4_fu_3446_p1 = ap_const_lv23_0) else "0";
    icmp_ln302_fu_3230_p2 <= "0" when (tmp_24_fu_3216_p4 = ap_const_lv8_FF) else "1";
    icmp_ln308_1_fu_3662_p2 <= "1" when (trunc_ln308_fu_3652_p1 = ap_const_lv23_0) else "0";
    icmp_ln308_fu_3656_p2 <= "0" when (tmp_61_fu_3642_p4 = ap_const_lv8_FF) else "1";
    icmp_ln316_1_fu_3767_p2 <= "0" when (tmp_63_fu_3736_p4 = ap_const_lv8_FF) else "1";
    icmp_ln316_2_fu_3773_p2 <= "1" when (trunc_ln316_fu_3746_p1 = ap_const_lv23_0) else "0";
    icmp_ln316_3_fu_3785_p2 <= "0" when (tmp_64_fu_3753_p4 = ap_const_lv8_FF) else "1";
    icmp_ln316_4_fu_3791_p2 <= "1" when (trunc_ln316_1_fu_3763_p1 = ap_const_lv23_0) else "0";
    icmp_ln316_fu_3727_p2 <= "1" when (tmp_other_fu_130 = ap_const_lv32_FFFFFFFF) else "0";
    icmp_ln329_1_fu_3906_p2 <= "1" when (trunc_ln329_fu_3879_p1 = ap_const_lv23_0) else "0";
    icmp_ln329_2_fu_3918_p2 <= "0" when (tmp_67_fu_3886_p4 = ap_const_lv8_FF) else "1";
    icmp_ln329_3_fu_3924_p2 <= "1" when (trunc_ln329_1_fu_3896_p1 = ap_const_lv23_0) else "0";
    icmp_ln329_fu_3900_p2 <= "0" when (tmp_66_fu_3869_p4 = ap_const_lv8_FF) else "1";
    k_real_2_fu_1650_p2 <= std_logic_vector(unsigned(k_real_1_fu_122) + unsigned(ap_const_lv32_1));
    k_real_3_fu_1656_p3 <= 
        k_real_fu_1644_p2 when (icmp_ln1065_fu_1638_p2(0) = '1') else 
        k_real_2_fu_1650_p2;
    k_real_fu_1644_p2 <= std_logic_vector(unsigned(tmp_other_1_fu_118) + unsigned(ap_const_lv32_2));
    lshr_ln290_1_fu_1520_p4 <= k_real_1_fu_122(9 downto 1);
    lshr_ln_fu_1402_p4 <= tmp_other_1_fu_118(9 downto 1);
    merge_1_5_fu_3966_p3 <= 
        i_real_4_reg_4859_pp0_iter5_reg when (or_ln329_fu_3948_p2(0) = '1') else 
        merge_1_1_reg_5122;
    merge_1_6_fu_3984_p3 <= 
        merge_1_5_fu_3966_p3 when (icmp_ln1065_reg_4301_pp0_iter5_reg(0) = '1') else 
        merge_1_1_reg_5122;
    merge_1_out <= merge_1_fu_106(10 - 1 downto 0);

    merge_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, icmp_ln1073_reg_4098_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln1073_reg_4098_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            merge_1_out_ap_vld <= ap_const_logic_1;
        else 
            merge_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    merge_2_5_fu_3960_p3 <= 
        tmp_other_6_reg_5143 when (or_ln329_fu_3948_p2(0) = '1') else 
        merge_2_1_reg_5129;
    merge_2_6_fu_3978_p3 <= 
        merge_2_5_fu_3960_p3 when (icmp_ln1065_reg_4301_pp0_iter5_reg(0) = '1') else 
        merge_2_1_reg_5129;
    merge_2_out <= merge_2_fu_110(10 - 1 downto 0);

    merge_2_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, icmp_ln1073_reg_4098_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln1073_reg_4098_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            merge_2_out_ap_vld <= ap_const_logic_1;
        else 
            merge_2_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    or_ln290_10_fu_2253_p2 <= (tmp_121_reg_4189 or ap_const_lv12_4);
    or_ln290_11_fu_2455_p2 <= (tmp_121_reg_4189 or ap_const_lv12_5);
    or_ln290_12_fu_2659_p2 <= (tmp_121_reg_4189 or ap_const_lv12_6);
    or_ln290_13_fu_2863_p2 <= (tmp_121_reg_4189 or ap_const_lv12_7);
    or_ln290_14_fu_1775_p2 <= (tmp_126_reg_4269 or ap_const_lv12_1);
    or_ln290_15_fu_1895_p2 <= (tmp_126_reg_4269 or ap_const_lv12_2);
    or_ln290_16_fu_2099_p2 <= (tmp_126_reg_4269 or ap_const_lv12_3);
    or_ln290_17_fu_2303_p2 <= (tmp_126_reg_4269 or ap_const_lv12_4);
    or_ln290_18_fu_2505_p2 <= (tmp_126_reg_4269 or ap_const_lv12_5);
    or_ln290_19_fu_2709_p2 <= (tmp_126_reg_4269 or ap_const_lv12_6);
    or_ln290_1_fu_1835_p2 <= (tmp_120_reg_4173 or ap_const_lv12_2);
    or_ln290_20_fu_2913_p2 <= (tmp_126_reg_4269 or ap_const_lv12_7);
    or_ln290_21_fu_1785_p2 <= (tmp_127_reg_4285 or ap_const_lv12_1);
    or_ln290_22_fu_1905_p2 <= (tmp_127_reg_4285 or ap_const_lv12_2);
    or_ln290_23_fu_2109_p2 <= (tmp_127_reg_4285 or ap_const_lv12_3);
    or_ln290_24_fu_2313_p2 <= (tmp_127_reg_4285 or ap_const_lv12_4);
    or_ln290_25_fu_2515_p2 <= (tmp_127_reg_4285 or ap_const_lv12_5);
    or_ln290_26_fu_2719_p2 <= (tmp_127_reg_4285 or ap_const_lv12_6);
    or_ln290_27_fu_2923_p2 <= (tmp_127_reg_4285 or ap_const_lv12_7);
    or_ln290_2_fu_2039_p2 <= (tmp_120_reg_4173 or ap_const_lv12_3);
    or_ln290_3_fu_2243_p2 <= (tmp_120_reg_4173 or ap_const_lv12_4);
    or_ln290_4_fu_2445_p2 <= (tmp_120_reg_4173 or ap_const_lv12_5);
    or_ln290_5_fu_2649_p2 <= (tmp_120_reg_4173 or ap_const_lv12_6);
    or_ln290_6_fu_2853_p2 <= (tmp_120_reg_4173 or ap_const_lv12_7);
    or_ln290_7_fu_1725_p2 <= (tmp_121_reg_4189 or ap_const_lv12_1);
    or_ln290_8_fu_1845_p2 <= (tmp_121_reg_4189 or ap_const_lv12_2);
    or_ln290_9_fu_2049_p2 <= (tmp_121_reg_4189 or ap_const_lv12_3);
    or_ln290_fu_1715_p2 <= (tmp_120_reg_4173 or ap_const_lv12_1);
    or_ln295_10_fu_2213_p2 <= (tmp_117_reg_4125 or ap_const_lv12_4);
    or_ln295_11_fu_2415_p2 <= (tmp_117_reg_4125 or ap_const_lv12_5);
    or_ln295_12_fu_2619_p2 <= (tmp_117_reg_4125 or ap_const_lv12_6);
    or_ln295_13_fu_2823_p2 <= (tmp_117_reg_4125 or ap_const_lv12_7);
    or_ln295_14_fu_1695_p2 <= (tmp_118_reg_4141 or ap_const_lv12_1);
    or_ln295_15_fu_1815_p2 <= (tmp_118_reg_4141 or ap_const_lv12_2);
    or_ln295_16_fu_2019_p2 <= (tmp_118_reg_4141 or ap_const_lv12_3);
    or_ln295_17_fu_2223_p2 <= (tmp_118_reg_4141 or ap_const_lv12_4);
    or_ln295_18_fu_2425_p2 <= (tmp_118_reg_4141 or ap_const_lv12_5);
    or_ln295_19_fu_2629_p2 <= (tmp_118_reg_4141 or ap_const_lv12_6);
    or_ln295_1_fu_1795_p2 <= (tmp_116_reg_4109 or ap_const_lv12_2);
    or_ln295_20_fu_2833_p2 <= (tmp_118_reg_4141 or ap_const_lv12_7);
    or_ln295_21_fu_1705_p2 <= (tmp_119_reg_4157 or ap_const_lv12_1);
    or_ln295_22_fu_1825_p2 <= (tmp_119_reg_4157 or ap_const_lv12_2);
    or_ln295_23_fu_2029_p2 <= (tmp_119_reg_4157 or ap_const_lv12_3);
    or_ln295_24_fu_2233_p2 <= (tmp_119_reg_4157 or ap_const_lv12_4);
    or_ln295_25_fu_2435_p2 <= (tmp_119_reg_4157 or ap_const_lv12_5);
    or_ln295_26_fu_2639_p2 <= (tmp_119_reg_4157 or ap_const_lv12_6);
    or_ln295_27_fu_2843_p2 <= (tmp_119_reg_4157 or ap_const_lv12_7);
    or_ln295_2_fu_1999_p2 <= (tmp_116_reg_4109 or ap_const_lv12_3);
    or_ln295_3_fu_2203_p2 <= (tmp_116_reg_4109 or ap_const_lv12_4);
    or_ln295_4_fu_2405_p2 <= (tmp_116_reg_4109 or ap_const_lv12_5);
    or_ln295_5_fu_2609_p2 <= (tmp_116_reg_4109 or ap_const_lv12_6);
    or_ln295_6_fu_2813_p2 <= (tmp_116_reg_4109 or ap_const_lv12_7);
    or_ln295_7_fu_1685_p2 <= (tmp_117_reg_4125 or ap_const_lv12_1);
    or_ln295_8_fu_1805_p2 <= (tmp_117_reg_4125 or ap_const_lv12_2);
    or_ln295_9_fu_2009_p2 <= (tmp_117_reg_4125 or ap_const_lv12_3);
    or_ln295_fu_1675_p2 <= (tmp_116_reg_4109 or ap_const_lv12_1);
    or_ln296_10_fu_2273_p2 <= (tmp_123_reg_4221 or ap_const_lv12_4);
    or_ln296_11_fu_2475_p2 <= (tmp_123_reg_4221 or ap_const_lv12_5);
    or_ln296_12_fu_2679_p2 <= (tmp_123_reg_4221 or ap_const_lv12_6);
    or_ln296_13_fu_2883_p2 <= (tmp_123_reg_4221 or ap_const_lv12_7);
    or_ln296_14_fu_1755_p2 <= (tmp_124_reg_4237 or ap_const_lv12_1);
    or_ln296_15_fu_1875_p2 <= (tmp_124_reg_4237 or ap_const_lv12_2);
    or_ln296_16_fu_2079_p2 <= (tmp_124_reg_4237 or ap_const_lv12_3);
    or_ln296_17_fu_2283_p2 <= (tmp_124_reg_4237 or ap_const_lv12_4);
    or_ln296_18_fu_2485_p2 <= (tmp_124_reg_4237 or ap_const_lv12_5);
    or_ln296_19_fu_2689_p2 <= (tmp_124_reg_4237 or ap_const_lv12_6);
    or_ln296_1_fu_1855_p2 <= (tmp_122_reg_4205 or ap_const_lv12_2);
    or_ln296_20_fu_2893_p2 <= (tmp_124_reg_4237 or ap_const_lv12_7);
    or_ln296_21_fu_1765_p2 <= (tmp_125_reg_4253 or ap_const_lv12_1);
    or_ln296_22_fu_1885_p2 <= (tmp_125_reg_4253 or ap_const_lv12_2);
    or_ln296_23_fu_2089_p2 <= (tmp_125_reg_4253 or ap_const_lv12_3);
    or_ln296_24_fu_2293_p2 <= (tmp_125_reg_4253 or ap_const_lv12_4);
    or_ln296_25_fu_2495_p2 <= (tmp_125_reg_4253 or ap_const_lv12_5);
    or_ln296_26_fu_2699_p2 <= (tmp_125_reg_4253 or ap_const_lv12_6);
    or_ln296_27_fu_2903_p2 <= (tmp_125_reg_4253 or ap_const_lv12_7);
    or_ln296_2_fu_2059_p2 <= (tmp_122_reg_4205 or ap_const_lv12_3);
    or_ln296_3_fu_2263_p2 <= (tmp_122_reg_4205 or ap_const_lv12_4);
    or_ln296_4_fu_2465_p2 <= (tmp_122_reg_4205 or ap_const_lv12_5);
    or_ln296_5_fu_2669_p2 <= (tmp_122_reg_4205 or ap_const_lv12_6);
    or_ln296_6_fu_2873_p2 <= (tmp_122_reg_4205 or ap_const_lv12_7);
    or_ln296_7_fu_1745_p2 <= (tmp_123_reg_4221 or ap_const_lv12_1);
    or_ln296_8_fu_1865_p2 <= (tmp_123_reg_4221 or ap_const_lv12_2);
    or_ln296_9_fu_2069_p2 <= (tmp_123_reg_4221 or ap_const_lv12_3);
    or_ln296_fu_1735_p2 <= (tmp_122_reg_4205 or ap_const_lv12_1);
    or_ln298_10_fu_2981_p2 <= (icmp_ln298_21_fu_2975_p2 or icmp_ln298_20_fu_2969_p2);
    or_ln298_11_fu_2999_p2 <= (icmp_ln298_23_fu_2993_p2 or icmp_ln298_22_fu_2987_p2);
    or_ln298_12_fu_3079_p2 <= (icmp_ln298_25_fu_3073_p2 or icmp_ln298_24_fu_3067_p2);
    or_ln298_13_fu_3097_p2 <= (icmp_ln298_27_fu_3091_p2 or icmp_ln298_26_fu_3085_p2);
    or_ln298_14_fu_3170_p2 <= (icmp_ln298_29_fu_3164_p2 or icmp_ln298_28_fu_3158_p2);
    or_ln298_15_fu_3188_p2 <= (icmp_ln298_31_fu_3182_p2 or icmp_ln298_30_fu_3176_p2);
    or_ln298_1_fu_1981_p2 <= (icmp_ln298_3_fu_1975_p2 or icmp_ln298_2_fu_1969_p2);
    or_ln298_2_fu_2167_p2 <= (icmp_ln298_5_fu_2161_p2 or icmp_ln298_4_fu_2155_p2);
    or_ln298_3_fu_2185_p2 <= (icmp_ln298_7_fu_2179_p2 or icmp_ln298_6_fu_2173_p2);
    or_ln298_4_fu_2369_p2 <= (icmp_ln298_9_fu_2363_p2 or icmp_ln298_8_fu_2357_p2);
    or_ln298_5_fu_2387_p2 <= (icmp_ln298_11_fu_2381_p2 or icmp_ln298_10_fu_2375_p2);
    or_ln298_6_fu_2573_p2 <= (icmp_ln298_13_fu_2567_p2 or icmp_ln298_12_fu_2561_p2);
    or_ln298_7_fu_2591_p2 <= (icmp_ln298_15_fu_2585_p2 or icmp_ln298_14_fu_2579_p2);
    or_ln298_8_fu_2777_p2 <= (icmp_ln298_17_fu_2771_p2 or icmp_ln298_16_fu_2765_p2);
    or_ln298_9_fu_2795_p2 <= (icmp_ln298_19_fu_2789_p2 or icmp_ln298_18_fu_2783_p2);
    or_ln298_fu_1963_p2 <= (icmp_ln298_fu_1951_p2 or icmp_ln298_1_fu_1957_p2);
    or_ln302_1_fu_3297_p2 <= (icmp_ln302_3_fu_3291_p2 or icmp_ln302_2_fu_3285_p2);
    or_ln302_2_fu_3352_p2 <= (icmp_ln302_5_fu_3346_p2 or icmp_ln302_4_fu_3340_p2);
    or_ln302_3_fu_3407_p2 <= (icmp_ln302_7_fu_3401_p2 or icmp_ln302_6_fu_3395_p2);
    or_ln302_4_fu_3462_p2 <= (icmp_ln302_9_fu_3456_p2 or icmp_ln302_8_fu_3450_p2);
    or_ln302_5_fu_3510_p2 <= (icmp_ln302_11_fu_3504_p2 or icmp_ln302_10_fu_3498_p2);
    or_ln302_6_fu_3572_p2 <= (icmp_ln302_13_fu_3566_p2 or icmp_ln302_12_fu_3560_p2);
    or_ln302_7_fu_3620_p2 <= (icmp_ln302_15_fu_3614_p2 or icmp_ln302_14_fu_3608_p2);
    or_ln302_fu_3242_p2 <= (icmp_ln302_fu_3230_p2 or icmp_ln302_1_fu_3236_p2);
    or_ln308_fu_3668_p2 <= (icmp_ln308_fu_3656_p2 or icmp_ln308_1_fu_3662_p2);
    or_ln316_1_fu_3779_p2 <= (icmp_ln316_2_fu_3773_p2 or icmp_ln316_1_fu_3767_p2);
    or_ln316_2_fu_3797_p2 <= (icmp_ln316_4_fu_3791_p2 or icmp_ln316_3_fu_3785_p2);
    or_ln316_fu_3815_p2 <= (icmp_ln316_fu_3727_p2 or and_ln316_1_fu_3809_p2);
    or_ln329_1_fu_3912_p2 <= (icmp_ln329_fu_3900_p2 or icmp_ln329_1_fu_3906_p2);
    or_ln329_2_fu_3930_p2 <= (icmp_ln329_3_fu_3924_p2 or icmp_ln329_2_fu_3918_p2);
    or_ln329_fu_3948_p2 <= (tmp_fu_3859_p3 or and_ln329_1_fu_3942_p2);
    ov_10_fu_3261_p3 <= 
        grp_fu_1010_p2 when (and_ln298_5_reg_4596(0) = '1') else 
        grp_fu_1010_p2;
    ov_11_fu_3364_p3 <= 
        ap_const_lv32_0 when (and_ln302_2_fu_3358_p2(0) = '1') else 
        ov_10_reg_4943;
    ov_14_fu_3316_p3 <= 
        grp_fu_1011_p_dout0 when (and_ln298_7_reg_4671(0) = '1') else 
        grp_fu_1011_p_dout0;
    ov_15_fu_3419_p3 <= 
        ap_const_lv32_0 when (and_ln302_3_fu_3413_p2(0) = '1') else 
        ov_14_reg_4975;
    ov_18_fu_3371_p3 <= 
        grp_fu_1026_p2 when (and_ln298_9_reg_4736(0) = '1') else 
        grp_fu_1026_p2;
    ov_19_fu_3474_p3 <= 
        ap_const_lv32_0 when (and_ln302_4_fu_3468_p2(0) = '1') else 
        ov_18_reg_5007;
    ov_22_fu_3426_p3 <= 
        grp_fu_1026_p2 when (and_ln298_11_reg_4826(0) = '1') else 
        grp_fu_1026_p2;
    ov_23_fu_3522_p3 <= 
        ap_const_lv32_0 when (and_ln302_5_fu_3516_p2(0) = '1') else 
        ov_22_reg_5030;
    ov_26_fu_3529_p3 <= 
        grp_fu_1026_p2 when (and_ln298_13_reg_4879(0) = '1') else 
        grp_fu_1026_p2;
    ov_27_fu_3584_p3 <= 
        ap_const_lv32_0 when (and_ln302_6_fu_3578_p2(0) = '1') else 
        ov_26_reg_5052;
    ov_2_fu_3115_p3 <= 
        grp_fu_1011_p_dout0 when (and_ln298_1_reg_4438(0) = '1') else 
        grp_fu_1011_p_dout0;
    ov_30_fu_3536_p3 <= 
        reg_1340 when (and_ln298_15_reg_4911(0) = '1') else 
        grp_fu_1031_p2;
    ov_31_fu_3632_p3 <= 
        ap_const_lv32_0 when (and_ln302_7_fu_3626_p2(0) = '1') else 
        ov_30_reg_5064;
    ov_32_fu_3254_p3 <= 
        ap_const_lv32_0 when (and_ln302_fu_3248_p2(0) = '1') else 
        ov_2_reg_4894;
    ov_6_fu_3206_p3 <= 
        grp_fu_1011_p_dout0 when (and_ln298_3_reg_4503(0) = '1') else 
        grp_fu_1011_p_dout0;
    ov_7_fu_3309_p3 <= 
        ap_const_lv32_0 when (and_ln302_1_fu_3303_p2(0) = '1') else 
        ov_6_reg_4916;

    regions_center_0_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, zext_ln290_16_fu_1615_p1, ap_block_pp0_stage2, zext_ln290_17_fu_1780_p1, ap_block_pp0_stage3, zext_ln290_18_fu_1900_p1, ap_block_pp0_stage4, zext_ln290_19_fu_2104_p1, ap_block_pp0_stage5, zext_ln290_20_fu_2308_p1, ap_block_pp0_stage6, zext_ln290_21_fu_2510_p1, ap_block_pp0_stage7, zext_ln290_22_fu_2714_p1, ap_block_pp0_stage0, zext_ln290_23_fu_2918_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            regions_center_0_address0 <= zext_ln290_23_fu_2918_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            regions_center_0_address0 <= zext_ln290_22_fu_2714_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            regions_center_0_address0 <= zext_ln290_21_fu_2510_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            regions_center_0_address0 <= zext_ln290_20_fu_2308_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            regions_center_0_address0 <= zext_ln290_19_fu_2104_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            regions_center_0_address0 <= zext_ln290_18_fu_1900_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            regions_center_0_address0 <= zext_ln290_17_fu_1780_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            regions_center_0_address0 <= zext_ln290_16_fu_1615_p1(12 - 1 downto 0);
        else 
            regions_center_0_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    regions_center_0_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, zext_ln290_fu_1497_p1, ap_block_pp0_stage2, zext_ln290_1_fu_1720_p1, ap_block_pp0_stage3, zext_ln290_2_fu_1840_p1, ap_block_pp0_stage4, zext_ln290_3_fu_2044_p1, ap_block_pp0_stage5, zext_ln290_4_fu_2248_p1, ap_block_pp0_stage6, zext_ln290_5_fu_2450_p1, ap_block_pp0_stage7, zext_ln290_6_fu_2654_p1, ap_block_pp0_stage0, zext_ln290_7_fu_2858_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            regions_center_0_address1 <= zext_ln290_7_fu_2858_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            regions_center_0_address1 <= zext_ln290_6_fu_2654_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            regions_center_0_address1 <= zext_ln290_5_fu_2450_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            regions_center_0_address1 <= zext_ln290_4_fu_2248_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            regions_center_0_address1 <= zext_ln290_3_fu_2044_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            regions_center_0_address1 <= zext_ln290_2_fu_1840_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            regions_center_0_address1 <= zext_ln290_1_fu_1720_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            regions_center_0_address1 <= zext_ln290_fu_1497_p1(12 - 1 downto 0);
        else 
            regions_center_0_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    regions_center_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            regions_center_0_ce0 <= ap_const_logic_1;
        else 
            regions_center_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    regions_center_0_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            regions_center_0_ce1 <= ap_const_logic_1;
        else 
            regions_center_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    regions_center_1_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, zext_ln290_24_fu_1633_p1, ap_block_pp0_stage2, zext_ln290_25_fu_1790_p1, ap_block_pp0_stage3, zext_ln290_26_fu_1910_p1, ap_block_pp0_stage4, zext_ln290_27_fu_2114_p1, ap_block_pp0_stage5, zext_ln290_28_fu_2318_p1, ap_block_pp0_stage6, zext_ln290_29_fu_2520_p1, ap_block_pp0_stage7, zext_ln290_30_fu_2724_p1, ap_block_pp0_stage0, zext_ln290_31_fu_2928_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            regions_center_1_address0 <= zext_ln290_31_fu_2928_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            regions_center_1_address0 <= zext_ln290_30_fu_2724_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            regions_center_1_address0 <= zext_ln290_29_fu_2520_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            regions_center_1_address0 <= zext_ln290_28_fu_2318_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            regions_center_1_address0 <= zext_ln290_27_fu_2114_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            regions_center_1_address0 <= zext_ln290_26_fu_1910_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            regions_center_1_address0 <= zext_ln290_25_fu_1790_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            regions_center_1_address0 <= zext_ln290_24_fu_1633_p1(12 - 1 downto 0);
        else 
            regions_center_1_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    regions_center_1_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, zext_ln290_8_fu_1515_p1, ap_block_pp0_stage2, zext_ln290_9_fu_1730_p1, ap_block_pp0_stage3, zext_ln290_10_fu_1850_p1, ap_block_pp0_stage4, zext_ln290_11_fu_2054_p1, ap_block_pp0_stage5, zext_ln290_12_fu_2258_p1, ap_block_pp0_stage6, zext_ln290_13_fu_2460_p1, ap_block_pp0_stage7, zext_ln290_14_fu_2664_p1, ap_block_pp0_stage0, zext_ln290_15_fu_2868_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            regions_center_1_address1 <= zext_ln290_15_fu_2868_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            regions_center_1_address1 <= zext_ln290_14_fu_2664_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            regions_center_1_address1 <= zext_ln290_13_fu_2460_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            regions_center_1_address1 <= zext_ln290_12_fu_2258_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            regions_center_1_address1 <= zext_ln290_11_fu_2054_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            regions_center_1_address1 <= zext_ln290_10_fu_1850_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            regions_center_1_address1 <= zext_ln290_9_fu_1730_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            regions_center_1_address1 <= zext_ln290_8_fu_1515_p1(12 - 1 downto 0);
        else 
            regions_center_1_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    regions_center_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            regions_center_1_ce0 <= ap_const_logic_1;
        else 
            regions_center_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    regions_center_1_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            regions_center_1_ce1 <= ap_const_logic_1;
        else 
            regions_center_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    regions_max_0_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, zext_ln296_16_fu_1579_p1, ap_block_pp0_stage2, zext_ln296_17_fu_1760_p1, ap_block_pp0_stage3, zext_ln296_18_fu_1880_p1, ap_block_pp0_stage4, zext_ln296_19_fu_2084_p1, ap_block_pp0_stage5, zext_ln296_20_fu_2288_p1, ap_block_pp0_stage6, zext_ln296_21_fu_2490_p1, ap_block_pp0_stage7, zext_ln296_22_fu_2694_p1, ap_block_pp0_stage0, zext_ln296_23_fu_2898_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            regions_max_0_address0 <= zext_ln296_23_fu_2898_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            regions_max_0_address0 <= zext_ln296_22_fu_2694_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            regions_max_0_address0 <= zext_ln296_21_fu_2490_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            regions_max_0_address0 <= zext_ln296_20_fu_2288_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            regions_max_0_address0 <= zext_ln296_19_fu_2084_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            regions_max_0_address0 <= zext_ln296_18_fu_1880_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            regions_max_0_address0 <= zext_ln296_17_fu_1760_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            regions_max_0_address0 <= zext_ln296_16_fu_1579_p1(12 - 1 downto 0);
        else 
            regions_max_0_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    regions_max_0_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, zext_ln295_16_fu_1461_p1, ap_block_pp0_stage2, zext_ln295_17_fu_1700_p1, ap_block_pp0_stage3, zext_ln295_18_fu_1820_p1, ap_block_pp0_stage4, zext_ln295_19_fu_2024_p1, ap_block_pp0_stage5, zext_ln295_20_fu_2228_p1, ap_block_pp0_stage6, zext_ln295_21_fu_2430_p1, ap_block_pp0_stage7, zext_ln295_22_fu_2634_p1, ap_block_pp0_stage0, zext_ln295_23_fu_2838_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            regions_max_0_address1 <= zext_ln295_23_fu_2838_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            regions_max_0_address1 <= zext_ln295_22_fu_2634_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            regions_max_0_address1 <= zext_ln295_21_fu_2430_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            regions_max_0_address1 <= zext_ln295_20_fu_2228_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            regions_max_0_address1 <= zext_ln295_19_fu_2024_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            regions_max_0_address1 <= zext_ln295_18_fu_1820_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            regions_max_0_address1 <= zext_ln295_17_fu_1700_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            regions_max_0_address1 <= zext_ln295_16_fu_1461_p1(12 - 1 downto 0);
        else 
            regions_max_0_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    regions_max_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            regions_max_0_ce0 <= ap_const_logic_1;
        else 
            regions_max_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    regions_max_0_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            regions_max_0_ce1 <= ap_const_logic_1;
        else 
            regions_max_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    regions_max_1_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, zext_ln296_24_fu_1597_p1, ap_block_pp0_stage2, zext_ln296_25_fu_1770_p1, ap_block_pp0_stage3, zext_ln296_26_fu_1890_p1, ap_block_pp0_stage4, zext_ln296_27_fu_2094_p1, ap_block_pp0_stage5, zext_ln296_28_fu_2298_p1, ap_block_pp0_stage6, zext_ln296_29_fu_2500_p1, ap_block_pp0_stage7, zext_ln296_30_fu_2704_p1, ap_block_pp0_stage0, zext_ln296_31_fu_2908_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            regions_max_1_address0 <= zext_ln296_31_fu_2908_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            regions_max_1_address0 <= zext_ln296_30_fu_2704_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            regions_max_1_address0 <= zext_ln296_29_fu_2500_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            regions_max_1_address0 <= zext_ln296_28_fu_2298_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            regions_max_1_address0 <= zext_ln296_27_fu_2094_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            regions_max_1_address0 <= zext_ln296_26_fu_1890_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            regions_max_1_address0 <= zext_ln296_25_fu_1770_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            regions_max_1_address0 <= zext_ln296_24_fu_1597_p1(12 - 1 downto 0);
        else 
            regions_max_1_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    regions_max_1_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, zext_ln295_24_fu_1479_p1, ap_block_pp0_stage2, zext_ln295_25_fu_1710_p1, ap_block_pp0_stage3, zext_ln295_26_fu_1830_p1, ap_block_pp0_stage4, zext_ln295_27_fu_2034_p1, ap_block_pp0_stage5, zext_ln295_28_fu_2238_p1, ap_block_pp0_stage6, zext_ln295_29_fu_2440_p1, ap_block_pp0_stage7, zext_ln295_30_fu_2644_p1, ap_block_pp0_stage0, zext_ln295_31_fu_2848_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            regions_max_1_address1 <= zext_ln295_31_fu_2848_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            regions_max_1_address1 <= zext_ln295_30_fu_2644_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            regions_max_1_address1 <= zext_ln295_29_fu_2440_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            regions_max_1_address1 <= zext_ln295_28_fu_2238_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            regions_max_1_address1 <= zext_ln295_27_fu_2034_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            regions_max_1_address1 <= zext_ln295_26_fu_1830_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            regions_max_1_address1 <= zext_ln295_25_fu_1710_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            regions_max_1_address1 <= zext_ln295_24_fu_1479_p1(12 - 1 downto 0);
        else 
            regions_max_1_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    regions_max_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            regions_max_1_ce0 <= ap_const_logic_1;
        else 
            regions_max_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    regions_max_1_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            regions_max_1_ce1 <= ap_const_logic_1;
        else 
            regions_max_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    regions_min_0_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, zext_ln296_fu_1543_p1, ap_block_pp0_stage2, zext_ln296_1_fu_1740_p1, ap_block_pp0_stage3, zext_ln296_2_fu_1860_p1, ap_block_pp0_stage4, zext_ln296_3_fu_2064_p1, ap_block_pp0_stage5, zext_ln296_4_fu_2268_p1, ap_block_pp0_stage6, zext_ln296_5_fu_2470_p1, ap_block_pp0_stage7, zext_ln296_6_fu_2674_p1, ap_block_pp0_stage0, zext_ln296_7_fu_2878_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            regions_min_0_address0 <= zext_ln296_7_fu_2878_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            regions_min_0_address0 <= zext_ln296_6_fu_2674_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            regions_min_0_address0 <= zext_ln296_5_fu_2470_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            regions_min_0_address0 <= zext_ln296_4_fu_2268_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            regions_min_0_address0 <= zext_ln296_3_fu_2064_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            regions_min_0_address0 <= zext_ln296_2_fu_1860_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            regions_min_0_address0 <= zext_ln296_1_fu_1740_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            regions_min_0_address0 <= zext_ln296_fu_1543_p1(12 - 1 downto 0);
        else 
            regions_min_0_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    regions_min_0_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, zext_ln295_fu_1425_p1, ap_block_pp0_stage1, zext_ln295_1_fu_1680_p1, ap_block_pp0_stage2, zext_ln295_2_fu_1800_p1, ap_block_pp0_stage3, zext_ln295_3_fu_2004_p1, ap_block_pp0_stage4, zext_ln295_4_fu_2208_p1, ap_block_pp0_stage5, zext_ln295_5_fu_2410_p1, ap_block_pp0_stage6, zext_ln295_6_fu_2614_p1, ap_block_pp0_stage7, zext_ln295_7_fu_2818_p1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            regions_min_0_address1 <= zext_ln295_7_fu_2818_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            regions_min_0_address1 <= zext_ln295_6_fu_2614_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            regions_min_0_address1 <= zext_ln295_5_fu_2410_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            regions_min_0_address1 <= zext_ln295_4_fu_2208_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            regions_min_0_address1 <= zext_ln295_3_fu_2004_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            regions_min_0_address1 <= zext_ln295_2_fu_1800_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            regions_min_0_address1 <= zext_ln295_1_fu_1680_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            regions_min_0_address1 <= zext_ln295_fu_1425_p1(12 - 1 downto 0);
        else 
            regions_min_0_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    regions_min_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            regions_min_0_ce0 <= ap_const_logic_1;
        else 
            regions_min_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    regions_min_0_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            regions_min_0_ce1 <= ap_const_logic_1;
        else 
            regions_min_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    regions_min_1_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, zext_ln296_8_fu_1561_p1, ap_block_pp0_stage2, zext_ln296_9_fu_1750_p1, ap_block_pp0_stage3, zext_ln296_10_fu_1870_p1, ap_block_pp0_stage4, zext_ln296_11_fu_2074_p1, ap_block_pp0_stage5, zext_ln296_12_fu_2278_p1, ap_block_pp0_stage6, zext_ln296_13_fu_2480_p1, ap_block_pp0_stage7, zext_ln296_14_fu_2684_p1, ap_block_pp0_stage0, zext_ln296_15_fu_2888_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            regions_min_1_address0 <= zext_ln296_15_fu_2888_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            regions_min_1_address0 <= zext_ln296_14_fu_2684_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            regions_min_1_address0 <= zext_ln296_13_fu_2480_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            regions_min_1_address0 <= zext_ln296_12_fu_2278_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            regions_min_1_address0 <= zext_ln296_11_fu_2074_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            regions_min_1_address0 <= zext_ln296_10_fu_1870_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            regions_min_1_address0 <= zext_ln296_9_fu_1750_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            regions_min_1_address0 <= zext_ln296_8_fu_1561_p1(12 - 1 downto 0);
        else 
            regions_min_1_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    regions_min_1_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, zext_ln295_8_fu_1443_p1, ap_block_pp0_stage2, zext_ln295_9_fu_1690_p1, ap_block_pp0_stage3, zext_ln295_10_fu_1810_p1, ap_block_pp0_stage4, zext_ln295_11_fu_2014_p1, ap_block_pp0_stage5, zext_ln295_12_fu_2218_p1, ap_block_pp0_stage6, zext_ln295_13_fu_2420_p1, ap_block_pp0_stage7, zext_ln295_14_fu_2624_p1, ap_block_pp0_stage0, zext_ln295_15_fu_2828_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            regions_min_1_address1 <= zext_ln295_15_fu_2828_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            regions_min_1_address1 <= zext_ln295_14_fu_2624_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            regions_min_1_address1 <= zext_ln295_13_fu_2420_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            regions_min_1_address1 <= zext_ln295_12_fu_2218_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            regions_min_1_address1 <= zext_ln295_11_fu_2014_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            regions_min_1_address1 <= zext_ln295_10_fu_1810_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            regions_min_1_address1 <= zext_ln295_9_fu_1690_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            regions_min_1_address1 <= zext_ln295_8_fu_1443_p1(12 - 1 downto 0);
        else 
            regions_min_1_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    regions_min_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            regions_min_1_ce0 <= ap_const_logic_1;
        else 
            regions_min_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    regions_min_1_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            regions_min_1_ce1 <= ap_const_logic_1;
        else 
            regions_min_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    sc_2_fu_3693_p3 <= 
        overlap_7_reg_5086_pp0_iter4_reg when (and_ln308_fu_3674_p2(0) = '1') else 
        sc_fu_3689_p1;
    sc_fu_3689_p1 <= xor_ln312_fu_3683_p2;
    score_2_fu_3954_p3 <= 
        tmp_score_4_reg_5148 when (or_ln329_fu_3948_p2(0) = '1') else 
        score_load_reg_5135;
    score_3_fu_3972_p3 <= 
        score_2_fu_3954_p3 when (icmp_ln1065_reg_4301_pp0_iter5_reg(0) = '1') else 
        score_load_reg_5135;
    tmp_116_fu_1417_p3 <= (add_ln295_fu_1412_p2 & ap_const_lv3_0);
    tmp_117_fu_1435_p3 <= (add_ln295_1_fu_1430_p2 & ap_const_lv3_0);
    tmp_118_fu_1453_p3 <= (add_ln295_2_fu_1448_p2 & ap_const_lv3_0);
    tmp_119_fu_1471_p3 <= (add_ln295_3_fu_1466_p2 & ap_const_lv3_0);
    tmp_120_fu_1489_p3 <= (add_ln290_fu_1484_p2 & ap_const_lv3_0);
    tmp_121_fu_1507_p3 <= (add_ln290_1_fu_1502_p2 & ap_const_lv3_0);
    tmp_122_fu_1535_p3 <= (add_ln296_fu_1530_p2 & ap_const_lv3_0);
    tmp_123_fu_1553_p3 <= (add_ln296_1_fu_1548_p2 & ap_const_lv3_0);
    tmp_124_fu_1571_p3 <= (add_ln296_2_fu_1566_p2 & ap_const_lv3_0);
    tmp_125_fu_1589_p3 <= (add_ln296_3_fu_1584_p2 & ap_const_lv3_0);
    tmp_126_fu_1607_p3 <= (add_ln290_2_fu_1602_p2 & ap_const_lv3_0);
    tmp_127_fu_1625_p3 <= (add_ln290_3_fu_1620_p2 & ap_const_lv3_0);
    tmp_21_fu_1919_p4 <= bitcast_ln298_fu_1915_p1(30 downto 23);
    tmp_22_fu_1937_p4 <= bitcast_ln298_1_fu_1933_p1(30 downto 23);
    tmp_24_fu_3216_p4 <= bitcast_ln302_fu_3213_p1(30 downto 23);
    tmp_26_fu_2123_p4 <= bitcast_ln298_2_fu_2119_p1(30 downto 23);
    tmp_27_fu_2141_p4 <= bitcast_ln298_3_fu_2137_p1(30 downto 23);
    tmp_29_fu_3271_p4 <= bitcast_ln302_1_fu_3268_p1(30 downto 23);
    tmp_31_fu_2326_p4 <= bitcast_ln298_4_fu_2323_p1(30 downto 23);
    tmp_32_fu_2343_p4 <= bitcast_ln298_5_fu_2340_p1(30 downto 23);
    tmp_34_fu_3326_p4 <= bitcast_ln302_2_fu_3323_p1(30 downto 23);
    tmp_36_fu_2529_p4 <= bitcast_ln298_6_fu_2525_p1(30 downto 23);
    tmp_37_fu_2547_p4 <= bitcast_ln298_7_fu_2543_p1(30 downto 23);
    tmp_39_fu_3381_p4 <= bitcast_ln302_3_fu_3378_p1(30 downto 23);
    tmp_41_fu_2733_p4 <= bitcast_ln298_8_fu_2729_p1(30 downto 23);
    tmp_42_fu_2751_p4 <= bitcast_ln298_9_fu_2747_p1(30 downto 23);
    tmp_44_fu_3436_p4 <= bitcast_ln302_4_fu_3433_p1(30 downto 23);
    tmp_46_fu_2937_p4 <= bitcast_ln298_10_fu_2933_p1(30 downto 23);
    tmp_47_fu_2955_p4 <= bitcast_ln298_11_fu_2951_p1(30 downto 23);
    tmp_49_fu_3484_p4 <= bitcast_ln302_5_fu_3481_p1(30 downto 23);
    tmp_51_fu_3036_p4 <= bitcast_ln298_12_fu_3033_p1(30 downto 23);
    tmp_52_fu_3053_p4 <= bitcast_ln298_13_fu_3050_p1(30 downto 23);
    tmp_54_fu_3546_p4 <= bitcast_ln302_6_fu_3543_p1(30 downto 23);
    tmp_56_fu_3126_p4 <= bitcast_ln298_14_fu_3122_p1(30 downto 23);
    tmp_57_fu_3144_p4 <= bitcast_ln298_15_fu_3140_p1(30 downto 23);
    tmp_59_fu_3594_p4 <= bitcast_ln302_7_fu_3591_p1(30 downto 23);
    tmp_61_fu_3642_p4 <= bitcast_ln308_fu_3639_p1(30 downto 23);
    tmp_63_fu_3736_p4 <= bitcast_ln316_fu_3733_p1(30 downto 23);
    tmp_64_fu_3753_p4 <= bitcast_ln316_1_fu_3750_p1(30 downto 23);
    tmp_66_fu_3869_p4 <= bitcast_ln329_fu_3866_p1(30 downto 23);
    tmp_67_fu_3886_p4 <= bitcast_ln329_1_fu_3883_p1(30 downto 23);
    tmp_fu_3859_p3 <= merge_1_1_reg_5122(31 downto 31);
    tmp_other_5_fu_3835_p3 <= 
        ap_const_lv32_FFFFFFFF when (icmp_ln1065_reg_4301_pp0_iter5_reg(0) = '1') else 
        tmp_other_6_fu_3821_p3;
    tmp_other_6_fu_3821_p3 <= 
        i_real_3_reg_4090_pp0_iter5_reg when (or_ln316_fu_3815_p2(0) = '1') else 
        tmp_other_fu_130;
    tmp_score_3_fu_3842_p3 <= 
        ap_const_lv32_0 when (icmp_ln1065_reg_4301_pp0_iter5_reg(0) = '1') else 
        tmp_score_4_fu_3828_p3;
    tmp_score_4_fu_3828_p3 <= 
        sc_2_reg_5108 when (or_ln316_fu_3815_p2(0) = '1') else 
        tmp_score_load_reg_5115;
    trunc_ln251_1_fu_1669_p1 <= i_real_3_reg_4090(1 - 1 downto 0);
    trunc_ln251_fu_1398_p1 <= k_real_1_fu_122(1 - 1 downto 0);
    trunc_ln298_10_fu_2947_p1 <= bitcast_ln298_10_fu_2933_p1(23 - 1 downto 0);
    trunc_ln298_11_fu_2965_p1 <= bitcast_ln298_11_fu_2951_p1(23 - 1 downto 0);
    trunc_ln298_12_fu_3046_p1 <= bitcast_ln298_12_fu_3033_p1(23 - 1 downto 0);
    trunc_ln298_13_fu_3063_p1 <= bitcast_ln298_13_fu_3050_p1(23 - 1 downto 0);
    trunc_ln298_14_fu_3136_p1 <= bitcast_ln298_14_fu_3122_p1(23 - 1 downto 0);
    trunc_ln298_15_fu_3154_p1 <= bitcast_ln298_15_fu_3140_p1(23 - 1 downto 0);
    trunc_ln298_1_fu_1947_p1 <= bitcast_ln298_1_fu_1933_p1(23 - 1 downto 0);
    trunc_ln298_2_fu_2133_p1 <= bitcast_ln298_2_fu_2119_p1(23 - 1 downto 0);
    trunc_ln298_3_fu_2151_p1 <= bitcast_ln298_3_fu_2137_p1(23 - 1 downto 0);
    trunc_ln298_4_fu_2336_p1 <= bitcast_ln298_4_fu_2323_p1(23 - 1 downto 0);
    trunc_ln298_5_fu_2353_p1 <= bitcast_ln298_5_fu_2340_p1(23 - 1 downto 0);
    trunc_ln298_6_fu_2539_p1 <= bitcast_ln298_6_fu_2525_p1(23 - 1 downto 0);
    trunc_ln298_7_fu_2557_p1 <= bitcast_ln298_7_fu_2543_p1(23 - 1 downto 0);
    trunc_ln298_8_fu_2743_p1 <= bitcast_ln298_8_fu_2729_p1(23 - 1 downto 0);
    trunc_ln298_9_fu_2761_p1 <= bitcast_ln298_9_fu_2747_p1(23 - 1 downto 0);
    trunc_ln298_fu_1929_p1 <= bitcast_ln298_fu_1915_p1(23 - 1 downto 0);
    trunc_ln302_1_fu_3281_p1 <= bitcast_ln302_1_fu_3268_p1(23 - 1 downto 0);
    trunc_ln302_2_fu_3336_p1 <= bitcast_ln302_2_fu_3323_p1(23 - 1 downto 0);
    trunc_ln302_3_fu_3391_p1 <= bitcast_ln302_3_fu_3378_p1(23 - 1 downto 0);
    trunc_ln302_4_fu_3446_p1 <= bitcast_ln302_4_fu_3433_p1(23 - 1 downto 0);
    trunc_ln302_5_fu_3494_p1 <= bitcast_ln302_5_fu_3481_p1(23 - 1 downto 0);
    trunc_ln302_6_fu_3556_p1 <= bitcast_ln302_6_fu_3543_p1(23 - 1 downto 0);
    trunc_ln302_7_fu_3604_p1 <= bitcast_ln302_7_fu_3591_p1(23 - 1 downto 0);
    trunc_ln302_fu_3226_p1 <= bitcast_ln302_fu_3213_p1(23 - 1 downto 0);
    trunc_ln308_fu_3652_p1 <= bitcast_ln308_fu_3639_p1(23 - 1 downto 0);
    trunc_ln316_1_fu_3763_p1 <= bitcast_ln316_1_fu_3750_p1(23 - 1 downto 0);
    trunc_ln316_fu_3746_p1 <= bitcast_ln316_fu_3733_p1(23 - 1 downto 0);
    trunc_ln329_1_fu_3896_p1 <= bitcast_ln329_1_fu_3883_p1(23 - 1 downto 0);
    trunc_ln329_fu_3879_p1 <= bitcast_ln329_fu_3866_p1(23 - 1 downto 0);
    xor_ln312_fu_3683_p2 <= (bitcast_ln312_fu_3679_p1 xor ap_const_lv32_80000000);
    zext_ln290_10_fu_1850_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln290_8_fu_1845_p2),64));
    zext_ln290_11_fu_2054_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln290_9_fu_2049_p2),64));
    zext_ln290_12_fu_2258_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln290_10_fu_2253_p2),64));
    zext_ln290_13_fu_2460_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln290_11_fu_2455_p2),64));
    zext_ln290_14_fu_2664_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln290_12_fu_2659_p2),64));
    zext_ln290_15_fu_2868_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln290_13_fu_2863_p2),64));
    zext_ln290_16_fu_1615_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_126_fu_1607_p3),64));
    zext_ln290_17_fu_1780_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln290_14_fu_1775_p2),64));
    zext_ln290_18_fu_1900_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln290_15_fu_1895_p2),64));
    zext_ln290_19_fu_2104_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln290_16_fu_2099_p2),64));
    zext_ln290_1_fu_1720_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln290_fu_1715_p2),64));
    zext_ln290_20_fu_2308_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln290_17_fu_2303_p2),64));
    zext_ln290_21_fu_2510_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln290_18_fu_2505_p2),64));
    zext_ln290_22_fu_2714_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln290_19_fu_2709_p2),64));
    zext_ln290_23_fu_2918_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln290_20_fu_2913_p2),64));
    zext_ln290_24_fu_1633_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_127_fu_1625_p3),64));
    zext_ln290_25_fu_1790_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln290_21_fu_1785_p2),64));
    zext_ln290_26_fu_1910_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln290_22_fu_1905_p2),64));
    zext_ln290_27_fu_2114_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln290_23_fu_2109_p2),64));
    zext_ln290_28_fu_2318_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln290_24_fu_2313_p2),64));
    zext_ln290_29_fu_2520_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln290_25_fu_2515_p2),64));
    zext_ln290_2_fu_1840_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln290_1_fu_1835_p2),64));
    zext_ln290_30_fu_2724_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln290_26_fu_2719_p2),64));
    zext_ln290_31_fu_2928_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln290_27_fu_2923_p2),64));
    zext_ln290_3_fu_2044_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln290_2_fu_2039_p2),64));
    zext_ln290_4_fu_2248_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln290_3_fu_2243_p2),64));
    zext_ln290_5_fu_2450_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln290_4_fu_2445_p2),64));
    zext_ln290_6_fu_2654_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln290_5_fu_2649_p2),64));
    zext_ln290_7_fu_2858_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln290_6_fu_2853_p2),64));
    zext_ln290_8_fu_1515_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_121_fu_1507_p3),64));
    zext_ln290_9_fu_1730_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln290_7_fu_1725_p2),64));
    zext_ln290_fu_1497_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_120_fu_1489_p3),64));
    zext_ln295_10_fu_1810_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln295_8_fu_1805_p2),64));
    zext_ln295_11_fu_2014_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln295_9_fu_2009_p2),64));
    zext_ln295_12_fu_2218_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln295_10_fu_2213_p2),64));
    zext_ln295_13_fu_2420_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln295_11_fu_2415_p2),64));
    zext_ln295_14_fu_2624_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln295_12_fu_2619_p2),64));
    zext_ln295_15_fu_2828_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln295_13_fu_2823_p2),64));
    zext_ln295_16_fu_1461_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_118_fu_1453_p3),64));
    zext_ln295_17_fu_1700_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln295_14_fu_1695_p2),64));
    zext_ln295_18_fu_1820_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln295_15_fu_1815_p2),64));
    zext_ln295_19_fu_2024_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln295_16_fu_2019_p2),64));
    zext_ln295_1_fu_1680_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln295_fu_1675_p2),64));
    zext_ln295_20_fu_2228_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln295_17_fu_2223_p2),64));
    zext_ln295_21_fu_2430_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln295_18_fu_2425_p2),64));
    zext_ln295_22_fu_2634_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln295_19_fu_2629_p2),64));
    zext_ln295_23_fu_2838_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln295_20_fu_2833_p2),64));
    zext_ln295_24_fu_1479_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_119_fu_1471_p3),64));
    zext_ln295_25_fu_1710_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln295_21_fu_1705_p2),64));
    zext_ln295_26_fu_1830_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln295_22_fu_1825_p2),64));
    zext_ln295_27_fu_2034_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln295_23_fu_2029_p2),64));
    zext_ln295_28_fu_2238_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln295_24_fu_2233_p2),64));
    zext_ln295_29_fu_2440_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln295_25_fu_2435_p2),64));
    zext_ln295_2_fu_1800_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln295_1_fu_1795_p2),64));
    zext_ln295_30_fu_2644_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln295_26_fu_2639_p2),64));
    zext_ln295_31_fu_2848_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln295_27_fu_2843_p2),64));
    zext_ln295_3_fu_2004_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln295_2_fu_1999_p2),64));
    zext_ln295_4_fu_2208_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln295_3_fu_2203_p2),64));
    zext_ln295_5_fu_2410_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln295_4_fu_2405_p2),64));
    zext_ln295_6_fu_2614_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln295_5_fu_2609_p2),64));
    zext_ln295_7_fu_2818_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln295_6_fu_2813_p2),64));
    zext_ln295_8_fu_1443_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_117_fu_1435_p3),64));
    zext_ln295_9_fu_1690_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln295_7_fu_1685_p2),64));
    zext_ln295_fu_1425_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_116_fu_1417_p3),64));
    zext_ln296_10_fu_1870_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln296_8_fu_1865_p2),64));
    zext_ln296_11_fu_2074_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln296_9_fu_2069_p2),64));
    zext_ln296_12_fu_2278_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln296_10_fu_2273_p2),64));
    zext_ln296_13_fu_2480_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln296_11_fu_2475_p2),64));
    zext_ln296_14_fu_2684_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln296_12_fu_2679_p2),64));
    zext_ln296_15_fu_2888_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln296_13_fu_2883_p2),64));
    zext_ln296_16_fu_1579_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_124_fu_1571_p3),64));
    zext_ln296_17_fu_1760_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln296_14_fu_1755_p2),64));
    zext_ln296_18_fu_1880_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln296_15_fu_1875_p2),64));
    zext_ln296_19_fu_2084_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln296_16_fu_2079_p2),64));
    zext_ln296_1_fu_1740_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln296_fu_1735_p2),64));
    zext_ln296_20_fu_2288_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln296_17_fu_2283_p2),64));
    zext_ln296_21_fu_2490_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln296_18_fu_2485_p2),64));
    zext_ln296_22_fu_2694_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln296_19_fu_2689_p2),64));
    zext_ln296_23_fu_2898_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln296_20_fu_2893_p2),64));
    zext_ln296_24_fu_1597_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_125_fu_1589_p3),64));
    zext_ln296_25_fu_1770_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln296_21_fu_1765_p2),64));
    zext_ln296_26_fu_1890_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln296_22_fu_1885_p2),64));
    zext_ln296_27_fu_2094_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln296_23_fu_2089_p2),64));
    zext_ln296_28_fu_2298_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln296_24_fu_2293_p2),64));
    zext_ln296_29_fu_2500_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln296_25_fu_2495_p2),64));
    zext_ln296_2_fu_1860_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln296_1_fu_1855_p2),64));
    zext_ln296_30_fu_2704_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln296_26_fu_2699_p2),64));
    zext_ln296_31_fu_2908_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln296_27_fu_2903_p2),64));
    zext_ln296_3_fu_2064_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln296_2_fu_2059_p2),64));
    zext_ln296_4_fu_2268_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln296_3_fu_2263_p2),64));
    zext_ln296_5_fu_2470_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln296_4_fu_2465_p2),64));
    zext_ln296_6_fu_2674_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln296_5_fu_2669_p2),64));
    zext_ln296_7_fu_2878_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln296_6_fu_2873_p2),64));
    zext_ln296_8_fu_1561_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_123_fu_1553_p3),64));
    zext_ln296_9_fu_1750_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln296_7_fu_1745_p2),64));
    zext_ln296_fu_1543_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_122_fu_1535_p3),64));
end behav;
