// Seed: 4253059711
module module_0;
  assign id_1 = -1;
  assign module_2.id_7 = 0;
  localparam id_2 = -1;
endmodule
module module_1 (
    output supply0 id_0
);
  wire id_2 = id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_3;
  tri0 id_4;
  tri1 id_5 = 1;
  assign id_3 = -1'b0;
  wire id_6;
  assign id_4 = 1;
  wire id_7;
endmodule
module module_2 (
    output tri id_0,
    input logic id_1,
    input tri1 id_2,
    output tri1 id_3,
    input tri1 id_4,
    output wire id_5,
    input uwire id_6,
    input tri0 id_7,
    input supply0 id_8,
    output wand id_9,
    input uwire id_10,
    output tri1 id_11,
    output logic id_12
);
  always @(posedge -1) id_12 <= id_1;
  assign id_5 = id_10;
  module_0 modCall_1 ();
endmodule
