xpm_cdc.sv,systemverilog,xpm,../../../../../vivado_tool/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../ipstatic"incdir="../../../ipstatic"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../vivado_tool/Vivado/2022.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../ipstatic"incdir="../../../ipstatic"
clock_gen_24MHz_clk_wiz.v,verilog,xil_defaultlib,../../../../masterDesign.gen/sources_1/ip/clock_gen_24MHz/clock_gen_24MHz_clk_wiz.v,incdir="../../../ipstatic"incdir="../../../ipstatic"
clock_gen_24MHz.v,verilog,xil_defaultlib,../../../../masterDesign.gen/sources_1/ip/clock_gen_24MHz/clock_gen_24MHz.v,incdir="../../../ipstatic"incdir="../../../ipstatic"
glbl.v,Verilog,xil_defaultlib,glbl.v
