// Seed: 1975653205
module module_0;
  id_1 :
  assert property (@(posedge {-1{id_1}} or 1) id_1) begin : LABEL_0
    id_2 <= 1;
  end
  always begin : LABEL_0
    id_1 <= id_1;
  end
  wire id_3;
endmodule
module module_1 ();
  wire id_1;
  assign id_2 = id_2#(id_2, 1);
  module_0 modCall_1 ();
endmodule
module module_2 ();
  module_0 modCall_1 ();
endmodule
module module_3 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  bit id_3;
  bit id_4, id_5;
  always begin : LABEL_0
    begin : LABEL_0
      id_3 <= id_5;
      id_2 <= -1;
    end
  end
  module_0 modCall_1 ();
  assign id_3 = 1;
endmodule
