{"vcs1":{"timestamp_begin":1740661389.201838100, "rt":3.32, "ut":3.11, "st":0.16}}
{"vcselab":{"timestamp_begin":1740661392.595472694, "rt":0.26, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1740661392.906355550, "rt":0.23, "ut":0.12, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740661388.929510201}
{"VCS_COMP_START_TIME": 1740661388.929510201}
{"VCS_COMP_END_TIME": 1740661393.191569426}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1n ../testbench/top.sv -o simv"}
{"vcs1": {"peak_mem": 286092}}
{"vcselab": {"peak_mem": 133964}}
