<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/sam3/include/sam3x8e/component/component_uart.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_a1d039e69ef81a8c670cbed92a393078.html">sam3</a></li><li class="navelem"><a class="el" href="dir_264279ae633fa28081e3c1ec0b296140.html">include</a></li><li class="navelem"><a class="el" href="dir_81b9cdde8d092086d6cbe3a87d7d2231.html">sam3x8e</a></li><li class="navelem"><a class="el" href="dir_846e10f924bf1973ca94b745835f666c.html">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">component_uart.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="component__uart_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *         SAM Software Package License</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Copyright (c) 2012, Atmel Corporation</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * modification, are permitted provided that the following condition is met:</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * - Redistributions of source code must retain the above copyright notice,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * this list of conditions and the disclaimer below.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Atmel&#39;s name may not be used to endorse or promote products derived from</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#ifndef _SAM3XA_UART_COMPONENT_</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define _SAM3XA_UART_COMPONENT_</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="struct_uart.html">   46</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="struct_uart.html#aeab0f2c902700600e94f5fa49c2c6a95">   47</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="struct_uart.html#aeab0f2c902700600e94f5fa49c2c6a95">UART_CR</a>;       </div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="struct_uart.html#a191b5259fff7bb1c1cfad7fd896f8508">   48</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_uart.html#a191b5259fff7bb1c1cfad7fd896f8508">UART_MR</a>;       </div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="struct_uart.html#a54ad03a6871c482693ecb8d594c8a749">   49</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="struct_uart.html#a54ad03a6871c482693ecb8d594c8a749">UART_IER</a>;      </div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="struct_uart.html#a31772162c5c19ad27a9ab7a6763a9b95">   50</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="struct_uart.html#a31772162c5c19ad27a9ab7a6763a9b95">UART_IDR</a>;      </div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="struct_uart.html#aa0e04d7070c01ca269e68415c7d2f67b">   51</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="struct_uart.html#aa0e04d7070c01ca269e68415c7d2f67b">UART_IMR</a>;      </div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="struct_uart.html#a1df7411deb697c13bee55b04de3583d1">   52</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="struct_uart.html#a1df7411deb697c13bee55b04de3583d1">UART_SR</a>;       </div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="struct_uart.html#aff6e997fb1e74c9959a16356ef173dc8">   53</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="struct_uart.html#aff6e997fb1e74c9959a16356ef173dc8">UART_RHR</a>;      </div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="struct_uart.html#aa44310151519797050b872f07d82461f">   54</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="struct_uart.html#aa44310151519797050b872f07d82461f">UART_THR</a>;      </div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="struct_uart.html#a55626a9bb6b29e2d7001235f256eb35b">   55</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_uart.html#a55626a9bb6b29e2d7001235f256eb35b">UART_BRGR</a>;     </div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="struct_uart.html#af051150a852c24c3b17b0aa23453ebb8">   56</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved1[55];</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="struct_uart.html#a8c44194fed1516a58ea2e05e772ff54c">   57</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_uart.html#a8c44194fed1516a58ea2e05e772ff54c">UART_RPR</a>;      </div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="struct_uart.html#ade3830519a820f1b73cb212cf54e3c69">   58</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_uart.html#ade3830519a820f1b73cb212cf54e3c69">UART_RCR</a>;      </div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="struct_uart.html#abf0641f3088a7627b5a35055f7b3a903">   59</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_uart.html#abf0641f3088a7627b5a35055f7b3a903">UART_TPR</a>;      </div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="struct_uart.html#a0db7dd32ebb099c55bc22c5174690e87">   60</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_uart.html#a0db7dd32ebb099c55bc22c5174690e87">UART_TCR</a>;      </div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="struct_uart.html#a4b904073343bc41bd6cc1a5b4a6fa7a3">   61</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_uart.html#a4b904073343bc41bd6cc1a5b4a6fa7a3">UART_RNPR</a>;     </div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="struct_uart.html#a77ccd07083d832d63b640d0974e7f11e">   62</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_uart.html#a77ccd07083d832d63b640d0974e7f11e">UART_RNCR</a>;     </div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="struct_uart.html#a8d31069d51c16bd81a756fbb6108d187">   63</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_uart.html#a8d31069d51c16bd81a756fbb6108d187">UART_TNPR</a>;     </div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="struct_uart.html#af4765fce310e1946f16771a1d44851b9">   64</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_uart.html#af4765fce310e1946f16771a1d44851b9">UART_TNCR</a>;     </div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="struct_uart.html#ac46c65534fbb682370b9b895b0cdcb94">   65</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="struct_uart.html#ac46c65534fbb682370b9b895b0cdcb94">UART_PTCR</a>;     </div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="struct_uart.html#ac87cd06a5dfd7b6daa7b69a65a192f6c">   66</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="struct_uart.html#ac87cd06a5dfd7b6daa7b69a65a192f6c">UART_PTSR</a>;     </div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;} <a class="code" href="struct_uart.html">Uart</a>;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">/* -------- UART_CR : (UART Offset: 0x0000) Control Register -------- */</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#gab2193c2bb327b5df1c99da7956a07031">   70</a></span>&#160;<span class="preprocessor">#define UART_CR_RSTRX (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#gadb048d2ffec0172e0845678f564a1b4a">   71</a></span>&#160;<span class="preprocessor">#define UART_CR_RSTTX (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#ga5c00b17618413c54bda1d45350afb693">   72</a></span>&#160;<span class="preprocessor">#define UART_CR_RXEN (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#ga8fc6e9b08440c7c0c79312f16b66b5a8">   73</a></span>&#160;<span class="preprocessor">#define UART_CR_RXDIS (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#ga8a305762b980c740221e6ead8d8aee87">   74</a></span>&#160;<span class="preprocessor">#define UART_CR_TXEN (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#gab822b68f656ad659006963366cd63ce1">   75</a></span>&#160;<span class="preprocessor">#define UART_CR_TXDIS (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#gac3208ecbd03dcec5be5637b0b4e117ab">   76</a></span>&#160;<span class="preprocessor">#define UART_CR_RSTSTA (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- UART_MR : (UART Offset: 0x0004) Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#gadb97930851d207741b391ee435edf0de">   78</a></span>&#160;<span class="preprocessor">#define UART_MR_PAR_Pos 9</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#ga6472604aeb31778a318a83233c4d8608">   79</a></span>&#160;<span class="preprocessor">#define UART_MR_PAR_Msk (0x7u &lt;&lt; UART_MR_PAR_Pos) </span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#ga58e1dbcc23c373c5f04c6ab379358667">   80</a></span>&#160;<span class="preprocessor">#define   UART_MR_PAR_EVEN (0x0u &lt;&lt; 9) </span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#ga8c07ddf3d0b3b5ff6a5da3deb16305c1">   81</a></span>&#160;<span class="preprocessor">#define   UART_MR_PAR_ODD (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#ga317b78316846e62f55091f9efd658ba7">   82</a></span>&#160;<span class="preprocessor">#define   UART_MR_PAR_SPACE (0x2u &lt;&lt; 9) </span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#gad544c514b6bd05c616ea9d470b96a72f">   83</a></span>&#160;<span class="preprocessor">#define   UART_MR_PAR_MARK (0x3u &lt;&lt; 9) </span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#gaf355d1f016ec0085bc24f4ad2b31bd30">   84</a></span>&#160;<span class="preprocessor">#define   UART_MR_PAR_NO (0x4u &lt;&lt; 9) </span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#gadbe17e107662fa9f0d34d964911eb4bb">   85</a></span>&#160;<span class="preprocessor">#define UART_MR_CHMODE_Pos 14</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#gaae4c24ca9b88ad0fcc45c6525705d23c">   86</a></span>&#160;<span class="preprocessor">#define UART_MR_CHMODE_Msk (0x3u &lt;&lt; UART_MR_CHMODE_Pos) </span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#ga2761793c6a7ac89444965deb9147b9c7">   87</a></span>&#160;<span class="preprocessor">#define   UART_MR_CHMODE_NORMAL (0x0u &lt;&lt; 14) </span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#ga3e7e86c1dbd250fe7a0edd0a0bf712d1">   88</a></span>&#160;<span class="preprocessor">#define   UART_MR_CHMODE_AUTOMATIC (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#gaccdee7be5b1c4193e9b5db7a4470af3d">   89</a></span>&#160;<span class="preprocessor">#define   UART_MR_CHMODE_LOCAL_LOOPBACK (0x2u &lt;&lt; 14) </span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#ga8418adfee235ea37e74a0d9222724c13">   90</a></span>&#160;<span class="preprocessor">#define   UART_MR_CHMODE_REMOTE_LOOPBACK (0x3u &lt;&lt; 14) </span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- UART_IER : (UART Offset: 0x0008) Interrupt Enable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#gae91205d0a3bd44a7b29497c1035725f5">   92</a></span>&#160;<span class="preprocessor">#define UART_IER_RXRDY (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#ga7442c681ca6f58db5bfa79fa74942bc1">   93</a></span>&#160;<span class="preprocessor">#define UART_IER_TXRDY (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#gad0035b86bd77cd0773d14164fb030828">   94</a></span>&#160;<span class="preprocessor">#define UART_IER_ENDRX (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#ga69cf2f4ded77a2f01f0d8fd60931477e">   95</a></span>&#160;<span class="preprocessor">#define UART_IER_ENDTX (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#ga173a502ba67a72b18825ac86c9d4ab2d">   96</a></span>&#160;<span class="preprocessor">#define UART_IER_OVRE (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#ga7b48d18e45d9044a4b3f05a4cafa2f47">   97</a></span>&#160;<span class="preprocessor">#define UART_IER_FRAME (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#gacc9ba611c50f7b0bfe1cc1ce07abdbc7">   98</a></span>&#160;<span class="preprocessor">#define UART_IER_PARE (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#gafb01f4aeae498bfbf583c41acfbd778a">   99</a></span>&#160;<span class="preprocessor">#define UART_IER_TXEMPTY (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#ga76d77269c182d6f711a41ba4cdb4358e">  100</a></span>&#160;<span class="preprocessor">#define UART_IER_TXBUFE (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#gaa2a595ad6957b1c916ce5da3a3e74c56">  101</a></span>&#160;<span class="preprocessor">#define UART_IER_RXBUFF (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- UART_IDR : (UART Offset: 0x000C) Interrupt Disable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#ga444de2ead3afe527844d4f09a5f261d7">  103</a></span>&#160;<span class="preprocessor">#define UART_IDR_RXRDY (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#gab9d2b444a3c078333a81dc83eb3858fa">  104</a></span>&#160;<span class="preprocessor">#define UART_IDR_TXRDY (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#gabefac3374b2ccfce6c16b4b2188225c2">  105</a></span>&#160;<span class="preprocessor">#define UART_IDR_ENDRX (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#ga5a66ff73c9177d8997b72f9554c6d51f">  106</a></span>&#160;<span class="preprocessor">#define UART_IDR_ENDTX (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#ga7a2a8e703f4c639df2f6f9dce347f75d">  107</a></span>&#160;<span class="preprocessor">#define UART_IDR_OVRE (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#gad215eb6408b38155430ac6698bfb52ff">  108</a></span>&#160;<span class="preprocessor">#define UART_IDR_FRAME (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#ga57ea9f957abb40e20caf13095c4b76fe">  109</a></span>&#160;<span class="preprocessor">#define UART_IDR_PARE (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#ga94ed1f29d4531264d6986ed673b09445">  110</a></span>&#160;<span class="preprocessor">#define UART_IDR_TXEMPTY (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#gafff146cf4c6bf37df6c52a1968fe387f">  111</a></span>&#160;<span class="preprocessor">#define UART_IDR_TXBUFE (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#ga564b4ee1b0ad6a4f131fd88604b0754b">  112</a></span>&#160;<span class="preprocessor">#define UART_IDR_RXBUFF (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- UART_IMR : (UART Offset: 0x0010) Interrupt Mask Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#gadd034049fe946b9f5c0621371cb3d679">  114</a></span>&#160;<span class="preprocessor">#define UART_IMR_RXRDY (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#gaa2e5fea302bac49877aec951e51e9b0c">  115</a></span>&#160;<span class="preprocessor">#define UART_IMR_TXRDY (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#ga47198ddadf0afd8e33b5348a18811692">  116</a></span>&#160;<span class="preprocessor">#define UART_IMR_ENDRX (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#gae3ad630ad82e95b994e08cd7196df7a3">  117</a></span>&#160;<span class="preprocessor">#define UART_IMR_ENDTX (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#gaa82ecc6b26ab61b19a3429c3c6e5db9d">  118</a></span>&#160;<span class="preprocessor">#define UART_IMR_OVRE (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#ga8e344ba0f5ba7b6260231fd76e930139">  119</a></span>&#160;<span class="preprocessor">#define UART_IMR_FRAME (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#gaa0e99651b173e6d5068be7926e28f446">  120</a></span>&#160;<span class="preprocessor">#define UART_IMR_PARE (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#gab691d22dc36d8eb128e61dd8fbc10bd4">  121</a></span>&#160;<span class="preprocessor">#define UART_IMR_TXEMPTY (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#ga485c739b8d0ae4ecc45f7318e32fd4be">  122</a></span>&#160;<span class="preprocessor">#define UART_IMR_TXBUFE (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#gacf4475be35b13fa457a582185baf7784">  123</a></span>&#160;<span class="preprocessor">#define UART_IMR_RXBUFF (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- UART_SR : (UART Offset: 0x0014) Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#ga144517d950871c354322cafadf8a656e">  125</a></span>&#160;<span class="preprocessor">#define UART_SR_RXRDY (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#ga3ce32ca7b40e0f97c1c9893069aeba09">  126</a></span>&#160;<span class="preprocessor">#define UART_SR_TXRDY (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#gac7d01c682edb834347d17b048a8560a9">  127</a></span>&#160;<span class="preprocessor">#define UART_SR_ENDRX (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#ga866882a28b167c7836f1dd4891de1348">  128</a></span>&#160;<span class="preprocessor">#define UART_SR_ENDTX (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#ga0dea3a99cae075ae43e33867451246f3">  129</a></span>&#160;<span class="preprocessor">#define UART_SR_OVRE (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#gad41ad9c2fa5c5be16c53b845917b48e0">  130</a></span>&#160;<span class="preprocessor">#define UART_SR_FRAME (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#ga937c55851deda799bb2f2ee96e6fd81b">  131</a></span>&#160;<span class="preprocessor">#define UART_SR_PARE (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#gab3c2d147ce2624a3f11c45d2051828af">  132</a></span>&#160;<span class="preprocessor">#define UART_SR_TXEMPTY (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#ga09c5eb0ac470b0f7f443e73644dfb1ab">  133</a></span>&#160;<span class="preprocessor">#define UART_SR_TXBUFE (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#gad1276ea3454fbdd33fcf99436db93506">  134</a></span>&#160;<span class="preprocessor">#define UART_SR_RXBUFF (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- UART_RHR : (UART Offset: 0x0018) Receive Holding Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#ga28f6c82f55b0652c7200494c2ab2b271">  136</a></span>&#160;<span class="preprocessor">#define UART_RHR_RXCHR_Pos 0</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#gaba17d1d8d32862be836e832b08b8a269">  137</a></span>&#160;<span class="preprocessor">#define UART_RHR_RXCHR_Msk (0xffu &lt;&lt; UART_RHR_RXCHR_Pos) </span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- UART_THR : (UART Offset: 0x001C) Transmit Holding Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#ga576a896cd32287d9b6c3b8d19a70b6f1">  139</a></span>&#160;<span class="preprocessor">#define UART_THR_TXCHR_Pos 0</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#ga81879da01aac4e5cf429e9707ab48983">  140</a></span>&#160;<span class="preprocessor">#define UART_THR_TXCHR_Msk (0xffu &lt;&lt; UART_THR_TXCHR_Pos) </span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#ga2234b30af6b81e5870b59df7c2de935d">  141</a></span>&#160;<span class="preprocessor">#define UART_THR_TXCHR(value) ((UART_THR_TXCHR_Msk &amp; ((value) &lt;&lt; UART_THR_TXCHR_Pos)))</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">/* -------- UART_BRGR : (UART Offset: 0x0020) Baud Rate Generator Register -------- */</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#gabe3a466943beb76f450710c221602c20">  143</a></span>&#160;<span class="preprocessor">#define UART_BRGR_CD_Pos 0</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#ga73b3dd57455736468a4feb1ac356ccf5">  144</a></span>&#160;<span class="preprocessor">#define UART_BRGR_CD_Msk (0xffffu &lt;&lt; UART_BRGR_CD_Pos) </span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#gac9dea7b4cd4fbe4efc6c09f21aff1b9d">  145</a></span>&#160;<span class="preprocessor">#define UART_BRGR_CD(value) ((UART_BRGR_CD_Msk &amp; ((value) &lt;&lt; UART_BRGR_CD_Pos)))</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">/* -------- UART_RPR : (UART Offset: 0x100) Receive Pointer Register -------- */</span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#ga4162346ca936e9a8da1aacd3844667c0">  147</a></span>&#160;<span class="preprocessor">#define UART_RPR_RXPTR_Pos 0</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#ga61736cc8caca3ca62cf04b1daf4844e3">  148</a></span>&#160;<span class="preprocessor">#define UART_RPR_RXPTR_Msk (0xffffffffu &lt;&lt; UART_RPR_RXPTR_Pos) </span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#ga3f88020eadb0b472ff7b31a5863d203e">  149</a></span>&#160;<span class="preprocessor">#define UART_RPR_RXPTR(value) ((UART_RPR_RXPTR_Msk &amp; ((value) &lt;&lt; UART_RPR_RXPTR_Pos)))</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">/* -------- UART_RCR : (UART Offset: 0x104) Receive Counter Register -------- */</span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#ga1642bc4ca748d6abddb0a102d0706f6c">  151</a></span>&#160;<span class="preprocessor">#define UART_RCR_RXCTR_Pos 0</span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#ga14117f3fa1e47be3e415cac06ea04faf">  152</a></span>&#160;<span class="preprocessor">#define UART_RCR_RXCTR_Msk (0xffffu &lt;&lt; UART_RCR_RXCTR_Pos) </span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#gad77e664271427805b86193077bd93263">  153</a></span>&#160;<span class="preprocessor">#define UART_RCR_RXCTR(value) ((UART_RCR_RXCTR_Msk &amp; ((value) &lt;&lt; UART_RCR_RXCTR_Pos)))</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">/* -------- UART_TPR : (UART Offset: 0x108) Transmit Pointer Register -------- */</span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#gacd4d43620b9379a6e91878565e8be0a7">  155</a></span>&#160;<span class="preprocessor">#define UART_TPR_TXPTR_Pos 0</span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#ga11efe6a1b83cdf43dfcc8fdd8fd117a3">  156</a></span>&#160;<span class="preprocessor">#define UART_TPR_TXPTR_Msk (0xffffffffu &lt;&lt; UART_TPR_TXPTR_Pos) </span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#ga40f3827174563b214fbfc435767ba182">  157</a></span>&#160;<span class="preprocessor">#define UART_TPR_TXPTR(value) ((UART_TPR_TXPTR_Msk &amp; ((value) &lt;&lt; UART_TPR_TXPTR_Pos)))</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">/* -------- UART_TCR : (UART Offset: 0x10C) Transmit Counter Register -------- */</span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#ga7128ff6e67c05afe575cb533c317c605">  159</a></span>&#160;<span class="preprocessor">#define UART_TCR_TXCTR_Pos 0</span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#gac06dbb650815afa9d208190e5e41ed5f">  160</a></span>&#160;<span class="preprocessor">#define UART_TCR_TXCTR_Msk (0xffffu &lt;&lt; UART_TCR_TXCTR_Pos) </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#gaf4f1a81f7ba3149c5d17715f1c318d87">  161</a></span>&#160;<span class="preprocessor">#define UART_TCR_TXCTR(value) ((UART_TCR_TXCTR_Msk &amp; ((value) &lt;&lt; UART_TCR_TXCTR_Pos)))</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">/* -------- UART_RNPR : (UART Offset: 0x110) Receive Next Pointer Register -------- */</span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#gab1a27bfb453d98db01c6fe8ad3712c97">  163</a></span>&#160;<span class="preprocessor">#define UART_RNPR_RXNPTR_Pos 0</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#ga1d44378f4c04ddec54733ce9ccc03345">  164</a></span>&#160;<span class="preprocessor">#define UART_RNPR_RXNPTR_Msk (0xffffffffu &lt;&lt; UART_RNPR_RXNPTR_Pos) </span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#ga0357a9690a38bb7f3ee6f77cffb85f2a">  165</a></span>&#160;<span class="preprocessor">#define UART_RNPR_RXNPTR(value) ((UART_RNPR_RXNPTR_Msk &amp; ((value) &lt;&lt; UART_RNPR_RXNPTR_Pos)))</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">/* -------- UART_RNCR : (UART Offset: 0x114) Receive Next Counter Register -------- */</span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#ga33de79f8e69df1932679185607b89e17">  167</a></span>&#160;<span class="preprocessor">#define UART_RNCR_RXNCTR_Pos 0</span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#gae370f2040348b800f11fe8da029773bf">  168</a></span>&#160;<span class="preprocessor">#define UART_RNCR_RXNCTR_Msk (0xffffu &lt;&lt; UART_RNCR_RXNCTR_Pos) </span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#ga2dc1a3ca612cc05bf6c9a4e2d8591341">  169</a></span>&#160;<span class="preprocessor">#define UART_RNCR_RXNCTR(value) ((UART_RNCR_RXNCTR_Msk &amp; ((value) &lt;&lt; UART_RNCR_RXNCTR_Pos)))</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">/* -------- UART_TNPR : (UART Offset: 0x118) Transmit Next Pointer Register -------- */</span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#ga93f72a0f47fe171f112e12790f268799">  171</a></span>&#160;<span class="preprocessor">#define UART_TNPR_TXNPTR_Pos 0</span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#ga0e196ab1a1fccb34028e5c4824580dcf">  172</a></span>&#160;<span class="preprocessor">#define UART_TNPR_TXNPTR_Msk (0xffffffffu &lt;&lt; UART_TNPR_TXNPTR_Pos) </span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#gacfb62102866f95b63c793978c2fd22dc">  173</a></span>&#160;<span class="preprocessor">#define UART_TNPR_TXNPTR(value) ((UART_TNPR_TXNPTR_Msk &amp; ((value) &lt;&lt; UART_TNPR_TXNPTR_Pos)))</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">/* -------- UART_TNCR : (UART Offset: 0x11C) Transmit Next Counter Register -------- */</span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#ga6d0ee098f115ea0323ccf0fe8389b31b">  175</a></span>&#160;<span class="preprocessor">#define UART_TNCR_TXNCTR_Pos 0</span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#ga4a2f8b16148ae4d79e143c64d0daa2fa">  176</a></span>&#160;<span class="preprocessor">#define UART_TNCR_TXNCTR_Msk (0xffffu &lt;&lt; UART_TNCR_TXNCTR_Pos) </span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#gaee76f75779c4ef18ff43265e0a9528b1">  177</a></span>&#160;<span class="preprocessor">#define UART_TNCR_TXNCTR(value) ((UART_TNCR_TXNCTR_Msk &amp; ((value) &lt;&lt; UART_TNCR_TXNCTR_Pos)))</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">/* -------- UART_PTCR : (UART Offset: 0x120) Transfer Control Register -------- */</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#gac4e9f41bf67a90347e33909715720986">  179</a></span>&#160;<span class="preprocessor">#define UART_PTCR_RXTEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#gad809d6c8796ff338c61986ffd58c6445">  180</a></span>&#160;<span class="preprocessor">#define UART_PTCR_RXTDIS (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#ga79b149ffd78a365de3bf2b9a78a10fb2">  181</a></span>&#160;<span class="preprocessor">#define UART_PTCR_TXTEN (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#gaa541f12bfd596546020041a1484f8b1e">  182</a></span>&#160;<span class="preprocessor">#define UART_PTCR_TXTDIS (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- UART_PTSR : (UART Offset: 0x124) Transfer Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#gad18450feaedc7a783b2be2a6e20dbf79">  184</a></span>&#160;<span class="preprocessor">#define UART_PTSR_RXTEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___u_a_r_t.html#ga046421319483d432fa5f5d07ced37dc1">  185</a></span>&#160;<span class="preprocessor">#define UART_PTSR_TXTEN (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;}</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAM3XA_UART_COMPONENT_ */</span><span class="preprocessor"></span></div><div class="ttc" id="group___s_a_m_d21_e15_a__definitions_html_gac0f96d4e8018367b38f527007cf0eafd"><div class="ttname"><a href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a></div><div class="ttdeci">volatile uint32_t WoReg</div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00076">samd21e15a.h:76</a></div></div>
<div class="ttc" id="struct_uart_html_a55626a9bb6b29e2d7001235f256eb35b"><div class="ttname"><a href="struct_uart.html#a55626a9bb6b29e2d7001235f256eb35b">Uart::UART_BRGR</a></div><div class="ttdeci">RwReg UART_BRGR</div><div class="ttdoc">(Uart Offset: 0x0020) Baud Rate Generator Register </div><div class="ttdef"><b>Definition:</b> <a href="component__uart_8h_source.html#l00055">component_uart.h:55</a></div></div>
<div class="ttc" id="struct_uart_html_ac46c65534fbb682370b9b895b0cdcb94"><div class="ttname"><a href="struct_uart.html#ac46c65534fbb682370b9b895b0cdcb94">Uart::UART_PTCR</a></div><div class="ttdeci">WoReg UART_PTCR</div><div class="ttdoc">(Uart Offset: 0x120) Transfer Control Register </div><div class="ttdef"><b>Definition:</b> <a href="component__uart_8h_source.html#l00065">component_uart.h:65</a></div></div>
<div class="ttc" id="struct_uart_html_a1df7411deb697c13bee55b04de3583d1"><div class="ttname"><a href="struct_uart.html#a1df7411deb697c13bee55b04de3583d1">Uart::UART_SR</a></div><div class="ttdeci">RoReg UART_SR</div><div class="ttdoc">(Uart Offset: 0x0014) Status Register </div><div class="ttdef"><b>Definition:</b> <a href="component__uart_8h_source.html#l00052">component_uart.h:52</a></div></div>
<div class="ttc" id="struct_uart_html_a77ccd07083d832d63b640d0974e7f11e"><div class="ttname"><a href="struct_uart.html#a77ccd07083d832d63b640d0974e7f11e">Uart::UART_RNCR</a></div><div class="ttdeci">RwReg UART_RNCR</div><div class="ttdoc">(Uart Offset: 0x114) Receive Next Counter Register </div><div class="ttdef"><b>Definition:</b> <a href="component__uart_8h_source.html#l00062">component_uart.h:62</a></div></div>
<div class="ttc" id="struct_uart_html"><div class="ttname"><a href="struct_uart.html">Uart</a></div><div class="ttdoc">Uart hardware registers. </div><div class="ttdef"><b>Definition:</b> <a href="component__uart_8h_source.html#l00046">component_uart.h:46</a></div></div>
<div class="ttc" id="struct_uart_html_aa44310151519797050b872f07d82461f"><div class="ttname"><a href="struct_uart.html#aa44310151519797050b872f07d82461f">Uart::UART_THR</a></div><div class="ttdeci">WoReg UART_THR</div><div class="ttdoc">(Uart Offset: 0x001C) Transmit Holding Register </div><div class="ttdef"><b>Definition:</b> <a href="component__uart_8h_source.html#l00054">component_uart.h:54</a></div></div>
<div class="ttc" id="group___s_a_m_d21_e15_a__definitions_html_ga5d556f8391af4141be23f7334ac9dd68"><div class="ttname"><a href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a></div><div class="ttdeci">volatile const uint32_t RoReg</div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00068">samd21e15a.h:68</a></div></div>
<div class="ttc" id="struct_uart_html_aeab0f2c902700600e94f5fa49c2c6a95"><div class="ttname"><a href="struct_uart.html#aeab0f2c902700600e94f5fa49c2c6a95">Uart::UART_CR</a></div><div class="ttdeci">WoReg UART_CR</div><div class="ttdoc">(Uart Offset: 0x0000) Control Register </div><div class="ttdef"><b>Definition:</b> <a href="component__uart_8h_source.html#l00047">component_uart.h:47</a></div></div>
<div class="ttc" id="struct_uart_html_aff6e997fb1e74c9959a16356ef173dc8"><div class="ttname"><a href="struct_uart.html#aff6e997fb1e74c9959a16356ef173dc8">Uart::UART_RHR</a></div><div class="ttdeci">RoReg UART_RHR</div><div class="ttdoc">(Uart Offset: 0x0018) Receive Holding Register </div><div class="ttdef"><b>Definition:</b> <a href="component__uart_8h_source.html#l00053">component_uart.h:53</a></div></div>
<div class="ttc" id="struct_uart_html_a54ad03a6871c482693ecb8d594c8a749"><div class="ttname"><a href="struct_uart.html#a54ad03a6871c482693ecb8d594c8a749">Uart::UART_IER</a></div><div class="ttdeci">WoReg UART_IER</div><div class="ttdoc">(Uart Offset: 0x0008) Interrupt Enable Register </div><div class="ttdef"><b>Definition:</b> <a href="component__uart_8h_source.html#l00049">component_uart.h:49</a></div></div>
<div class="ttc" id="struct_uart_html_ade3830519a820f1b73cb212cf54e3c69"><div class="ttname"><a href="struct_uart.html#ade3830519a820f1b73cb212cf54e3c69">Uart::UART_RCR</a></div><div class="ttdeci">RwReg UART_RCR</div><div class="ttdoc">(Uart Offset: 0x104) Receive Counter Register </div><div class="ttdef"><b>Definition:</b> <a href="component__uart_8h_source.html#l00058">component_uart.h:58</a></div></div>
<div class="ttc" id="struct_uart_html_aa0e04d7070c01ca269e68415c7d2f67b"><div class="ttname"><a href="struct_uart.html#aa0e04d7070c01ca269e68415c7d2f67b">Uart::UART_IMR</a></div><div class="ttdeci">RoReg UART_IMR</div><div class="ttdoc">(Uart Offset: 0x0010) Interrupt Mask Register </div><div class="ttdef"><b>Definition:</b> <a href="component__uart_8h_source.html#l00051">component_uart.h:51</a></div></div>
<div class="ttc" id="struct_uart_html_a0db7dd32ebb099c55bc22c5174690e87"><div class="ttname"><a href="struct_uart.html#a0db7dd32ebb099c55bc22c5174690e87">Uart::UART_TCR</a></div><div class="ttdeci">RwReg UART_TCR</div><div class="ttdoc">(Uart Offset: 0x10C) Transmit Counter Register </div><div class="ttdef"><b>Definition:</b> <a href="component__uart_8h_source.html#l00060">component_uart.h:60</a></div></div>
<div class="ttc" id="struct_uart_html_a31772162c5c19ad27a9ab7a6763a9b95"><div class="ttname"><a href="struct_uart.html#a31772162c5c19ad27a9ab7a6763a9b95">Uart::UART_IDR</a></div><div class="ttdeci">WoReg UART_IDR</div><div class="ttdoc">(Uart Offset: 0x000C) Interrupt Disable Register </div><div class="ttdef"><b>Definition:</b> <a href="component__uart_8h_source.html#l00050">component_uart.h:50</a></div></div>
<div class="ttc" id="struct_uart_html_ac87cd06a5dfd7b6daa7b69a65a192f6c"><div class="ttname"><a href="struct_uart.html#ac87cd06a5dfd7b6daa7b69a65a192f6c">Uart::UART_PTSR</a></div><div class="ttdeci">RoReg UART_PTSR</div><div class="ttdoc">(Uart Offset: 0x124) Transfer Status Register </div><div class="ttdef"><b>Definition:</b> <a href="component__uart_8h_source.html#l00066">component_uart.h:66</a></div></div>
<div class="ttc" id="struct_uart_html_af4765fce310e1946f16771a1d44851b9"><div class="ttname"><a href="struct_uart.html#af4765fce310e1946f16771a1d44851b9">Uart::UART_TNCR</a></div><div class="ttdeci">RwReg UART_TNCR</div><div class="ttdoc">(Uart Offset: 0x11C) Transmit Next Counter Register </div><div class="ttdef"><b>Definition:</b> <a href="component__uart_8h_source.html#l00064">component_uart.h:64</a></div></div>
<div class="ttc" id="group___s_a_m_d21_e15_a__definitions_html_gacf1496e3bbe303e55f627fc7558a68c7"><div class="ttname"><a href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a></div><div class="ttdeci">volatile uint32_t RwReg</div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00079">samd21e15a.h:79</a></div></div>
<div class="ttc" id="struct_uart_html_a191b5259fff7bb1c1cfad7fd896f8508"><div class="ttname"><a href="struct_uart.html#a191b5259fff7bb1c1cfad7fd896f8508">Uart::UART_MR</a></div><div class="ttdeci">RwReg UART_MR</div><div class="ttdoc">(Uart Offset: 0x0004) Mode Register </div><div class="ttdef"><b>Definition:</b> <a href="component__uart_8h_source.html#l00048">component_uart.h:48</a></div></div>
<div class="ttc" id="struct_uart_html_a8c44194fed1516a58ea2e05e772ff54c"><div class="ttname"><a href="struct_uart.html#a8c44194fed1516a58ea2e05e772ff54c">Uart::UART_RPR</a></div><div class="ttdeci">RwReg UART_RPR</div><div class="ttdoc">(Uart Offset: 0x100) Receive Pointer Register </div><div class="ttdef"><b>Definition:</b> <a href="component__uart_8h_source.html#l00057">component_uart.h:57</a></div></div>
<div class="ttc" id="struct_uart_html_a8d31069d51c16bd81a756fbb6108d187"><div class="ttname"><a href="struct_uart.html#a8d31069d51c16bd81a756fbb6108d187">Uart::UART_TNPR</a></div><div class="ttdeci">RwReg UART_TNPR</div><div class="ttdoc">(Uart Offset: 0x118) Transmit Next Pointer Register </div><div class="ttdef"><b>Definition:</b> <a href="component__uart_8h_source.html#l00063">component_uart.h:63</a></div></div>
<div class="ttc" id="struct_uart_html_abf0641f3088a7627b5a35055f7b3a903"><div class="ttname"><a href="struct_uart.html#abf0641f3088a7627b5a35055f7b3a903">Uart::UART_TPR</a></div><div class="ttdeci">RwReg UART_TPR</div><div class="ttdoc">(Uart Offset: 0x108) Transmit Pointer Register </div><div class="ttdef"><b>Definition:</b> <a href="component__uart_8h_source.html#l00059">component_uart.h:59</a></div></div>
<div class="ttc" id="struct_uart_html_a4b904073343bc41bd6cc1a5b4a6fa7a3"><div class="ttname"><a href="struct_uart.html#a4b904073343bc41bd6cc1a5b4a6fa7a3">Uart::UART_RNPR</a></div><div class="ttdeci">RwReg UART_RNPR</div><div class="ttdoc">(Uart Offset: 0x110) Receive Next Pointer Register </div><div class="ttdef"><b>Definition:</b> <a href="component__uart_8h_source.html#l00061">component_uart.h:61</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:03 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
