var searchData=
[
  ['registers_20_28for_20f42xx_20or_20f43xx_20only_29',['Registers (for F42xx or F43xx only)',['../group__crypto__defines__registers.html',1,'']]],
  ['registers_20_28generic_29',['Registers (Generic)',['../group__crypto__registers__gen.html',1,'']]],
  ['rcc_5fahbenr_20enable_20values',['RCC_AHBENR enable values',['../group__rcc__ahbenr__en.html',1,'']]],
  ['rcc_5fahbrstr_20reset_20values',['RCC_AHBRSTR reset values',['../group__rcc__ahbrstr__rst.html',1,'']]],
  ['rcc_5fapb1enr_20enable_20values',['RCC_APB1ENR enable values',['../group__rcc__apb1enr__en.html',1,'']]],
  ['rcc_5fapb1rstr_20reset_20values',['RCC_APB1RSTR reset values',['../group__rcc__apb1rstr__rst.html',1,'']]],
  ['rcc_5fapb2enr_20enable_20values',['RCC_APB2ENR enable values',['../group__rcc__apb2enr__en.html',1,'']]],
  ['rcc_5fapb2rstr_20reset_20values',['RCC_APB2RSTR reset values',['../group__rcc__apb2rstr__rst.html',1,'']]],
  ['rcc_5fbackupdomain_5freset',['rcc_backupdomain_reset',['../group__rcc__defines.html#gaa02e63deae78644c393004fb900fe584',1,'rcc_backupdomain_reset(void):&#160;rcc.c'],['../group__STM32F1xx-rcc-file.html#gaa02e63deae78644c393004fb900fe584',1,'rcc_backupdomain_reset(void):&#160;rcc.c'],['../group__STM32F1xx-rcc-file.html#gaa02e63deae78644c393004fb900fe584',1,'rcc_backupdomain_reset(void):&#160;rcc.c'],['../group__rcc__file.html#gaa02e63deae78644c393004fb900fe584',1,'rcc_backupdomain_reset(void):&#160;rcc.c']]],
  ['rcc_20adc_20clock_20prescaler_20enable_20values',['RCC ADC clock prescaler enable values',['../group__rcc__cfgr__adcpre.html',1,'']]],
  ['rcc_5fcfgr_20ahb_20prescale_20factors',['RCC_CFGR AHB prescale Factors',['../group__rcc__cfgr__ahbpre.html',1,'']]],
  ['rcc_5fcfgr_20apb1_20prescale_20factors',['RCC_CFGR APB1 prescale Factors',['../group__rcc__cfgr__apb1pre.html',1,'']]],
  ['rcc_5fcfgr_20apb2_20prescale_20factors',['RCC_CFGR APB2 prescale Factors',['../group__rcc__cfgr__apb2pre.html',1,'']]],
  ['rcc_5fcfgr_20microcontroller_20clock_20output_20source',['RCC_CFGR Microcontroller Clock Output Source',['../group__rcc__cfgr__co.html',1,'']]],
  ['rcc_5fcfgr_20hse_20divider_20for_20pll',['RCC_CFGR HSE Divider for PLL',['../group__rcc__cfgr__hsepre.html',1,'']]],
  ['rcc_5fcfgr_20pll_20clock_20source',['RCC_CFGR PLL Clock Source',['../group__rcc__cfgr__pcs.html',1,'']]],
  ['rcc_5fcfgr_20pll_20multiplication_20factor',['RCC_CFGR PLL Multiplication Factor',['../group__rcc__cfgr__pmf.html',1,'']]],
  ['rcc_5fcfgr_20system_20clock_20selection',['RCC_CFGR System Clock Selection',['../group__rcc__cfgr__scs.html',1,'']]],
  ['rcc_5fcfgr_20usb_20prescale_20factors',['RCC_CFGR USB prescale Factors',['../group__rcc__cfgr__usbpre.html',1,'']]],
  ['rcc_5fchange_5fpll_5fdivisor',['rcc_change_pll_divisor',['../group__rcc__defines.html#ga70fca8e561f7e2b2b7062c22d85419b4',1,'rcc_change_pll_divisor(uint8_t plldiv400):&#160;rcc.c'],['../group__rcc__high__level.html#ga1c5a8dbbc0a6bac380b0041962075269',1,'rcc_change_pll_divisor(uint8_t pll_div400):&#160;rcc.c']]],
  ['rcc_5fclock_5fsetup_5fin_5fhse_5f12mhz_5fout_5f72mhz',['rcc_clock_setup_in_hse_12mhz_out_72mhz',['../group__rcc__defines.html#gae6012c8bf33f8cfa406a37ef88e9a47b',1,'rcc_clock_setup_in_hse_12mhz_out_72mhz(void):&#160;rcc.c'],['../group__STM32F1xx-rcc-file.html#gae6012c8bf33f8cfa406a37ef88e9a47b',1,'rcc_clock_setup_in_hse_12mhz_out_72mhz(void):&#160;rcc.c']]],
  ['rcc_5fclock_5fsetup_5fin_5fhse_5f16mhz_5fout_5f72mhz',['rcc_clock_setup_in_hse_16mhz_out_72mhz',['../group__rcc__defines.html#gaec148e144431957a5a0dff4d3ce581b1',1,'rcc_clock_setup_in_hse_16mhz_out_72mhz(void):&#160;rcc.c'],['../group__STM32F1xx-rcc-file.html#gaec148e144431957a5a0dff4d3ce581b1',1,'rcc_clock_setup_in_hse_16mhz_out_72mhz(void):&#160;rcc.c']]],
  ['rcc_5fclock_5fsetup_5fin_5fhse_5f25mhz_5fout_5f72mhz',['rcc_clock_setup_in_hse_25mhz_out_72mhz',['../group__rcc__defines.html#gae61f5759a5cbcd628e873e951ade7f1b',1,'rcc_clock_setup_in_hse_25mhz_out_72mhz(void):&#160;rcc.c'],['../group__STM32F1xx-rcc-file.html#gae61f5759a5cbcd628e873e951ade7f1b',1,'rcc_clock_setup_in_hse_25mhz_out_72mhz(void):&#160;rcc.c']]],
  ['rcc_5fclock_5fsetup_5fin_5fhse_5f8mhz_5fout_5f24mhz',['rcc_clock_setup_in_hse_8mhz_out_24mhz',['../group__rcc__defines.html#ga2a1d0a3e6272c2268ed5b560fb37262c',1,'rcc_clock_setup_in_hse_8mhz_out_24mhz(void):&#160;rcc.c'],['../group__STM32F1xx-rcc-file.html#ga2a1d0a3e6272c2268ed5b560fb37262c',1,'rcc_clock_setup_in_hse_8mhz_out_24mhz(void):&#160;rcc.c']]],
  ['rcc_5fclock_5fsetup_5fin_5fhse_5f8mhz_5fout_5f72mhz',['rcc_clock_setup_in_hse_8mhz_out_72mhz',['../group__rcc__defines.html#ga7de5e411afdd8f22d01d91613acfc844',1,'rcc_clock_setup_in_hse_8mhz_out_72mhz(void):&#160;rcc.c'],['../group__STM32F1xx-rcc-file.html#ga7de5e411afdd8f22d01d91613acfc844',1,'rcc_clock_setup_in_hse_8mhz_out_72mhz(void):&#160;rcc.c']]],
  ['rcc_5fclock_5fsetup_5fin_5fhsi_5fout_5f24mhz',['rcc_clock_setup_in_hsi_out_24mhz',['../group__rcc__defines.html#ga63c14a3f3ed2799c6ad21564f97d0e99',1,'rcc_clock_setup_in_hsi_out_24mhz(void):&#160;rcc.c'],['../group__STM32F1xx-rcc-file.html#ga63c14a3f3ed2799c6ad21564f97d0e99',1,'rcc_clock_setup_in_hsi_out_24mhz(void):&#160;rcc.c']]],
  ['rcc_5fclock_5fsetup_5fin_5fhsi_5fout_5f48mhz',['rcc_clock_setup_in_hsi_out_48mhz',['../group__rcc__defines.html#gadd6354a9a1404b23b5baa00b51b03cc2',1,'rcc_clock_setup_in_hsi_out_48mhz(void):&#160;rcc.c'],['../group__STM32F1xx-rcc-file.html#gadd6354a9a1404b23b5baa00b51b03cc2',1,'rcc_clock_setup_in_hsi_out_48mhz(void):&#160;rcc.c']]],
  ['rcc_5fclock_5fsetup_5fin_5fhsi_5fout_5f64mhz',['rcc_clock_setup_in_hsi_out_64mhz',['../group__rcc__defines.html#gae75d09f5953c113b10c266937e0d36a7',1,'rcc_clock_setup_in_hsi_out_64mhz(void):&#160;rcc.c'],['../group__STM32F1xx-rcc-file.html#gae75d09f5953c113b10c266937e0d36a7',1,'rcc_clock_setup_in_hsi_out_64mhz(void):&#160;rcc.c']]],
  ['rcc_5fconfigure_5fxtal',['rcc_configure_xtal',['../group__rcc__defines.html#gad6494301cc49e87210fe3e6234c6698c',1,'rcc_configure_xtal(enum xtal_t xtal):&#160;rcc.c'],['../group__rcc__low__level.html#ga2cd8f194ad903834c78212a0eeb05aa4',1,'rcc_configure_xtal(enum xtal_t xtal):&#160;rcc.c']]],
  ['rcc_5fcss_5fdisable',['rcc_css_disable',['../group__rcc__defines.html#ga2297cce07d5113023bf8eff03fc62c66',1,'rcc_css_disable(void):&#160;rcc.c'],['../group__STM32F0xx-rcc-file.html#ga2297cce07d5113023bf8eff03fc62c66',1,'rcc_css_disable(void):&#160;rcc.c'],['../group__STM32F0xx-rcc-file.html#ga2297cce07d5113023bf8eff03fc62c66',1,'rcc_css_disable(void):&#160;rcc.c'],['../group__STM32F0xx-rcc-file.html#ga2297cce07d5113023bf8eff03fc62c66',1,'rcc_css_disable(void):&#160;rcc.c'],['../group__STM32F1xx-rcc-file.html#ga2297cce07d5113023bf8eff03fc62c66',1,'rcc_css_disable(void):&#160;rcc.c'],['../group__rcc__file.html#ga2297cce07d5113023bf8eff03fc62c66',1,'rcc_css_disable(void):&#160;rcc.c'],['../group__rcc__defines.html#ga2297cce07d5113023bf8eff03fc62c66',1,'rcc_css_disable(void):&#160;rcc.c']]],
  ['rcc_5fcss_5fenable',['rcc_css_enable',['../group__rcc__defines.html#gaddb943f9f25dc2df52890c90d468f373',1,'rcc_css_enable(void):&#160;rcc.c'],['../group__STM32F0xx-rcc-file.html#gaddb943f9f25dc2df52890c90d468f373',1,'rcc_css_enable(void):&#160;rcc.c'],['../group__STM32F0xx-rcc-file.html#gaddb943f9f25dc2df52890c90d468f373',1,'rcc_css_enable(void):&#160;rcc.c'],['../group__STM32F0xx-rcc-file.html#gaddb943f9f25dc2df52890c90d468f373',1,'rcc_css_enable(void):&#160;rcc.c'],['../group__STM32F1xx-rcc-file.html#gaddb943f9f25dc2df52890c90d468f373',1,'rcc_css_enable(void):&#160;rcc.c'],['../group__rcc__file.html#gaddb943f9f25dc2df52890c90d468f373',1,'rcc_css_enable(void):&#160;rcc.c'],['../group__rcc__defines.html#gaddb943f9f25dc2df52890c90d468f373',1,'rcc_css_enable(void):&#160;rcc.c']]],
  ['rcc_5fcss_5fint_5fclear',['rcc_css_int_clear',['../group__rcc__defines.html#gab1b45443e00d0774628de632257ba9f4',1,'rcc_css_int_clear(void):&#160;rcc.c'],['../group__STM32F0xx-rcc-file.html#gab1b45443e00d0774628de632257ba9f4',1,'rcc_css_int_clear(void):&#160;rcc.c'],['../group__STM32F0xx-rcc-file.html#gab1b45443e00d0774628de632257ba9f4',1,'rcc_css_int_clear(void):&#160;rcc.c'],['../group__STM32F0xx-rcc-file.html#gab1b45443e00d0774628de632257ba9f4',1,'rcc_css_int_clear(void):&#160;rcc.c'],['../group__STM32F1xx-rcc-file.html#gab1b45443e00d0774628de632257ba9f4',1,'rcc_css_int_clear(void):&#160;rcc.c'],['../group__rcc__file.html#gab1b45443e00d0774628de632257ba9f4',1,'rcc_css_int_clear(void):&#160;rcc.c'],['../group__rcc__defines.html#gab1b45443e00d0774628de632257ba9f4',1,'rcc_css_int_clear(void):&#160;rcc.c']]],
  ['rcc_5fcss_5fint_5fflag',['rcc_css_int_flag',['../group__rcc__defines.html#ga0d3d34d807e0934127960914833a1b4d',1,'rcc_css_int_flag(void):&#160;rcc.c'],['../group__STM32F0xx-rcc-file.html#ga0d3d34d807e0934127960914833a1b4d',1,'rcc_css_int_flag(void):&#160;rcc.c'],['../group__STM32F0xx-rcc-file.html#ga0d3d34d807e0934127960914833a1b4d',1,'rcc_css_int_flag(void):&#160;rcc.c'],['../group__STM32F0xx-rcc-file.html#ga0d3d34d807e0934127960914833a1b4d',1,'rcc_css_int_flag(void):&#160;rcc.c'],['../group__STM32F1xx-rcc-file.html#ga0d3d34d807e0934127960914833a1b4d',1,'rcc_css_int_flag(void):&#160;rcc.c'],['../group__rcc__file.html#ga0d3d34d807e0934127960914833a1b4d',1,'rcc_css_int_flag(void):&#160;rcc.c'],['../group__rcc__defines.html#ga0d3d34d807e0934127960914833a1b4d',1,'rcc_css_int_flag(void):&#160;rcc.c']]],
  ['reset_20and_20clock_20control',['Reset and Clock Control',['../group__rcc__defines.html',1,'']]],
  ['rcc_5fdisable_5finteral_5fosc',['rcc_disable_interal_osc',['../group__rcc__defines.html#ga25df4f03d0154ac5b09b875dad1226e0',1,'rcc_disable_interal_osc(void):&#160;rcc.c'],['../group__rcc__low__level.html#ga25df4f03d0154ac5b09b875dad1226e0',1,'rcc_disable_interal_osc(void):&#160;rcc.c']]],
  ['rcc_5fdisable_5fmain_5fosc',['rcc_disable_main_osc',['../group__rcc__defines.html#ga5f536734177d63215d1494e6dea715d0',1,'rcc_disable_main_osc(void):&#160;rcc.c'],['../group__rcc__low__level.html#ga5f536734177d63215d1494e6dea715d0',1,'rcc_disable_main_osc(void):&#160;rcc.c']]],
  ['rcc_5fenable_5finteral_5fosc',['rcc_enable_interal_osc',['../group__rcc__defines.html#ga191546fa4ded6cb6d3c753e0de255464',1,'rcc_enable_interal_osc(void):&#160;rcc.c'],['../group__rcc__low__level.html#ga191546fa4ded6cb6d3c753e0de255464',1,'rcc_enable_interal_osc(void):&#160;rcc.c']]],
  ['rcc_5fenable_5fmain_5fosc',['rcc_enable_main_osc',['../group__rcc__defines.html#gafc653bc7b616053515e1fd4aeb54f972',1,'rcc_enable_main_osc(void):&#160;rcc.c'],['../group__rcc__low__level.html#gafc653bc7b616053515e1fd4aeb54f972',1,'rcc_enable_main_osc(void):&#160;rcc.c']]],
  ['rcc_5fenable_5frcc2',['rcc_enable_rcc2',['../group__rcc__defines.html#gae166a674c8b6592adea0ff77c1e009e9',1,'rcc_enable_rcc2(void):&#160;rcc.c'],['../group__rcc__low__level.html#gae166a674c8b6592adea0ff77c1e009e9',1,'rcc_enable_rcc2(void):&#160;rcc.c']]],
  ['rcc',['RCC',['../group__rcc__file.html',1,'']]],
  ['rcc_5fget_5fsystem_5fclock_5ffrequency',['rcc_get_system_clock_frequency',['../group__rcc__defines.html#ga14ed842866228082443acad62da172f4',1,'rcc_get_system_clock_frequency(void):&#160;rcc.c'],['../group__rcc__high__level.html#ga14ed842866228082443acad62da172f4',1,'rcc_get_system_clock_frequency(void):&#160;rcc.c']]],
  ['rcc_5fosc_5fbypass_5fdisable',['rcc_osc_bypass_disable',['../group__rcc__defines.html#ga5fbe4bc4ca1447fff06e4490f655367e',1,'rcc_osc_bypass_disable(enum rcc_osc osc):&#160;rcc.c'],['../group__STM32F0xx-rcc-file.html#ga5fbe4bc4ca1447fff06e4490f655367e',1,'rcc_osc_bypass_disable(enum rcc_osc osc):&#160;rcc.c'],['../group__STM32F0xx-rcc-file.html#ga5fbe4bc4ca1447fff06e4490f655367e',1,'rcc_osc_bypass_disable(enum rcc_osc osc):&#160;rcc.c'],['../group__STM32F1xx-rcc-file.html#ga5fbe4bc4ca1447fff06e4490f655367e',1,'rcc_osc_bypass_disable(enum rcc_osc osc):&#160;rcc.c'],['../group__rcc__file.html#ga5fbe4bc4ca1447fff06e4490f655367e',1,'rcc_osc_bypass_disable(enum rcc_osc osc):&#160;rcc.c']]],
  ['rcc_5fosc_5fbypass_5fenable',['rcc_osc_bypass_enable',['../group__rcc__defines.html#ga3bccfeb2f4364e18997cbd88e2476270',1,'rcc_osc_bypass_enable(enum rcc_osc osc):&#160;rcc.c'],['../group__STM32F0xx-rcc-file.html#ga3bccfeb2f4364e18997cbd88e2476270',1,'rcc_osc_bypass_enable(enum rcc_osc osc):&#160;rcc.c'],['../group__STM32F0xx-rcc-file.html#ga3bccfeb2f4364e18997cbd88e2476270',1,'rcc_osc_bypass_enable(enum rcc_osc osc):&#160;rcc.c'],['../group__STM32F1xx-rcc-file.html#ga3bccfeb2f4364e18997cbd88e2476270',1,'rcc_osc_bypass_enable(enum rcc_osc osc):&#160;rcc.c'],['../group__rcc__file.html#ga3bccfeb2f4364e18997cbd88e2476270',1,'rcc_osc_bypass_enable(enum rcc_osc osc):&#160;rcc.c']]],
  ['rcc_5fosc_5foff',['rcc_osc_off',['../group__rcc__defines.html#ga89d079556639549018fbd8d66cf5fc20',1,'rcc_osc_off(enum rcc_osc osc):&#160;rcc.c'],['../group__STM32F0xx-rcc-file.html#ga89d079556639549018fbd8d66cf5fc20',1,'rcc_osc_off(enum rcc_osc osc):&#160;rcc.c'],['../group__STM32F0xx-rcc-file.html#ga89d079556639549018fbd8d66cf5fc20',1,'rcc_osc_off(enum rcc_osc osc):&#160;rcc.c'],['../group__STM32F1xx-rcc-file.html#ga89d079556639549018fbd8d66cf5fc20',1,'rcc_osc_off(enum rcc_osc osc):&#160;rcc.c'],['../group__rcc__file.html#ga89d079556639549018fbd8d66cf5fc20',1,'rcc_osc_off(enum rcc_osc osc):&#160;rcc.c']]],
  ['rcc_5fosc_5fon',['rcc_osc_on',['../group__rcc__defines.html#ga81b16ade2e5d6e024f36e3d568a9fd97',1,'rcc_osc_on(enum rcc_osc osc):&#160;rcc.c'],['../group__STM32F0xx-rcc-file.html#ga81b16ade2e5d6e024f36e3d568a9fd97',1,'rcc_osc_on(enum rcc_osc osc):&#160;rcc.c'],['../group__STM32F0xx-rcc-file.html#ga81b16ade2e5d6e024f36e3d568a9fd97',1,'rcc_osc_on(enum rcc_osc osc):&#160;rcc.c'],['../group__STM32F1xx-rcc-file.html#ga81b16ade2e5d6e024f36e3d568a9fd97',1,'rcc_osc_on(enum rcc_osc osc):&#160;rcc.c'],['../group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97',1,'rcc_osc_on(enum rcc_osc osc):&#160;rcc.c']]],
  ['rcc_5fosc_5fready_5fint_5fclear',['rcc_osc_ready_int_clear',['../group__rcc__defines.html#ga28f0f55bda111ca5bbe9f0381ff6ef1b',1,'rcc_osc_ready_int_clear(enum rcc_osc osc):&#160;rcc.c'],['../group__STM32F0xx-rcc-file.html#ga1c96c4bce0fe924171980aa993d2a0af',1,'rcc_osc_ready_int_clear(enum rcc_osc osc):&#160;rcc.c'],['../group__STM32F0xx-rcc-file.html#ga1c96c4bce0fe924171980aa993d2a0af',1,'rcc_osc_ready_int_clear(enum rcc_osc osc):&#160;rcc.c'],['../group__STM32F1xx-rcc-file.html#ga1c96c4bce0fe924171980aa993d2a0af',1,'rcc_osc_ready_int_clear(enum rcc_osc osc):&#160;rcc.c'],['../group__rcc__file.html#ga1c96c4bce0fe924171980aa993d2a0af',1,'rcc_osc_ready_int_clear(enum rcc_osc osc):&#160;rcc.c']]],
  ['rcc_5fosc_5fready_5fint_5fdisable',['rcc_osc_ready_int_disable',['../group__rcc__defines.html#ga7f7d1d31caae583cd72443e35885902b',1,'rcc_osc_ready_int_disable(enum rcc_osc osc):&#160;rcc.c'],['../group__STM32F0xx-rcc-file.html#ga7f7d1d31caae583cd72443e35885902b',1,'rcc_osc_ready_int_disable(enum rcc_osc osc):&#160;rcc.c'],['../group__STM32F0xx-rcc-file.html#ga7f7d1d31caae583cd72443e35885902b',1,'rcc_osc_ready_int_disable(enum rcc_osc osc):&#160;rcc.c'],['../group__STM32F1xx-rcc-file.html#ga7f7d1d31caae583cd72443e35885902b',1,'rcc_osc_ready_int_disable(enum rcc_osc osc):&#160;rcc.c'],['../group__rcc__file.html#ga7f7d1d31caae583cd72443e35885902b',1,'rcc_osc_ready_int_disable(enum rcc_osc osc):&#160;rcc.c']]],
  ['rcc_5fosc_5fready_5fint_5fenable',['rcc_osc_ready_int_enable',['../group__rcc__defines.html#ga6507734e493649ea262e10a511581d67',1,'rcc_osc_ready_int_enable(enum rcc_osc osc):&#160;rcc.c'],['../group__STM32F0xx-rcc-file.html#ga6507734e493649ea262e10a511581d67',1,'rcc_osc_ready_int_enable(enum rcc_osc osc):&#160;rcc.c'],['../group__STM32F0xx-rcc-file.html#ga6507734e493649ea262e10a511581d67',1,'rcc_osc_ready_int_enable(enum rcc_osc osc):&#160;rcc.c'],['../group__STM32F1xx-rcc-file.html#ga6507734e493649ea262e10a511581d67',1,'rcc_osc_ready_int_enable(enum rcc_osc osc):&#160;rcc.c'],['../group__rcc__file.html#ga6507734e493649ea262e10a511581d67',1,'rcc_osc_ready_int_enable(enum rcc_osc osc):&#160;rcc.c']]],
  ['rcc_5fosc_5fready_5fint_5fflag',['rcc_osc_ready_int_flag',['../group__rcc__defines.html#ga01c3b6e7aee2cee13506e3f555539008',1,'rcc_osc_ready_int_flag(enum rcc_osc osc):&#160;rcc.c'],['../group__STM32F0xx-rcc-file.html#ga01c3b6e7aee2cee13506e3f555539008',1,'rcc_osc_ready_int_flag(enum rcc_osc osc):&#160;rcc.c'],['../group__STM32F0xx-rcc-file.html#ga01c3b6e7aee2cee13506e3f555539008',1,'rcc_osc_ready_int_flag(enum rcc_osc osc):&#160;rcc.c'],['../group__STM32F1xx-rcc-file.html#ga01c3b6e7aee2cee13506e3f555539008',1,'rcc_osc_ready_int_flag(enum rcc_osc osc):&#160;rcc.c'],['../group__rcc__file.html#ga01c3b6e7aee2cee13506e3f555539008',1,'rcc_osc_ready_int_flag(enum rcc_osc osc):&#160;rcc.c']]],
  ['rcc_5fperiph_5fclock_5fdisable',['rcc_periph_clock_disable',['../group__rcc__defines.html#ga87325ef1019f246cd84ba8aa73100721',1,'rcc_periph_clock_disable(enum rcc_periph_clken clken):&#160;rcc_common_all.c'],['../group__rcc__defines.html#ga87325ef1019f246cd84ba8aa73100721',1,'rcc_periph_clock_disable(enum rcc_periph_clken clken):&#160;rcc_common_all.c'],['../group__STM32F0xx-rcc-file.html#ga5a10381039ba2cda2f4713060e922455',1,'rcc_periph_clock_disable(enum rcc_periph_clken periph):&#160;rcc.c']]],
  ['rcc_5fperiph_5fclock_5fenable',['rcc_periph_clock_enable',['../group__rcc__defines.html#ga90aa2b7801b2b42debc0536d38c5b07c',1,'rcc_periph_clock_enable(enum rcc_periph_clken clken):&#160;rcc_common_all.c'],['../group__rcc__defines.html#ga90aa2b7801b2b42debc0536d38c5b07c',1,'rcc_periph_clock_enable(enum rcc_periph_clken clken):&#160;rcc_common_all.c'],['../group__STM32F0xx-rcc-file.html#ga6b8897014d6489f7ae9d6d977dd9ae84',1,'rcc_periph_clock_enable(enum rcc_periph_clken periph):&#160;rcc.c']]],
  ['rcc_5fperiph_5freset_5fhold',['rcc_periph_reset_hold',['../group__rcc__defines.html#ga6f3e2843e5d017717da66599ccc5daef',1,'rcc_periph_reset_hold(enum rcc_periph_rst rst):&#160;rcc_common_all.c'],['../group__rcc__defines.html#ga6f3e2843e5d017717da66599ccc5daef',1,'rcc_periph_reset_hold(enum rcc_periph_rst rst):&#160;rcc_common_all.c'],['../group__STM32F0xx-rcc-file.html#ga9220bcc1fc5a6fdb7d78beb7ef72ec77',1,'rcc_periph_reset_hold(enum rcc_periph_rst periph):&#160;rcc.c']]],
  ['rcc_5fperiph_5freset_5fpulse',['rcc_periph_reset_pulse',['../group__rcc__defines.html#gae8846a0bf49a46bcdc10a412bc69ee58',1,'rcc_periph_reset_pulse(enum rcc_periph_rst rst):&#160;rcc_common_all.c'],['../group__rcc__defines.html#gae8846a0bf49a46bcdc10a412bc69ee58',1,'rcc_periph_reset_pulse(enum rcc_periph_rst rst):&#160;rcc_common_all.c'],['../group__STM32F0xx-rcc-file.html#ga8d5a2473dbbb91b1ddf82fc2591b0387',1,'rcc_periph_reset_pulse(enum rcc_periph_rst periph):&#160;rcc.c']]],
  ['rcc_5fperiph_5freset_5frelease',['rcc_periph_reset_release',['../group__rcc__defines.html#ga08aceecc3bebdf33119e8d7daf58b573',1,'rcc_periph_reset_release(enum rcc_periph_rst rst):&#160;rcc_common_all.c'],['../group__rcc__defines.html#ga08aceecc3bebdf33119e8d7daf58b573',1,'rcc_periph_reset_release(enum rcc_periph_rst rst):&#160;rcc_common_all.c'],['../group__STM32F0xx-rcc-file.html#gaa3237f8654ff2c473dab491d87cabbb8',1,'rcc_periph_reset_release(enum rcc_periph_rst periph):&#160;rcc.c']]],
  ['rcc_5fperipheral_5fclear_5freset',['rcc_peripheral_clear_reset',['../group__rcc__defines.html#gabb1b312c6db8db25447460742dcdb566',1,'rcc_peripheral_clear_reset(volatile uint32_t *reg, uint32_t clear_reset):&#160;rcc_common_all.c'],['../group__rcc__defines.html#gabb1b312c6db8db25447460742dcdb566',1,'rcc_peripheral_clear_reset(volatile uint32_t *reg, uint32_t clear_reset):&#160;rcc_common_all.c']]],
  ['rcc_5fperipheral_5fdisable_5fclock',['rcc_peripheral_disable_clock',['../group__rcc__defines.html#gaf9fddc20e14204db6d4a4a54132d191b',1,'rcc_peripheral_disable_clock(volatile uint32_t *reg, uint32_t en):&#160;rcc_common_all.c'],['../group__rcc__defines.html#gaf9fddc20e14204db6d4a4a54132d191b',1,'rcc_peripheral_disable_clock(volatile uint32_t *reg, uint32_t en):&#160;rcc_common_all.c']]],
  ['rcc_5fperipheral_5fenable_5fclock',['rcc_peripheral_enable_clock',['../group__rcc__defines.html#gae49bd2c005ae3796fbbeb38ef7d6a21f',1,'rcc_peripheral_enable_clock(volatile uint32_t *reg, uint32_t en):&#160;rcc_common_all.c'],['../group__rcc__defines.html#gae49bd2c005ae3796fbbeb38ef7d6a21f',1,'rcc_peripheral_enable_clock(volatile uint32_t *reg, uint32_t en):&#160;rcc_common_all.c']]],
  ['rcc_5fperipheral_5freset',['rcc_peripheral_reset',['../group__rcc__defines.html#ga3779f1460275e6788f706c61d7f77205',1,'rcc_peripheral_reset(volatile uint32_t *reg, uint32_t reset):&#160;rcc_common_all.c'],['../group__rcc__defines.html#ga3779f1460275e6788f706c61d7f77205',1,'rcc_peripheral_reset(volatile uint32_t *reg, uint32_t reset):&#160;rcc_common_all.c']]],
  ['rcc_5fpll_5fbypass_5fdisable',['rcc_pll_bypass_disable',['../group__rcc__defines.html#gabbbe68ef690e48ae19d4ff04e69cc9c3',1,'rcc_pll_bypass_disable(void):&#160;rcc.c'],['../group__rcc__low__level.html#gabbbe68ef690e48ae19d4ff04e69cc9c3',1,'rcc_pll_bypass_disable(void):&#160;rcc.c']]],
  ['rcc_5fpll_5fbypass_5fenable',['rcc_pll_bypass_enable',['../group__rcc__defines.html#ga269054cc63981ae593e6820de2fe76b1',1,'rcc_pll_bypass_enable(void):&#160;rcc.c'],['../group__rcc__low__level.html#ga269054cc63981ae593e6820de2fe76b1',1,'rcc_pll_bypass_enable(void):&#160;rcc.c']]],
  ['rcc_5fpll_5foff',['rcc_pll_off',['../group__rcc__defines.html#ga31217830e7f538e902e8b157e2715428',1,'rcc_pll_off(void):&#160;rcc.c'],['../group__rcc__low__level.html#ga31217830e7f538e902e8b157e2715428',1,'rcc_pll_off(void):&#160;rcc.c']]],
  ['rcc_5fpll_5fon',['rcc_pll_on',['../group__rcc__defines.html#gaf58b85261f65604132b67d3567c2b0c3',1,'rcc_pll_on(void):&#160;rcc.c'],['../group__rcc__low__level.html#gaf58b85261f65604132b67d3567c2b0c3',1,'rcc_pll_on(void):&#160;rcc.c']]],
  ['rcc_5fppre1_5ffrequency',['rcc_ppre1_frequency',['../group__rcc__defines.html#ga71455852cfe7420e0c33a63e0e09c4e5',1,'rcc_ppre1_frequency():&#160;rcc.c'],['../group__rcc__defines.html#ga71455852cfe7420e0c33a63e0e09c4e5',1,'rcc_ppre1_frequency():&#160;rcc.c'],['../group__STM32F1xx-rcc-file.html#ga71455852cfe7420e0c33a63e0e09c4e5',1,'rcc_ppre1_frequency():&#160;rcc.c'],['../group__STM32F1xx-rcc-file.html#ga71455852cfe7420e0c33a63e0e09c4e5',1,'rcc_ppre1_frequency():&#160;rcc.c'],['../group__rcc__defines.html#ga71455852cfe7420e0c33a63e0e09c4e5',1,'rcc_ppre1_frequency():&#160;rcc.c'],['../group__STM32F1xx-rcc-file.html#ga71455852cfe7420e0c33a63e0e09c4e5',1,'rcc_ppre1_frequency():&#160;rcc.c'],['../group__rcc__file.html#ga71455852cfe7420e0c33a63e0e09c4e5',1,'rcc_ppre1_frequency():&#160;rcc.c'],['../group__rcc__file.html#ga71455852cfe7420e0c33a63e0e09c4e5',1,'rcc_ppre1_frequency():&#160;rcc.c'],['../group__rcc__file.html#ga71455852cfe7420e0c33a63e0e09c4e5',1,'rcc_ppre1_frequency():&#160;rcc.c'],['../group__rcc__defines.html#ga71455852cfe7420e0c33a63e0e09c4e5',1,'rcc_ppre1_frequency():&#160;rcc.c']]],
  ['rcc_5fppre2_5ffrequency',['rcc_ppre2_frequency',['../group__rcc__defines.html#gae9ac2772ba7880c2a2941d8a7150c477',1,'rcc_ppre2_frequency():&#160;rcc.c'],['../group__rcc__defines.html#gae9ac2772ba7880c2a2941d8a7150c477',1,'rcc_ppre2_frequency():&#160;rcc.c'],['../group__STM32F1xx-rcc-file.html#gae9ac2772ba7880c2a2941d8a7150c477',1,'rcc_ppre2_frequency():&#160;rcc.c'],['../group__STM32F1xx-rcc-file.html#gae9ac2772ba7880c2a2941d8a7150c477',1,'rcc_ppre2_frequency():&#160;rcc.c'],['../group__rcc__defines.html#gae9ac2772ba7880c2a2941d8a7150c477',1,'rcc_ppre2_frequency():&#160;rcc.c'],['../group__STM32F1xx-rcc-file.html#gae9ac2772ba7880c2a2941d8a7150c477',1,'rcc_ppre2_frequency():&#160;rcc.c'],['../group__rcc__file.html#gae9ac2772ba7880c2a2941d8a7150c477',1,'rcc_ppre2_frequency():&#160;rcc.c'],['../group__rcc__file.html#gae9ac2772ba7880c2a2941d8a7150c477',1,'rcc_ppre2_frequency():&#160;rcc.c'],['../group__rcc__file.html#gae9ac2772ba7880c2a2941d8a7150c477',1,'rcc_ppre2_frequency():&#160;rcc.c'],['../group__rcc__defines.html#gae9ac2772ba7880c2a2941d8a7150c477',1,'rcc_ppre2_frequency():&#160;rcc.c']]],
  ['rcc_5fset_5fadcpre',['rcc_set_adcpre',['../group__rcc__defines.html#ga190cb3bbb95d687334d00e15bfab5b56',1,'rcc_set_adcpre(uint32_t adcpre):&#160;rcc.c'],['../group__STM32F1xx-rcc-file.html#ga190cb3bbb95d687334d00e15bfab5b56',1,'rcc_set_adcpre(uint32_t adcpre):&#160;rcc.c']]],
  ['rcc_5fset_5fhpre',['rcc_set_hpre',['../group__rcc__defines.html#gae192b2cd0f37124db5ed76d599a5671b',1,'rcc_set_hpre(uint32_t hpre):&#160;rcc.c'],['../group__STM32F0xx-rcc-file.html#gae192b2cd0f37124db5ed76d599a5671b',1,'rcc_set_hpre(uint32_t hpre):&#160;rcc.c'],['../group__STM32F0xx-rcc-file.html#gae192b2cd0f37124db5ed76d599a5671b',1,'rcc_set_hpre(uint32_t hpre):&#160;rcc.c'],['../group__STM32F0xx-rcc-file.html#gae192b2cd0f37124db5ed76d599a5671b',1,'rcc_set_hpre(uint32_t hpre):&#160;rcc.c'],['../group__STM32F1xx-rcc-file.html#gae192b2cd0f37124db5ed76d599a5671b',1,'rcc_set_hpre(uint32_t hpre):&#160;rcc.c'],['../group__rcc__file.html#gae192b2cd0f37124db5ed76d599a5671b',1,'rcc_set_hpre(uint32_t hpre):&#160;rcc.c'],['../group__rcc__defines.html#gae192b2cd0f37124db5ed76d599a5671b',1,'rcc_set_hpre(uint32_t hpre):&#160;rcc.c']]],
  ['rcc_5fset_5fosc_5fsource',['rcc_set_osc_source',['../group__rcc__defines.html#ga6acaa4f857ca454c3f90f579091b3246',1,'rcc_set_osc_source(enum osc_src src):&#160;rcc.c'],['../group__rcc__low__level.html#ga6acaa4f857ca454c3f90f579091b3246',1,'rcc_set_osc_source(enum osc_src src):&#160;rcc.c']]],
  ['rcc_5fset_5fpll2_5fmultiplication_5ffactor',['rcc_set_pll2_multiplication_factor',['../group__rcc__defines.html#ga648726dbed9b010d181306103c9eb51c',1,'rcc_set_pll2_multiplication_factor(uint32_t mul):&#160;rcc.c'],['../group__STM32F1xx-rcc-file.html#ga648726dbed9b010d181306103c9eb51c',1,'rcc_set_pll2_multiplication_factor(uint32_t mul):&#160;rcc.c']]],
  ['rcc_5fset_5fpll3_5fmultiplication_5ffactor',['rcc_set_pll3_multiplication_factor',['../group__rcc__defines.html#ga548fdeeacbf0c2199b0851a8c71ff872',1,'rcc_set_pll3_multiplication_factor(uint32_t mul):&#160;rcc.c'],['../group__STM32F1xx-rcc-file.html#ga548fdeeacbf0c2199b0851a8c71ff872',1,'rcc_set_pll3_multiplication_factor(uint32_t mul):&#160;rcc.c']]],
  ['rcc_5fset_5fpll_5fdivisor',['rcc_set_pll_divisor',['../group__rcc__defines.html#ga104041e1468a0fc62d6c584a25859053',1,'rcc_set_pll_divisor(uint8_t div400):&#160;rcc.c'],['../group__rcc__low__level.html#ga104041e1468a0fc62d6c584a25859053',1,'rcc_set_pll_divisor(uint8_t div400):&#160;rcc.c']]],
  ['rcc_5fset_5fpll_5fmultiplication_5ffactor',['rcc_set_pll_multiplication_factor',['../group__rcc__defines.html#ga93f0715a42904d8c70bc7d1c862cf89f',1,'rcc_set_pll_multiplication_factor(uint32_t mul):&#160;rcc.c'],['../group__STM32F0xx-rcc-file.html#ga93f0715a42904d8c70bc7d1c862cf89f',1,'rcc_set_pll_multiplication_factor(uint32_t mul):&#160;rcc.c'],['../group__STM32F1xx-rcc-file.html#ga93f0715a42904d8c70bc7d1c862cf89f',1,'rcc_set_pll_multiplication_factor(uint32_t mul):&#160;rcc.c']]],
  ['rcc_5fset_5fpll_5fsource',['rcc_set_pll_source',['../group__rcc__defines.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf',1,'rcc_set_pll_source(uint32_t pllsrc):&#160;rcc.c'],['../group__STM32F1xx-rcc-file.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf',1,'rcc_set_pll_source(uint32_t pllsrc):&#160;rcc.c'],['../group__STM32F1xx-rcc-file.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf',1,'rcc_set_pll_source(uint32_t pllsrc):&#160;rcc.c'],['../group__STM32F1xx-rcc-file.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf',1,'rcc_set_pll_source(uint32_t pllsrc):&#160;rcc.c'],['../group__rcc__file.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf',1,'rcc_set_pll_source(uint32_t pllsrc):&#160;rcc.c'],['../group__rcc__defines.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf',1,'rcc_set_pll_source(uint32_t pllsrc):&#160;rcc.c']]],
  ['rcc_5fset_5fpllxtpre',['rcc_set_pllxtpre',['../group__rcc__defines.html#gae307406af5f22597be382a3eecc7b54b',1,'rcc_set_pllxtpre(uint32_t pllxtpre):&#160;rcc.c'],['../group__STM32F1xx-rcc-file.html#gae307406af5f22597be382a3eecc7b54b',1,'rcc_set_pllxtpre(uint32_t pllxtpre):&#160;rcc.c']]],
  ['rcc_5fset_5fppre',['rcc_set_ppre',['../group__rcc__defines.html#ga05a5e2fab5bb6e8de484b83588a29bee',1,'rcc_set_ppre(uint32_t ppre):&#160;rcc.c'],['../group__STM32F0xx-rcc-file.html#ga05a5e2fab5bb6e8de484b83588a29bee',1,'rcc_set_ppre(uint32_t ppre):&#160;rcc.c']]],
  ['rcc_5fset_5fppre1',['rcc_set_ppre1',['../group__rcc__defines.html#gaaf1b9174131b00a7014c0328a53a65a1',1,'rcc_set_ppre1(uint32_t ppre1):&#160;rcc.c'],['../group__STM32F1xx-rcc-file.html#gaaf1b9174131b00a7014c0328a53a65a1',1,'rcc_set_ppre1(uint32_t ppre1):&#160;rcc.c'],['../group__STM32F1xx-rcc-file.html#gaaf1b9174131b00a7014c0328a53a65a1',1,'rcc_set_ppre1(uint32_t ppre1):&#160;rcc.c'],['../group__STM32F1xx-rcc-file.html#gaaf1b9174131b00a7014c0328a53a65a1',1,'rcc_set_ppre1(uint32_t ppre1):&#160;rcc.c'],['../group__rcc__file.html#gaaf1b9174131b00a7014c0328a53a65a1',1,'rcc_set_ppre1(uint32_t ppre1):&#160;rcc.c'],['../group__rcc__defines.html#gaaf1b9174131b00a7014c0328a53a65a1',1,'rcc_set_ppre1(uint32_t ppre1):&#160;rcc.c']]],
  ['rcc_5fset_5fppre2',['rcc_set_ppre2',['../group__rcc__defines.html#gac40c9478480f3a44c381c15482a563cd',1,'rcc_set_ppre2(uint32_t ppre2):&#160;rcc.c'],['../group__STM32F1xx-rcc-file.html#gac40c9478480f3a44c381c15482a563cd',1,'rcc_set_ppre2(uint32_t ppre2):&#160;rcc.c'],['../group__STM32F1xx-rcc-file.html#gac40c9478480f3a44c381c15482a563cd',1,'rcc_set_ppre2(uint32_t ppre2):&#160;rcc.c'],['../group__STM32F1xx-rcc-file.html#gac40c9478480f3a44c381c15482a563cd',1,'rcc_set_ppre2(uint32_t ppre2):&#160;rcc.c'],['../group__rcc__file.html#gac40c9478480f3a44c381c15482a563cd',1,'rcc_set_ppre2(uint32_t ppre2):&#160;rcc.c'],['../group__rcc__defines.html#gac40c9478480f3a44c381c15482a563cd',1,'rcc_set_ppre2(uint32_t ppre2):&#160;rcc.c']]],
  ['rcc_5fset_5fpwm_5fdivisor',['rcc_set_pwm_divisor',['../group__rcc__defines.html#gad9dea6bb566a5d6079037f41cc3d1c62',1,'rcc_set_pwm_divisor(enum pwm_clkdiv div):&#160;rcc.c'],['../group__rcc__low__level.html#gad9dea6bb566a5d6079037f41cc3d1c62',1,'rcc_set_pwm_divisor(enum pwm_clkdiv div):&#160;rcc.c']]],
  ['rcc_5fset_5fsysclk_5fsource',['rcc_set_sysclk_source',['../group__rcc__defines.html#ga0ce4f6c68587faf17a38d98fdcdab338',1,'rcc_set_sysclk_source(enum rcc_osc clk):&#160;rcc.c'],['../group__rcc__defines.html#ga2c291271812c333d975807cd5ec99a36',1,'rcc_set_sysclk_source(uint32_t clk):&#160;rcc.c'],['../group__STM32F1xx-rcc-file.html#ga2c291271812c333d975807cd5ec99a36',1,'rcc_set_sysclk_source(uint32_t clk):&#160;rcc.c'],['../group__STM32F1xx-rcc-file.html#ga2c291271812c333d975807cd5ec99a36',1,'rcc_set_sysclk_source(uint32_t clk):&#160;rcc.c'],['../group__STM32F0xx-rcc-file.html#ga0ce4f6c68587faf17a38d98fdcdab338',1,'rcc_set_sysclk_source(enum rcc_osc clk):&#160;rcc.c'],['../group__STM32F1xx-rcc-file.html#ga2c291271812c333d975807cd5ec99a36',1,'rcc_set_sysclk_source(uint32_t clk):&#160;rcc.c'],['../group__rcc__file.html#ga2c291271812c333d975807cd5ec99a36',1,'rcc_set_sysclk_source(uint32_t clk):&#160;rcc.c'],['../group__rcc__defines.html#ga2c291271812c333d975807cd5ec99a36',1,'rcc_set_sysclk_source(uint32_t clk):&#160;rcc.c']]],
  ['rcc_5fset_5fusbpre',['rcc_set_usbpre',['../group__rcc__defines.html#gad434015520b42043657d7478f8308c37',1,'rcc_set_usbpre(uint32_t usbpre):&#160;rcc.c'],['../group__STM32F1xx-rcc-file.html#gad434015520b42043657d7478f8308c37',1,'rcc_set_usbpre(uint32_t usbpre):&#160;rcc.c']]],
  ['rcc_5fsysclk_5fconfig',['rcc_sysclk_config',['../group__rcc__defines.html#ga94e682bdf26bde662afb76403acdd227',1,'rcc_sysclk_config(enum osc_src src, enum xtal_t xtal, uint8_t pll_div400):&#160;rcc.c'],['../group__rcc__high__level.html#ga94e682bdf26bde662afb76403acdd227',1,'rcc_sysclk_config(enum osc_src src, enum xtal_t xtal, uint8_t pll_div400):&#160;rcc.c']]],
  ['rcc_5fsystem_5fclock_5fsource',['rcc_system_clock_source',['../group__rcc__defines.html#ga3373359648b1677ac49d2fe86bff99b7',1,'rcc_system_clock_source(void):&#160;rcc.c'],['../group__STM32F0xx-rcc-file.html#ga229c85444fc847f9102dedab40c9165f',1,'rcc_system_clock_source(void):&#160;rcc.c'],['../group__STM32F0xx-rcc-file.html#ga229c85444fc847f9102dedab40c9165f',1,'rcc_system_clock_source(void):&#160;rcc.c'],['../group__STM32F1xx-rcc-file.html#ga3373359648b1677ac49d2fe86bff99b7',1,'rcc_system_clock_source(void):&#160;rcc.c'],['../group__rcc__file.html#ga3373359648b1677ac49d2fe86bff99b7',1,'rcc_system_clock_source(void):&#160;rcc.c'],['../group__rcc__defines.html#ga3373359648b1677ac49d2fe86bff99b7',1,'rcc_system_clock_source(void):&#160;rcc.c']]],
  ['rcc_5fusb_5fpll_5foff',['rcc_usb_pll_off',['../group__rcc__defines.html#ga68c7027c77c2a1a0d6d202e191c1baf5',1,'rcc_usb_pll_off(void):&#160;rcc.c'],['../group__rcc__low__level.html#ga68c7027c77c2a1a0d6d202e191c1baf5',1,'rcc_usb_pll_off(void):&#160;rcc.c']]],
  ['rcc_5fusb_5fpll_5fon',['rcc_usb_pll_on',['../group__rcc__defines.html#gae31973474f6d00125a57784e84230c86',1,'rcc_usb_pll_on(void):&#160;rcc.c'],['../group__rcc__low__level.html#gae31973474f6d00125a57784e84230c86',1,'rcc_usb_pll_on(void):&#160;rcc.c']]],
  ['rcc_5fwait_5ffor_5fosc_5fready',['rcc_wait_for_osc_ready',['../group__rcc__defines.html#ga1dfd0e0ba16285ce16e782e07af2cafa',1,'rcc_wait_for_osc_ready(enum rcc_osc osc):&#160;rcc.c'],['../group__STM32F0xx-rcc-file.html#ga1dfd0e0ba16285ce16e782e07af2cafa',1,'rcc_wait_for_osc_ready(enum rcc_osc osc):&#160;rcc.c'],['../group__STM32F0xx-rcc-file.html#ga1dfd0e0ba16285ce16e782e07af2cafa',1,'rcc_wait_for_osc_ready(enum rcc_osc osc):&#160;rcc.c'],['../group__STM32F1xx-rcc-file.html#ga1dfd0e0ba16285ce16e782e07af2cafa',1,'rcc_wait_for_osc_ready(enum rcc_osc osc):&#160;rcc.c'],['../group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa',1,'rcc_wait_for_osc_ready(enum rcc_osc osc):&#160;rcc.c']]],
  ['rcc_5fwait_5ffor_5fpll_5fready',['rcc_wait_for_pll_ready',['../group__rcc__defines.html#ga0f5f3bea5dbfde10760a9cd775951a51',1,'rcc_wait_for_pll_ready(void):&#160;rcc.c'],['../group__rcc__low__level.html#ga0f5f3bea5dbfde10760a9cd775951a51',1,'rcc_wait_for_pll_ready(void):&#160;rcc.c']]],
  ['reset_20generation_20unit_20defines',['Reset Generation Unit Defines',['../group__rgu__defines.html',1,'']]],
  ['ring',['ring',['../structring.html',1,'']]],
  ['repetitive_20interrupt_20timer_20defines',['Repetitive Interrupt Timer Defines',['../group__ritimer__defines.html',1,'']]],
  ['rtc_5fclear_5fwakeup_5fflag',['rtc_clear_wakeup_flag',['../group__rtc__defines.html#gaf12d879a95330d644ab2ec4490004de5',1,'rtc_clear_wakeup_flag(void):&#160;rtc_common_l1f024.c'],['../group__rtc__file.html#gaf12d879a95330d644ab2ec4490004de5',1,'rtc_clear_wakeup_flag(void):&#160;rtc_common_l1f024.c']]],
  ['rtc_20defines',['RTC Defines',['../group__rtc__defines.html',1,'']]],
  ['rtc',['RTC',['../group__rtc__file.html',1,'']]],
  ['rtc_5flock',['rtc_lock',['../group__rtc__defines.html#ga3e70e56710b30885a46bae6e88a36f9b',1,'rtc_lock(void):&#160;rtc_common_l1f024.c'],['../group__rtc__file.html#ga3e70e56710b30885a46bae6e88a36f9b',1,'rtc_lock(void):&#160;rtc_common_l1f024.c']]],
  ['rtc_5fset_5fprescaler',['rtc_set_prescaler',['../group__rtc__defines.html#ga290ba685c84efe4451a400464f05da65',1,'rtc_set_prescaler(uint32_t sync, uint32_t async):&#160;rtc_common_l1f024.c'],['../group__rtc__file.html#ga7c05857df37f0631153fdb9893df5c00',1,'rtc_set_prescaler(uint32_t sync, uint32_t async):&#160;rtc_common_l1f024.c']]],
  ['rtc_5fset_5fwakeup_5ftime',['rtc_set_wakeup_time',['../group__rtc__defines.html#gacffca2b1f3a82b3f82923e9ab14f004f',1,'rtc_set_wakeup_time(uint16_t wkup_time, uint8_t rtc_cr_wucksel):&#160;rtc_common_l1f024.c'],['../group__rtc__file.html#gacffca2b1f3a82b3f82923e9ab14f004f',1,'rtc_set_wakeup_time(uint16_t wkup_time, uint8_t rtc_cr_wucksel):&#160;rtc_common_l1f024.c']]],
  ['rtc_5funlock',['rtc_unlock',['../group__rtc__defines.html#ga25813ce258a0d4d2865ec883fea0175b',1,'rtc_unlock(void):&#160;rtc_common_l1f024.c'],['../group__rtc__file.html#ga25813ce258a0d4d2865ec883fea0175b',1,'rtc_unlock(void):&#160;rtc_common_l1f024.c']]],
  ['rtc_5fwait_5ffor_5fsynchro',['rtc_wait_for_synchro',['../group__rtc__defines.html#ga28b448062099ceb6ab758b85d1ddb785',1,'rtc_wait_for_synchro(void):&#160;rtc_common_l1f024.c'],['../group__rtc__file.html#ga28b448062099ceb6ab758b85d1ddb785',1,'rtc_wait_for_synchro(void):&#160;rtc_common_l1f024.c']]],
  ['rcc',['RCC',['../group__STM32F0xx-rcc-file.html',1,'']]],
  ['rcc',['RCC',['../group__STM32F1xx-rcc-file.html',1,'']]]
];
