pxa27x_get_clk_frequency_khz	,	F_1
clkdev_pxa_register	,	F_20
n2	,	V_17
pxa27x_base_clocks_init	,	F_26
clk_register_clk_pxa27x_run	,	F_19
PXA_LCD_13Mhz	,	V_27
"Run Mode clock: %ld.%02ldMHz\n"	,	L_1
clk_register_clk_pxa27x_memory	,	F_28
CCCR_CPDIS_BIT	,	V_25
ht	,	V_14
clk_register_clk_pxa27x_lcd_base	,	F_29
clk_pxa27x_cpll_get_rate	,	F_8
hw	,	V_10
ccsr	,	V_6
clkcfg	,	V_12
clk_pxa27x_system_bus_get_parent	,	F_23
clk_put	,	F_5
PXA_CORE_RUN	,	V_36
CCSR_L_MASK	,	V_19
clk_pxa27x_memory_get_rate	,	F_24
info	,	V_1
PXA_CORE_TURBO	,	V_35
CCSR	,	V_7
ARRAY_SIZE	,	F_32
"clk_dummy"	,	L_7
CLK_CORE	,	V_37
clk	,	V_2
CCCR_PPDIS_BIT	,	V_8
clk_pxa27x_core_get_rate	,	F_14
pxa27x_clocks_init	,	F_30
pxa27x_register_core	,	F_17
"core"	,	L_9
clk_get_rate	,	F_4
"Turbo Mode clock: %ld.%02ldMHz\n"	,	L_2
clk_register_clk_pxa27x_system_bus	,	F_27
clk_pxa27x_lcd_base_get_rate	,	F_9
pxa27x_register_plls	,	F_11
CCSR_N2_SHIFT	,	V_21
KHz	,	V_32
"ppll_312mhz"	,	L_8
MHz	,	V_31
clks	,	V_3
CCCR_LCD_26_BIT	,	V_26
clk_pxa27x_core_get_parent	,	F_15
L	,	V_16
clk_register_clk_pxa27x_cpll	,	F_18
PXA_BUS_RUN	,	V_39
N	,	V_18
CCCR	,	V_24
clk_register_clk_pxa27x_core	,	F_21
PXA_BUS_13Mhz	,	V_38
parent_rate	,	V_11
CCCR_A_BIT	,	V_41
"System bus clock: %ld.%02ldMHz\n"	,	L_4
PXA_MEM_RUN	,	V_44
clk_pxa27x_memory_get_parent	,	F_25
clk_pxa27x_system_bus_get_rate	,	F_22
clk_register_fixed_factor	,	F_13
CCSR_N2_MASK	,	V_20
PXA_CORE_13Mhz	,	V_34
clk_get	,	F_2
"osc_13mhz"	,	L_5
clk_hw	,	V_9
cccr	,	V_23
a	,	V_40
get_freq_khz	,	V_5
b	,	V_33
osc_forced	,	V_22
u8	,	T_1
CLK_GET_RATE_NOCACHE	,	V_29
pr_info	,	F_6
i	,	V_4
l	,	V_15
PXA_LCD_RUN	,	V_28
"osc_32_768khz"	,	L_6
PXA_MEM_13Mhz	,	V_42
pxa27x_is_ppll_disabled	,	F_7
clk_pxa_cken_init	,	F_31
PXA_MEM_SYSTEM_BUS	,	V_43
t	,	V_13
CLK_IS_ROOT	,	V_30
pxa27x_clocks	,	V_45
__init	,	T_2
clk_pxa27x_run_get_rate	,	F_16
"Memory clock: %ld.%02ldMHz\n"	,	L_3
clk_pxa27x_lcd_base_get_parent	,	F_10
clk_register_fixed_rate	,	F_12
IS_ERR	,	F_3
