# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../template1.gen/sources_1/bd/system/ipshared/3242" --include "../../../../../template1.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../../template1.gen/sources_1/bd/system/ipshared/b28c/hdl" --include "C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
"system_wrapper_time_synth.v" \

# Do not sort compile order
nosort
