entity switchregister is
    generic (n: positive := 2);
    port    (clk: in std_logic;
            en: in std_logic;
		    switch: in std_logic_vector (n-1 downto 0);
            q: inout std_logic_vector (n-1 downto 0));
end switchregister;

architecture Behavioral of switchregister is
    signal temp : std_logic_vector (n-1 downto 0);
begin
    process(clk)
    begin
        if (rising_edge(clk)) then
            temp <= switch;
        end if;
    end process;
    
    process(en)
    begin
        if (en = '1') then
                q <= temp;
        else
                q <= (others => 'Z');
        end if;
    end process;
end Behavioral
