{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# ARRAY INPUTS - MUL - OPTIMIZATIONS\n",
    "In this notebook we explain how to use ```pynq``` framework to test the acceleration (optimized) of matrices multiplication, element by element."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import datetime\n",
    "from pynq import Overlay\n",
    "from pynq import DefaultIP\n",
    "from pynq import DefaultHierarchy\n",
    "from pynq import allocate\n",
    "from pynq import MMIO\n",
    "from pynq.pl import *\n",
    "import pynq.lib.dma\n",
    "import numpy as np\n",
    "import time"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "These variables are the addresses where variables visible to FPGA are mapped. In the function to synthesize in Vivado HLS they are passed as parameters.\n",
    " - ```XMUL_MATRIX_AXILITES_ADDR_X_DATA``` is the address;\n",
    " - ```XMUL_MATRIX_AXILITES_BITS_X_DATA``` is the 32-bit alignment of the registers. "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "XMUL_MATRIX_AXILITES_ADDR_A_DATA = 0x10\n",
    "XMUL_MATRIX_AXILITES_BITS_A_DATA = 32\n",
    "XMUL_MATRIX_AXILITES_ADDR_B_DATA = 0x18\n",
    "XMUL_MATRIX_AXILITES_BITS_B_DATA = 32\n",
    "XMUL_MATRIX_AXILITES_ADDR_C_DATA = 0x20\n",
    "XMUL_MATRIX_AXILITES_BITS_C_DATA = 32"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "The function initializes the hardware of FPGA building an object that contains synthesized module (```ol```), which contains all infos to execute IP module, and a reference to IP (```ip```)."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "def init_hw(filepath):\n",
    "    global ol, ip\n",
    "    ol = Overlay(filepath)\n",
    "    ip = ol.matrix_mul_0"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "init_hw(\"/path/to/dot_design_1.bit\")\n",
    "ol?"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "In this block the variables that are needed later are allocated and initialized. This specifies the allocation of the variables where the size and their type must be specified as written in Vivado HLS. The suggestion is to use ```numpy```."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "DIM = 256\n",
    "\n",
    "a = allocate(shape=((DIM, DIM)), dtype=np.int32, cacheable=True)\n",
    "b = allocate(shape=((DIM, DIM)), dtype=np.int32, cacheable=True)\n",
    "c = allocate(shape=((DIM, DIM)), dtype=np.int32, cacheable=True)\n",
    "\n",
    "a[:] = np.ones((DIM,DIM)).astype('int') * 3\n",
    "b[:] = np.ones((DIM,DIM)).astype('int') * 3\n",
    "c[:] = np.zeros((DIM,DIM)).astype('int')"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "With ```ip.write(0x00, 4)``` instruction, the FPGA is put in ```idle``` state, writing value ```4``` in the control registry (```0x00```)."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "ip.write(0x00, 4)\n",
    "fpga_state = ip.read(0x00)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Now we get the physical addresses of the previously allocated variables. If the FPGA is in ```idle``` state (```4```), then we write in the registers of the IP module the values of the arrays to be passed for execution."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "a_p_ptr = a.physical_address\n",
    "b_p_ptr = b.physical_address\n",
    "c_p_ptr = c.physical_address\n",
    "\n",
    "ip.write(0x00, 4)\n",
    "\n",
    "if fpga_state == 4:\n",
    "    ip.write(XMUL_MATRIX_AXILITES_ADDR_A_DATA, a_p_ptr)\n",
    "    ip.write(XMUL_MATRIX_AXILITES_ADDR_B_DATA, b_p_ptr)\n",
    "    ip.write(XMUL_MATRIX_AXILITES_ADDR_C_DATA, c_p_ptr)\n",
    "else:\n",
    "    print(\"Can't write values, must be in IDLE state\")\n",
    "    raise KeyboardInterrupt"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "With ```ip.write(0x00, 1)``` we write ```1``` in control register, that starts the execution of the IP module. Another one time is saved the FPGA state that, at the end of execution it will be ```4``` (```idle```) or ```6``` (```done```). After the ```while``` cycle, we save the result with a simply assignment."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "%%timeit\n",
    "\n",
    "ip.write(0x00, 1)\n",
    "fpga_state = ip.read(0x00)\n",
    "\n",
    "max_try = 1000000\n",
    "while fpga_state != 6 and fpga_state != 4:\n",
    "    fpga_state = ip.read(0x00)\n",
    "    max_try = max_try -1\n",
    "    if max_try == 0:\n",
    "        print(\"ERROR: Can't go ahead\")\n",
    "        ip.write(0x00, 4)\n",
    "        raise KeyboardInterrupt\n",
    "        \n",
    "ip.write(0x00, 4)"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.9"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
