{"params": {"action": "query", "titles": "Advanced packaging (semiconductors)", "prop": "extracts", "exintro": "0", "explaintext": "1", "exsectionformat": "plain", "format": "json", "utf8": "1"}, "data": {"batchcomplete": "", "query": {"pages": {"69536500": {"pageid": 69536500, "ns": 0, "title": "Advanced packaging (semiconductors)", "extract": "Advanced packaging is the aggregation and interconnection of components before traditional integrated circuit packaging, where a single die is packaged.  Advanced packaging allows multiple devices, including electrical, mechanical, or semiconductor devices, to be merged and packaged as a single electronic device. Advanced packaging uses processes and techniques that are typically performed at semiconductor fabrication facilities, unlike traditional integrated circuit packaging, which does not. Advanced packaging thus sits between fabrication and traditional packaging -- or, in other terminology, between BEoL and post-fab.  Advanced packaging includes multi-chip modules, 3D ICs, 2.5D ICs, heterogeneous integration, fan-out wafer-level packaging, system-in-package, quilt packaging, combining logic (processors) and memory in a single package, die stacking, wafer bonding/stacking, several chiplets or dies in a package, combinations of these techniques, and others. 2.5D and 3D ICs are also called 2.5D or 3D packages.\nAdvanced packaging can help achieve performance gains through the integration of several devices in one package and associated efficiency gains (by reducing the distances signals have to travel, in other words, reducing signal paths), and allowing for a high number of connections between devices, without relying on smaller transistors, which have become increasingly more difficult to manufacture. This mitigates the rising costs and yield degradation associated with monolithic (advanced) nodes by enabling heterogeneous integration, where mature nodes are used for analog/IO and advanced nodes are reserved for the core logic. Fan-out packaging is seen as a low-cost option for advanced packaging.\nAdvanced Packaging is considered fundamental in expanding Mooreâ€™s Law. An example of heterogeneous integration is Intel's EMIB, which uses \"bridges\" made on silicon substrates to connect different dies together. Another example is TSMC's CoWoS (chip-on-wafer-on-substrate) technology, which uses an interposer. Advanced packaging is closely related to system integration, used in systems related to \"artificial intelligence, machine learning, automotive, and 5G,\" to name a few. System integration consists of \"ways to avoid putting everything on a single chip by creating a system that interconnects multiple smaller chips, or chiplets\". Advanced packages can have chiplets from several vendors. To enable this, standards for connecting chiplets have been developed, such as\nUCie."}}}}, "fetched_at": "2026-02-01T05:28:38.022175"}