<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 18:10</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/Target/Mips/MipsSEInstrInfo.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L96'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===-- MipsSEInstrInfo.cpp - Mips32/64 Instruction Information -----------===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This file contains the Mips32/64 implementation of the TargetInstrInfo class.</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;MipsSEInstrInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;MCTargetDesc/MipsInstPrinter.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;MipsAnalyzeImmediate.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;MipsMachineFunction.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;MipsTargetMachine.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/STLExtras.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineInstrBuilder.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/TargetRegistry.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/ErrorHandling.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/MathExtras.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='covered-line'><pre>9.29k</pre></td><td class='code'><pre>static unsigned getUnconditionalBranch(const MipsSubtarget &amp;STI) {</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='covered-line'><pre>9.29k</pre></td><td class='code'><pre>  if (STI.inMicroMipsMode())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L28' href='#L28'><span>28:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>912</span>, <span class='None'>False</span>: <span class='covered-line'>8.38k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='covered-line'><pre>912</pre></td><td class='code'><pre>    return STI.isPositionIndependent() ? <div class='tooltip'>Mips::B_MM<span class='tooltip-content'>364</span></div> : <div class='tooltip'>Mips::J_MM<span class='tooltip-content'>548</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L29' href='#L29'><span>29:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>364</span>, <span class='None'>False</span>: <span class='covered-line'>548</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='covered-line'><pre>8.38k</pre></td><td class='code'><pre>  return STI.isPositionIndependent() ? <div class='tooltip'>Mips::B<span class='tooltip-content'>2.42k</span></div> : <div class='tooltip'>Mips::J<span class='tooltip-content'>5.95k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L30' href='#L30'><span>30:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.42k</span>, <span class='None'>False</span>: <span class='covered-line'>5.95k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='covered-line'><pre>9.29k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>MipsSEInstrInfo::MipsSEInstrInfo(const MipsSubtarget &amp;STI)</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='covered-line'><pre>9.29k</pre></td><td class='code'><pre>    : MipsInstrInfo(STI, getUnconditionalBranch(STI)), RI() {}</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='covered-line'><pre>2.66M</pre></td><td class='code'><pre>const MipsRegisterInfo &amp;MipsSEInstrInfo::getRegisterInfo() const {</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='covered-line'><pre>2.66M</pre></td><td class='code'><pre>  return RI;</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='covered-line'><pre>2.66M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// isLoadFromStackSlot - If the specified machine instruction is a direct</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// load from a stack slot, return the virtual or physical register number of</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// the destination along with the FrameIndex of the loaded stack slot.  If</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// not, return 0.  This predicate must return 0 if the instruction has</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// any side effects other than loading from the stack slot.</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>Register MipsSEInstrInfo::isLoadFromStackSlot(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>                                              int &amp;FrameIndex) const {</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>  unsigned Opc = MI.getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>  if ((Opc == Mips::LW)   || <div class='tooltip'>(Opc == Mips::LD)<span class='tooltip-content'>12.9k</span></div>   ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L49' href='#L49'><span>49:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>98</span>, <span class='None'>False</span>: <span class='covered-line'>12.9k</span>]
  Branch (<span class='line-number'><a name='L49' href='#L49'><span>49:30</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>12.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>      <div class='tooltip'>(Opc == Mips::LWC1)<span class='tooltip-content'>12.9k</span></div> || <div class='tooltip'>(Opc == Mips::LDC1)<span class='tooltip-content'>12.9k</span></div> || <div class='tooltip'>(Opc == Mips::LDC164)<span class='tooltip-content'>12.9k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L50' href='#L50'><span>50:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>12.9k</span>]
  Branch (<span class='line-number'><a name='L50' href='#L50'><span>50:30</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>12.9k</span>]
  Branch (<span class='line-number'><a name='L50' href='#L50'><span>50:53</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>12.9k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L49'><span>49:7</span></a></span>) to (<span class='line-number'><a href='#L49'><span>50:74</span></a></span>)

  Number of Conditions: 5
     Condition C1 --> (49:7)
     Condition C2 --> (49:30)
     Condition C3 --> (50:7)
     Condition C4 --> (50:30)
     Condition C5 --> (50:53)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5    Result
  1 { F,  F,  F,  F,  F  = F      }
  2 { T,  -,  -,  -,  -  = T      }
  3 { F,  F,  T,  -,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: covered: (1,3)
  C4-Pair: not covered
  C5-Pair: not covered
  MC/DC Coverage for Expression: 40.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>    if ((MI.getOperand(1).isFI()) &amp;&amp;  // is a stack slot</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L51' href='#L51'><span>51:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>55</span>, <span class='None'>False</span>: <span class='covered-line'>53</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>        <div class='tooltip'>(MI.getOperand(2).isImm())<span class='tooltip-content'>55</span></div> &amp;&amp; // the imm is zero</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L52' href='#L52'><span>52:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>55</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>        <div class='tooltip'>(isZeroImm(MI.getOperand(2)))<span class='tooltip-content'>55</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L53' href='#L53'><span>53:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>55</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L51'><span>51:9</span></a></span>) to (<span class='line-number'><a href='#L51'><span>53:38</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (51:9)
     Condition C2 --> (52:9)
     Condition C3 --> (53:9)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>      FrameIndex = MI.getOperand(1).getIndex();</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>      return MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>  return 0;</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// isStoreToStackSlot - If the specified machine instruction is a direct</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// store to a stack slot, return the virtual or physical register number of</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// the source reg along with the FrameIndex of the loaded stack slot.  If</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// not, return 0.  This predicate must return 0 if the instruction has</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// any side effects other than storing to the stack slot.</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>Register MipsSEInstrInfo::isStoreToStackSlot(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='covered-line'><pre>436</pre></td><td class='code'><pre>                                             int &amp;FrameIndex) const {</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='covered-line'><pre>436</pre></td><td class='code'><pre>  unsigned Opc = MI.getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='covered-line'><pre>436</pre></td><td class='code'><pre>  if ((Opc == Mips::SW)   || <div class='tooltip'>(Opc == Mips::SD)<span class='tooltip-content'>407</span></div>   ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L71' href='#L71'><span>71:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29</span>, <span class='None'>False</span>: <span class='covered-line'>407</span>]
  Branch (<span class='line-number'><a name='L71' href='#L71'><span>71:30</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>407</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='covered-line'><pre>436</pre></td><td class='code'><pre>      <div class='tooltip'>(Opc == Mips::SWC1)<span class='tooltip-content'>407</span></div> || <div class='tooltip'>(Opc == Mips::SDC1)<span class='tooltip-content'>407</span></div> || <div class='tooltip'>(Opc == Mips::SDC164)<span class='tooltip-content'>407</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L72' href='#L72'><span>72:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>407</span>]
  Branch (<span class='line-number'><a name='L72' href='#L72'><span>72:30</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>407</span>]
  Branch (<span class='line-number'><a name='L72' href='#L72'><span>72:53</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>407</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L71'><span>71:7</span></a></span>) to (<span class='line-number'><a href='#L71'><span>72:74</span></a></span>)

  Number of Conditions: 5
     Condition C1 --> (71:7)
     Condition C2 --> (71:30)
     Condition C3 --> (72:7)
     Condition C4 --> (72:30)
     Condition C5 --> (72:53)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5    Result
  1 { F,  F,  F,  F,  F  = F      }
  2 { T,  -,  -,  -,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: not covered
  C5-Pair: not covered
  MC/DC Coverage for Expression: 20.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>    if ((MI.getOperand(1).isFI()) &amp;&amp;  // is a stack slot</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L73' href='#L73'><span>73:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>26</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>        <div class='tooltip'>(MI.getOperand(2).isImm())<span class='tooltip-content'>3</span></div> &amp;&amp; // the imm is zero</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L74' href='#L74'><span>74:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>        <div class='tooltip'>(isZeroImm(MI.getOperand(2)))<span class='tooltip-content'>3</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L75' href='#L75'><span>75:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L73'><span>73:9</span></a></span>) to (<span class='line-number'><a href='#L73'><span>75:38</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (73:9)
     Condition C2 --> (74:9)
     Condition C3 --> (75:9)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      FrameIndex = MI.getOperand(1).getIndex();</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      return MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='covered-line'><pre>433</pre></td><td class='code'><pre>  return 0;</pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='covered-line'><pre>436</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void MipsSEInstrInfo::copyPhysReg(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                  MachineBasicBlock::iterator I,</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                  const DebugLoc &amp;DL, MCRegister DestReg,</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='covered-line'><pre>3.05k</pre></td><td class='code'><pre>                                  MCRegister SrcReg, bool KillSrc) const {</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='covered-line'><pre>3.05k</pre></td><td class='code'><pre>  unsigned Opc = 0, ZeroReg = 0;</pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='covered-line'><pre>3.05k</pre></td><td class='code'><pre>  bool isMicroMips = Subtarget.inMicroMipsMode();</pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='covered-line'><pre>3.05k</pre></td><td class='code'><pre>  if (Mips::GPR32RegClass.contains(DestReg)) { // Copy to CPU Reg.</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L90' href='#L90'><span>90:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.16k</span>, <span class='None'>False</span>: <span class='covered-line'>889</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='covered-line'><pre>2.16k</pre></td><td class='code'><pre>    if (Mips::GPR32RegClass.contains(SrcReg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L91' href='#L91'><span>91:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.92k</span>, <span class='None'>False</span>: <span class='covered-line'>247</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='covered-line'><pre>1.92k</pre></td><td class='code'><pre>      if (isMicroMips)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L92' href='#L92'><span>92:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>453</span>, <span class='None'>False</span>: <span class='covered-line'>1.46k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='covered-line'><pre>453</pre></td><td class='code'><pre>        Opc = Mips::MOVE16_MM;</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='covered-line'><pre>1.46k</pre></td><td class='code'><pre>      else</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='covered-line'><pre>1.46k</pre></td><td class='code'><pre>        Opc = Mips::OR, ZeroReg = Mips::ZERO;</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='covered-line'><pre>1.92k</pre></td><td class='code'><pre>    } else <div class='tooltip'>if (<span class='tooltip-content'>247</span></div><div class='tooltip'>Mips::CCRRegClass.contains(SrcReg)<span class='tooltip-content'>247</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L96' href='#L96'><span>96:16</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>247</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>Opc = Mips::CFC1</span>;</pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='covered-line'><pre>247</pre></td><td class='code'><pre>    else if (Mips::FGR32RegClass.contains(SrcReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L98' href='#L98'><span>98:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>220</span>, <span class='None'>False</span>: <span class='covered-line'>27</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='covered-line'><pre>220</pre></td><td class='code'><pre>      Opc = Mips::MFC1;</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    else if (Mips::HI32RegClass.contains(SrcReg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L100' href='#L100'><span>100:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>25</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      Opc = isMicroMips ? <div class='tooltip'><span class='red'>Mips::MFHI16_MM</span><span class='tooltip-content'>0</span></div> : Mips::MFHI;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L101' href='#L101'><span>101:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      SrcReg = 0;</pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>    } else if (Mips::LO32RegClass.contains(SrcReg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L103' href='#L103'><span>103:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>19</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      Opc = isMicroMips ? <div class='tooltip'><span class='red'>Mips::MFLO16_MM</span><span class='tooltip-content'>0</span></div> : Mips::MFLO;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L104' href='#L104'><span>104:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      SrcReg = 0;</pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>    } else if (Mips::HI32DSPRegClass.contains(SrcReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L106' href='#L106'><span>106:16</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>19</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>Opc = Mips::MFHI_DSP</span>;</pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>    else if (Mips::LO32DSPRegClass.contains(SrcReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L108' href='#L108'><span>108:14</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>19</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>Opc = Mips::MFLO_DSP</span>;</pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>    else if (Mips::DSPCCRegClass.contains(SrcReg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L110' href='#L110'><span>110:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>18</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      BuildMI(MBB, I, DL, get(Mips::RDDSP), DestReg).addImm(1 &lt;&lt; 4)</pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        .addReg(SrcReg, RegState::Implicit | getKillRegState(KillSrc));</pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    else if (Mips::MSACtrlRegClass.contains(SrcReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L115' href='#L115'><span>115:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>      Opc = Mips::CFCMSA;</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='covered-line'><pre>2.16k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='covered-line'><pre>889</pre></td><td class='code'><pre>  else if (Mips::GPR32RegClass.contains(SrcReg)) { // Copy from CPU Reg.</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L118' href='#L118'><span>118:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40</span>, <span class='None'>False</span>: <span class='covered-line'>849</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    if (Mips::CCRRegClass.contains(DestReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L119' href='#L119'><span>119:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>40</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>Opc = Mips::CTC1</span>;</pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    else if (Mips::FGR32RegClass.contains(DestReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L121' href='#L121'><span>121:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19</span>, <span class='None'>False</span>: <span class='covered-line'>21</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>      Opc = Mips::MTC1;</pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>    else if (Mips::HI32RegClass.contains(DestReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L123' href='#L123'><span>123:14</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>21</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>Opc = Mips::MTHI, DestReg = 0</span>;</pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>    else if (Mips::LO32RegClass.contains(DestReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L125' href='#L125'><span>125:14</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>21</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>Opc = Mips::MTLO, DestReg = 0</span>;</pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>    else if (Mips::HI32DSPRegClass.contains(DestReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L127' href='#L127'><span>127:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>20</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      Opc = Mips::MTHI_DSP;</pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    else if (Mips::LO32DSPRegClass.contains(DestReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L129' href='#L129'><span>129:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>19</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      Opc = Mips::MTLO_DSP;</pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>    else if (Mips::DSPCCRegClass.contains(DestReg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L131' href='#L131'><span>131:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>18</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      BuildMI(MBB, I, DL, get(Mips::WRDSP))</pre></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        .addReg(SrcReg, getKillRegState(KillSrc)).addImm(1 &lt;&lt; 4)</pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        .addReg(DestReg, RegState::ImplicitDefine);</pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    } else if (Mips::MSACtrlRegClass.contains(DestReg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L136' href='#L136'><span>136:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>      BuildMI(MBB, I, DL, get(Mips::CTCMSA))</pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>          .addReg(DestReg)</pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>          .addReg(SrcReg, getKillRegState(KillSrc));</pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='covered-line'><pre>849</pre></td><td class='code'><pre>  else if (Mips::FGR32RegClass.contains(DestReg, SrcReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L143' href='#L143'><span>143:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>192</span>, <span class='None'>False</span>: <span class='covered-line'>657</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='covered-line'><pre>192</pre></td><td class='code'><pre>    Opc = Mips::FMOV_S;</pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='covered-line'><pre>657</pre></td><td class='code'><pre>  else if (Mips::AFGR64RegClass.contains(DestReg, SrcReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L145' href='#L145'><span>145:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>82</span>, <span class='None'>False</span>: <span class='covered-line'>575</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>    Opc = Mips::FMOV_D32;</pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='covered-line'><pre>575</pre></td><td class='code'><pre>  else if (Mips::FGR64RegClass.contains(DestReg, SrcReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L147' href='#L147'><span>147:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>98</span>, <span class='None'>False</span>: <span class='covered-line'>477</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='covered-line'><pre>98</pre></td><td class='code'><pre>    Opc = Mips::FMOV_D64;</pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='covered-line'><pre>477</pre></td><td class='code'><pre>  else if (Mips::GPR64RegClass.contains(DestReg)) { // Copy to CPU64 Reg.</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L149' href='#L149'><span>149:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>472</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='covered-line'><pre>472</pre></td><td class='code'><pre>    if (Mips::GPR64RegClass.contains(SrcReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L150' href='#L150'><span>150:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>464</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='covered-line'><pre>464</pre></td><td class='code'><pre>      Opc = Mips::OR64, ZeroReg = Mips::ZERO_64;</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    else if (Mips::HI64RegClass.contains(SrcReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L152' href='#L152'><span>152:14</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>Opc = Mips::MFHI64, SrcReg = 0</span>;</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    else if (Mips::LO64RegClass.contains(SrcReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L154' href='#L154'><span>154:14</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>Opc = Mips::MFLO64, SrcReg = 0</span>;</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    else if (Mips::FGR64RegClass.contains(SrcReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L156' href='#L156'><span>156:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      Opc = Mips::DMFC1;</pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='covered-line'><pre>472</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>  else if (Mips::GPR64RegClass.contains(SrcReg)) <span class='red'>{ // Copy from CPU64 Reg.</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L159' href='#L159'><span>159:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>Mips::HI64RegClass.contains(DestReg)</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L160' href='#L160'><span>160:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>Opc = Mips::MTHI64, DestReg = 0</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    else </span><span class='red'>if (</span><span class='red'>Mips::LO64RegClass.contains(DestReg)</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L162' href='#L162'><span>162:14</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>Opc = Mips::MTLO64, DestReg = 0</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    else </span><span class='red'>if (</span><span class='red'>Mips::FGR64RegClass.contains(DestReg)</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L164' href='#L164'><span>164:14</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>Opc = Mips::DMTC1</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>  else if (Mips::MSA128BRegClass.contains(DestReg)) { // Copy to MSA reg</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L167' href='#L167'><span>167:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    if (Mips::MSA128BRegClass.contains(SrcReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L168' href='#L168'><span>168:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      Opc = Mips::MOVE_V;</pre></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='covered-line'><pre>3.03k</pre></td><td class='code'><pre>  assert(Opc &amp;&amp; &quot;Cannot copy registers&quot;);</pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='covered-line'><pre>3.03k</pre></td><td class='code'><pre>  MachineInstrBuilder MIB = BuildMI(MBB, I, DL, get(Opc));</pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='covered-line'><pre>3.03k</pre></td><td class='code'><pre>  if (DestReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L176' href='#L176'><span>176:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.03k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='covered-line'><pre>3.03k</pre></td><td class='code'><pre>    MIB.addReg(DestReg, RegState::Define);</pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='covered-line'><pre>3.03k</pre></td><td class='code'><pre>  if (SrcReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L179' href='#L179'><span>179:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.03k</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='covered-line'><pre>3.03k</pre></td><td class='code'><pre>    MIB.addReg(SrcReg, getKillRegState(KillSrc));</pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='covered-line'><pre>3.03k</pre></td><td class='code'><pre>  if (ZeroReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L182' href='#L182'><span>182:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.93k</span>, <span class='None'>False</span>: <span class='covered-line'>1.10k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='covered-line'><pre>1.93k</pre></td><td class='code'><pre>    MIB.addReg(ZeroReg);</pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='covered-line'><pre>3.03k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='covered-line'><pre>291k</pre></td><td class='code'><pre>static bool isORCopyInst(const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='covered-line'><pre>291k</pre></td><td class='code'><pre>  switch (MI.getOpcode()) {</pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='covered-line'><pre>284k</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L188' href='#L188'><span>188:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>284k</span>, <span class='None'>False</span>: <span class='covered-line'>6.83k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='covered-line'><pre>284k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='covered-line'><pre>284k</pre></td><td class='code'><pre>  case Mips::OR_MM:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L190' href='#L190'><span>190:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>98</span>, <span class='None'>False</span>: <span class='covered-line'>290k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='covered-line'><pre>4.87k</pre></td><td class='code'><pre>  case Mips::OR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L191' href='#L191'><span>191:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.78k</span>, <span class='None'>False</span>: <span class='covered-line'>286k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='covered-line'><pre>4.87k</pre></td><td class='code'><pre>    if (MI.getOperand(2).getReg() == Mips::ZERO)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L192' href='#L192'><span>192:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>61</span>, <span class='None'>False</span>: <span class='covered-line'>4.81k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='covered-line'><pre>61</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='covered-line'><pre>4.81k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='covered-line'><pre>4.81k</pre></td><td class='code'><pre>  case Mips::OR64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L195' href='#L195'><span>195:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.95k</span>, <span class='None'>False</span>: <span class='covered-line'>289k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='covered-line'><pre>1.95k</pre></td><td class='code'><pre>    if (MI.getOperand(2).getReg() == Mips::ZERO_64)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L196' href='#L196'><span>196:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>44</span>, <span class='None'>False</span>: <span class='covered-line'>1.91k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='covered-line'><pre>1.91k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='covered-line'><pre>291k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='covered-line'><pre>290k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='covered-line'><pre>291k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// We check for the common case of &apos;or&apos;, as it&apos;s MIPS&apos; preferred instruction</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// for GPRs but we have to check the operands to ensure that is the case.</pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Other move instructions for MIPS are directly identifiable.</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>std::optional&lt;DestSourcePair&gt;</pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='covered-line'><pre>296k</pre></td><td class='code'><pre>MipsSEInstrInfo::isCopyInstrImpl(const MachineInstr &amp;MI) const {</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='covered-line'><pre>296k</pre></td><td class='code'><pre>  if (MI.isMoveReg() || <div class='tooltip'>isORCopyInst(MI)<span class='tooltip-content'>291k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L208' href='#L208'><span>208:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.20k</span>, <span class='None'>False</span>: <span class='covered-line'>291k</span>]
  Branch (<span class='line-number'><a name='L208' href='#L208'><span>208:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>105</span>, <span class='None'>False</span>: <span class='covered-line'>290k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L208'><span>208:7</span></a></span>) to (<span class='line-number'><a href='#L208'><span>208:41</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (208:7)
     Condition C2 --> (208:25)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='covered-line'><pre>5.30k</pre></td><td class='code'><pre>    return DestSourcePair{MI.getOperand(0), MI.getOperand(1)};</pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='covered-line'><pre>290k</pre></td><td class='code'><pre>  return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='covered-line'><pre>296k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void MipsSEInstrInfo::</pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>storeRegToStack(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I,</pre></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                Register SrcReg, bool isKill, int FI,</pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                const TargetRegisterClass *RC, const TargetRegisterInfo *TRI,</pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='covered-line'><pre>4.88k</pre></td><td class='code'><pre>                int64_t Offset) const {</pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='covered-line'><pre>4.88k</pre></td><td class='code'><pre>  DebugLoc DL;</pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='covered-line'><pre>4.88k</pre></td><td class='code'><pre>  MachineMemOperand *MMO = GetMemOperand(MBB, FI, MachineMemOperand::MOStore);</pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='covered-line'><pre>4.88k</pre></td><td class='code'><pre>  unsigned Opc = 0;</pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='covered-line'><pre>4.88k</pre></td><td class='code'><pre>  if (Mips::GPR32RegClass.hasSubClassEq(RC))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L224' href='#L224'><span>224:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.63k</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='covered-line'><pre>2.63k</pre></td><td class='code'><pre>    Opc = Mips::SW;</pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='covered-line'><pre>2.24k</pre></td><td class='code'><pre>  else if (Mips::GPR64RegClass.hasSubClassEq(RC))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L226' href='#L226'><span>226:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.82k</span>, <span class='None'>False</span>: <span class='covered-line'>419</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='covered-line'><pre>1.82k</pre></td><td class='code'><pre>    Opc = Mips::SD;</pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='covered-line'><pre>419</pre></td><td class='code'><pre>  else if (Mips::ACC64RegClass.hasSubClassEq(RC))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L228' href='#L228'><span>228:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>419</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>Opc = Mips::STORE_ACC64</span>;</pre></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='covered-line'><pre>419</pre></td><td class='code'><pre>  else if (Mips::ACC64DSPRegClass.hasSubClassEq(RC))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L230' href='#L230'><span>230:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>419</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>Opc = Mips::STORE_ACC64DSP</span>;</pre></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='covered-line'><pre>419</pre></td><td class='code'><pre>  else if (Mips::ACC128RegClass.hasSubClassEq(RC))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L232' href='#L232'><span>232:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>419</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>Opc = Mips::STORE_ACC128</span>;</pre></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='covered-line'><pre>419</pre></td><td class='code'><pre>  else if (Mips::DSPCCRegClass.hasSubClassEq(RC))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L234' href='#L234'><span>234:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>418</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    Opc = Mips::STORE_CCOND_DSP;</pre></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='covered-line'><pre>418</pre></td><td class='code'><pre>  else if (Mips::FGR32RegClass.hasSubClassEq(RC))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L236' href='#L236'><span>236:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22</span>, <span class='None'>False</span>: <span class='covered-line'>396</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>    Opc = Mips::SWC1;</pre></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='covered-line'><pre>396</pre></td><td class='code'><pre>  else if (Mips::AFGR64RegClass.hasSubClassEq(RC))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L238' href='#L238'><span>238:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>149</span>, <span class='None'>False</span>: <span class='covered-line'>247</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='covered-line'><pre>149</pre></td><td class='code'><pre>    Opc = Mips::SDC1;</pre></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='covered-line'><pre>247</pre></td><td class='code'><pre>  else if (Mips::FGR64RegClass.hasSubClassEq(RC))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L240' href='#L240'><span>240:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>218</span>, <span class='None'>False</span>: <span class='covered-line'>29</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='covered-line'><pre>218</pre></td><td class='code'><pre>    Opc = Mips::SDC164;</pre></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>  else if (TRI-&gt;isTypeLegalForClass(*RC, MVT::v16i8))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L242' href='#L242'><span>242:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>23</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    Opc = Mips::ST_B;</pre></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>  else if (TRI-&gt;isTypeLegalForClass(*RC, MVT::v8i16) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L244' href='#L244'><span>244:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>17</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>           <div class='tooltip'>TRI-&gt;isTypeLegalForClass(*RC, MVT::v8f16)<span class='tooltip-content'>17</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L245' href='#L245'><span>245:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>17</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L244'><span>244:12</span></a></span>) to (<span class='line-number'><a href='#L244'><span>245:53</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (244:12)
     Condition C2 --> (245:12)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    Opc = Mips::ST_H;</pre></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  else if (TRI-&gt;isTypeLegalForClass(*RC, MVT::v4i32) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L247' href='#L247'><span>247:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>           <div class='tooltip'>TRI-&gt;isTypeLegalForClass(*RC, MVT::v4f32)<span class='tooltip-content'>10</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L248' href='#L248'><span>248:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L247'><span>247:12</span></a></span>) to (<span class='line-number'><a href='#L247'><span>248:53</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (247:12)
     Condition C2 --> (248:12)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    Opc = Mips::ST_W;</pre></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  else if (TRI-&gt;isTypeLegalForClass(*RC, MVT::v2i64) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L250' href='#L250'><span>250:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>           <div class='tooltip'>TRI-&gt;isTypeLegalForClass(*RC, MVT::v2f64)<span class='tooltip-content'>4</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L251' href='#L251'><span>251:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L250'><span>250:12</span></a></span>) to (<span class='line-number'><a href='#L250'><span>251:53</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (250:12)
     Condition C2 --> (251:12)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    Opc = Mips::ST_D;</pre></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  else if (Mips::LO32RegClass.hasSubClassEq(RC))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L253' href='#L253'><span>253:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>Opc = Mips::SW</span>;</pre></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  else if (Mips::LO64RegClass.hasSubClassEq(RC))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L255' href='#L255'><span>255:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>Opc = Mips::SD</span>;</pre></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  else if (Mips::HI32RegClass.hasSubClassEq(RC))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L257' href='#L257'><span>257:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>Opc = Mips::SW</span>;</pre></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  else if (Mips::HI64RegClass.hasSubClassEq(RC))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L259' href='#L259'><span>259:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>Opc = Mips::SD</span>;</pre></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  else if (Mips::DSPRRegClass.hasSubClassEq(RC))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L261' href='#L261'><span>261:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    Opc = Mips::SWDSP;</pre></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Hi, Lo are normally caller save but they are callee save</pre></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // for interrupt handling.</pre></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='covered-line'><pre>4.88k</pre></td><td class='code'><pre>  const Function &amp;Func = MBB.getParent()-&gt;getFunction();</pre></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='covered-line'><pre>4.88k</pre></td><td class='code'><pre>  if (Func.hasFnAttribute(&quot;interrupt&quot;)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L267' href='#L267'><span>267:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>39</span>, <span class='None'>False</span>: <span class='covered-line'>4.84k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>    if (Mips::HI32RegClass.hasSubClassEq(RC)) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L268' href='#L268'><span>268:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>39</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      BuildMI(MBB, I, DL, get(Mips::MFHI), Mips::K0);</span></pre></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      SrcReg = Mips::K0;</span></pre></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre><span class='red'>    }</span> else if (Mips::HI64RegClass.hasSubClassEq(RC)) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L271' href='#L271'><span>271:16</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>39</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      BuildMI(MBB, I, DL, get(Mips::MFHI64), Mips::K0_64);</span></pre></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      SrcReg = Mips::K0_64;</span></pre></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre><span class='red'>    }</span> else if (Mips::LO32RegClass.hasSubClassEq(RC)) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L274' href='#L274'><span>274:16</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>39</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      BuildMI(MBB, I, DL, get(Mips::MFLO), Mips::K0);</span></pre></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      SrcReg = Mips::K0;</span></pre></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre><span class='red'>    }</span> else if (Mips::LO64RegClass.hasSubClassEq(RC)) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L277' href='#L277'><span>277:16</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>39</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      BuildMI(MBB, I, DL, get(Mips::MFLO64), Mips::K0_64);</span></pre></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      SrcReg = Mips::K0_64;</span></pre></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='covered-line'><pre>4.88k</pre></td><td class='code'><pre>  assert(Opc &amp;&amp; &quot;Register class not handled!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='covered-line'><pre>4.88k</pre></td><td class='code'><pre>  BuildMI(MBB, I, DL, get(Opc)).addReg(SrcReg, getKillRegState(isKill))</pre></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='covered-line'><pre>4.88k</pre></td><td class='code'><pre>    .addFrameIndex(FI).addImm(Offset).addMemOperand(MMO);</pre></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='covered-line'><pre>4.88k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void MipsSEInstrInfo::</pre></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>loadRegFromStack(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I,</pre></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                 Register DestReg, int FI, const TargetRegisterClass *RC,</pre></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='covered-line'><pre>4.93k</pre></td><td class='code'><pre>                 const TargetRegisterInfo *TRI, int64_t Offset) const {</pre></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='covered-line'><pre>4.93k</pre></td><td class='code'><pre>  DebugLoc DL;</pre></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='covered-line'><pre>4.93k</pre></td><td class='code'><pre>  if (I != MBB.end()) <div class='tooltip'>DL = I-&gt;getDebugLoc()<span class='tooltip-content'>4.89k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L293' href='#L293'><span>293:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.89k</span>, <span class='None'>False</span>: <span class='covered-line'>41</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='covered-line'><pre>4.93k</pre></td><td class='code'><pre>  MachineMemOperand *MMO = GetMemOperand(MBB, FI, MachineMemOperand::MOLoad);</pre></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='covered-line'><pre>4.93k</pre></td><td class='code'><pre>  unsigned Opc = 0;</pre></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='covered-line'><pre>4.93k</pre></td><td class='code'><pre>  const Function &amp;Func = MBB.getParent()-&gt;getFunction();</pre></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='covered-line'><pre>4.93k</pre></td><td class='code'><pre>  bool ReqIndirectLoad = Func.hasFnAttribute(&quot;interrupt&quot;) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L298' href='#L298'><span>298:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>39</span>, <span class='None'>False</span>: <span class='covered-line'>4.89k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L299' href='#L299'><pre>299</pre></a></td><td class='covered-line'><pre>4.93k</pre></td><td class='code'><pre>                         <div class='tooltip'>(<span class='tooltip-content'>39</span></div><div class='tooltip'>DestReg == Mips::LO0<span class='tooltip-content'>39</span></div> || <div class='tooltip'>DestReg == Mips::LO0_64<span class='tooltip-content'>38</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L299' href='#L299'><span>299:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>38</span>]
  Branch (<span class='line-number'><a name='L299' href='#L299'><span>299:51</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>38</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L300' href='#L300'><pre>300</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>                          <div class='tooltip'>DestReg == Mips::HI0<span class='tooltip-content'>38</span></div> || <div class='tooltip'>DestReg == Mips::HI0_64<span class='tooltip-content'>37</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L300' href='#L300'><span>300:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>37</span>]
  Branch (<span class='line-number'><a name='L300' href='#L300'><span>300:51</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>37</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L298'><span>298:26</span></a></span>) to (<span class='line-number'><a href='#L298'><span>300:75</span></a></span>)

  Number of Conditions: 5
     Condition C1 --> (298:26)
     Condition C2 --> (299:27)
     Condition C3 --> (299:51)
     Condition C4 --> (300:27)
     Condition C5 --> (300:51)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5    Result
  1 { F,  -,  -,  -,  -  = F      }
  2 { T,  F,  F,  F,  F  = F      }
  3 { T,  T,  -,  -,  -  = T      }
  4 { T,  F,  F,  T,  -  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: not covered
  C4-Pair: covered: (2,4)
  C5-Pair: not covered
  MC/DC Coverage for Expression: 60.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L301' href='#L301'><pre>301</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L302' href='#L302'><pre>302</pre></a></td><td class='covered-line'><pre>4.93k</pre></td><td class='code'><pre>  if (Mips::GPR32RegClass.hasSubClassEq(RC))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L302' href='#L302'><span>302:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.67k</span>, <span class='None'>False</span>: <span class='covered-line'>2.25k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L303' href='#L303'><pre>303</pre></a></td><td class='covered-line'><pre>2.67k</pre></td><td class='code'><pre>    Opc = Mips::LW;</pre></td></tr><tr><td class='line-number'><a name='L304' href='#L304'><pre>304</pre></a></td><td class='covered-line'><pre>2.25k</pre></td><td class='code'><pre>  else if (Mips::GPR64RegClass.hasSubClassEq(RC))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L304' href='#L304'><span>304:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.84k</span>, <span class='None'>False</span>: <span class='covered-line'>416</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L305' href='#L305'><pre>305</pre></a></td><td class='covered-line'><pre>1.84k</pre></td><td class='code'><pre>    Opc = Mips::LD;</pre></td></tr><tr><td class='line-number'><a name='L306' href='#L306'><pre>306</pre></a></td><td class='covered-line'><pre>416</pre></td><td class='code'><pre>  else if (Mips::ACC64RegClass.hasSubClassEq(RC))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L306' href='#L306'><span>306:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>416</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L307' href='#L307'><pre>307</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>Opc = Mips::LOAD_ACC64</span>;</pre></td></tr><tr><td class='line-number'><a name='L308' href='#L308'><pre>308</pre></a></td><td class='covered-line'><pre>416</pre></td><td class='code'><pre>  else if (Mips::ACC64DSPRegClass.hasSubClassEq(RC))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L308' href='#L308'><span>308:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>416</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L309' href='#L309'><pre>309</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>Opc = Mips::LOAD_ACC64DSP</span>;</pre></td></tr><tr><td class='line-number'><a name='L310' href='#L310'><pre>310</pre></a></td><td class='covered-line'><pre>416</pre></td><td class='code'><pre>  else if (Mips::ACC128RegClass.hasSubClassEq(RC))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L310' href='#L310'><span>310:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>416</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L311' href='#L311'><pre>311</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>Opc = Mips::LOAD_ACC128</span>;</pre></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='covered-line'><pre>416</pre></td><td class='code'><pre>  else if (Mips::DSPCCRegClass.hasSubClassEq(RC))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L312' href='#L312'><span>312:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>415</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    Opc = Mips::LOAD_CCOND_DSP;</pre></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='covered-line'><pre>415</pre></td><td class='code'><pre>  else if (Mips::FGR32RegClass.hasSubClassEq(RC))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L314' href='#L314'><span>314:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>398</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>    Opc = Mips::LWC1;</pre></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='covered-line'><pre>398</pre></td><td class='code'><pre>  else if (Mips::AFGR64RegClass.hasSubClassEq(RC))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L316' href='#L316'><span>316:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>139</span>, <span class='None'>False</span>: <span class='covered-line'>259</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='covered-line'><pre>139</pre></td><td class='code'><pre>    Opc = Mips::LDC1;</pre></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='covered-line'><pre>259</pre></td><td class='code'><pre>  else if (Mips::FGR64RegClass.hasSubClassEq(RC))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L318' href='#L318'><span>318:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>226</span>, <span class='None'>False</span>: <span class='covered-line'>33</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='covered-line'><pre>226</pre></td><td class='code'><pre>    Opc = Mips::LDC164;</pre></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>  else if (TRI-&gt;isTypeLegalForClass(*RC, MVT::v16i8))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L320' href='#L320'><span>320:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>27</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    Opc = Mips::LD_B;</pre></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  else if (TRI-&gt;isTypeLegalForClass(*RC, MVT::v8i16) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L322' href='#L322'><span>322:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>21</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>           <div class='tooltip'>TRI-&gt;isTypeLegalForClass(*RC, MVT::v8f16)<span class='tooltip-content'>21</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L323' href='#L323'><span>323:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>21</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L322'><span>322:12</span></a></span>) to (<span class='line-number'><a href='#L322'><span>323:53</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (322:12)
     Condition C2 --> (323:12)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    Opc = Mips::LD_H;</pre></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>  else if (TRI-&gt;isTypeLegalForClass(*RC, MVT::v4i32) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L325' href='#L325'><span>325:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>14</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>           <div class='tooltip'>TRI-&gt;isTypeLegalForClass(*RC, MVT::v4f32)<span class='tooltip-content'>14</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L326' href='#L326'><span>326:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>14</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L325'><span>325:12</span></a></span>) to (<span class='line-number'><a href='#L325'><span>326:53</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (325:12)
     Condition C2 --> (326:12)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    Opc = Mips::LD_W;</pre></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  else if (TRI-&gt;isTypeLegalForClass(*RC, MVT::v2i64) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L328' href='#L328'><span>328:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>           <div class='tooltip'>TRI-&gt;isTypeLegalForClass(*RC, MVT::v2f64)<span class='tooltip-content'>8</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L329' href='#L329'><span>329:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L328'><span>328:12</span></a></span>) to (<span class='line-number'><a href='#L328'><span>329:53</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (328:12)
     Condition C2 --> (329:12)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    Opc = Mips::LD_D;</pre></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  else if (Mips::HI32RegClass.hasSubClassEq(RC))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L331' href='#L331'><span>331:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    Opc = Mips::LW;</pre></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  else if (Mips::HI64RegClass.hasSubClassEq(RC))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L333' href='#L333'><span>333:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>Opc = Mips::LD</span>;</pre></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  else if (Mips::LO32RegClass.hasSubClassEq(RC))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L335' href='#L335'><span>335:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    Opc = Mips::LW;</pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  else if (Mips::LO64RegClass.hasSubClassEq(RC))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L337' href='#L337'><span>337:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>Opc = Mips::LD</span>;</pre></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  else if (Mips::DSPRRegClass.hasSubClassEq(RC))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L339' href='#L339'><span>339:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    Opc = Mips::LWDSP;</pre></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='covered-line'><pre>4.93k</pre></td><td class='code'><pre>  assert(Opc &amp;&amp; &quot;Register class not handled!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='covered-line'><pre>4.93k</pre></td><td class='code'><pre>  if (!ReqIndirectLoad)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L344' href='#L344'><span>344:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.93k</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='covered-line'><pre>4.93k</pre></td><td class='code'><pre>    BuildMI(MBB, I, DL, get(Opc), DestReg)</pre></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='covered-line'><pre>4.93k</pre></td><td class='code'><pre>        .addFrameIndex(FI)</pre></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='covered-line'><pre>4.93k</pre></td><td class='code'><pre>        .addImm(Offset)</pre></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='covered-line'><pre>4.93k</pre></td><td class='code'><pre>        .addMemOperand(MMO);</pre></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  else {</pre></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Load HI/LO through K0. Notably the DestReg is encoded into the</pre></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // instruction itself.</pre></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    unsigned Reg = Mips::K0;</pre></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    unsigned LdOp = Mips::MTLO;</pre></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    if (DestReg == Mips::HI0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L354' href='#L354'><span>354:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      LdOp = Mips::MTHI;</pre></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    if (Subtarget.getABI().ArePtrs64bit()) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L357' href='#L357'><span>357:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      Reg = Mips::K0_64;</span></pre></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>DestReg == Mips::HI0_64</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L359' href='#L359'><span>359:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        </span><span class='red'>LdOp = Mips::MTHI64</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      else</span></pre></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        </span><span class='red'>LdOp = Mips::MTLO64</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    BuildMI(MBB, I, DL, get(Opc), Reg)</pre></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        .addFrameIndex(FI)</pre></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        .addImm(Offset)</pre></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        .addMemOperand(MMO);</pre></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    BuildMI(MBB, I, DL, get(LdOp)).addReg(Reg);</pre></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L371' href='#L371'><pre>371</pre></a></td><td class='covered-line'><pre>4.93k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L372' href='#L372'><pre>372</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L373' href='#L373'><pre>373</pre></a></td><td class='covered-line'><pre>29.5k</pre></td><td class='code'><pre>bool MipsSEInstrInfo::expandPostRAPseudo(MachineInstr &amp;MI) const {</pre></td></tr><tr><td class='line-number'><a name='L374' href='#L374'><pre>374</pre></a></td><td class='covered-line'><pre>29.5k</pre></td><td class='code'><pre>  MachineBasicBlock &amp;MBB = *MI.getParent();</pre></td></tr><tr><td class='line-number'><a name='L375' href='#L375'><pre>375</pre></a></td><td class='covered-line'><pre>29.5k</pre></td><td class='code'><pre>  bool isMicroMips = Subtarget.inMicroMipsMode();</pre></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='covered-line'><pre>29.5k</pre></td><td class='code'><pre>  unsigned Opc;</pre></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='covered-line'><pre>29.5k</pre></td><td class='code'><pre>  switch (MI.getDesc().getOpcode()) {</pre></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='covered-line'><pre>14.4k</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L379' href='#L379'><span>379:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14.4k</span>, <span class='None'>False</span>: <span class='covered-line'>15.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='covered-line'><pre>14.4k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='covered-line'><pre>13.9k</pre></td><td class='code'><pre>  case Mips::RetRA:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L381' href='#L381'><span>381:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.9k</span>, <span class='None'>False</span>: <span class='covered-line'>15.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='covered-line'><pre>13.9k</pre></td><td class='code'><pre>    expandRetRA(MBB, MI);</pre></td></tr><tr><td class='line-number'><a name='L383' href='#L383'><pre>383</pre></a></td><td class='covered-line'><pre>13.9k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L384' href='#L384'><pre>384</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  case Mips::ERet:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L384' href='#L384'><span>384:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>29.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L385' href='#L385'><pre>385</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    expandERet(MBB, MI);</pre></td></tr><tr><td class='line-number'><a name='L386' href='#L386'><pre>386</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L387' href='#L387'><pre>387</pre></a></td><td class='covered-line'><pre>174</pre></td><td class='code'><pre>  case Mips::PseudoMFHI:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L387' href='#L387'><span>387:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>174</span>, <span class='None'>False</span>: <span class='covered-line'>29.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L388' href='#L388'><pre>388</pre></a></td><td class='covered-line'><pre>174</pre></td><td class='code'><pre>    expandPseudoMFHiLo(MBB, MI, Mips::MFHI);</pre></td></tr><tr><td class='line-number'><a name='L389' href='#L389'><pre>389</pre></a></td><td class='covered-line'><pre>174</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L390' href='#L390'><pre>390</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  case Mips::PseudoMFHI_MM:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L390' href='#L390'><span>390:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>29.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L391' href='#L391'><pre>391</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    expandPseudoMFHiLo(MBB, MI, Mips::MFHI16_MM);</pre></td></tr><tr><td class='line-number'><a name='L392' href='#L392'><pre>392</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L393' href='#L393'><pre>393</pre></a></td><td class='covered-line'><pre>194</pre></td><td class='code'><pre>  case Mips::PseudoMFLO:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L393' href='#L393'><span>393:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>194</span>, <span class='None'>False</span>: <span class='covered-line'>29.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L394' href='#L394'><pre>394</pre></a></td><td class='covered-line'><pre>194</pre></td><td class='code'><pre>    expandPseudoMFHiLo(MBB, MI, Mips::MFLO);</pre></td></tr><tr><td class='line-number'><a name='L395' href='#L395'><pre>395</pre></a></td><td class='covered-line'><pre>194</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L396' href='#L396'><pre>396</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  case Mips::PseudoMFLO_MM:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L396' href='#L396'><span>396:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>29.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L397' href='#L397'><pre>397</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    expandPseudoMFHiLo(MBB, MI, Mips::MFLO16_MM);</pre></td></tr><tr><td class='line-number'><a name='L398' href='#L398'><pre>398</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L399' href='#L399'><pre>399</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>  case Mips::PseudoMFHI64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L399' href='#L399'><span>399:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>49</span>, <span class='None'>False</span>: <span class='covered-line'>29.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L400' href='#L400'><pre>400</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>    expandPseudoMFHiLo(MBB, MI, Mips::MFHI64);</pre></td></tr><tr><td class='line-number'><a name='L401' href='#L401'><pre>401</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L402' href='#L402'><pre>402</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>  case Mips::PseudoMFLO64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L402' href='#L402'><span>402:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>99</span>, <span class='None'>False</span>: <span class='covered-line'>29.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L403' href='#L403'><pre>403</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>    expandPseudoMFHiLo(MBB, MI, Mips::MFLO64);</pre></td></tr><tr><td class='line-number'><a name='L404' href='#L404'><pre>404</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L405' href='#L405'><pre>405</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  case Mips::PseudoMTLOHI:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L405' href='#L405'><span>405:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>29.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L406' href='#L406'><pre>406</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    expandPseudoMTLoHi(MBB, MI, Mips::MTLO, Mips::MTHI, false);</pre></td></tr><tr><td class='line-number'><a name='L407' href='#L407'><pre>407</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L408' href='#L408'><pre>408</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case Mips::PseudoMTLOHI64:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L408' href='#L408'><span>408:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>29.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L409' href='#L409'><pre>409</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    expandPseudoMTLoHi(MBB, MI, Mips::MTLO64, Mips::MTHI64, false);</span></pre></td></tr><tr><td class='line-number'><a name='L410' href='#L410'><pre>410</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L411' href='#L411'><pre>411</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>  case Mips::PseudoMTLOHI_DSP:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L411' href='#L411'><span>411:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>49</span>, <span class='None'>False</span>: <span class='covered-line'>29.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L412' href='#L412'><pre>412</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>    expandPseudoMTLoHi(MBB, MI, Mips::MTLO_DSP, Mips::MTHI_DSP, true);</pre></td></tr><tr><td class='line-number'><a name='L413' href='#L413'><pre>413</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L414' href='#L414'><pre>414</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  case Mips::PseudoMTLOHI_MM:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L414' href='#L414'><span>414:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>29.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L415' href='#L415'><pre>415</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    expandPseudoMTLoHi(MBB, MI, Mips::MTLO_MM, Mips::MTHI_MM, false);</pre></td></tr><tr><td class='line-number'><a name='L416' href='#L416'><pre>416</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L417' href='#L417'><pre>417</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>  case Mips::PseudoCVT_S_W:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L417' href='#L417'><span>417:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19</span>, <span class='None'>False</span>: <span class='covered-line'>29.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L418' href='#L418'><pre>418</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>    expandCvtFPInt(MBB, MI, Mips::CVT_S_W, Mips::MTC1, false);</pre></td></tr><tr><td class='line-number'><a name='L419' href='#L419'><pre>419</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L420' href='#L420'><pre>420</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  case Mips::PseudoCVT_D32_W:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L420' href='#L420'><span>420:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>29.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L421' href='#L421'><pre>421</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    Opc = isMicroMips ? <div class='tooltip'>Mips::CVT_D32_W_MM<span class='tooltip-content'>1</span></div> : <div class='tooltip'>Mips::CVT_D32_W<span class='tooltip-content'>11</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L421' href='#L421'><span>421:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>11</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L422' href='#L422'><pre>422</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    expandCvtFPInt(MBB, MI, Opc, Mips::MTC1, false);</pre></td></tr><tr><td class='line-number'><a name='L423' href='#L423'><pre>423</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L424' href='#L424'><pre>424</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  case Mips::PseudoCVT_S_L:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L424' href='#L424'><span>424:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>29.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L425' href='#L425'><pre>425</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    expandCvtFPInt(MBB, MI, Mips::CVT_S_L, Mips::DMTC1, true);</pre></td></tr><tr><td class='line-number'><a name='L426' href='#L426'><pre>426</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L427' href='#L427'><pre>427</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  case Mips::PseudoCVT_D64_W:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L427' href='#L427'><span>427:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>29.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L428' href='#L428'><pre>428</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    Opc = isMicroMips ? <div class='tooltip'>Mips::CVT_D64_W_MM<span class='tooltip-content'>2</span></div> : <div class='tooltip'>Mips::CVT_D64_W<span class='tooltip-content'>6</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L428' href='#L428'><span>428:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L429' href='#L429'><pre>429</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    expandCvtFPInt(MBB, MI, Opc, Mips::MTC1, true);</pre></td></tr><tr><td class='line-number'><a name='L430' href='#L430'><pre>430</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L431' href='#L431'><pre>431</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  case Mips::PseudoCVT_D64_L:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L431' href='#L431'><span>431:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>29.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L432' href='#L432'><pre>432</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    expandCvtFPInt(MBB, MI, Mips::CVT_D64_L, Mips::DMTC1, true);</pre></td></tr><tr><td class='line-number'><a name='L433' href='#L433'><pre>433</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L434' href='#L434'><pre>434</pre></a></td><td class='covered-line'><pre>168</pre></td><td class='code'><pre>  case Mips::BuildPairF64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L434' href='#L434'><span>434:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>168</span>, <span class='None'>False</span>: <span class='covered-line'>29.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L435' href='#L435'><pre>435</pre></a></td><td class='covered-line'><pre>168</pre></td><td class='code'><pre>    expandBuildPairF64(MBB, MI, isMicroMips, false);</pre></td></tr><tr><td class='line-number'><a name='L436' href='#L436'><pre>436</pre></a></td><td class='covered-line'><pre>168</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L437' href='#L437'><pre>437</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>  case Mips::BuildPairF64_64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L437' href='#L437'><span>437:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>76</span>, <span class='None'>False</span>: <span class='covered-line'>29.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L438' href='#L438'><pre>438</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>    expandBuildPairF64(MBB, MI, isMicroMips, true);</pre></td></tr><tr><td class='line-number'><a name='L439' href='#L439'><pre>439</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L440' href='#L440'><pre>440</pre></a></td><td class='covered-line'><pre>130</pre></td><td class='code'><pre>  case Mips::ExtractElementF64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L440' href='#L440'><span>440:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>130</span>, <span class='None'>False</span>: <span class='covered-line'>29.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L441' href='#L441'><pre>441</pre></a></td><td class='covered-line'><pre>130</pre></td><td class='code'><pre>    expandExtractElementF64(MBB, MI, isMicroMips, false);</pre></td></tr><tr><td class='line-number'><a name='L442' href='#L442'><pre>442</pre></a></td><td class='covered-line'><pre>130</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L443' href='#L443'><pre>443</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>  case Mips::ExtractElementF64_64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L443' href='#L443'><span>443:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>48</span>, <span class='None'>False</span>: <span class='covered-line'>29.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L444' href='#L444'><pre>444</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>    expandExtractElementF64(MBB, MI, isMicroMips, true);</pre></td></tr><tr><td class='line-number'><a name='L445' href='#L445'><pre>445</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L446' href='#L446'><pre>446</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  case Mips::MIPSeh_return32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L446' href='#L446'><span>446:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>29.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L447' href='#L447'><pre>447</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  case Mips::MIPSeh_return64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L447' href='#L447'><span>447:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>29.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L448' href='#L448'><pre>448</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    expandEhReturn(MBB, MI);</pre></td></tr><tr><td class='line-number'><a name='L449' href='#L449'><pre>449</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L450' href='#L450'><pre>450</pre></a></td><td class='covered-line'><pre>29.5k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L451' href='#L451'><pre>451</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L452' href='#L452'><pre>452</pre></a></td><td class='covered-line'><pre>15.0k</pre></td><td class='code'><pre>  MBB.erase(MI);</pre></td></tr><tr><td class='line-number'><a name='L453' href='#L453'><pre>453</pre></a></td><td class='covered-line'><pre>15.0k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L454' href='#L454'><pre>454</pre></a></td><td class='covered-line'><pre>29.5k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L455' href='#L455'><pre>455</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L456' href='#L456'><pre>456</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// isBranchWithImm - Return true if the branch contains an immediate</pre></td></tr><tr><td class='line-number'><a name='L457' href='#L457'><pre>457</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// operand (\see lib/Target/Mips/MipsBranchExpansion.cpp).</pre></td></tr><tr><td class='line-number'><a name='L458' href='#L458'><pre>458</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>bool MipsSEInstrInfo::isBranchWithImm(unsigned Opc) const {</pre></td></tr><tr><td class='line-number'><a name='L459' href='#L459'><pre>459</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  switch (Opc) {</pre></td></tr><tr><td class='line-number'><a name='L460' href='#L460'><pre>460</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L460' href='#L460'><span>460:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L461' href='#L461'><pre>461</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return false</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L462' href='#L462'><pre>462</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  case Mips::BBIT0:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L462' href='#L462'><span>462:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L463' href='#L463'><pre>463</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  case Mips::BBIT1:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L463' href='#L463'><span>463:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L464' href='#L464'><pre>464</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  case Mips::BBIT032:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L464' href='#L464'><span>464:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L465' href='#L465'><pre>465</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  case Mips::BBIT132:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L465' href='#L465'><span>465:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L466' href='#L466'><pre>466</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L467' href='#L467'><pre>467</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L468' href='#L468'><pre>468</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L469' href='#L469'><pre>469</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L470' href='#L470'><pre>470</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// getOppositeBranchOpc - Return the inverse of the specified</pre></td></tr><tr><td class='line-number'><a name='L471' href='#L471'><pre>471</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// opcode, e.g. turning BEQ to BNE.</pre></td></tr><tr><td class='line-number'><a name='L472' href='#L472'><pre>472</pre></a></td><td class='covered-line'><pre>407</pre></td><td class='code'><pre>unsigned MipsSEInstrInfo::getOppositeBranchOpc(unsigned Opc) const {</pre></td></tr><tr><td class='line-number'><a name='L473' href='#L473'><pre>473</pre></a></td><td class='covered-line'><pre>407</pre></td><td class='code'><pre>  switch (Opc) {</pre></td></tr><tr><td class='line-number'><a name='L474' href='#L474'><pre>474</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>default:           </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;Illegal opcode!&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L474' href='#L474'><span>474:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>407</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L475' href='#L475'><pre>475</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BEQ:    return Mips::BNE<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L475' href='#L475'><span>475:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>52</span>, <span class='None'>False</span>: <span class='covered-line'>355</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L476' href='#L476'><pre>476</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BEQ_MM: return Mips::BNE_MM<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L476' href='#L476'><span>476:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>404</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L477' href='#L477'><pre>477</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BNE:    return Mips::BEQ<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L477' href='#L477'><span>477:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>82</span>, <span class='None'>False</span>: <span class='covered-line'>325</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L478' href='#L478'><pre>478</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BNE_MM: return Mips::BEQ_MM<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L478' href='#L478'><span>478:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>405</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L479' href='#L479'><pre>479</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BGTZ:   return Mips::BLEZ<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L479' href='#L479'><span>479:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>401</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L480' href='#L480'><pre>480</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BGEZ:   return Mips::BLTZ<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L480' href='#L480'><span>480:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>395</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L481' href='#L481'><pre>481</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BLTZ:   return Mips::BGEZ<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L481' href='#L481'><span>481:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>405</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L482' href='#L482'><pre>482</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BLEZ:   return Mips::BGTZ<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L482' href='#L482'><span>482:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>399</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L483' href='#L483'><pre>483</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BGTZ_MM:   return Mips::BLEZ_MM<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L483' href='#L483'><span>483:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>405</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L484' href='#L484'><pre>484</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BGEZ_MM:   return Mips::BLTZ_MM<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L484' href='#L484'><span>484:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>405</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L485' href='#L485'><pre>485</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BLTZ_MM:   return Mips::BGEZ_MM<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L485' href='#L485'><span>485:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>405</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L486' href='#L486'><pre>486</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BLEZ_MM:   return Mips::BGTZ_MM<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L486' href='#L486'><span>486:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>404</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L487' href='#L487'><pre>487</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BEQ64:  return Mips::BNE64<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L487' href='#L487'><span>487:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>392</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L488' href='#L488'><pre>488</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BNE64:  return Mips::BEQ64<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L488' href='#L488'><span>488:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>395</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L489' href='#L489'><pre>489</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BGTZ64: return Mips::BLEZ64<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L489' href='#L489'><span>489:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>405</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L490' href='#L490'><pre>490</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BGEZ64: return Mips::BLTZ64<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L490' href='#L490'><span>490:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>405</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L491' href='#L491'><pre>491</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BLTZ64: return Mips::BGEZ64<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L491' href='#L491'><span>491:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>405</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L492' href='#L492'><pre>492</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BLEZ64: return Mips::BGTZ64<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L492' href='#L492'><span>492:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>404</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L493' href='#L493'><pre>493</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BC1T:   return Mips::BC1F<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L493' href='#L493'><span>493:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>390</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L494' href='#L494'><pre>494</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BC1F:   return Mips::BC1T<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L494' href='#L494'><span>494:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>379</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L495' href='#L495'><pre>495</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BC1T_MM:   return Mips::BC1F_MM<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L495' href='#L495'><span>495:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>405</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L496' href='#L496'><pre>496</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Mips::BC1F_MM:   return Mips::BC1T_MM</span><span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L496' href='#L496'><span>496:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>407</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L497' href='#L497'><pre>497</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BEQZ16_MM: return Mips::BNEZ16_MM<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L497' href='#L497'><span>497:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>405</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L498' href='#L498'><pre>498</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BNEZ16_MM: return Mips::BEQZ16_MM<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L498' href='#L498'><span>498:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>405</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L499' href='#L499'><pre>499</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BEQZC_MM:  return Mips::BNEZC_MM<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L499' href='#L499'><span>499:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>404</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L500' href='#L500'><pre>500</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BNEZC_MM:  return Mips::BEQZC_MM<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L500' href='#L500'><span>500:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>405</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L501' href='#L501'><pre>501</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BEQZC:  return Mips::BNEZC<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L501' href='#L501'><span>501:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>402</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L502' href='#L502'><pre>502</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BNEZC:  return Mips::BEQZC<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L502' href='#L502'><span>502:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>393</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L503' href='#L503'><pre>503</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BLEZC:  return Mips::BGTZC<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L503' href='#L503'><span>503:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>404</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L504' href='#L504'><pre>504</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BGEZC:  return Mips::BLTZC<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L504' href='#L504'><span>504:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>405</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L505' href='#L505'><pre>505</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BGEC:   return Mips::BLTC<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L505' href='#L505'><span>505:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>405</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L506' href='#L506'><pre>506</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BGTZC:  return Mips::BLEZC<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L506' href='#L506'><span>506:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>404</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L507' href='#L507'><pre>507</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BLTZC:  return Mips::BGEZC<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L507' href='#L507'><span>507:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>403</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L508' href='#L508'><pre>508</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BLTC:   return Mips::BGEC<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L508' href='#L508'><span>508:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>405</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L509' href='#L509'><pre>509</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BGEUC:  return Mips::BLTUC<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L509' href='#L509'><span>509:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>405</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L510' href='#L510'><pre>510</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BLTUC:  return Mips::BGEUC<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L510' href='#L510'><span>510:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>405</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L511' href='#L511'><pre>511</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BEQC:   return Mips::BNEC<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L511' href='#L511'><span>511:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>405</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L512' href='#L512'><pre>512</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BNEC:   return Mips::BEQC<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L512' href='#L512'><span>512:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>405</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L513' href='#L513'><pre>513</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BC1EQZ: return Mips::BC1NEZ<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L513' href='#L513'><span>513:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>405</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L514' href='#L514'><pre>514</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BC1NEZ: return Mips::BC1EQZ<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L514' href='#L514'><span>514:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>405</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L515' href='#L515'><pre>515</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BEQZC_MMR6:  return Mips::BNEZC_MMR6<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L515' href='#L515'><span>515:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>401</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L516' href='#L516'><pre>516</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BNEZC_MMR6:  return Mips::BEQZC_MMR6<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L516' href='#L516'><span>516:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>401</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L517' href='#L517'><pre>517</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BLEZC_MMR6:  return Mips::BGTZC_MMR6<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L517' href='#L517'><span>517:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>405</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L518' href='#L518'><pre>518</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BGEZC_MMR6:  return Mips::BLTZC_MMR6<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L518' href='#L518'><span>518:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>405</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L519' href='#L519'><pre>519</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BGEC_MMR6:   return Mips::BLTC_MMR6<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L519' href='#L519'><span>519:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>405</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L520' href='#L520'><pre>520</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BGTZC_MMR6:  return Mips::BLEZC_MMR6<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L520' href='#L520'><span>520:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>405</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L521' href='#L521'><pre>521</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BLTZC_MMR6:  return Mips::BGEZC_MMR6<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L521' href='#L521'><span>521:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>405</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L522' href='#L522'><pre>522</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BLTC_MMR6:   return Mips::BGEC_MMR6<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L522' href='#L522'><span>522:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>405</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L523' href='#L523'><pre>523</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BGEUC_MMR6:  return Mips::BLTUC_MMR6<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L523' href='#L523'><span>523:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>405</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L524' href='#L524'><pre>524</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BLTUC_MMR6:  return Mips::BGEUC_MMR6<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L524' href='#L524'><span>524:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>405</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L525' href='#L525'><pre>525</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BEQC_MMR6:   return Mips::BNEC_MMR6<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L525' href='#L525'><span>525:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>405</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L526' href='#L526'><pre>526</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BNEC_MMR6:   return Mips::BEQC_MMR6<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L526' href='#L526'><span>526:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>405</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L527' href='#L527'><pre>527</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BC1EQZC_MMR6: return Mips::BC1NEZC_MMR6<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L527' href='#L527'><span>527:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>405</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L528' href='#L528'><pre>528</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BC1NEZC_MMR6: return Mips::BC1EQZC_MMR6<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L528' href='#L528'><span>528:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>405</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L529' href='#L529'><pre>529</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Mips::BEQZC64:  return Mips::BNEZC64</span><span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L529' href='#L529'><span>529:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>407</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L530' href='#L530'><pre>530</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Mips::BNEZC64:  return Mips::BEQZC64</span><span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L530' href='#L530'><span>530:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>407</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L531' href='#L531'><pre>531</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BEQC64:   return Mips::BNEC64<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L531' href='#L531'><span>531:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>405</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L532' href='#L532'><pre>532</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BNEC64:   return Mips::BEQC64<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L532' href='#L532'><span>532:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>405</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L533' href='#L533'><pre>533</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BGEC64:   return Mips::BLTC64<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L533' href='#L533'><span>533:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>405</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L534' href='#L534'><pre>534</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BGEUC64:  return Mips::BLTUC64<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L534' href='#L534'><span>534:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>405</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L535' href='#L535'><pre>535</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BLTC64:   return Mips::BGEC64<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L535' href='#L535'><span>535:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>405</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L536' href='#L536'><pre>536</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BLTUC64:  return Mips::BGEUC64<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L536' href='#L536'><span>536:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>405</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L537' href='#L537'><pre>537</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BGTZC64:  return Mips::BLEZC64<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L537' href='#L537'><span>537:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>405</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L538' href='#L538'><pre>538</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BGEZC64:  return Mips::BLTZC64<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L538' href='#L538'><span>538:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>405</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L539' href='#L539'><pre>539</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BLTZC64:  return Mips::BGEZC64<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L539' href='#L539'><span>539:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>405</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L540' href='#L540'><pre>540</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BLEZC64:  return Mips::BGTZC64<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L540' href='#L540'><span>540:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>405</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L541' href='#L541'><pre>541</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BBIT0:  return Mips::BBIT1<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L541' href='#L541'><span>541:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>403</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L542' href='#L542'><pre>542</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BBIT1:  return Mips::BBIT0<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L542' href='#L542'><span>542:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>403</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L543' href='#L543'><pre>543</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BBIT032:  return Mips::BBIT132<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L543' href='#L543'><span>543:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>403</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L544' href='#L544'><pre>544</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BBIT132:  return Mips::BBIT032<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L544' href='#L544'><span>544:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>403</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L545' href='#L545'><pre>545</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BZ_B:   return Mips::BNZ_B<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L545' href='#L545'><span>545:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>405</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L546' href='#L546'><pre>546</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BZ_H:   return Mips::BNZ_H<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L546' href='#L546'><span>546:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>405</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L547' href='#L547'><pre>547</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BZ_W:   return Mips::BNZ_W<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L547' href='#L547'><span>547:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>405</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L548' href='#L548'><pre>548</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BZ_D:   return Mips::BNZ_D<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L548' href='#L548'><span>548:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>405</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L549' href='#L549'><pre>549</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BZ_V:   return Mips::BNZ_V<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L549' href='#L549'><span>549:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>405</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L550' href='#L550'><pre>550</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BNZ_B:  return Mips::BZ_B<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L550' href='#L550'><span>550:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>405</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L551' href='#L551'><pre>551</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BNZ_H:  return Mips::BZ_H<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L551' href='#L551'><span>551:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>405</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L552' href='#L552'><pre>552</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BNZ_W:  return Mips::BZ_W<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L552' href='#L552'><span>552:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>405</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L553' href='#L553'><pre>553</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BNZ_D:  return Mips::BZ_D<span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L553' href='#L553'><span>553:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>405</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L554' href='#L554'><pre>554</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre><span class='red'>  </span>case Mips::BNZ_V:  return Mips::BZ_V;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L554' href='#L554'><span>554:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>405</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L555' href='#L555'><pre>555</pre></a></td><td class='covered-line'><pre>407</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L556' href='#L556'><pre>556</pre></a></td><td class='covered-line'><pre>407</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L557' href='#L557'><pre>557</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L558' href='#L558'><pre>558</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Adjust SP by Amount bytes.</pre></td></tr><tr><td class='line-number'><a name='L559' href='#L559'><pre>559</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void MipsSEInstrInfo::adjustStackPtr(unsigned SP, int64_t Amount,</pre></td></tr><tr><td class='line-number'><a name='L560' href='#L560'><pre>560</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L561' href='#L561'><pre>561</pre></a></td><td class='covered-line'><pre>5.81k</pre></td><td class='code'><pre>                                     MachineBasicBlock::iterator I) const {</pre></td></tr><tr><td class='line-number'><a name='L562' href='#L562'><pre>562</pre></a></td><td class='covered-line'><pre>5.81k</pre></td><td class='code'><pre>  MipsABIInfo ABI = Subtarget.getABI();</pre></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='covered-line'><pre>5.81k</pre></td><td class='code'><pre>  DebugLoc DL;</pre></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='covered-line'><pre>5.81k</pre></td><td class='code'><pre>  unsigned ADDiu = ABI.GetPtrAddiuOp();</pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='covered-line'><pre>5.81k</pre></td><td class='code'><pre>  if (Amount == 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L566' href='#L566'><span>566:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>164</span>, <span class='None'>False</span>: <span class='covered-line'>5.65k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L567' href='#L567'><pre>567</pre></a></td><td class='covered-line'><pre>164</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L568' href='#L568'><pre>568</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L569' href='#L569'><pre>569</pre></a></td><td class='covered-line'><pre>5.65k</pre></td><td class='code'><pre>  if (isInt&lt;16&gt;(Amount)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L569' href='#L569'><span>569:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.54k</span>, <span class='None'>False</span>: <span class='covered-line'>108</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L570' href='#L570'><pre>570</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // addi sp, sp, amount</pre></td></tr><tr><td class='line-number'><a name='L571' href='#L571'><pre>571</pre></a></td><td class='covered-line'><pre>5.54k</pre></td><td class='code'><pre>    BuildMI(MBB, I, DL, get(ADDiu), SP).addReg(SP).addImm(Amount);</pre></td></tr><tr><td class='line-number'><a name='L572' href='#L572'><pre>572</pre></a></td><td class='covered-line'><pre>5.54k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L573' href='#L573'><pre>573</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // For numbers which are not 16bit integers we synthesize Amount inline</pre></td></tr><tr><td class='line-number'><a name='L574' href='#L574'><pre>574</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // then add or subtract it from sp.</pre></td></tr><tr><td class='line-number'><a name='L575' href='#L575'><pre>575</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>    unsigned Opc = ABI.GetPtrAdduOp();</pre></td></tr><tr><td class='line-number'><a name='L576' href='#L576'><pre>576</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>    if (Amount &lt; 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L576' href='#L576'><span>576:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>54</span>, <span class='None'>False</span>: <span class='covered-line'>54</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L577' href='#L577'><pre>577</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>      Opc = ABI.GetPtrSubuOp();</pre></td></tr><tr><td class='line-number'><a name='L578' href='#L578'><pre>578</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>      Amount = -Amount;</pre></td></tr><tr><td class='line-number'><a name='L579' href='#L579'><pre>579</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L580' href='#L580'><pre>580</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>    unsigned Reg = loadImmediate(Amount, MBB, I, DL, nullptr);</pre></td></tr><tr><td class='line-number'><a name='L581' href='#L581'><pre>581</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>    BuildMI(MBB, I, DL, get(Opc), SP).addReg(SP).addReg(Reg, RegState::Kill);</pre></td></tr><tr><td class='line-number'><a name='L582' href='#L582'><pre>582</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L583' href='#L583'><pre>583</pre></a></td><td class='covered-line'><pre>5.65k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L584' href='#L584'><pre>584</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L585' href='#L585'><pre>585</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// This function generates the sequence of instructions needed to get the</pre></td></tr><tr><td class='line-number'><a name='L586' href='#L586'><pre>586</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// result of adding register REG and immediate IMM.</pre></td></tr><tr><td class='line-number'><a name='L587' href='#L587'><pre>587</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned MipsSEInstrInfo::loadImmediate(int64_t Imm, MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L588' href='#L588'><pre>588</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                        MachineBasicBlock::iterator II,</pre></td></tr><tr><td class='line-number'><a name='L589' href='#L589'><pre>589</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                        const DebugLoc &amp;DL,</pre></td></tr><tr><td class='line-number'><a name='L590' href='#L590'><pre>590</pre></a></td><td class='covered-line'><pre>280</pre></td><td class='code'><pre>                                        unsigned *NewImm) const {</pre></td></tr><tr><td class='line-number'><a name='L591' href='#L591'><pre>591</pre></a></td><td class='covered-line'><pre>280</pre></td><td class='code'><pre>  MipsAnalyzeImmediate AnalyzeImm;</pre></td></tr><tr><td class='line-number'><a name='L592' href='#L592'><pre>592</pre></a></td><td class='covered-line'><pre>280</pre></td><td class='code'><pre>  const MipsSubtarget &amp;STI = Subtarget;</pre></td></tr><tr><td class='line-number'><a name='L593' href='#L593'><pre>593</pre></a></td><td class='covered-line'><pre>280</pre></td><td class='code'><pre>  MachineRegisterInfo &amp;RegInfo = MBB.getParent()-&gt;getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L594' href='#L594'><pre>594</pre></a></td><td class='covered-line'><pre>280</pre></td><td class='code'><pre>  unsigned Size = STI.isABI_N64() ? <div class='tooltip'>64<span class='tooltip-content'>62</span></div> : <div class='tooltip'>32<span class='tooltip-content'>218</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L594' href='#L594'><span>594:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>62</span>, <span class='None'>False</span>: <span class='covered-line'>218</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L595' href='#L595'><pre>595</pre></a></td><td class='covered-line'><pre>280</pre></td><td class='code'><pre>  unsigned LUi = STI.isABI_N64() ? <div class='tooltip'>Mips::LUi64<span class='tooltip-content'>62</span></div> : <div class='tooltip'>Mips::LUi<span class='tooltip-content'>218</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L595' href='#L595'><span>595:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>62</span>, <span class='None'>False</span>: <span class='covered-line'>218</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L596' href='#L596'><pre>596</pre></a></td><td class='covered-line'><pre>280</pre></td><td class='code'><pre>  unsigned ZEROReg = STI.isABI_N64() ? <div class='tooltip'>Mips::ZERO_64<span class='tooltip-content'>62</span></div> : <div class='tooltip'>Mips::ZERO<span class='tooltip-content'>218</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L596' href='#L596'><span>596:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>62</span>, <span class='None'>False</span>: <span class='covered-line'>218</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L597' href='#L597'><pre>597</pre></a></td><td class='covered-line'><pre>280</pre></td><td class='code'><pre>  const TargetRegisterClass *RC = STI.isABI_N64() ?</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L597' href='#L597'><span>597:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>62</span>, <span class='None'>False</span>: <span class='covered-line'>218</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L598' href='#L598'><pre>598</pre></a></td><td class='covered-line'><pre>218</pre></td><td class='code'><pre>    <div class='tooltip'>&amp;Mips::GPR64RegClass<span class='tooltip-content'>62</span></div> : &amp;Mips::GPR32RegClass;</pre></td></tr><tr><td class='line-number'><a name='L599' href='#L599'><pre>599</pre></a></td><td class='covered-line'><pre>280</pre></td><td class='code'><pre>  bool LastInstrIsADDiu = NewImm;</pre></td></tr><tr><td class='line-number'><a name='L600' href='#L600'><pre>600</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L601' href='#L601'><pre>601</pre></a></td><td class='covered-line'><pre>280</pre></td><td class='code'><pre>  const MipsAnalyzeImmediate::InstSeq &amp;Seq =</pre></td></tr><tr><td class='line-number'><a name='L602' href='#L602'><pre>602</pre></a></td><td class='covered-line'><pre>280</pre></td><td class='code'><pre>    AnalyzeImm.Analyze(Imm, Size, LastInstrIsADDiu);</pre></td></tr><tr><td class='line-number'><a name='L603' href='#L603'><pre>603</pre></a></td><td class='covered-line'><pre>280</pre></td><td class='code'><pre>  MipsAnalyzeImmediate::InstSeq::const_iterator Inst = Seq.begin();</pre></td></tr><tr><td class='line-number'><a name='L604' href='#L604'><pre>604</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L605' href='#L605'><pre>605</pre></a></td><td class='covered-line'><pre>280</pre></td><td class='code'><pre>  assert(Seq.size() &amp;&amp; (!LastInstrIsADDiu || (Seq.size() &gt; 1)));</pre></td></tr><tr><td class='line-number'><a name='L606' href='#L606'><pre>606</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L607' href='#L607'><pre>607</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The first instruction can be a LUi, which is different from other</pre></td></tr><tr><td class='line-number'><a name='L608' href='#L608'><pre>608</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // instructions (ADDiu, ORI and SLL) in that it does not have a register</pre></td></tr><tr><td class='line-number'><a name='L609' href='#L609'><pre>609</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // operand.</pre></td></tr><tr><td class='line-number'><a name='L610' href='#L610'><pre>610</pre></a></td><td class='covered-line'><pre>280</pre></td><td class='code'><pre>  Register Reg = RegInfo.createVirtualRegister(RC);</pre></td></tr><tr><td class='line-number'><a name='L611' href='#L611'><pre>611</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L612' href='#L612'><pre>612</pre></a></td><td class='covered-line'><pre>280</pre></td><td class='code'><pre>  if (Inst-&gt;Opc == LUi)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L612' href='#L612'><span>612:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>188</span>, <span class='None'>False</span>: <span class='covered-line'>92</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L613' href='#L613'><pre>613</pre></a></td><td class='covered-line'><pre>188</pre></td><td class='code'><pre>    BuildMI(MBB, II, DL, get(LUi), Reg).addImm(SignExtend64&lt;16&gt;(Inst-&gt;ImmOpnd));</pre></td></tr><tr><td class='line-number'><a name='L614' href='#L614'><pre>614</pre></a></td><td class='covered-line'><pre>92</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L615' href='#L615'><pre>615</pre></a></td><td class='covered-line'><pre>92</pre></td><td class='code'><pre>    BuildMI(MBB, II, DL, get(Inst-&gt;Opc), Reg).addReg(ZEROReg)</pre></td></tr><tr><td class='line-number'><a name='L616' href='#L616'><pre>616</pre></a></td><td class='covered-line'><pre>92</pre></td><td class='code'><pre>      .addImm(SignExtend64&lt;16&gt;(Inst-&gt;ImmOpnd));</pre></td></tr><tr><td class='line-number'><a name='L617' href='#L617'><pre>617</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L618' href='#L618'><pre>618</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Build the remaining instructions in Seq.</pre></td></tr><tr><td class='line-number'><a name='L619' href='#L619'><pre>619</pre></a></td><td class='covered-line'><pre>314</pre></td><td class='code'><pre>  for (++Inst; Inst != Seq.end() - LastInstrIsADDiu; <div class='tooltip'>++Inst<span class='tooltip-content'>34</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L619' href='#L619'><span>619:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34</span>, <span class='None'>False</span>: <span class='covered-line'>280</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L620' href='#L620'><pre>620</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>    BuildMI(MBB, II, DL, get(Inst-&gt;Opc), Reg).addReg(Reg, RegState::Kill)</pre></td></tr><tr><td class='line-number'><a name='L621' href='#L621'><pre>621</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>      .addImm(SignExtend64&lt;16&gt;(Inst-&gt;ImmOpnd));</pre></td></tr><tr><td class='line-number'><a name='L622' href='#L622'><pre>622</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L623' href='#L623'><pre>623</pre></a></td><td class='covered-line'><pre>280</pre></td><td class='code'><pre>  if (LastInstrIsADDiu)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L623' href='#L623'><span>623:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>140</span>, <span class='None'>False</span>: <span class='covered-line'>140</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L624' href='#L624'><pre>624</pre></a></td><td class='covered-line'><pre>140</pre></td><td class='code'><pre>    *NewImm = Inst-&gt;ImmOpnd;</pre></td></tr><tr><td class='line-number'><a name='L625' href='#L625'><pre>625</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L626' href='#L626'><pre>626</pre></a></td><td class='covered-line'><pre>280</pre></td><td class='code'><pre>  return Reg;</pre></td></tr><tr><td class='line-number'><a name='L627' href='#L627'><pre>627</pre></a></td><td class='covered-line'><pre>280</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L628' href='#L628'><pre>628</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L629' href='#L629'><pre>629</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>unsigned MipsSEInstrInfo::getAnalyzableBrOpc(unsigned Opc) const {</pre></td></tr><tr><td class='line-number'><a name='L630' href='#L630'><pre>630</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>  return (Opc == Mips::BEQ    || <div class='tooltip'>Opc == Mips::BEQ_MM<span class='tooltip-content'>216k</span></div> || <div class='tooltip'>Opc == Mips::BNE<span class='tooltip-content'>216k</span></div>    ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L630' href='#L630'><span>630:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.7k</span>, <span class='None'>False</span>: <span class='covered-line'>216k</span>]
  Branch (<span class='line-number'><a name='L630' href='#L630'><span>630:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>313</span>, <span class='None'>False</span>: <span class='covered-line'>216k</span>]
  Branch (<span class='line-number'><a name='L630' href='#L630'><span>630:57</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18.3k</span>, <span class='None'>False</span>: <span class='covered-line'>198k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L631' href='#L631'><pre>631</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>          <div class='tooltip'>Opc == Mips::BNE_MM<span class='tooltip-content'>198k</span></div> || <div class='tooltip'>Opc == Mips::BGTZ<span class='tooltip-content'>197k</span></div>   || <div class='tooltip'>Opc == Mips::BGEZ<span class='tooltip-content'>197k</span></div>   ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L631' href='#L631'><span>631:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>427</span>, <span class='None'>False</span>: <span class='covered-line'>197k</span>]
  Branch (<span class='line-number'><a name='L631' href='#L631'><span>631:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>180</span>, <span class='None'>False</span>: <span class='covered-line'>197k</span>]
  Branch (<span class='line-number'><a name='L631' href='#L631'><span>631:57</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>428</span>, <span class='None'>False</span>: <span class='covered-line'>197k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L632' href='#L632'><pre>632</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>          <div class='tooltip'>Opc == Mips::BLTZ<span class='tooltip-content'>197k</span></div>   || <div class='tooltip'>Opc == Mips::BLEZ<span class='tooltip-content'>197k</span></div>   || <div class='tooltip'>Opc == Mips::BEQ64<span class='tooltip-content'>196k</span></div>  ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L632' href='#L632'><span>632:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>107</span>, <span class='None'>False</span>: <span class='covered-line'>197k</span>]
  Branch (<span class='line-number'><a name='L632' href='#L632'><span>632:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>373</span>, <span class='None'>False</span>: <span class='covered-line'>196k</span>]
  Branch (<span class='line-number'><a name='L632' href='#L632'><span>632:57</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.76k</span>, <span class='None'>False</span>: <span class='covered-line'>194k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L633' href='#L633'><pre>633</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>          <div class='tooltip'>Opc == Mips::BNE64<span class='tooltip-content'>194k</span></div>  || <div class='tooltip'>Opc == Mips::BGTZ64<span class='tooltip-content'>194k</span></div> || <div class='tooltip'>Opc == Mips::BGEZ64<span class='tooltip-content'>194k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L633' href='#L633'><span>633:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>474</span>, <span class='None'>False</span>: <span class='covered-line'>194k</span>]
  Branch (<span class='line-number'><a name='L633' href='#L633'><span>633:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>33</span>, <span class='None'>False</span>: <span class='covered-line'>194k</span>]
  Branch (<span class='line-number'><a name='L633' href='#L633'><span>633:57</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>31</span>, <span class='None'>False</span>: <span class='covered-line'>194k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L634' href='#L634'><pre>634</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>          <div class='tooltip'>Opc == Mips::BLTZ64<span class='tooltip-content'>194k</span></div> || <div class='tooltip'>Opc == Mips::BLEZ64<span class='tooltip-content'>194k</span></div> || <div class='tooltip'>Opc == Mips::BC1T<span class='tooltip-content'>194k</span></div>   ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L634' href='#L634'><span>634:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>31</span>, <span class='None'>False</span>: <span class='covered-line'>194k</span>]
  Branch (<span class='line-number'><a name='L634' href='#L634'><span>634:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>71</span>, <span class='None'>False</span>: <span class='covered-line'>194k</span>]
  Branch (<span class='line-number'><a name='L634' href='#L634'><span>634:57</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.04k</span>, <span class='None'>False</span>: <span class='covered-line'>192k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L635' href='#L635'><pre>635</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>          <div class='tooltip'>Opc == Mips::BC1F<span class='tooltip-content'>192k</span></div>   || <div class='tooltip'>Opc == Mips::B<span class='tooltip-content'>189k</span></div>      || <div class='tooltip'>Opc == Mips::J<span class='tooltip-content'>186k</span></div>      ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L635' href='#L635'><span>635:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.75k</span>, <span class='None'>False</span>: <span class='covered-line'>189k</span>]
  Branch (<span class='line-number'><a name='L635' href='#L635'><span>635:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.40k</span>, <span class='None'>False</span>: <span class='covered-line'>186k</span>]
  Branch (<span class='line-number'><a name='L635' href='#L635'><span>635:57</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.87k</span>, <span class='None'>False</span>: <span class='covered-line'>177k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L636' href='#L636'><pre>636</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>          <div class='tooltip'>Opc == Mips::J_MM<span class='tooltip-content'>177k</span></div>   || <div class='tooltip'>Opc == Mips::B_MM<span class='tooltip-content'>176k</span></div>   || <div class='tooltip'>Opc == Mips::BEQZC_MM<span class='tooltip-content'>176k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L636' href='#L636'><span>636:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>294</span>, <span class='None'>False</span>: <span class='covered-line'>176k</span>]
  Branch (<span class='line-number'><a name='L636' href='#L636'><span>636:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>214</span>, <span class='None'>False</span>: <span class='covered-line'>176k</span>]
  Branch (<span class='line-number'><a name='L636' href='#L636'><span>636:57</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>602</span>, <span class='None'>False</span>: <span class='covered-line'>176k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L637' href='#L637'><pre>637</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>          <div class='tooltip'>Opc == Mips::BNEZC_MM<span class='tooltip-content'>176k</span></div> || <div class='tooltip'>Opc == Mips::BEQC<span class='tooltip-content'>176k</span></div> || <div class='tooltip'>Opc == Mips::BNEC<span class='tooltip-content'>176k</span></div>   ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L637' href='#L637'><span>637:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>176k</span>]
  Branch (<span class='line-number'><a name='L637' href='#L637'><span>637:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>176k</span>]
  Branch (<span class='line-number'><a name='L637' href='#L637'><span>637:57</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>284</span>, <span class='None'>False</span>: <span class='covered-line'>175k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L638' href='#L638'><pre>638</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>          <div class='tooltip'>Opc == Mips::BLTC<span class='tooltip-content'>175k</span></div>   || <div class='tooltip'>Opc == Mips::BGEC<span class='tooltip-content'>175k</span></div>   || <div class='tooltip'>Opc == Mips::BLTUC<span class='tooltip-content'>175k</span></div>  ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L638' href='#L638'><span>638:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>175k</span>]
  Branch (<span class='line-number'><a name='L638' href='#L638'><span>638:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>175k</span>]
  Branch (<span class='line-number'><a name='L638' href='#L638'><span>638:57</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>175k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L639' href='#L639'><pre>639</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>          <div class='tooltip'>Opc == Mips::BGEUC<span class='tooltip-content'>175k</span></div>  || <div class='tooltip'>Opc == Mips::BGTZC<span class='tooltip-content'>175k</span></div>  || <div class='tooltip'>Opc == Mips::BLEZC<span class='tooltip-content'>175k</span></div>  ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L639' href='#L639'><span>639:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>175k</span>]
  Branch (<span class='line-number'><a name='L639' href='#L639'><span>639:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>175k</span>]
  Branch (<span class='line-number'><a name='L639' href='#L639'><span>639:57</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>175k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L640' href='#L640'><pre>640</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>          <div class='tooltip'>Opc == Mips::BGEZC<span class='tooltip-content'>175k</span></div>  || <div class='tooltip'>Opc == Mips::BLTZC<span class='tooltip-content'>175k</span></div>  || <div class='tooltip'>Opc == Mips::BEQZC<span class='tooltip-content'>175k</span></div>  ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L640' href='#L640'><span>640:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>175k</span>]
  Branch (<span class='line-number'><a name='L640' href='#L640'><span>640:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>175k</span>]
  Branch (<span class='line-number'><a name='L640' href='#L640'><span>640:57</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.78k</span>, <span class='None'>False</span>: <span class='covered-line'>173k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L641' href='#L641'><pre>641</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>          <div class='tooltip'>Opc == Mips::BNEZC<span class='tooltip-content'>173k</span></div>  || <div class='tooltip'>Opc == Mips::BEQZC64<span class='tooltip-content'>173k</span></div> || <div class='tooltip'>Opc == Mips::BNEZC64<span class='tooltip-content'>173k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L641' href='#L641'><span>641:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>173k</span>]
  Branch (<span class='line-number'><a name='L641' href='#L641'><span>641:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>340</span>, <span class='None'>False</span>: <span class='covered-line'>173k</span>]
  Branch (<span class='line-number'><a name='L641' href='#L641'><span>641:58</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>173k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L642' href='#L642'><pre>642</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>          <div class='tooltip'>Opc == Mips::BEQC64<span class='tooltip-content'>173k</span></div> || <div class='tooltip'>Opc == Mips::BNEC64<span class='tooltip-content'>173k</span></div> || <div class='tooltip'>Opc == Mips::BGEC64<span class='tooltip-content'>173k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L642' href='#L642'><span>642:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>173k</span>]
  Branch (<span class='line-number'><a name='L642' href='#L642'><span>642:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>173k</span>]
  Branch (<span class='line-number'><a name='L642' href='#L642'><span>642:57</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>173k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L643' href='#L643'><pre>643</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>          <div class='tooltip'>Opc == Mips::BGEUC64<span class='tooltip-content'>173k</span></div> || <div class='tooltip'>Opc == Mips::BLTC64<span class='tooltip-content'>173k</span></div> || <div class='tooltip'>Opc == Mips::BLTUC64<span class='tooltip-content'>173k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L643' href='#L643'><span>643:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>173k</span>]
  Branch (<span class='line-number'><a name='L643' href='#L643'><span>643:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>173k</span>]
  Branch (<span class='line-number'><a name='L643' href='#L643'><span>643:58</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>173k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L644' href='#L644'><pre>644</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>          <div class='tooltip'>Opc == Mips::BGTZC64<span class='tooltip-content'>173k</span></div> || <div class='tooltip'>Opc == Mips::BGEZC64<span class='tooltip-content'>173k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L644' href='#L644'><span>644:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>173k</span>]
  Branch (<span class='line-number'><a name='L644' href='#L644'><span>644:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>173k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L645' href='#L645'><pre>645</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>          <div class='tooltip'>Opc == Mips::BLTZC64<span class='tooltip-content'>173k</span></div> || <div class='tooltip'>Opc == Mips::BLEZC64<span class='tooltip-content'>173k</span></div> || <div class='tooltip'>Opc == Mips::BC<span class='tooltip-content'>173k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L645' href='#L645'><span>645:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>173k</span>]
  Branch (<span class='line-number'><a name='L645' href='#L645'><span>645:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>173k</span>]
  Branch (<span class='line-number'><a name='L645' href='#L645'><span>645:59</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>173k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L646' href='#L646'><pre>646</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>          <div class='tooltip'>Opc == Mips::BBIT0<span class='tooltip-content'>173k</span></div> || <div class='tooltip'>Opc == Mips::BBIT1<span class='tooltip-content'>173k</span></div> || <div class='tooltip'>Opc == Mips::BBIT032<span class='tooltip-content'>173k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L646' href='#L646'><span>646:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>142</span>, <span class='None'>False</span>: <span class='covered-line'>173k</span>]
  Branch (<span class='line-number'><a name='L646' href='#L646'><span>646:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>142</span>, <span class='None'>False</span>: <span class='covered-line'>173k</span>]
  Branch (<span class='line-number'><a name='L646' href='#L646'><span>646:55</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>90</span>, <span class='None'>False</span>: <span class='covered-line'>173k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L647' href='#L647'><pre>647</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>          <div class='tooltip'>Opc == Mips::BBIT132<span class='tooltip-content'>173k</span></div> ||  <div class='tooltip'>Opc == Mips::BC_MMR6<span class='tooltip-content'>173k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L647' href='#L647'><span>647:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>90</span>, <span class='None'>False</span>: <span class='covered-line'>173k</span>]
  Branch (<span class='line-number'><a name='L647' href='#L647'><span>647:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>93</span>, <span class='None'>False</span>: <span class='covered-line'>172k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L648' href='#L648'><pre>648</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>          <div class='tooltip'>Opc == Mips::BEQC_MMR6<span class='tooltip-content'>172k</span></div> || <div class='tooltip'>Opc == Mips::BNEC_MMR6<span class='tooltip-content'>172k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L648' href='#L648'><span>648:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>436</span>, <span class='None'>False</span>: <span class='covered-line'>172k</span>]
  Branch (<span class='line-number'><a name='L648' href='#L648'><span>648:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>172k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L649' href='#L649'><pre>649</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>          <div class='tooltip'>Opc == Mips::BLTC_MMR6<span class='tooltip-content'>172k</span></div> || <div class='tooltip'>Opc == Mips::BGEC_MMR6<span class='tooltip-content'>172k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L649' href='#L649'><span>649:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>172k</span>]
  Branch (<span class='line-number'><a name='L649' href='#L649'><span>649:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>172k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L650' href='#L650'><pre>650</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>          <div class='tooltip'>Opc == Mips::BLTUC_MMR6<span class='tooltip-content'>172k</span></div> || <div class='tooltip'>Opc == Mips::BGEUC_MMR6<span class='tooltip-content'>172k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L650' href='#L650'><span>650:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>172k</span>]
  Branch (<span class='line-number'><a name='L650' href='#L650'><span>650:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>172k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L651' href='#L651'><pre>651</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>          <div class='tooltip'>Opc == Mips::BGTZC_MMR6<span class='tooltip-content'>172k</span></div> || <div class='tooltip'>Opc == Mips::BLEZC_MMR6<span class='tooltip-content'>172k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L651' href='#L651'><span>651:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>172k</span>]
  Branch (<span class='line-number'><a name='L651' href='#L651'><span>651:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>172k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L652' href='#L652'><pre>652</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>          <div class='tooltip'>Opc == Mips::BGEZC_MMR6<span class='tooltip-content'>172k</span></div> || <div class='tooltip'>Opc == Mips::BLTZC_MMR6<span class='tooltip-content'>172k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L652' href='#L652'><span>652:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>172k</span>]
  Branch (<span class='line-number'><a name='L652' href='#L652'><span>652:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>172k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L653' href='#L653'><pre>653</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>          <div class='tooltip'>Opc == Mips::BEQZC_MMR6<span class='tooltip-content'>172k</span></div> || <div class='tooltip'>Opc == Mips::BNEZC_MMR6<span class='tooltip-content'>172k</span></div>) ? <div class='tooltip'>Opc<span class='tooltip-content'>55.5k</span></div> : <div class='tooltip'>0<span class='tooltip-content'>171k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L653' href='#L653'><span>653:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>200</span>, <span class='None'>False</span>: <span class='covered-line'>172k</span>]
  Branch (<span class='line-number'><a name='L653' href='#L653'><span>653:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>324</span>, <span class='None'>False</span>: <span class='covered-line'>171k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L654' href='#L654'><pre>654</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L655' href='#L655'><pre>655</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L656' href='#L656'><pre>656</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void MipsSEInstrInfo::expandRetRA(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L657' href='#L657'><pre>657</pre></a></td><td class='covered-line'><pre>13.9k</pre></td><td class='code'><pre>                                  MachineBasicBlock::iterator I) const {</pre></td></tr><tr><td class='line-number'><a name='L658' href='#L658'><pre>658</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L659' href='#L659'><pre>659</pre></a></td><td class='covered-line'><pre>13.9k</pre></td><td class='code'><pre>  MachineInstrBuilder MIB;</pre></td></tr><tr><td class='line-number'><a name='L660' href='#L660'><pre>660</pre></a></td><td class='covered-line'><pre>13.9k</pre></td><td class='code'><pre>  if (Subtarget.isGP64bit())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L660' href='#L660'><span>660:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.89k</span>, <span class='None'>False</span>: <span class='covered-line'>9.10k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L661' href='#L661'><pre>661</pre></a></td><td class='covered-line'><pre>4.89k</pre></td><td class='code'><pre>    MIB = BuildMI(MBB, I, I-&gt;getDebugLoc(), get(Mips::PseudoReturn64))</pre></td></tr><tr><td class='line-number'><a name='L662' href='#L662'><pre>662</pre></a></td><td class='covered-line'><pre>4.89k</pre></td><td class='code'><pre>              .addReg(Mips::RA_64, RegState::Undef);</pre></td></tr><tr><td class='line-number'><a name='L663' href='#L663'><pre>663</pre></a></td><td class='covered-line'><pre>9.10k</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L664' href='#L664'><pre>664</pre></a></td><td class='covered-line'><pre>9.10k</pre></td><td class='code'><pre>    MIB = BuildMI(MBB, I, I-&gt;getDebugLoc(), get(Mips::PseudoReturn))</pre></td></tr><tr><td class='line-number'><a name='L665' href='#L665'><pre>665</pre></a></td><td class='covered-line'><pre>9.10k</pre></td><td class='code'><pre>              .addReg(Mips::RA, RegState::Undef);</pre></td></tr><tr><td class='line-number'><a name='L666' href='#L666'><pre>666</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L667' href='#L667'><pre>667</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Retain any imp-use flags.</pre></td></tr><tr><td class='line-number'><a name='L668' href='#L668'><pre>668</pre></a></td><td class='covered-line'><pre>13.9k</pre></td><td class='code'><pre>  for (auto &amp; MO : I-&gt;operands()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L668' href='#L668'><span>668:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.8k</span>, <span class='None'>False</span>: <span class='covered-line'>13.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L669' href='#L669'><pre>669</pre></a></td><td class='covered-line'><pre>10.8k</pre></td><td class='code'><pre>    if (MO.isImplicit())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L669' href='#L669'><span>669:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.8k</span>, <span class='None'>False</span>: <span class='covered-line'>28</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L670' href='#L670'><pre>670</pre></a></td><td class='covered-line'><pre>10.8k</pre></td><td class='code'><pre>      MIB.add(MO);</pre></td></tr><tr><td class='line-number'><a name='L671' href='#L671'><pre>671</pre></a></td><td class='covered-line'><pre>10.8k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L672' href='#L672'><pre>672</pre></a></td><td class='covered-line'><pre>13.9k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L673' href='#L673'><pre>673</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L674' href='#L674'><pre>674</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void MipsSEInstrInfo::expandERet(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L675' href='#L675'><pre>675</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>                                 MachineBasicBlock::iterator I) const {</pre></td></tr><tr><td class='line-number'><a name='L676' href='#L676'><pre>676</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  BuildMI(MBB, I, I-&gt;getDebugLoc(), get(Mips::ERET));</pre></td></tr><tr><td class='line-number'><a name='L677' href='#L677'><pre>677</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L678' href='#L678'><pre>678</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L679' href='#L679'><pre>679</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>std::pair&lt;bool, bool&gt;</pre></td></tr><tr><td class='line-number'><a name='L680' href='#L680'><pre>680</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>MipsSEInstrInfo::compareOpndSize(unsigned Opc,</pre></td></tr><tr><td class='line-number'><a name='L681' href='#L681'><pre>681</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>                                 const MachineFunction &amp;MF) const {</pre></td></tr><tr><td class='line-number'><a name='L682' href='#L682'><pre>682</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>  const MCInstrDesc &amp;Desc = get(Opc);</pre></td></tr><tr><td class='line-number'><a name='L683' href='#L683'><pre>683</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>  assert(Desc.NumOperands == 2 &amp;&amp; &quot;Unary instruction expected.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L684' href='#L684'><pre>684</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>  const MipsRegisterInfo *RI = &amp;getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L685' href='#L685'><pre>685</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>  unsigned DstRegSize = RI-&gt;getRegSizeInBits(*getRegClass(Desc, 0, RI, MF));</pre></td></tr><tr><td class='line-number'><a name='L686' href='#L686'><pre>686</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>  unsigned SrcRegSize = RI-&gt;getRegSizeInBits(*getRegClass(Desc, 1, RI, MF));</pre></td></tr><tr><td class='line-number'><a name='L687' href='#L687'><pre>687</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L688' href='#L688'><pre>688</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>  return std::make_pair(DstRegSize &gt; SrcRegSize, DstRegSize &lt; SrcRegSize);</pre></td></tr><tr><td class='line-number'><a name='L689' href='#L689'><pre>689</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L690' href='#L690'><pre>690</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L691' href='#L691'><pre>691</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void MipsSEInstrInfo::expandPseudoMFHiLo(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L692' href='#L692'><pre>692</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         MachineBasicBlock::iterator I,</pre></td></tr><tr><td class='line-number'><a name='L693' href='#L693'><pre>693</pre></a></td><td class='covered-line'><pre>544</pre></td><td class='code'><pre>                                         unsigned NewOpc) const {</pre></td></tr><tr><td class='line-number'><a name='L694' href='#L694'><pre>694</pre></a></td><td class='covered-line'><pre>544</pre></td><td class='code'><pre>  BuildMI(MBB, I, I-&gt;getDebugLoc(), get(NewOpc), I-&gt;getOperand(0).getReg());</pre></td></tr><tr><td class='line-number'><a name='L695' href='#L695'><pre>695</pre></a></td><td class='covered-line'><pre>544</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L696' href='#L696'><pre>696</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L697' href='#L697'><pre>697</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void MipsSEInstrInfo::expandPseudoMTLoHi(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L698' href='#L698'><pre>698</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         MachineBasicBlock::iterator I,</pre></td></tr><tr><td class='line-number'><a name='L699' href='#L699'><pre>699</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         unsigned LoOpc,</pre></td></tr><tr><td class='line-number'><a name='L700' href='#L700'><pre>700</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         unsigned HiOpc,</pre></td></tr><tr><td class='line-number'><a name='L701' href='#L701'><pre>701</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>                                         bool HasExplicitDef) const {</pre></td></tr><tr><td class='line-number'><a name='L702' href='#L702'><pre>702</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Expand</pre></td></tr><tr><td class='line-number'><a name='L703' href='#L703'><pre>703</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //  lo_hi pseudomtlohi $gpr0, $gpr1</pre></td></tr><tr><td class='line-number'><a name='L704' href='#L704'><pre>704</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // to these two instructions:</pre></td></tr><tr><td class='line-number'><a name='L705' href='#L705'><pre>705</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //  mtlo $gpr0</pre></td></tr><tr><td class='line-number'><a name='L706' href='#L706'><pre>706</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //  mthi $gpr1</pre></td></tr><tr><td class='line-number'><a name='L707' href='#L707'><pre>707</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L708' href='#L708'><pre>708</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>  DebugLoc DL = I-&gt;getDebugLoc();</pre></td></tr><tr><td class='line-number'><a name='L709' href='#L709'><pre>709</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>  const MachineOperand &amp;SrcLo = I-&gt;getOperand(1), &amp;SrcHi = I-&gt;getOperand(2);</pre></td></tr><tr><td class='line-number'><a name='L710' href='#L710'><pre>710</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>  MachineInstrBuilder LoInst = BuildMI(MBB, I, DL, get(LoOpc));</pre></td></tr><tr><td class='line-number'><a name='L711' href='#L711'><pre>711</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>  MachineInstrBuilder HiInst = BuildMI(MBB, I, DL, get(HiOpc));</pre></td></tr><tr><td class='line-number'><a name='L712' href='#L712'><pre>712</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L713' href='#L713'><pre>713</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Add lo/hi registers if the mtlo/hi instructions created have explicit</pre></td></tr><tr><td class='line-number'><a name='L714' href='#L714'><pre>714</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // def registers.</pre></td></tr><tr><td class='line-number'><a name='L715' href='#L715'><pre>715</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>  if (HasExplicitDef) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L715' href='#L715'><span>715:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>49</span>, <span class='None'>False</span>: <span class='covered-line'>13</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L716' href='#L716'><pre>716</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>    Register DstReg = I-&gt;getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L717' href='#L717'><pre>717</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>    Register DstLo = getRegisterInfo().getSubReg(DstReg, Mips::sub_lo);</pre></td></tr><tr><td class='line-number'><a name='L718' href='#L718'><pre>718</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>    Register DstHi = getRegisterInfo().getSubReg(DstReg, Mips::sub_hi);</pre></td></tr><tr><td class='line-number'><a name='L719' href='#L719'><pre>719</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>    LoInst.addReg(DstLo, RegState::Define);</pre></td></tr><tr><td class='line-number'><a name='L720' href='#L720'><pre>720</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>    HiInst.addReg(DstHi, RegState::Define);</pre></td></tr><tr><td class='line-number'><a name='L721' href='#L721'><pre>721</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L722' href='#L722'><pre>722</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L723' href='#L723'><pre>723</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>  LoInst.addReg(SrcLo.getReg(), getKillRegState(SrcLo.isKill()));</pre></td></tr><tr><td class='line-number'><a name='L724' href='#L724'><pre>724</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>  HiInst.addReg(SrcHi.getReg(), getKillRegState(SrcHi.isKill()));</pre></td></tr><tr><td class='line-number'><a name='L725' href='#L725'><pre>725</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L726' href='#L726'><pre>726</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L727' href='#L727'><pre>727</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void MipsSEInstrInfo::expandCvtFPInt(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L728' href='#L728'><pre>728</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     MachineBasicBlock::iterator I,</pre></td></tr><tr><td class='line-number'><a name='L729' href='#L729'><pre>729</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     unsigned CvtOpc, unsigned MovOpc,</pre></td></tr><tr><td class='line-number'><a name='L730' href='#L730'><pre>730</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>                                     bool IsI64) const {</pre></td></tr><tr><td class='line-number'><a name='L731' href='#L731'><pre>731</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>  const MCInstrDesc &amp;CvtDesc = get(CvtOpc), &amp;MovDesc = get(MovOpc);</pre></td></tr><tr><td class='line-number'><a name='L732' href='#L732'><pre>732</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>  const MachineOperand &amp;Dst = I-&gt;getOperand(0), &amp;Src = I-&gt;getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L733' href='#L733'><pre>733</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>  unsigned DstReg = Dst.getReg(), SrcReg = Src.getReg(), TmpReg = DstReg;</pre></td></tr><tr><td class='line-number'><a name='L734' href='#L734'><pre>734</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>  unsigned KillSrc =  getKillRegState(Src.isKill());</pre></td></tr><tr><td class='line-number'><a name='L735' href='#L735'><pre>735</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>  DebugLoc DL = I-&gt;getDebugLoc();</pre></td></tr><tr><td class='line-number'><a name='L736' href='#L736'><pre>736</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>  bool DstIsLarger, SrcIsLarger;</pre></td></tr><tr><td class='line-number'><a name='L737' href='#L737'><pre>737</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L738' href='#L738'><pre>738</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>  std::tie(DstIsLarger, SrcIsLarger) =</pre></td></tr><tr><td class='line-number'><a name='L739' href='#L739'><pre>739</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>      compareOpndSize(CvtOpc, *MBB.getParent());</pre></td></tr><tr><td class='line-number'><a name='L740' href='#L740'><pre>740</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L741' href='#L741'><pre>741</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>  if (DstIsLarger)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L741' href='#L741'><span>741:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>23</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L742' href='#L742'><pre>742</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    TmpReg = getRegisterInfo().getSubReg(DstReg, Mips::sub_lo);</pre></td></tr><tr><td class='line-number'><a name='L743' href='#L743'><pre>743</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L744' href='#L744'><pre>744</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>  if (SrcIsLarger)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L744' href='#L744'><span>744:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>41</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L745' href='#L745'><pre>745</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    DstReg = getRegisterInfo().getSubReg(DstReg, Mips::sub_lo);</pre></td></tr><tr><td class='line-number'><a name='L746' href='#L746'><pre>746</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L747' href='#L747'><pre>747</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>  BuildMI(MBB, I, DL, MovDesc, TmpReg).addReg(SrcReg, KillSrc);</pre></td></tr><tr><td class='line-number'><a name='L748' href='#L748'><pre>748</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>  BuildMI(MBB, I, DL, CvtDesc, DstReg).addReg(TmpReg, RegState::Kill);</pre></td></tr><tr><td class='line-number'><a name='L749' href='#L749'><pre>749</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L750' href='#L750'><pre>750</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L751' href='#L751'><pre>751</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void MipsSEInstrInfo::expandExtractElementF64(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L752' href='#L752'><pre>752</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                              MachineBasicBlock::iterator I,</pre></td></tr><tr><td class='line-number'><a name='L753' href='#L753'><pre>753</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                              bool isMicroMips,</pre></td></tr><tr><td class='line-number'><a name='L754' href='#L754'><pre>754</pre></a></td><td class='covered-line'><pre>178</pre></td><td class='code'><pre>                                              bool FP64) const {</pre></td></tr><tr><td class='line-number'><a name='L755' href='#L755'><pre>755</pre></a></td><td class='covered-line'><pre>178</pre></td><td class='code'><pre>  Register DstReg = I-&gt;getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L756' href='#L756'><pre>756</pre></a></td><td class='covered-line'><pre>178</pre></td><td class='code'><pre>  Register SrcReg = I-&gt;getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L757' href='#L757'><pre>757</pre></a></td><td class='covered-line'><pre>178</pre></td><td class='code'><pre>  unsigned N = I-&gt;getOperand(2).getImm();</pre></td></tr><tr><td class='line-number'><a name='L758' href='#L758'><pre>758</pre></a></td><td class='covered-line'><pre>178</pre></td><td class='code'><pre>  DebugLoc dl = I-&gt;getDebugLoc();</pre></td></tr><tr><td class='line-number'><a name='L759' href='#L759'><pre>759</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L760' href='#L760'><pre>760</pre></a></td><td class='covered-line'><pre>178</pre></td><td class='code'><pre>  assert(N &lt; 2 &amp;&amp; &quot;Invalid immediate&quot;);</pre></td></tr><tr><td class='line-number'><a name='L761' href='#L761'><pre>761</pre></a></td><td class='covered-line'><pre>178</pre></td><td class='code'><pre>  unsigned SubIdx = N ? <div class='tooltip'>Mips::sub_hi<span class='tooltip-content'>90</span></div> : <div class='tooltip'>Mips::sub_lo<span class='tooltip-content'>88</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L761' href='#L761'><span>761:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>90</span>, <span class='None'>False</span>: <span class='covered-line'>88</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L762' href='#L762'><pre>762</pre></a></td><td class='covered-line'><pre>178</pre></td><td class='code'><pre>  Register SubReg = getRegisterInfo().getSubReg(SrcReg, SubIdx);</pre></td></tr><tr><td class='line-number'><a name='L763' href='#L763'><pre>763</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L764' href='#L764'><pre>764</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FPXX on MIPS-II or MIPS32r1 should have been handled with a spill/reload</pre></td></tr><tr><td class='line-number'><a name='L765' href='#L765'><pre>765</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // in MipsSEFrameLowering.cpp.</pre></td></tr><tr><td class='line-number'><a name='L766' href='#L766'><pre>766</pre></a></td><td class='covered-line'><pre>178</pre></td><td class='code'><pre>  assert(!(Subtarget.isABI_FPXX() &amp;&amp; !Subtarget.hasMips32r2()));</pre></td></tr><tr><td class='line-number'><a name='L767' href='#L767'><pre>767</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L768' href='#L768'><pre>768</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FP64A (FP64 with nooddspreg) should have been handled with a spill/reload</pre></td></tr><tr><td class='line-number'><a name='L769' href='#L769'><pre>769</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // in MipsSEFrameLowering.cpp.</pre></td></tr><tr><td class='line-number'><a name='L770' href='#L770'><pre>770</pre></a></td><td class='covered-line'><pre>178</pre></td><td class='code'><pre>  assert(!(Subtarget.isFP64bit() &amp;&amp; !Subtarget.useOddSPReg()));</pre></td></tr><tr><td class='line-number'><a name='L771' href='#L771'><pre>771</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L772' href='#L772'><pre>772</pre></a></td><td class='covered-line'><pre>178</pre></td><td class='code'><pre>  if (SubIdx == Mips::sub_hi &amp;&amp; <div class='tooltip'>Subtarget.hasMTHC1()<span class='tooltip-content'>90</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L772' href='#L772'><span>772:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>90</span>, <span class='None'>False</span>: <span class='covered-line'>88</span>]
  Branch (<span class='line-number'><a name='L772' href='#L772'><span>772:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>53</span>, <span class='None'>False</span>: <span class='covered-line'>37</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L772'><span>772:7</span></a></span>) to (<span class='line-number'><a href='#L772'><span>772:53</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (772:7)
     Condition C2 --> (772:33)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L773' href='#L773'><pre>773</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // FIXME: Strictly speaking MFHC1 only reads the top 32-bits however, we</pre></td></tr><tr><td class='line-number'><a name='L774' href='#L774'><pre>774</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //        claim to read the whole 64-bits as part of a white lie used to</pre></td></tr><tr><td class='line-number'><a name='L775' href='#L775'><pre>775</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //        temporarily work around a widespread bug in the -mfp64 support.</pre></td></tr><tr><td class='line-number'><a name='L776' href='#L776'><pre>776</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //        The problem is that none of the 32-bit fpu ops mention the fact</pre></td></tr><tr><td class='line-number'><a name='L777' href='#L777'><pre>777</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //        that they clobber the upper 32-bits of the 64-bit FPR. Fixing that</pre></td></tr><tr><td class='line-number'><a name='L778' href='#L778'><pre>778</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //        requires a major overhaul of the FPU implementation which can&apos;t</pre></td></tr><tr><td class='line-number'><a name='L779' href='#L779'><pre>779</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //        be done right now due to time constraints.</pre></td></tr><tr><td class='line-number'><a name='L780' href='#L780'><pre>780</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //        MFHC1 is one of two instructions that are affected since they are</pre></td></tr><tr><td class='line-number'><a name='L781' href='#L781'><pre>781</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //        the only instructions that don&apos;t read the lower 32-bits.</pre></td></tr><tr><td class='line-number'><a name='L782' href='#L782'><pre>782</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //        We therefore pretend that it reads the bottom 32-bits to</pre></td></tr><tr><td class='line-number'><a name='L783' href='#L783'><pre>783</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //        artificially create a dependency and prevent the scheduler</pre></td></tr><tr><td class='line-number'><a name='L784' href='#L784'><pre>784</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //        changing the behaviour of the code.</pre></td></tr><tr><td class='line-number'><a name='L785' href='#L785'><pre>785</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>    BuildMI(MBB, I, dl,</pre></td></tr><tr><td class='line-number'><a name='L786' href='#L786'><pre>786</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>            get(isMicroMips ? <div class='tooltip'>(<span class='tooltip-content'>15</span></div><div class='tooltip'>FP64<span class='tooltip-content'>15</span></div> ? <div class='tooltip'>Mips::MFHC1_D64_MM<span class='tooltip-content'>7</span></div> : <div class='tooltip'>Mips::MFHC1_D32_MM<span class='tooltip-content'>8</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L786' href='#L786'><span>786:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>38</span>]
  Branch (<span class='line-number'><a name='L786' href='#L786'><span>786:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L787' href='#L787'><pre>787</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>                            : <div class='tooltip'>(<span class='tooltip-content'>38</span></div><div class='tooltip'>FP64<span class='tooltip-content'>38</span></div> ? <div class='tooltip'>Mips::MFHC1_D64<span class='tooltip-content'>17</span></div> : <div class='tooltip'>Mips::MFHC1_D32<span class='tooltip-content'>21</span></div>)),</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L787' href='#L787'><span>787:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>21</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L788' href='#L788'><pre>788</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>            DstReg)</pre></td></tr><tr><td class='line-number'><a name='L789' href='#L789'><pre>789</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>        .addReg(SrcReg);</pre></td></tr><tr><td class='line-number'><a name='L790' href='#L790'><pre>790</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>  } else</pre></td></tr><tr><td class='line-number'><a name='L791' href='#L791'><pre>791</pre></a></td><td class='covered-line'><pre>125</pre></td><td class='code'><pre>    BuildMI(MBB, I, dl, get(Mips::MFC1), DstReg).addReg(SubReg);</pre></td></tr><tr><td class='line-number'><a name='L792' href='#L792'><pre>792</pre></a></td><td class='covered-line'><pre>178</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L793' href='#L793'><pre>793</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L794' href='#L794'><pre>794</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void MipsSEInstrInfo::expandBuildPairF64(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L795' href='#L795'><pre>795</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         MachineBasicBlock::iterator I,</pre></td></tr><tr><td class='line-number'><a name='L796' href='#L796'><pre>796</pre></a></td><td class='covered-line'><pre>244</pre></td><td class='code'><pre>                                         bool isMicroMips, bool FP64) const {</pre></td></tr><tr><td class='line-number'><a name='L797' href='#L797'><pre>797</pre></a></td><td class='covered-line'><pre>244</pre></td><td class='code'><pre>  Register DstReg = I-&gt;getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L798' href='#L798'><pre>798</pre></a></td><td class='covered-line'><pre>244</pre></td><td class='code'><pre>  unsigned LoReg = I-&gt;getOperand(1).getReg(), HiReg = I-&gt;getOperand(2).getReg();</pre></td></tr><tr><td class='line-number'><a name='L799' href='#L799'><pre>799</pre></a></td><td class='covered-line'><pre>244</pre></td><td class='code'><pre>  const MCInstrDesc&amp; Mtc1Tdd = get(Mips::MTC1);</pre></td></tr><tr><td class='line-number'><a name='L800' href='#L800'><pre>800</pre></a></td><td class='covered-line'><pre>244</pre></td><td class='code'><pre>  DebugLoc dl = I-&gt;getDebugLoc();</pre></td></tr><tr><td class='line-number'><a name='L801' href='#L801'><pre>801</pre></a></td><td class='covered-line'><pre>244</pre></td><td class='code'><pre>  const TargetRegisterInfo &amp;TRI = getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L802' href='#L802'><pre>802</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L803' href='#L803'><pre>803</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // When mthc1 is available, use:</pre></td></tr><tr><td class='line-number'><a name='L804' href='#L804'><pre>804</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   mtc1 Lo, $fp</pre></td></tr><tr><td class='line-number'><a name='L805' href='#L805'><pre>805</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   mthc1 Hi, $fp</pre></td></tr><tr><td class='line-number'><a name='L806' href='#L806'><pre>806</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L807' href='#L807'><pre>807</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Otherwise, for O32 FPXX ABI:</pre></td></tr><tr><td class='line-number'><a name='L808' href='#L808'><pre>808</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   spill + reload via ldc1</pre></td></tr><tr><td class='line-number'><a name='L809' href='#L809'><pre>809</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // This case is handled by the frame lowering code.</pre></td></tr><tr><td class='line-number'><a name='L810' href='#L810'><pre>810</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L811' href='#L811'><pre>811</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Otherwise, for FP32:</pre></td></tr><tr><td class='line-number'><a name='L812' href='#L812'><pre>812</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   mtc1 Lo, $fp</pre></td></tr><tr><td class='line-number'><a name='L813' href='#L813'><pre>813</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   mtc1 Hi, $fp + 1</pre></td></tr><tr><td class='line-number'><a name='L814' href='#L814'><pre>814</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L815' href='#L815'><pre>815</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The case where dmtc1 is available doesn&apos;t need to be handled here</pre></td></tr><tr><td class='line-number'><a name='L816' href='#L816'><pre>816</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // because it never creates a BuildPairF64 node.</pre></td></tr><tr><td class='line-number'><a name='L817' href='#L817'><pre>817</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L818' href='#L818'><pre>818</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FPXX on MIPS-II or MIPS32r1 should have been handled with a spill/reload</pre></td></tr><tr><td class='line-number'><a name='L819' href='#L819'><pre>819</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // in MipsSEFrameLowering.cpp.</pre></td></tr><tr><td class='line-number'><a name='L820' href='#L820'><pre>820</pre></a></td><td class='covered-line'><pre>244</pre></td><td class='code'><pre>  assert(!(Subtarget.isABI_FPXX() &amp;&amp; !Subtarget.hasMips32r2()));</pre></td></tr><tr><td class='line-number'><a name='L821' href='#L821'><pre>821</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L822' href='#L822'><pre>822</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FP64A (FP64 with nooddspreg) should have been handled with a spill/reload</pre></td></tr><tr><td class='line-number'><a name='L823' href='#L823'><pre>823</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // in MipsSEFrameLowering.cpp.</pre></td></tr><tr><td class='line-number'><a name='L824' href='#L824'><pre>824</pre></a></td><td class='covered-line'><pre>244</pre></td><td class='code'><pre>  assert(!(Subtarget.isFP64bit() &amp;&amp; !Subtarget.useOddSPReg()));</pre></td></tr><tr><td class='line-number'><a name='L825' href='#L825'><pre>825</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L826' href='#L826'><pre>826</pre></a></td><td class='covered-line'><pre>244</pre></td><td class='code'><pre>  BuildMI(MBB, I, dl, Mtc1Tdd, TRI.getSubReg(DstReg, Mips::sub_lo))</pre></td></tr><tr><td class='line-number'><a name='L827' href='#L827'><pre>827</pre></a></td><td class='covered-line'><pre>244</pre></td><td class='code'><pre>    .addReg(LoReg);</pre></td></tr><tr><td class='line-number'><a name='L828' href='#L828'><pre>828</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L829' href='#L829'><pre>829</pre></a></td><td class='covered-line'><pre>244</pre></td><td class='code'><pre>  if (Subtarget.hasMTHC1()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L829' href='#L829'><span>829:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>145</span>, <span class='None'>False</span>: <span class='covered-line'>99</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L830' href='#L830'><pre>830</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // FIXME: The .addReg(DstReg) is a white lie used to temporarily work</pre></td></tr><tr><td class='line-number'><a name='L831' href='#L831'><pre>831</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //        around a widespread bug in the -mfp64 support.</pre></td></tr><tr><td class='line-number'><a name='L832' href='#L832'><pre>832</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //        The problem is that none of the 32-bit fpu ops mention the fact</pre></td></tr><tr><td class='line-number'><a name='L833' href='#L833'><pre>833</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //        that they clobber the upper 32-bits of the 64-bit FPR. Fixing that</pre></td></tr><tr><td class='line-number'><a name='L834' href='#L834'><pre>834</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //        requires a major overhaul of the FPU implementation which can&apos;t</pre></td></tr><tr><td class='line-number'><a name='L835' href='#L835'><pre>835</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //        be done right now due to time constraints.</pre></td></tr><tr><td class='line-number'><a name='L836' href='#L836'><pre>836</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //        MTHC1 is one of two instructions that are affected since they are</pre></td></tr><tr><td class='line-number'><a name='L837' href='#L837'><pre>837</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //        the only instructions that don&apos;t read the lower 32-bits.</pre></td></tr><tr><td class='line-number'><a name='L838' href='#L838'><pre>838</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //        We therefore pretend that it reads the bottom 32-bits to</pre></td></tr><tr><td class='line-number'><a name='L839' href='#L839'><pre>839</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //        artificially create a dependency and prevent the scheduler</pre></td></tr><tr><td class='line-number'><a name='L840' href='#L840'><pre>840</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //        changing the behaviour of the code.</pre></td></tr><tr><td class='line-number'><a name='L841' href='#L841'><pre>841</pre></a></td><td class='covered-line'><pre>145</pre></td><td class='code'><pre>    BuildMI(MBB, I, dl,</pre></td></tr><tr><td class='line-number'><a name='L842' href='#L842'><pre>842</pre></a></td><td class='covered-line'><pre>145</pre></td><td class='code'><pre>            get(isMicroMips ? <div class='tooltip'>(<span class='tooltip-content'>20</span></div><div class='tooltip'>FP64<span class='tooltip-content'>20</span></div> ? <div class='tooltip'>Mips::MTHC1_D64_MM<span class='tooltip-content'>10</span></div> : <div class='tooltip'>Mips::MTHC1_D32_MM<span class='tooltip-content'>10</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L842' href='#L842'><span>842:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>125</span>]
  Branch (<span class='line-number'><a name='L842' href='#L842'><span>842:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L843' href='#L843'><pre>843</pre></a></td><td class='covered-line'><pre>145</pre></td><td class='code'><pre>                            : <div class='tooltip'>(<span class='tooltip-content'>125</span></div><div class='tooltip'>FP64<span class='tooltip-content'>125</span></div> ? <div class='tooltip'>Mips::MTHC1_D64<span class='tooltip-content'>66</span></div> : <div class='tooltip'>Mips::MTHC1_D32<span class='tooltip-content'>59</span></div>)),</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L843' href='#L843'><span>843:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>66</span>, <span class='None'>False</span>: <span class='covered-line'>59</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L844' href='#L844'><pre>844</pre></a></td><td class='covered-line'><pre>145</pre></td><td class='code'><pre>            DstReg)</pre></td></tr><tr><td class='line-number'><a name='L845' href='#L845'><pre>845</pre></a></td><td class='covered-line'><pre>145</pre></td><td class='code'><pre>        .addReg(DstReg)</pre></td></tr><tr><td class='line-number'><a name='L846' href='#L846'><pre>846</pre></a></td><td class='covered-line'><pre>145</pre></td><td class='code'><pre>        .addReg(HiReg);</pre></td></tr><tr><td class='line-number'><a name='L847' href='#L847'><pre>847</pre></a></td><td class='covered-line'><pre>145</pre></td><td class='code'><pre>  } else <div class='tooltip'>if (<span class='tooltip-content'>99</span></div><div class='tooltip'>Subtarget.isABI_FPXX()<span class='tooltip-content'>99</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L847' href='#L847'><span>847:14</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>99</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L848' href='#L848'><pre>848</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>llvm_unreachable</span>(&quot;BuildPairF64 not expanded in frame lowering code!&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L849' href='#L849'><pre>849</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L850' href='#L850'><pre>850</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>    BuildMI(MBB, I, dl, Mtc1Tdd, TRI.getSubReg(DstReg, Mips::sub_hi))</pre></td></tr><tr><td class='line-number'><a name='L851' href='#L851'><pre>851</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>      .addReg(HiReg);</pre></td></tr><tr><td class='line-number'><a name='L852' href='#L852'><pre>852</pre></a></td><td class='covered-line'><pre>244</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L853' href='#L853'><pre>853</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L854' href='#L854'><pre>854</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void MipsSEInstrInfo::expandEhReturn(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L855' href='#L855'><pre>855</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>                                     MachineBasicBlock::iterator I) const {</pre></td></tr><tr><td class='line-number'><a name='L856' href='#L856'><pre>856</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // This pseudo instruction is generated as part of the lowering of</pre></td></tr><tr><td class='line-number'><a name='L857' href='#L857'><pre>857</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // ISD::EH_RETURN. We convert it to a stack increment by OffsetReg, and</pre></td></tr><tr><td class='line-number'><a name='L858' href='#L858'><pre>858</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // indirect jump to TargetReg</pre></td></tr><tr><td class='line-number'><a name='L859' href='#L859'><pre>859</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  MipsABIInfo ABI = Subtarget.getABI();</pre></td></tr><tr><td class='line-number'><a name='L860' href='#L860'><pre>860</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  unsigned ADDU = ABI.GetPtrAdduOp();</pre></td></tr><tr><td class='line-number'><a name='L861' href='#L861'><pre>861</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  unsigned SP = Subtarget.isGP64bit() ? <div class='tooltip'>Mips::SP_64<span class='tooltip-content'>8</span></div> : <div class='tooltip'>Mips::SP<span class='tooltip-content'>6</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L861' href='#L861'><span>861:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L862' href='#L862'><pre>862</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  unsigned RA = Subtarget.isGP64bit() ? <div class='tooltip'>Mips::RA_64<span class='tooltip-content'>8</span></div> : <div class='tooltip'>Mips::RA<span class='tooltip-content'>6</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L862' href='#L862'><span>862:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L863' href='#L863'><pre>863</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  unsigned T9 = Subtarget.isGP64bit() ? <div class='tooltip'>Mips::T9_64<span class='tooltip-content'>8</span></div> : <div class='tooltip'>Mips::T9<span class='tooltip-content'>6</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L863' href='#L863'><span>863:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L864' href='#L864'><pre>864</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  unsigned ZERO = Subtarget.isGP64bit() ? <div class='tooltip'>Mips::ZERO_64<span class='tooltip-content'>8</span></div> : <div class='tooltip'>Mips::ZERO<span class='tooltip-content'>6</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L864' href='#L864'><span>864:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L865' href='#L865'><pre>865</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  Register OffsetReg = I-&gt;getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L866' href='#L866'><pre>866</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  Register TargetReg = I-&gt;getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L867' href='#L867'><pre>867</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L868' href='#L868'><pre>868</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // addu $ra, $v0, $zero</pre></td></tr><tr><td class='line-number'><a name='L869' href='#L869'><pre>869</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // addu $sp, $sp, $v1</pre></td></tr><tr><td class='line-number'><a name='L870' href='#L870'><pre>870</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // jr   $ra (via RetRA)</pre></td></tr><tr><td class='line-number'><a name='L871' href='#L871'><pre>871</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  const TargetMachine &amp;TM = MBB.getParent()-&gt;getTarget();</pre></td></tr><tr><td class='line-number'><a name='L872' href='#L872'><pre>872</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  if (TM.isPositionIndependent())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L872' href='#L872'><span>872:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L873' href='#L873'><pre>873</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    BuildMI(MBB, I, I-&gt;getDebugLoc(), get(ADDU), T9)</pre></td></tr><tr><td class='line-number'><a name='L874' href='#L874'><pre>874</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>        .addReg(TargetReg)</pre></td></tr><tr><td class='line-number'><a name='L875' href='#L875'><pre>875</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>        .addReg(ZERO);</pre></td></tr><tr><td class='line-number'><a name='L876' href='#L876'><pre>876</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  BuildMI(MBB, I, I-&gt;getDebugLoc(), get(ADDU), RA)</pre></td></tr><tr><td class='line-number'><a name='L877' href='#L877'><pre>877</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      .addReg(TargetReg)</pre></td></tr><tr><td class='line-number'><a name='L878' href='#L878'><pre>878</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      .addReg(ZERO);</pre></td></tr><tr><td class='line-number'><a name='L879' href='#L879'><pre>879</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  BuildMI(MBB, I, I-&gt;getDebugLoc(), get(ADDU), SP).addReg(SP).addReg(OffsetReg);</pre></td></tr><tr><td class='line-number'><a name='L880' href='#L880'><pre>880</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  expandRetRA(MBB, I);</pre></td></tr><tr><td class='line-number'><a name='L881' href='#L881'><pre>881</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L882' href='#L882'><pre>882</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L883' href='#L883'><pre>883</pre></a></td><td class='covered-line'><pre>9.29k</pre></td><td class='code'><pre>const MipsInstrInfo *llvm::createMipsSEInstrInfo(const MipsSubtarget &amp;STI) {</pre></td></tr><tr><td class='line-number'><a name='L884' href='#L884'><pre>884</pre></a></td><td class='covered-line'><pre>9.29k</pre></td><td class='code'><pre>  return new MipsSEInstrInfo(STI);</pre></td></tr><tr><td class='line-number'><a name='L885' href='#L885'><pre>885</pre></a></td><td class='covered-line'><pre>9.29k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></body></html>