
*** Running vivado
    with args -log base_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source base_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source base_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/08_Verilog/pro/PYNQ-Classification-master/hw'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/08_Verilog/pro/PYNQ-Classification-master/hw' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/PYNQ_ARCH/PYNQ_ARCH.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/PYNQ_ARCH/PYNQ_ARCH.cache/ip 
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'base.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
base_cifar_10_0_0

Command: synth_design -top base_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25816 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 537.500 ; gain = 145.383
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'base_wrapper' [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/base_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'base' [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/synth/base.v:13]
INFO: [Synth 8-638] synthesizing module 'base_axi_dma_0_0' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ip/base_axi_dma_0_0/synth/base_axi_dma_0_0.vhd:128]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_NUM_MM2S_CHANNELS bound to: 1 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 23 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 1 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_INCREASE_THROUGHPUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'axi_dma' declared at 'd:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:21562' bound to instance 'U0' of component 'axi_dma' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ip/base_axi_dma_0_0/synth/base_axi_dma_0_0.vhd:374]
INFO: [Synth 8-638] synthesizing module 'axi_dma' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:21907]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 23 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_NUM_MM2S_CHANNELS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_INCREASE_THROUGHPUT bound to: 0 - type: integer 
	Parameter C_INSTANCE bound to: axi_dma - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_dma_rst_module' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:1595]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_M_AXI_MM2S_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_S2MM_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_SG_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:1576]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:1577]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (1#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reset' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:603]
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_AXI_PRMRY_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_AXI_SCNDRY_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:565]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:567]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:569]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:571]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:573]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:575]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reset' (2#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:603]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_rst_module' (3#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:1595]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reg_module' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:8254]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 23 - type: integer 
	Parameter C_AXI_LITE_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dma_lite_if' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:2066]
	Parameter C_NUM_CE bound to: 23 - type: integer 
	Parameter C_AXI_LITE_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element awaddr_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:2160]
WARNING: [Synth 8-6014] Unused sequential element wdata_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:2162]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.axi2ip_wrdata_i_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:2315]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.awready_i_reg' into 'GEN_SYNC_WRITE.wready_i_reg' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:2147]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.rdy1_reg' into 'GEN_SYNC_WRITE.wready_i_reg' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:2276]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.awready_i_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:2147]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.rdy1_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:2276]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_READ.arvalid_re_d1_reg' into 'arready_i_reg' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:3057]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_READ.arvalid_re_d1_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:3057]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_lite_if' (4#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:2066]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:3604]
	Parameter C_NUM_REGISTERS bound to: 12 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 23 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element sg_ftch_error_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:3987]
WARNING: [Synth 8-6014] Unused sequential element sg_updt_error_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:3988]
WARNING: [Synth 8-3848] Net sg_ctl in module/entity axi_dma_register does not have driver. [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:3576]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register' (5#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:3604]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register_s2mm' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:4837]
	Parameter C_NUM_REGISTERS bound to: 12 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 23 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element sg_ftch_error_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:5623]
WARNING: [Synth 8-6014] Unused sequential element sg_updt_error_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:5624]
WARNING: [Synth 8-3848] Net sg_ctl in module/entity axi_dma_register_s2mm does not have driver. [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:4673]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register_s2mm' (6#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:4837]
WARNING: [Synth 8-3848] Net s2mm_tailpntr_updated_pkt in module/entity axi_dma_reg_module does not have driver. [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:8214]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reg_module' (7#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:8254]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_mngr' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:14908]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_EXTRA bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_DESC_QUEUE bound to: 1 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 23 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_dma_smple_sm' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:11704]
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 23 - type: integer 
	Parameter C_EXTRA bound to: 1 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_smple_sm' (8#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:11704]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_cmdsts_if' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:13690]
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_QUEUE bound to: 1 - type: integer 
	Parameter C_EXTRA bound to: 1 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_cmdsts_if' (9#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:13690]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sts_mngr' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:14005]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sts_mngr' (10#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:14005]
WARNING: [Synth 8-3848] Net mm2s_desc_flush in module/entity axi_dma_mm2s_mngr does not have driver. [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:14825]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_mngr' (11#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:14908]
INFO: [Synth 8-638] synthesizing module 'axi_dma_sofeof_gen' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:11173]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_sofeof_gen' (12#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:11173]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_mngr' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:20294]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_DM_STATUS_WIDTH bound to: 35 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_EXTRA bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_DESC_QUEUE bound to: 1 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 23 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_cmdsts_if' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:18558]
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_DM_STATUS_WIDTH bound to: 35 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 23 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_EXTRA bound to: 1 - type: integer 
	Parameter C_ENABLE_QUEUE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_cmdsts_if' (13#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:18558]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sts_mngr' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:18988]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sts_mngr' (14#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:18988]
WARNING: [Synth 8-6014] Unused sequential element GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:20425]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_mngr' (15#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:20294]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:55436]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_M_AXI_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_M_AXI_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 23 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_MM2S_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 23 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_ADV_SIG bound to: 0 - type: integer 
	Parameter C_ENABLE_MM2S_ADV_SIG bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 72 - type: integer 
	Parameter C_MCDMA bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:53572]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MM2S_MDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MM2S_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 23 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_MM2S_GP_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_MCDMA bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:191]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:194]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_stat_rst_int_reg_n_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:191]
WARNING: [Synth 8-6014] Unused sequential element sig_mmap_rst_reg_n_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:194]
WARNING: [Synth 8-6014] Unused sequential element sig_stream_rst_reg_n_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (16#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_STSFIFO bound to: 1 - type: integer 
	Parameter C_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 71 - type: integer 
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 71 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:2014]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (17#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:2014]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (17#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (18#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:13746]
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (19#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:13746]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
	Parameter C_IS_MM2S bound to: 1 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter C_CMD_WIDTH bound to: 71 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_BTT_USED bound to: 23 - type: integer 
	Parameter C_SUPPORT_INDET_BTT bound to: 0 - type: integer 
	Parameter C_NATIVE_XFER_WIDTH bound to: 32 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_MCDMA bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
	Parameter C_OP_MODE bound to: 0 - type: integer 
	Parameter C_STRB_WIDTH bound to: 4 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 2 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (20#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
	Parameter C_OP_MODE bound to: 1 - type: integer 
	Parameter C_STRB_WIDTH bound to: 4 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 2 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (20#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-226] default block is never used [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:9490]
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:8048]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:8359]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (21#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
	Parameter C_ADDR_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_ID bound to: 0 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10077]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10083]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (22#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (23#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (24#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (25#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (25#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10410]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10417]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (26#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 
	Parameter C_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10681]
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (27#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10681]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 29 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 29 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 29 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 29 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (27#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (27#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (27#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (27#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
WARNING: [Synth 8-6014] Unused sequential element sig_next_dre_src_align_reg_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:12886]
WARNING: [Synth 8-6014] Unused sequential element sig_next_dre_dest_align_reg_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:12887]
WARNING: [Synth 8-6014] Unused sequential element sig_coelsc_reg_empty_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:13225]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (28#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:20208]
	Parameter C_SF_FIFO_DEPTH bound to: 128 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter C_DRE_IS_USED bound to: 0 - type: integer 
	Parameter C_DRE_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (28#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (28#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (28#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (28#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
	Parameter C_DWIDTH bound to: 39 - type: integer 
	Parameter C_DEPTH bound to: 128 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 8 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_USE_BLKMEM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/544a/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 39 - type: integer 
	Parameter C_READ_DEPTH bound to: 128 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 39 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 39 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 39 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1826' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/544a/hdl/lib_fifo_v1_0_rfs.vhd:2627]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1826]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 39 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 39 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 39 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 39 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 4992 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 6 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 7 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 123 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 123 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (29#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (29#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4992 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 39 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 39 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 39 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 39 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 39 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 39 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 39 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 39 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 39 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 39 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 39 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 39 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 39 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2935]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (30#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1781]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (31#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1781]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1187]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1233]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1244]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (31#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1504]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (32#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1504]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (32#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (32#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Common 17-14] Message 'Synth 8-6104' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:523]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:951]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (33#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (34#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1826]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (35#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/544a/hdl/lib_fifo_v1_0_rfs.vhd:2250]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1513]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (36#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (37#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:20208]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
	Parameter C_WDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:19522]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:19523]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:19525]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:19526]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (38#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (39#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:53572]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:49997]
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_MDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 23 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_S2MM_GP_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_MCDMA bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status__parameterized0' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_STSFIFO bound to: 1 - type: integer 
	Parameter C_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 71 - type: integer 
	Parameter C_STS_WIDTH bound to: 35 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 35 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:2014]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (39#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status__parameterized0' (39#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:17704]
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 23 - type: integer 
	Parameter C_STS_FIFO_DEPTH bound to: 6 - type: integer 
	Parameter C_STS_WIDTH bound to: 35 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_MCDMA bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (39#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (39#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (39#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (39#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (39#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 30 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 30 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 30 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_DWIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (39#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (39#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (39#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (39#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (40#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:17704]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:25731]
	Parameter C_SF_XFER_BYTES_WIDTH bound to: 7 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter C_CMD_WIDTH bound to: 71 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_BTT_USED bound to: 23 - type: integer 
	Parameter C_NATIVE_XFER_WIDTH bound to: 32 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_MCDMA bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:26151]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:26152]
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:26374]
WARNING: [Synth 8-6014] Unused sequential element sig_psm_ld_calc2_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:26578]
WARNING: [Synth 8-6014] Unused sequential element sig_child_cmd_reg_empty_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:27034]
WARNING: [Synth 8-6014] Unused sequential element sig_first_child_xfer_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:27579]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_is_seq_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:28078]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_empty_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:28171]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:28172]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (41#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:25731]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:47011]
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 
	Parameter C_DRE_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_SCATTER bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_BTT_USED bound to: 23 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized7' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 34 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 34 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 34 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 34 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (41#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (41#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (41#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized7' (41#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:45117]
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_BTT_USED bound to: 23 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:45338]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:44167]
	Parameter C_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INDEX_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:44194]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:44195]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:44197]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:44219]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:44220]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:44221]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:44222]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:42603]
	Parameter C_STRB_WIDTH bound to: 4 - type: integer 
	Parameter C_INDEX_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (42#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:42603]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (43#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:44167]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:44856]
	Parameter C_DATA_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (44#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:44856]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized8' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 9 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 9 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 9 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized1' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized1' (44#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 9 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (44#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (44#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (44#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized8' (44#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (45#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:45117]
INFO: [Synth 8-4471] merging register 'sig_sm_ld_scatter_cmd_reg' into 'sig_sm_ld_dre_cmd_reg' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:47510]
WARNING: [Synth 8-6014] Unused sequential element sig_sm_ld_scatter_cmd_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:47510]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (46#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:47011]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:28430]
	Parameter C_SF_FIFO_DEPTH bound to: 128 - type: integer 
	Parameter C_IBTT_XFER_BYTES_WIDTH bound to: 7 - type: integer 
	Parameter C_STRT_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_DRE bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set_nodre' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:24209]
	Parameter C_STROBE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set_nodre' (47#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:24209]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
	Parameter C_DWIDTH bound to: 9 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 5 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 1 - type: integer 
	Parameter C_USE_BLKMEM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/544a/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 9 - type: integer 
	Parameter C_READ_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 9 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 9 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 9 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1826' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/544a/hdl/lib_fifo_v1_0_rfs.vhd:2627]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1826]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 9 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 9 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 9 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 9 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_SIZE bound to: 144 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 4 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 4 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 11 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 11 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized4' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized4' (47#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized5' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized5' (47#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 144 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 9 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 9 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 9 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 9 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 9 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 9 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 9 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 9 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 16 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 9 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 9 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 9 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:518]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2935]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (47#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1187]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1233]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1244]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized6' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized6' (47#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized7' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized7' (47#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1733]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:523]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:951]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (47#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized1' (47#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1826]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (47#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/544a/hdl/lib_fifo_v1_0_rfs.vhd:2250]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1513]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (47#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized1' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
	Parameter C_DWIDTH bound to: 38 - type: integer 
	Parameter C_DEPTH bound to: 128 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 8 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_USE_BLKMEM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized1' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/544a/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_READ_DEPTH bound to: 128 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 38 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 38 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1826' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/544a/hdl/lib_fifo_v1_0_rfs.vhd:2627]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized3' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1826]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 38 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 38 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 38 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 38 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 4864 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 6 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 7 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 123 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 123 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4864 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 38 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 38 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 38 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 38 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 38 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 38 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 38 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 38 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 38 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 38 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 38 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 38 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 38 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2935]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (47#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1187]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1233]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1244]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:523]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:951]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized1' (47#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized3' (47#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1826]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized1' (47#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/544a/hdl/lib_fifo_v1_0_rfs.vhd:2250]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1513]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized1' (47#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf__parameterized0' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
	Parameter C_WDATA_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf__parameterized0' (47#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (48#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:28430]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
	Parameter C_ADDR_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_ID bound to: 1 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10410]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10417]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (48#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:15674]
	Parameter C_REALIGNER_INCLUDED bound to: 1 - type: integer 
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 23 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized9' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized6' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized6' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized6' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized6' (48#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized6' (48#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized6' (48#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized9' (48#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
WARNING: [Synth 8-6014] Unused sequential element sig_next_last_strb_reg_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:16965]
WARNING: [Synth 8-6014] Unused sequential element sig_next_eof_reg_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:16970]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (49#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:15674]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:18998]
	Parameter C_MDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_LSB_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:19023]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:19024]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:19026]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:19027]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:14117]
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (50#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:14117]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (51#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:18998]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (52#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:49997]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (53#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:55436]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3848] Net m_axi_sg_awuser in module/entity axi_dma does not have driver. [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:21752]
WARNING: [Synth 8-3848] Net m_axi_sg_aruser in module/entity axi_dma does not have driver. [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:21778]
WARNING: [Synth 8-3848] Net strm_valid in module/entity axi_dma does not have driver. [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:22468]
WARNING: [Synth 8-3848] Net bd_eq in module/entity axi_dma does not have driver. [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:22461]
WARNING: [Synth 8-3848] Net m_axis_ftch1_desc_available in module/entity axi_dma does not have driver. [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:22370]
WARNING: [Synth 8-3848] Net s2mm_desc_info_in in module/entity axi_dma does not have driver. [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:22441]
WARNING: [Synth 8-3848] Net m_axis_ftch2_desc_available in module/entity axi_dma does not have driver. [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:22370]
INFO: [Synth 8-256] done synthesizing module 'axi_dma' (54#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:21907]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'base_axi_dma_0_0' (55#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ip/base_axi_dma_0_0/synth/base_axi_dma_0_0.vhd:128]
WARNING: [Synth 8-350] instance 'axi_dma_0' of module 'base_axi_dma_0_0' requires 64 connections, but only 59 given [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/synth/base.v:378]
INFO: [Synth 8-638] synthesizing module 'base_axi_dma_1_0' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ip/base_axi_dma_1_0/synth/base_axi_dma_1_0.vhd:128]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_NUM_MM2S_CHANNELS bound to: 1 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 23 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 1 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_INCREASE_THROUGHPUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'axi_dma' declared at 'd:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:21562' bound to instance 'U0' of component 'axi_dma' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ip/base_axi_dma_1_0/synth/base_axi_dma_1_0.vhd:374]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'base_axi_dma_1_0' (56#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ip/base_axi_dma_1_0/synth/base_axi_dma_1_0.vhd:128]
WARNING: [Synth 8-350] instance 'axi_dma_1' of module 'base_axi_dma_1_0' requires 64 connections, but only 59 given [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/synth/base.v:438]
INFO: [Synth 8-6157] synthesizing module 'base_axi_mem_intercon_0' [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/synth/base.v:977]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1UXCXRT' [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/synth/base.v:2744]
INFO: [Synth 8-6157] synthesizing module 'base_auto_pc_0' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ip/base_auto_pc_0/synth/base_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_axi_protocol_converter' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b011 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_axi3_conv' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:954]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b_downsizer' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2276]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b_downsizer' (57#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2276]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_a_axi3_conv' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_SIZE_MASK bound to: 40'b1111111111111111111111111111111100000000 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_axic_fifo' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 6 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_fifo_gen' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 6 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1171]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1222]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (58#1) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1171]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_fifo_gen' (76#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_axic_fifo' (77#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_axic_fifo__parameterized0' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_fifo_gen__parameterized0' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_fifo_gen__parameterized0' (77#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_axic_fifo__parameterized0' (77#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
WARNING: [Synth 8-6014] Unused sequential element S_AXI_AUSER_Q_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:281]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_a_axi3_conv' (78#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_w_axi3_conv' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2004]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_w_axi3_conv' (79#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2004]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_a_axi3_conv__parameterized0' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_SIZE_MASK bound to: 40'b1111111111111111111111111111111100000000 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_axic_fifo__parameterized1' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_fifo_gen__parameterized1' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_fifo_gen__parameterized1' (79#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_axic_fifo__parameterized1' (79#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
WARNING: [Synth 8-6014] Unused sequential element NO_B_CHANNEL.cmd_b_depth_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:853]
WARNING: [Synth 8-6014] Unused sequential element S_AXI_AUSER_Q_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:281]
WARNING: [Synth 8-6014] Unused sequential element cmd_b_push_block_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:637]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_a_axi3_conv__parameterized0' (79#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_r_axi3_conv' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1789]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_r_axi3_conv' (80#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1789]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_axi3_conv' (81#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:954]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_axi_protocol_converter' (82#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'base_auto_pc_0' (83#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ip/base_auto_pc_0/synth/base_auto_pc_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1UXCXRT' (84#1) [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/synth/base.v:2744]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_FF1AKS' [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/synth/base.v:3961]
INFO: [Synth 8-6157] synthesizing module 'base_auto_us_0' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ip/base_auto_us_0/synth/base_auto_us_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_top' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 0 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14513]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14514]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14562]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14563]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_axi_upsizer' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_CONV_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_NO_FIFO bound to: 0 - type: integer 
	Parameter P_PKTFIFO bound to: 1 - type: integer 
	Parameter P_PKTFIFO_CLK bound to: 2 - type: integer 
	Parameter P_DATAFIFO bound to: 3 - type: integer 
	Parameter P_DATAFIFO_CLK bound to: 4 - type: integer 
	Parameter P_CLK_CONV bound to: 1'b0 
	Parameter C_M_AXI_AW_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_W_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_AR_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 
	Parameter P_RID_QUEUE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_r_upsizer' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4653]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_r_upsizer' (85#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4653]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice' (86#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized0' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 73 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized0' (86#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized1' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized1' (86#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized2' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 68 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized2' (86#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (87#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (88#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice' (89#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
WARNING: [Synth 8-350] instance 'mi_register_slice_inst' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8475]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_a_upsizer' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 30 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 29 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_ENABLE_S_VALID_CARRY bound to: 1 - type: integer 
	Parameter C_ENABLE_REGISTERED_OUTPUT bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' (90#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_a_upsizer' (91#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice__parameterized0' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized3' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized3' (91#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized4' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized4' (91#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized5' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized5' (91#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (91#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (91#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice__parameterized0' (91#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
WARNING: [Synth 8-350] instance 'si_register_slice_inst' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_axi_upsizer' (92#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_top' (93#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
INFO: [Synth 8-6155] done synthesizing module 'base_auto_us_0' (94#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ip/base_auto_us_0/synth/base_auto_us_0.v:58]
WARNING: [Synth 8-350] instance 'auto_us' of module 'base_auto_us_0' requires 34 connections, but only 33 given [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/synth/base.v:4088]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_FF1AKS' (95#1) [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/synth/base.v:3961]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_1BCAG1M' [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/synth/base.v:4124]
INFO: [Synth 8-6157] synthesizing module 'base_auto_us_1' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ip/base_auto_us_1/synth/base_auto_us_1.v:58]
INFO: [Synth 8-6155] done synthesizing module 'base_auto_us_1' (96#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ip/base_auto_us_1/synth/base_auto_us_1.v:58]
WARNING: [Synth 8-350] instance 'auto_us' of module 'base_auto_us_1' requires 34 connections, but only 33 given [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/synth/base.v:4251]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_1BCAG1M' (97#1) [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/synth/base.v:4124]
INFO: [Synth 8-6157] synthesizing module 's02_couplers_imp_1NNI63L' [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/synth/base.v:4287]
INFO: [Synth 8-6157] synthesizing module 'base_auto_us_2' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ip/base_auto_us_2/synth/base_auto_us_2.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_top__parameterized0' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 0 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 0 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_axi_upsizer__parameterized0' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 0 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_CONV_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_NO_FIFO bound to: 0 - type: integer 
	Parameter P_PKTFIFO bound to: 1 - type: integer 
	Parameter P_PKTFIFO_CLK bound to: 2 - type: integer 
	Parameter P_DATAFIFO bound to: 3 - type: integer 
	Parameter P_DATAFIFO_CLK bound to: 4 - type: integer 
	Parameter P_CLK_CONV bound to: 1'b0 
	Parameter C_M_AXI_AW_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_W_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_AR_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 
	Parameter P_RID_QUEUE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_w_upsizer' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5563]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_w_upsizer' (98#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5563]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_a_upsizer__parameterized0' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 30 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 29 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_a_upsizer__parameterized0' (98#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice__parameterized1' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice__parameterized1' (98#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
WARNING: [Synth 8-350] instance 'si_register_slice_inst' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
WARNING: [Synth 8-3848] Net m_axi_rready in module/entity axi_dwidth_converter_v2_1_18_axi_upsizer__parameterized0 does not have driver. [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7176]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_axi_upsizer__parameterized0' (98#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_top__parameterized0' (98#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
INFO: [Synth 8-6155] done synthesizing module 'base_auto_us_2' (99#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ip/base_auto_us_2/synth/base_auto_us_2.v:58]
WARNING: [Synth 8-350] instance 'auto_us' of module 'base_auto_us_2' requires 40 connections, but only 39 given [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/synth/base.v:4438]
INFO: [Synth 8-6155] done synthesizing module 's02_couplers_imp_1NNI63L' (100#1) [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/synth/base.v:4287]
INFO: [Synth 8-6157] synthesizing module 's03_couplers_imp_L2L89J' [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/synth/base.v:4480]
INFO: [Synth 8-6157] synthesizing module 'base_auto_us_3' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ip/base_auto_us_3/synth/base_auto_us_3.v:58]
INFO: [Synth 8-6155] done synthesizing module 'base_auto_us_3' (101#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ip/base_auto_us_3/synth/base_auto_us_3.v:58]
WARNING: [Synth 8-350] instance 'auto_us' of module 'base_auto_us_3' requires 40 connections, but only 39 given [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/synth/base.v:4631]
INFO: [Synth 8-6155] done synthesizing module 's03_couplers_imp_L2L89J' (102#1) [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/synth/base.v:4480]
INFO: [Synth 8-6157] synthesizing module 'base_xbar_1' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ip/base_xbar_1/synth/base_xbar_1.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_axi_crossbar' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 4 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 128'b00000000000000000000000000000000111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64'b0000000000000000000000000001100000000000000000000000000000011101 
	Parameter C_S_AXI_BASE_ID bound to: 128'b00000000000000000000000000000011000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 12 - type: integer 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 3 - type: integer 
	Parameter C_R_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 128'b00000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 128'b00000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 8 - type: integer 
	Parameter C_M_AXI_READ_ISSUING bound to: 8 - type: integer 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_CONNECTIVITY_MODE bound to: 1 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 256'b0000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 256'b0000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 4'b1100 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 4'b0011 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_crossbar' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 4 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 128'b00000000000000000000000000000000111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 128'b00000000000000000000000000000000111111001111111111111111111111110000000000000000000000000000000000011111111111111111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 256'b0000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 256'b0000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 4'b1100 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 4'b0011 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 12 - type: integer 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 3 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 128'b00000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 128'b00000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 8 - type: integer 
	Parameter C_M_AXI_READ_ISSUING bound to: 8 - type: integer 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_M_AXI_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_W_ISSUE_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000011 
	Parameter C_R_ISSUE_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000011 
	Parameter C_W_ACCEPT_WIDTH bound to: 128'b00000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_ACCEPT_WIDTH bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 0 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 2 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_ST_AWMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_AWMESG_WIDTH bound to: 65 - type: integer 
	Parameter P_ST_ARMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_ARMESG_WIDTH bound to: 65 - type: integer 
	Parameter P_ST_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_ST_RMESG_WIDTH bound to: 67 - type: integer 
	Parameter P_WR_WMESG_WIDTH bound to: 74 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_SIMPLE bound to: 7 - type: integer 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_M_AXI_WRITE_CONNECTIVITY bound to: 64'b1111111111111111111111111111111100000000000000000000000000001100 
	Parameter P_M_AXI_READ_CONNECTIVITY bound to: 64'b1111111111111111111111111111111100000000000000000000000000000011 
	Parameter P_S_AXI_WRITE_CONNECTIVITY bound to: 128'b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111011111111111111111111111111111110 
	Parameter P_S_AXI_READ_CONNECTIVITY bound to: 128'b11111111111111111111111111111110111111111111111111111111111111101111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_M_AXI_READ_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000001000 
	Parameter P_M_AXI_WRITE_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000001000 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_si_transactor' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 2 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 3 - type: integer 
	Parameter C_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 67 - type: integer 
	Parameter C_BASE_ID bound to: 2'b00 
	Parameter C_HIGH_ID bound to: 2'b00 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000111111001111111111111111111111110000000000000000000000000000000000011111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 70 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_addr_decoder' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 1 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000111111001111111111111111111111110000000000000000000000000000000000011111111111111111111111111111 
	Parameter C_TARGET_QUAL bound to: 2'b01 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b000000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (103#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (104#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b111111000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (104#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_addr_decoder' (105#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_axic_srl_fifo' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter P_EMPTY bound to: 4'b1111 
	Parameter P_ALMOSTEMPTY bound to: 4'b0000 
	Parameter P_ALMOSTFULL_TEMP bound to: 5'b11110 
	Parameter P_ALMOSTFULL bound to: 4'b1110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_ndeep_srl' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 4 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51849]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (106#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51849]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_ndeep_srl' (107#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_axic_srl_fifo' (108#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 70 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (109#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_si_transactor' (110#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_si_transactor__parameterized0' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 1 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 2 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 3 - type: integer 
	Parameter C_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 67 - type: integer 
	Parameter C_BASE_ID bound to: 2'b01 
	Parameter C_HIGH_ID bound to: 2'b01 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000111111001111111111111111111111110000000000000000000000000000000000011111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 70 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_si_transactor__parameterized0' (110#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_si_transactor__parameterized1' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 2 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 2 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 3 - type: integer 
	Parameter C_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 2'b10 
	Parameter C_HIGH_ID bound to: 2'b10 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000111111001111111111111111111111110000000000000000000000000000000000011111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 6 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (110#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_si_transactor__parameterized1' (110#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_splitter' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_splitter' (111#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_wdata_router' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4736]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 74 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_axic_reg_srl_fifo' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_ndeep_srl__parameterized0' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_ndeep_srl__parameterized0' (111#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-155] case statement is not full and has no default [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_axic_reg_srl_fifo' (112#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_wdata_router' (113#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4736]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_si_transactor__parameterized2' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 3 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 2 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 3 - type: integer 
	Parameter C_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 2'b11 
	Parameter C_HIGH_ID bound to: 2'b11 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000111111001111111111111111111111110000000000000000000000000000000000011111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 6 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_si_transactor__parameterized2' (113#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_addr_decoder__parameterized0' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 4 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 2 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 0 - type: integer 
	Parameter C_BASE_ADDR bound to: 256'b0000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 256'b0000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_TARGET_QUAL bound to: 5'b00011 
	Parameter C_RESOLUTION bound to: 0 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_addr_decoder__parameterized0' (113#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_addr_decoder__parameterized1' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 4 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 2 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 0 - type: integer 
	Parameter C_BASE_ADDR bound to: 256'b0000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 256'b0000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_TARGET_QUAL bound to: 5'b01100 
	Parameter C_RESOLUTION bound to: 0 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_addr_decoder__parameterized1' (113#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_axic_srl_fifo__parameterized0' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_axic_srl_fifo__parameterized0' (113#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_wdata_mux' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 74 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 4 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized0' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 2 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:1038]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized0' (113#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 74 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (113#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_wdata_mux' (114#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice__parameterized2' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 69 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized6' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized6' (114#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized7' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 73 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized7' (114#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized8' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized8' (114#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 69 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized9' (114#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 69 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 69 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (114#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 69 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 69 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (114#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice__parameterized2' (114#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 4 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 2 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 0 - type: integer 
	Parameter C_BASE_ADDR bound to: 256'b0000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 256'b0000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_TARGET_QUAL bound to: 5'b01111 
	Parameter C_RESOLUTION bound to: 0 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_addr_decoder__parameterized2' (114#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 2 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_ndeep_srl__parameterized1' (114#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_axic_srl_fifo__parameterized1' (114#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 74 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 4 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 2 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:1038]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3633]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 4 - type: integer 
	Parameter C_NUM_S_LOG bound to: 2 - type: integer 
	Parameter C_NUM_M bound to: 2 - type: integer 
	Parameter C_MESG_WIDTH bound to: 65 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_PRIO_MASK bound to: 4'b0000 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 65 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_arready' does not match port width (4) of module 'base_xbar_1' [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/synth/base.v:1797]
WARNING: [Synth 8-689] width (128) of port connection 's_axi_rdata' does not match port width (256) of module 'base_xbar_1' [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/synth/base.v:1814]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_rlast' does not match port width (4) of module 'base_xbar_1' [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/synth/base.v:1815]
WARNING: [Synth 8-689] width (4) of port connection 's_axi_rresp' does not match port width (8) of module 'base_xbar_1' [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/synth/base.v:1817]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_rvalid' does not match port width (4) of module 'base_xbar_1' [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/synth/base.v:1818]
WARNING: [Synth 8-350] instance 'xbar' of module 'base_xbar_1' requires 78 connections, but only 76 given [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/synth/base.v:1747]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SI_SLOTS bound to: 6 - type: integer 
	Parameter C_LOG_SI_SLOTS bound to: 3 - type: integer 
	Parameter C_NUM_MI_SLOTS bound to: 7 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 255 - type: integer 
	Parameter C_ARB_ON_MAX_XFERS bound to: 1 - type: integer 
	Parameter C_ARB_ON_NUM_CYCLES bound to: 0 - type: integer 
	Parameter C_ARB_ON_TLAST bound to: 0 - type: integer 
	Parameter C_INCLUDE_ARBITER bound to: 1 - type: integer 
	Parameter C_ARB_ALGORITHM bound to: 0 - type: integer 
	Parameter C_OUTPUT_REG bound to: 1 - type: integer 
	Parameter C_DECODER_REG bound to: 1 - type: integer 
	Parameter C_M_AXIS_CONNECTIVITY_ARRAY bound to: 42'b111111111111111111111111111111111111111111 
	Parameter C_M_AXIS_BASETDEST_ARRAY bound to: 7'b0101010 
	Parameter C_M_AXIS_HIGHTDEST_ARRAY bound to: 7'b0101010 
	Parameter C_ROUTING_MODE bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_DECODER_CONNECTIVITY_ARRAY bound to: 42'b111111111111111111111111111111111111111111 
	Parameter P_TPAYLOAD_WIDTH bound to: 44 - type: integer 
	Parameter P_SINGLE_SLAVE_CONNECTIVITY_ARRAY bound to: 7'b0000000 
	Parameter LP_NUM_SYNCHRONIZER_STAGES bound to: 4 - type: integer 
	Parameter LP_MERGEDOWN_MUX bound to: 0 - type: integer 
	Parameter LP_CTRL_REG_WIDTH bound to: 65 - type: integer 
	Parameter C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 44 - type: integer 
	Parameter C_SIGNAL_SET bound to: 255 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 32 - type: integer 
	Parameter P_TKEEP_INDX bound to: 36 - type: integer 
	Parameter P_TLAST_INDX bound to: 40 - type: integer 
	Parameter P_TID_INDX bound to: 41 - type: integer 
	Parameter P_TDEST_INDX bound to: 42 - type: integer 
	Parameter P_TUSER_INDX bound to: 43 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 255 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 44 - type: integer 
	Parameter C_NUM_MI_SLOTS bound to: 7 - type: integer 
	Parameter C_DECODER_REG bound to: 1 - type: integer 
	Parameter C_CONNECTIVITY bound to: 7'b1111111 
	Parameter C_BASETDEST bound to: 7'b0101010 
	Parameter C_HIGHTDEST bound to: 7'b0101010 
	Parameter C_ROUTING_MODE bound to: 1 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter TDW bound to: 1 - type: integer 
	Parameter P_TDEST_PRESENT bound to: 1'b1 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 44 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/af00/hdl/axis_register_slice_v1_1_vl_rfs.v:1640]
WARNING: [Synth 8-350] instance 'inst_decoder_pipeline' of module 'axis_register_slice_v1_1_18_axisc_register_slice' requires 10 connections, but only 9 given [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/2576/hdl/axis_switch_v1_1_vl_rfs.v:727]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_TPAYLOAD_WIDTH bound to: 44 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 255 - type: integer 
	Parameter C_NUM_SI_SLOTS bound to: 6 - type: integer 
	Parameter C_LOG_SI_SLOTS bound to: 3 - type: integer 
	Parameter C_ARB_ON_TLAST bound to: 0 - type: integer 
	Parameter C_ARB_ON_MAX_XFERS bound to: 1 - type: integer 
	Parameter C_ARB_ON_NUM_CYCLES bound to: 0 - type: integer 
	Parameter C_OUTPUT_REG bound to: 1 - type: integer 
	Parameter C_CONNECTIVITY bound to: 6'b111111 
	Parameter C_SINGLE_SLAVE_CONNECTIVITY bound to: 0 - type: integer 
	Parameter C_ROUTING_MODE bound to: 1 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_LOG_NUM_SLAVE_SLOTS bound to: 3 - type: integer 
	Parameter P_FIXED_MUX_VALUE bound to: 6'b000000 
	Parameter C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 44 - type: integer 
	Parameter C_SIGNAL_SET bound to: 255 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 32 - type: integer 
	Parameter P_TKEEP_INDX bound to: 36 - type: integer 
	Parameter P_TLAST_INDX bound to: 40 - type: integer 
	Parameter P_TID_INDX bound to: 41 - type: integer 
	Parameter P_TDEST_INDX bound to: 42 - type: integer 
	Parameter P_TUSER_INDX bound to: 43 - type: integer 
	Parameter C_NUM_STAGES bound to: 4 - type: integer 
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:205]
	Parameter C_WIDTH bound to: 65 - type: integer 
	Parameter C_NUM_SYNCHRONIZER_STAGES bound to: 4 - type: integer 
	Parameter DEST_EXT_HSK bound to: 0 - type: integer 
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_SYNC_FF bound to: 4 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 65 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* DIRECT_ENABLE = "yes" *) [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:560]
	Parameter C_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_SI_SLOTS bound to: 6 - type: integer 
	Parameter C_NUM_MI_SLOTS bound to: 7 - type: integer 
	Parameter C_CONNECTIVITY bound to: 42'b111111111111111111111111111111111111111111 
	Parameter C_CTRL_REG_WIDTH bound to: 65 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_SI_SLOTS bound to: 6 - type: integer 
	Parameter C_NUM_MI_SLOTS bound to: 7 - type: integer 
	Parameter C_CONNECTIVITY bound to: 42'b111111111111111111111111111111111111111111 
	Parameter C_CTRL_REG_WIDTH bound to: 65 - type: integer 
	Parameter LP_CTRL_REG_MASK bound to: 2 - type: integer 
	Parameter LP_CTRL_REG_INIT bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter LP_MI_MUX_REG_MASK bound to: 32783 - type: integer 
	Parameter LP_MI_MUX_REG_INIT bound to: 512'b10000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_READ bound to: 2'b01 
	Parameter SM_RESP bound to: 2'b10 
	Parameter LP_DEBUG_CTRL_REG bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter LP_SM_WIDTH bound to: 3 - type: integer 
	Parameter SM_IDLE bound to: 3'b000 
	Parameter SM_WRITE bound to: 3'b001 
	Parameter SM_RESP bound to: 3'b010 
	Parameter SM_BUSY bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/2576/hdl/axis_switch_v1_1_vl_rfs.v:1970]
	Parameter C_ACTIVE_REG bound to: 1 - type: integer 
	Parameter C_REG_MASK bound to: 2 - type: integer 
	Parameter C_INIT bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter LP_MAX bound to: 16 - type: integer 
	Parameter LP_WIDTH bound to: 32 - type: integer 
	Parameter C_ACTIVE_REG bound to: 7 - type: integer 
	Parameter C_REG_MASK bound to: 32783 - type: integer 
	Parameter C_INIT bound to: 512'b10000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000 
	Parameter LP_MAX bound to: 16 - type: integer 
	Parameter LP_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_MI_SLOTS bound to: 7 - type: integer 
	Parameter C_NUM_SI_SLOTS bound to: 6 - type: integer 
	Parameter C_CONNECTIVITY bound to: 42'b111111111111111111111111111111111111111111 
	Parameter C_CTRL_REG_WIDTH bound to: 65 - type: integer 
	Parameter SM_IDLE bound to: 3'b000 
	Parameter SM_START bound to: 3'b001 
	Parameter SM_WAIT bound to: 3'b010 
	Parameter SM_COMMIT bound to: 3'b011 
	Parameter SM_COMPLETE bound to: 3'b100 
	Parameter LP_LOG_MAX_SLOTS bound to: 4 - type: integer 
	Parameter LP_NUM_MAX_SLOTS bound to: 16 - type: integer 
	Parameter C_NUM_MI_SLOTS bound to: 7 - type: integer 
	Parameter C_NUM_SI_SLOTS bound to: 6 - type: integer 
	Parameter C_CONNECTIVITY bound to: 42'b111111111111111111111111111111111111111111 
	Parameter C_CTRL_REG_WIDTH bound to: 65 - type: integer 
	Parameter LP_LOG_MAX_SLOTS bound to: 4 - type: integer 
	Parameter LP_NUM_MAX_SLOTS bound to: 16 - type: integer 
	Parameter ap_ST_fsm_state1 bound to: 15'b000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 15'b000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 15'b000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 15'b000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 15'b000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 15'b000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 15'b000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 15'b000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 15'b000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 15'b000001000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 15'b000010000000000 
	Parameter ap_ST_fsm_state13 bound to: 15'b000100000000000 
	Parameter ap_ST_fsm_state14 bound to: 15'b001000000000000 
	Parameter ap_ST_fsm_state15 bound to: 15'b010000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 15'b100000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/AXI_DMA_SLAVE.v:73]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ap_ST_fsm_state1 bound to: 16'b0000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 16'b0000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 16'b0000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 16'b0000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 16'b0000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 16'b0000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 16'b0000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 16'b0000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 16'b0000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 16'b0000001000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 16'b0000010000000000 
	Parameter ap_ST_fsm_state13 bound to: 16'b0000100000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 16'b0001000000000000 
	Parameter ap_ST_fsm_pp1_stage1 bound to: 16'b0010000000000000 
	Parameter ap_ST_fsm_pp1_stage2 bound to: 16'b0100000000000000 
	Parameter ap_ST_fsm_state23 bound to: 16'b1000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SCIG.v:73]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 10500 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 10500 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SCIG_inputBuf_V.v:27]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SCIG_inElem_V.v:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SCIG.v:1362]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SCIG.v:1364]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SCIG.v:1380]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SCIG.v:1382]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SCIG.v:1384]
	Parameter ap_ST_fsm_state1 bound to: 21'b000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 21'b000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 21'b000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 21'b000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 21'b000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 21'b000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 21'b000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 21'b000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 21'b000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 21'b000000000001000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 21'b000000000010000000000 
	Parameter ap_ST_fsm_state13 bound to: 21'b000000000100000000000 
	Parameter ap_ST_fsm_state14 bound to: 21'b000000001000000000000 
	Parameter ap_ST_fsm_state15 bound to: 21'b000000010000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 21'b000000100000000000000 
	Parameter ap_ST_fsm_state18 bound to: 21'b000001000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 21'b000010000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 21'b000100000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 21'b001000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 21'b010000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 21'b100000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_75u_32u_s.v:78]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_75u_32u_s.v:775]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_75u_32u_s.v:776]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_75u_32u_s.v:779]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_75u_32u_s.v:780]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_75u_32u_s.v:781]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_75u_32u_s_dEe.v:24]
INFO: [Synth 8-3876] $readmem data file './SMM_1u_75u_32u_s_dEe_ram.dat' is read successfully [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_75u_32u_s_dEe.v:27]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 96 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 96 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_75u_32u_s_eOg.v:24]
INFO: [Synth 8-3876] $readmem data file './SMM_1u_75u_32u_s_eOg_ram.dat' is read successfully [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_75u_32u_s_eOg.v:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 11 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 7 - type: integer 
	Parameter in0_WIDTH bound to: 7 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 7 - type: integer 
	Parameter in0_WIDTH bound to: 7 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 7 - type: integer 
	Parameter cal_WIDTH bound to: 7 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[6].divisor_tmp_reg[7] was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/cifar_10_urem_7ns1iI.v:54]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_75u_32u_s.v:6088]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_75u_32u_s.v:6090]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_75u_32u_s.v:6092]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_75u_32u_s.v:6112]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_75u_32u_s.v:6146]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_75u_32u_s.v:6148]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_75u_32u_s.v:6236]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_75u_32u_s.v:6240]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_75u_32u_s.v:6242]
	Parameter ap_ST_fsm_state1 bound to: 68'b00000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 68'b00000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 68'b00000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 68'b00000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 68'b00000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 68'b00000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 68'b00000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 68'b00000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 68'b00000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 68'b00000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 68'b00000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 68'b00000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 68'b00000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 68'b00000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 68'b00000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 68'b00000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 68'b00000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 68'b00000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 68'b00000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 68'b00000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 68'b00000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 68'b00000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 68'b00000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 68'b00000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 68'b00000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 68'b00000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 68'b00000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 68'b00000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 68'b00000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 68'b00000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 68'b00000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 68'b00000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 68'b00000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 68'b00000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 68'b00000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 68'b00000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 68'b00000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 68'b00000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 68'b00000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 68'b00000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 68'b00000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 68'b00000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 68'b00000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 68'b00000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 68'b00000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 68'b00000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 68'b00000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 68'b00000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 68'b00000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 68'b00000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 68'b00000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 68'b00000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 68'b00000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 68'b00000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 68'b00000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 68'b00000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 68'b00000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 68'b00000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 68'b00000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 68'b00000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 68'b00000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 68'b00000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage1 bound to: 68'b00000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 68'b00001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 68'b00010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 68'b00100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 68'b01000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 68'b10000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/pool_2u_32u_32u_s.v:125]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/pool_2u_32u_32u_s4jc.v:24]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/pool_2u_32u_32u_s5jm.v:24]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/pool_2u_32u_32u_s.v:1598]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/pool_2u_32u_32u_s.v:1880]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/pool_2u_32u_32u_s.v:1912]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/pool_2u_32u_32u_s.v:1926]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/pool_2u_32u_32u_s.v:1936]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/pool_2u_32u_32u_s.v:2034]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/pool_2u_32u_32u_s.v:2040]
	Parameter ap_ST_fsm_state1 bound to: 45'b000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 45'b000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 45'b000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 45'b000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 45'b000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 45'b000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 45'b000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 45'b000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 45'b000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 45'b000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 45'b000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state13 bound to: 45'b000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 45'b000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_pp1_stage1 bound to: 45'b000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_pp1_stage2 bound to: 45'b000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_pp1_stage3 bound to: 45'b000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_pp1_stage4 bound to: 45'b000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_pp1_stage5 bound to: 45'b000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_pp1_stage6 bound to: 45'b000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_pp1_stage7 bound to: 45'b000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_pp1_stage8 bound to: 45'b000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_pp1_stage9 bound to: 45'b000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage10 bound to: 45'b000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage11 bound to: 45'b000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage12 bound to: 45'b000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage13 bound to: 45'b000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage14 bound to: 45'b000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage15 bound to: 45'b000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage16 bound to: 45'b000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage17 bound to: 45'b000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage18 bound to: 45'b000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage19 bound to: 45'b000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage20 bound to: 45'b000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage21 bound to: 45'b000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage22 bound to: 45'b000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage23 bound to: 45'b000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage24 bound to: 45'b000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage25 bound to: 45'b000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage26 bound to: 45'b000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage27 bound to: 45'b000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage28 bound to: 45'b000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage29 bound to: 45'b000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage30 bound to: 45'b001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage31 bound to: 45'b010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 45'b100000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SCIG_2.v:102]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 10500 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 10500 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SCIG_2_inputBuf_V.v:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SCIG_2.v:4143]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SCIG_2.v:4145]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SCIG_2.v:4161]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SCIG_2.v:4163]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SCIG_2.v:4165]
	Parameter ap_ST_fsm_state1 bound to: 21'b000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 21'b000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 21'b000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 21'b000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 21'b000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 21'b000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 21'b000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 21'b000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 21'b000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 21'b000000000001000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 21'b000000000010000000000 
	Parameter ap_ST_fsm_state13 bound to: 21'b000000000100000000000 
	Parameter ap_ST_fsm_state14 bound to: 21'b000000001000000000000 
	Parameter ap_ST_fsm_state15 bound to: 21'b000000010000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 21'b000000100000000000000 
	Parameter ap_ST_fsm_state18 bound to: 21'b000001000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 21'b000010000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 21'b000100000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 21'b001000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 21'b010000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 21'b100000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_800u_32u_s.v:78]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_800u_32u_s.v:699]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_800u_32u_s.v:700]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_800u_32u_s.v:702]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_800u_32u_s.v:703]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_800u_32u_s.v:704]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_800u_32u_s7jG.v:24]
INFO: [Synth 8-3876] $readmem data file './SMM_1u_800u_32u_s7jG_ram.dat' is read successfully [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_800u_32u_s7jG.v:27]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_800u_32u_s8jQ.v:24]
INFO: [Synth 8-3876] $readmem data file './SMM_1u_800u_32u_s8jQ_ram.dat' is read successfully [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_800u_32u_s8jQ.v:27]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_800u_32u_s.v:5990]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_800u_32u_s.v:6010]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_800u_32u_s.v:6020]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_800u_32u_s.v:6022]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_800u_32u_s.v:6024]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_800u_32u_s.v:6108]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_800u_32u_s.v:6112]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_800u_32u_s.v:6114]
	Parameter ap_ST_fsm_state1 bound to: 60'b000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 60'b000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 60'b000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 60'b000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 60'b000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 60'b000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 60'b000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 60'b000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 60'b000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 60'b000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 60'b000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 60'b000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 60'b000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 60'b000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 60'b000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 60'b000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 60'b000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 60'b000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 60'b000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 60'b000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 60'b000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 60'b000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 60'b000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 60'b000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 60'b000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 60'b000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 60'b000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 60'b000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 60'b000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 60'b000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 60'b000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 60'b000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 60'b000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 60'b000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 60'b000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 60'b000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 60'b000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 60'b000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 60'b000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 60'b000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 60'b000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 60'b000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 60'b000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 60'b000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 60'b000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 60'b000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 60'b000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 60'b000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 60'b000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 60'b000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 60'b000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 60'b000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 60'b000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 60'b000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 60'b000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 60'b000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 60'b000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 60'b001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 60'b010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 60'b100000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/pool_2u_32u_16u_s.v:117]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/pool_2u_32u_16u_sbVr.v:24]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/pool_2u_32u_16u_s.v:1639]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/pool_2u_32u_16u_s.v:1671]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/pool_2u_32u_16u_s.v:1687]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/pool_2u_32u_16u_s.v:1761]
	Parameter ap_ST_fsm_state1 bound to: 45'b000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 45'b000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 45'b000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 45'b000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 45'b000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 45'b000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 45'b000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 45'b000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 45'b000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 45'b000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 45'b000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state13 bound to: 45'b000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 45'b000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_pp1_stage1 bound to: 45'b000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_pp1_stage2 bound to: 45'b000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_pp1_stage3 bound to: 45'b000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_pp1_stage4 bound to: 45'b000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_pp1_stage5 bound to: 45'b000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_pp1_stage6 bound to: 45'b000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_pp1_stage7 bound to: 45'b000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_pp1_stage8 bound to: 45'b000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_pp1_stage9 bound to: 45'b000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage10 bound to: 45'b000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage11 bound to: 45'b000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage12 bound to: 45'b000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage13 bound to: 45'b000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage14 bound to: 45'b000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage15 bound to: 45'b000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage16 bound to: 45'b000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage17 bound to: 45'b000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage18 bound to: 45'b000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage19 bound to: 45'b000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage20 bound to: 45'b000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage21 bound to: 45'b000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage22 bound to: 45'b000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage23 bound to: 45'b000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage24 bound to: 45'b000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage25 bound to: 45'b000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage26 bound to: 45'b000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage27 bound to: 45'b000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage28 bound to: 45'b000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage29 bound to: 45'b000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage30 bound to: 45'b001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage31 bound to: 45'b010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 45'b100000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SCIG_1.v:102]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SCIG_1.v:4144]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SCIG_1.v:4148]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SCIG_1.v:4164]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SCIG_1.v:4166]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SCIG_1.v:4168]
	Parameter ap_ST_fsm_state1 bound to: 21'b000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 21'b000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 21'b000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 21'b000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 21'b000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 21'b000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 21'b000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 21'b000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 21'b000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 21'b000000000001000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 21'b000000000010000000000 
	Parameter ap_ST_fsm_state13 bound to: 21'b000000000100000000000 
	Parameter ap_ST_fsm_state14 bound to: 21'b000000001000000000000 
	Parameter ap_ST_fsm_state15 bound to: 21'b000000010000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 21'b000000100000000000000 
	Parameter ap_ST_fsm_state18 bound to: 21'b000001000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 21'b000010000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 21'b000100000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 21'b001000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 21'b010000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 21'b100000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_800u_64u_s.v:78]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_800u_64u_s.v:699]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_800u_64u_s.v:700]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_800u_64u_s.v:702]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_800u_64u_s.v:703]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_800u_64u_s.v:704]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 2048 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 2048 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_800u_64u_sbZs.v:24]
INFO: [Synth 8-3876] $readmem data file './SMM_1u_800u_64u_sbZs_ram.dat' is read successfully [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_800u_64u_sbZs.v:27]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_800u_64u_s.v:5990]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_800u_64u_s.v:6010]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_800u_64u_s.v:6020]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_800u_64u_s.v:6022]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_800u_64u_s.v:6024]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_800u_64u_s.v:6090]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_800u_64u_s.v:6096]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_800u_64u_s.v:6102]
	Parameter ap_ST_fsm_state1 bound to: 88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 88'b0000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 88'b0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 88'b0000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 88'b0000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 88'b0000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 88'b0000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 88'b0000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 88'b0000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 88'b0000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 88'b0000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 88'b0000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 88'b0000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 88'b0000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 88'b0000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 88'b0000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 88'b0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 88'b0000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 88'b0000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 88'b0000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 88'b0000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 88'b0000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 88'b0000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 88'b0000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 88'b0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 88'b0000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 88'b0000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 88'b0000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 88'b0000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 88'b0000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 88'b0000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 88'b0000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 88'b0000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 88'b0000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 88'b0000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 88'b0000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 88'b0000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 88'b0000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 88'b0000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 88'b0000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 88'b0000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 88'b0000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 88'b0000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 88'b0000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 88'b0000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 88'b0000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 88'b0000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 88'b0000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 88'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 88'b0000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 88'b0000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 88'b0000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 88'b0000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 88'b0000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 88'b0000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 88'b0000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 88'b0000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 88'b0000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 88'b0000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 88'b0000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 88'b0000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 88'b0000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 88'b0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 88'b0000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 88'b0000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 88'b0000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 88'b0000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 88'b0000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 88'b0000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 88'b0000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state80 bound to: 88'b0000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 88'b0000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 88'b0000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 88'b0000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state84 bound to: 88'b0000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state85 bound to: 88'b0000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 88'b0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state88 bound to: 88'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 88'b0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state91 bound to: 88'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/pool_2u_64u_8u_s.v:145]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/pool_2u_64u_8u_s_cNA.v:24]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/pool_2u_64u_8u_s.v:1883]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/pool_2u_64u_8u_s.v:1915]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/pool_2u_64u_8u_s.v:1977]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/pool_2u_64u_8u_s.v:1989]
	Parameter ap_ST_fsm_state1 bound to: 21'b000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 21'b000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 21'b000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 21'b000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 21'b000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 21'b000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 21'b000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 21'b000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 21'b000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 21'b000000000001000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 21'b000000000010000000000 
	Parameter ap_ST_fsm_state13 bound to: 21'b000000000100000000000 
	Parameter ap_ST_fsm_state14 bound to: 21'b000000001000000000000 
	Parameter ap_ST_fsm_state15 bound to: 21'b000000010000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 21'b000000100000000000000 
	Parameter ap_ST_fsm_state18 bound to: 21'b000001000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 21'b000010000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 21'b000100000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 21'b001000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 21'b010000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 21'b100000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/FC_1u_1024u_64u_s.v:78]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/FC_1u_1024u_64u_s.v:738]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/FC_1u_1024u_64u_s.v:753]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/FC_1u_1024u_64u_s.v:829]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/FC_1u_1024u_64u_s.v:830]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/FC_1u_1024u_64u_s.v:831]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/FC_1u_1024u_64u_s.v:834]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/FC_1u_1024u_64u_s.v:835]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/FC_1u_1024u_64u_s.v:836]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/FC_1u_1024u_64u_s.v:7261]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/FC_1u_1024u_64u_s.v:7281]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/FC_1u_1024u_64u_s.v:7291]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/FC_1u_1024u_64u_s.v:7293]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/FC_1u_1024u_64u_s.v:7351]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/FC_1u_1024u_64u_s.v:7357]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/FC_1u_1024u_64u_s.v:7371]
	Parameter ap_ST_fsm_state1 bound to: 21'b000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 21'b000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 21'b000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 21'b000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 21'b000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 21'b000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 21'b000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 21'b000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 21'b000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 21'b000000000001000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 21'b000000000010000000000 
	Parameter ap_ST_fsm_state13 bound to: 21'b000000000100000000000 
	Parameter ap_ST_fsm_state14 bound to: 21'b000000001000000000000 
	Parameter ap_ST_fsm_state15 bound to: 21'b000000010000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 21'b000000100000000000000 
	Parameter ap_ST_fsm_state18 bound to: 21'b000001000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 21'b000010000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 21'b000100000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 21'b001000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 21'b010000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 21'b100000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/FC_1u_64u_10u_s.v:78]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/FC_1u_64u_10u_s.v:552]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/FC_1u_64u_10u_s.v:553]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/FC_1u_64u_10u_s.v:556]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/FC_1u_64u_10u_s.v:557]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/FC_1u_64u_10u_s_AdQK.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_1u_64u_10u_s_AdQK_ram.dat' is read successfully [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/FC_1u_64u_10u_s_AdQK.v:27]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 40 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 40 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/FC_1u_64u_10u_s_BdRK.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_1u_64u_10u_s_BdRK_ram.dat' is read successfully [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/FC_1u_64u_10u_s_BdRK.v:27]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/FC_1u_64u_10u_s.v:4339]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/FC_1u_64u_10u_s.v:4359]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/FC_1u_64u_10u_s.v:4369]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/FC_1u_64u_10u_s.v:4371]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/FC_1u_64u_10u_s.v:4413]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/FC_1u_64u_10u_s.v:4417]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/FC_1u_64u_10u_s.v:4429]
	Parameter ap_ST_fsm_state1 bound to: 18'b000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 18'b000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 18'b000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 18'b000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 18'b000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 18'b000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 18'b000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 18'b000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 18'b000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 18'b000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 18'b000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 18'b000000100000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 18'b000001000000000000 
	Parameter ap_ST_fsm_state16 bound to: 18'b000010000000000000 
	Parameter ap_ST_fsm_state17 bound to: 18'b000100000000000000 
	Parameter ap_ST_fsm_state18 bound to: 18'b001000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 18'b010000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 18'b100000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/AXI_DMA_MASTER.v:67]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 50 - type: integer 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter ap_ST_st1_fsm_0 bound to: 7'b0000001 
	Parameter ap_ST_st2_fsm_1 bound to: 7'b0000010 
	Parameter ap_ST_st3_fsm_2 bound to: 7'b0000100 
	Parameter ap_ST_st4_fsm_3 bound to: 7'b0001000 
	Parameter ap_ST_st5_fsm_4 bound to: 7'b0010000 
	Parameter ap_ST_st6_fsm_5 bound to: 7'b0100000 
	Parameter ap_ST_st7_fsm_6 bound to: 7'b1000000 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv32_6 bound to: 6 - type: integer 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ap_const_int64_8 bound to: 8 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dc6c/hdl/verilog/mult_constant.v:117]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_CONSTANT_V_DATA_0 bound to: 5'b10000 
	Parameter ADDR_CONSTANT_V_CTRL bound to: 5'b10100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dc6c/hdl/verilog/mult_constant_AXILiteS_s_axi.v:163]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 1 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 1 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ip/base_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ip/base_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ip/base_ps7_0/synth/base_ps7_0.v:449]
WARNING: [Synth 8-350] instance 'ps7' of module 'base_ps7_0' requires 106 connections, but only 104 given [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/synth/base.v:695]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3383]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3384]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
WARNING: [Synth 8-350] instance 'SI_REG' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
WARNING: [Synth 8-350] instance 'MI_REG' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 3 - type: integer 
	Parameter C_BASE_ADDR bound to: 192'b000000000000000000000000000000000100001111000000000000000000000000000000000000000000000000000000010000000100000100000000000000000000000000000000000000000000000001000000010000000000000000000000 
	Parameter C_RANGE_SIZE bound to: 96'b000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_USES_DEST bound to: 0 - type: integer 
	Parameter C_DEST_WIDTH bound to: 1 - type: integer 
	Parameter C_DEST bound to: 3'b000 
	Parameter C_PREFIX_WIDTH bound to: 1 - type: integer 
	Parameter C_PREFIX bound to: 3'b000 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 3'b111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 3'b111 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_NUM_RANGES_LOG bound to: 2 - type: integer 
	Parameter W_IDLE bound to: 2'b00 
	Parameter W_PENDING bound to: 2'b01 
	Parameter W_DECERR bound to: 2'b11 
	Parameter R_IDLE bound to: 2'b00 
	Parameter R_PENDING bound to: 2'b01 
	Parameter R_DECERR bound to: 2'b11 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_RANGES bound to: 3 - type: integer 
	Parameter C_NUM_RANGES_LOG bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_BASE_ADDR bound to: 192'b000000000000000000000000000000000100001111000000000000000000000000000000000000000000000000000000010000000100000100000000000000000000000000000000000000000000000001000000010000000000000000000000 
	Parameter C_RANGE_SIZE bound to: 96'b000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_RANGE_QUAL bound to: 4'b0111 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/e3c9/hdl/axi_mmu_v2_1_vl_rfs.v:362]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 41 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 45 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 63 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 67 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 41 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 45 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 63 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 67 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 67 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 67 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 67 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 41 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 45 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 63 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 67 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 41 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 45 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 63 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 67 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 67 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 67 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 41 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 45 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 63 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 67 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 41 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 45 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 63 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 67 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
WARNING: [Synth 8-350] instance 'register_slice_inst' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/e3c9/hdl/axi_mmu_v2_1_vl_rfs.v:1172]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 4 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100000001000001000000000000000000000000000000000000000000000000010000111100000000000000000000000000000000000000000000000000000001000000010000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 128'b00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 4'b1111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 4'b1111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 4 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100000001000001000000000000000000000000000000000000000000000000010000111100000000000000000000000000000000000000000000000000000001000000010000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000001000001111111111111111100000000000000000000000000000000010000111100000011111111111111110000000000000000000000000000000001000000010000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 4'b1111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 4'b1111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 5 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 3 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 4'b0000 
	Parameter P_M_AXILITE_MASK bound to: 4'b0000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 4 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 2 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000100000001000001000000000000000000000000000000000000000000000000010000111100000000000000000000000000000000000000000000000000000001000000010000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000001000001111111111111111100000000000000000000000000000000010000111100000011111111111111110000000000000000000000000000000001000000010000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 5'b01111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000100000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
	Parameter C_NUM_M bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
WARNING: [Synth 8-350] instance 'xbar' of module 'base_xbar_0' requires 40 connections, but only 38 given [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/synth/base.v:2703]
INFO: [Synth 8-638] synthesizing module 'base_rst_ps7_100M_0' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ip/base_rst_ps7_100M_0/synth/base_rst_ps7_100M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ip/base_rst_ps7_100M_0/synth/base_rst_ps7_100M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683' bound to instance 'POR_SRL_I' of component 'SRL16' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (259#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (260#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (261#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (262#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (263#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'base_rst_ps7_100M_0' (264#1) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ip/base_rst_ps7_100M_0/synth/base_rst_ps7_100M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_ps7_100M' of module 'base_rst_ps7_100M_0' requires 10 connections, but only 7 given [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/synth/base.v:916]
	Parameter ap_ST_st1_fsm_0 bound to: 2'b01 
	Parameter ap_ST_st2_fsm_1 bound to: 2'b10 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv4_F bound to: 4'b1111 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/838b/hdl/verilog/simple_sum.v:67]
	Parameter ap_ST_st1_fsm_0 bound to: 6'b000001 
	Parameter ap_ST_st2_fsm_1 bound to: 6'b000010 
	Parameter ap_ST_st3_fsm_2 bound to: 6'b000100 
	Parameter ap_ST_st4_fsm_3 bound to: 6'b001000 
	Parameter ap_ST_st5_fsm_4 bound to: 6'b010000 
	Parameter ap_ST_st6_fsm_5 bound to: 6'b100000 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv32_5 bound to: 5 - type: integer 
	Parameter ap_const_lv4_F bound to: 4'b1111 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/a565/hdl/verilog/stream_mult.v:90]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3331] design stream_mult_mul_32s_32s_32_6 has unconnected port reset
WARNING: [Synth 8-3331] design stream_mult has unconnected port in_a_TKEEP[3]
WARNING: [Synth 8-3331] design stream_mult has unconnected port in_a_TKEEP[2]
WARNING: [Synth 8-3331] design stream_mult has unconnected port in_a_TKEEP[1]
WARNING: [Synth 8-3331] design stream_mult has unconnected port in_a_TKEEP[0]
WARNING: [Synth 8-3331] design stream_mult has unconnected port in_a_TSTRB[3]
WARNING: [Synth 8-3331] design stream_mult has unconnected port in_a_TSTRB[2]
WARNING: [Synth 8-3331] design stream_mult has unconnected port in_a_TSTRB[1]
WARNING: [Synth 8-3331] design stream_mult has unconnected port in_a_TSTRB[0]
WARNING: [Synth 8-3331] design stream_mult has unconnected port in_a_TUSER[0]
WARNING: [Synth 8-3331] design stream_mult has unconnected port in_a_TID[0]
WARNING: [Synth 8-3331] design stream_mult has unconnected port in_a_TDEST[0]
WARNING: [Synth 8-3331] design stream_mult has unconnected port in_b_TKEEP[3]
WARNING: [Synth 8-3331] design stream_mult has unconnected port in_b_TKEEP[2]
WARNING: [Synth 8-3331] design stream_mult has unconnected port in_b_TKEEP[1]
WARNING: [Synth 8-3331] design stream_mult has unconnected port in_b_TKEEP[0]
WARNING: [Synth 8-3331] design stream_mult has unconnected port in_b_TSTRB[3]
WARNING: [Synth 8-3331] design stream_mult has unconnected port in_b_TSTRB[2]
WARNING: [Synth 8-3331] design stream_mult has unconnected port in_b_TSTRB[1]
WARNING: [Synth 8-3331] design stream_mult has unconnected port in_b_TSTRB[0]
WARNING: [Synth 8-3331] design stream_mult has unconnected port in_b_TUSER[0]
WARNING: [Synth 8-3331] design stream_mult has unconnected port in_b_TID[0]
WARNING: [Synth 8-3331] design stream_mult has unconnected port in_b_TDEST[0]
WARNING: [Synth 8-3331] design simple_sum has unconnected port in_data_TKEEP[3]
WARNING: [Synth 8-3331] design simple_sum has unconnected port in_data_TKEEP[2]
WARNING: [Synth 8-3331] design simple_sum has unconnected port in_data_TKEEP[1]
WARNING: [Synth 8-3331] design simple_sum has unconnected port in_data_TKEEP[0]
WARNING: [Synth 8-3331] design simple_sum has unconnected port in_data_TSTRB[3]
WARNING: [Synth 8-3331] design simple_sum has unconnected port in_data_TSTRB[2]
WARNING: [Synth 8-3331] design simple_sum has unconnected port in_data_TSTRB[1]
WARNING: [Synth 8-3331] design simple_sum has unconnected port in_data_TSTRB[0]
WARNING: [Synth 8-3331] design simple_sum has unconnected port in_data_TUSER[0]
WARNING: [Synth 8-3331] design simple_sum has unconnected port in_data_TID[0]
WARNING: [Synth 8-3331] design simple_sum has unconnected port in_data_TDEST[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design generic_baseblocks_v2_1_0_mux_enc__parameterized5 has unconnected port S[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_decerr_slave__parameterized0 has unconnected port S_AXI_AWID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_decerr_slave__parameterized0 has unconnected port S_AXI_WLAST
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_decerr_slave__parameterized0 has unconnected port S_AXI_ARID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_decerr_slave__parameterized0 has unconnected port S_AXI_ARLEN[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_decerr_slave__parameterized0 has unconnected port S_AXI_ARLEN[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_decerr_slave__parameterized0 has unconnected port S_AXI_ARLEN[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_decerr_slave__parameterized0 has unconnected port S_AXI_ARLEN[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_decerr_slave__parameterized0 has unconnected port S_AXI_ARLEN[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_decerr_slave__parameterized0 has unconnected port S_AXI_ARLEN[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_decerr_slave__parameterized0 has unconnected port S_AXI_ARLEN[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_decerr_slave__parameterized0 has unconnected port S_AXI_ARLEN[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_addr_decoder__parameterized3 has unconnected port ADDR[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_addr_decoder__parameterized3 has unconnected port ADDR[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_crossbar_sasd has unconnected port S_AXI_AWID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_crossbar_sasd has unconnected port S_AXI_ARID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_crossbar_sasd has unconnected port M_AXI_BID[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_crossbar_sasd has unconnected port M_AXI_BID[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_crossbar_sasd has unconnected port M_AXI_BID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_crossbar_sasd has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_crossbar_sasd has unconnected port M_AXI_RID[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_crossbar_sasd has unconnected port M_AXI_RID[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_crossbar_sasd has unconnected port M_AXI_RID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_crossbar_sasd has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar__parameterized0 has unconnected port s_axi_awid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar__parameterized0 has unconnected port s_axi_awlen[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar__parameterized0 has unconnected port s_axi_awlen[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar__parameterized0 has unconnected port s_axi_awlen[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar__parameterized0 has unconnected port s_axi_awlen[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar__parameterized0 has unconnected port s_axi_awlen[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar__parameterized0 has unconnected port s_axi_awlen[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar__parameterized0 has unconnected port s_axi_awlen[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar__parameterized0 has unconnected port s_axi_awlen[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar__parameterized0 has unconnected port s_axi_awsize[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar__parameterized0 has unconnected port s_axi_awsize[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar__parameterized0 has unconnected port s_axi_awsize[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar__parameterized0 has unconnected port s_axi_awburst[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar__parameterized0 has unconnected port s_axi_awburst[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar__parameterized0 has unconnected port s_axi_awlock[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar__parameterized0 has unconnected port s_axi_awcache[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar__parameterized0 has unconnected port s_axi_awcache[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar__parameterized0 has unconnected port s_axi_awcache[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar__parameterized0 has unconnected port s_axi_awcache[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar__parameterized0 has unconnected port s_axi_awqos[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar__parameterized0 has unconnected port s_axi_awqos[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar__parameterized0 has unconnected port s_axi_awqos[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar__parameterized0 has unconnected port s_axi_awqos[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar__parameterized0 has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar__parameterized0 has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar__parameterized0 has unconnected port s_axi_wlast[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar__parameterized0 has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar__parameterized0 has unconnected port s_axi_arid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar__parameterized0 has unconnected port s_axi_arlen[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar__parameterized0 has unconnected port s_axi_arlen[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar__parameterized0 has unconnected port s_axi_arlen[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar__parameterized0 has unconnected port s_axi_arlen[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar__parameterized0 has unconnected port s_axi_arlen[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar__parameterized0 has unconnected port s_axi_arlen[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar__parameterized0 has unconnected port s_axi_arlen[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar__parameterized0 has unconnected port s_axi_arlen[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar__parameterized0 has unconnected port s_axi_arsize[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:04:58 ; elapsed = 00:05:02 . Memory (MB): peak = 1041.500 ; gain = 649.383
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:00 ; elapsed = 00:05:05 . Memory (MB): peak = 1041.500 ; gain = 649.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:05:00 ; elapsed = 00:05:05 . Memory (MB): peak = 1041.500 ; gain = 649.383
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ip/base_axi_dma_0_0/base_axi_dma_0_0.xdc] for cell 'base_i/axi_dma_0/U0'
Finished Parsing XDC File [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ip/base_axi_dma_0_0/base_axi_dma_0_0.xdc] for cell 'base_i/axi_dma_0/U0'
Parsing XDC File [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ip/base_axi_dma_1_0/base_axi_dma_1_0.xdc] for cell 'base_i/axi_dma_1/U0'
Finished Parsing XDC File [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ip/base_axi_dma_1_0/base_axi_dma_1_0.xdc] for cell 'base_i/axi_dma_1/U0'
Parsing XDC File [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ip/base_ps7_0/base_ps7_0.xdc] for cell 'base_i/ps7/inst'
Finished Parsing XDC File [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ip/base_ps7_0/base_ps7_0.xdc] for cell 'base_i/ps7/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ip/base_ps7_0/base_ps7_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ip/base_rst_ps7_100M_0/base_rst_ps7_100M_0_board.xdc] for cell 'base_i/rst_ps7_100M/U0'
Finished Parsing XDC File [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ip/base_rst_ps7_100M_0/base_rst_ps7_100M_0_board.xdc] for cell 'base_i/rst_ps7_100M/U0'
Parsing XDC File [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ip/base_rst_ps7_100M_0/base_rst_ps7_100M_0.xdc] for cell 'base_i/rst_ps7_100M/U0'
Finished Parsing XDC File [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ip/base_rst_ps7_100M_0/base_rst_ps7_100M_0.xdc] for cell 'base_i/rst_ps7_100M/U0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1435.086 ; gain = 0.250
Parsing XDC File [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc]
WARNING: [Vivado 12-584] No ports matched 'sws_2bits_tri_i[0]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sws_2bits_tri_i[1]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btns_4bits_tri_i[0]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btns_4bits_tri_i[1]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btns_4bits_tri_i[2]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btns_4bits_tri_i[3]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_4bits_tri_o[0]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_4bits_tri_o[1]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_4bits_tri_o[2]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_4bits_tri_o[3]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgbleds_6bits_tri_o[0]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgbleds_6bits_tri_o[1]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgbleds_6bits_tri_o[2]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgbleds_6bits_tri_o[3]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgbleds_6bits_tri_o[4]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgbleds_6bits_tri_o[5]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pdm_m_clk[0]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pdm_m_data_i'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pwm_audio_o[0]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pdm_audio_shutdown[0]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA[1]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA[0]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA[3]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA[2]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA[5]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA[4]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA[7]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA[6]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA[2]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA[3]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA[6]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA[7]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB[1]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB[0]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB[3]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB[2]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB[5]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB[4]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB[7]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB[6]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB[2]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB[3]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB[6]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB[7]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_shield_sw_d1_d0_tri_io[0]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_shield_sw_d1_d0_tri_io[1]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_shield_sw_d13_d2_tri_io[0]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_shield_sw_d13_d2_tri_io[1]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_shield_sw_d13_d2_tri_io[2]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_shield_sw_d13_d2_tri_io[3]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_shield_sw_d13_d2_tri_io[4]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_shield_sw_d13_d2_tri_io[5]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_shield_sw_d13_d2_tri_io[6]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_shield_sw_d13_d2_tri_io[7]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_shield_sw_d13_d2_tri_io[8]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_shield_sw_d13_d2_tri_io[9]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_shield_sw_d13_d2_tri_io[10]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_shield_sw_d13_d2_tri_io[11]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iic_sw_shield_scl_io'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iic_sw_shield_sda_io'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spi_sw_shield_io1_io'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spi_sw_shield_io0_io'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spi_sw_shield_sck_io'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spi_sw_shield_ss_io'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:144]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:145]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux6_v_n'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux6_v_p'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:148]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:148]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux15_v_n'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:149]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:149]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux15_v_p'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:150]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:150]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux5_v_n'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:151]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:151]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux5_v_p'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:152]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:152]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux13_v_n'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux13_v_p'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:154]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:154]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_shield_sw_a5_a0_tri_io[5]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:157]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:157]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_shield_sw_a5_a0_tri_io[4]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_shield_sw_a5_a0_tri_io[3]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:159]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:159]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_shield_sw_a5_a0_tri_io[2]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:160]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:160]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_shield_sw_a5_a0_tri_io[1]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:161]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:161]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_shield_sw_a5_a0_tri_io[0]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:162]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:162]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_shield_sw_a5_a0_tri_io[5]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:164]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:164]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_shield_sw_a5_a0_tri_io[4]'. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:165]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc:165]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/top.xdc]
Parsing XDC File [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/PYNQ_ARCH/PYNQ_ARCH.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/PYNQ_ARCH/PYNQ_ARCH.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/PYNQ_ARCH/PYNQ_ARCH.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1436.922 ; gain = 0.000
Parsing XDC File [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ip/base_axi_dma_0_0/base_axi_dma_0_0_clocks.xdc] for cell 'base_i/axi_dma_0/U0'
Finished Parsing XDC File [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ip/base_axi_dma_0_0/base_axi_dma_0_0_clocks.xdc] for cell 'base_i/axi_dma_0/U0'
Parsing XDC File [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ip/base_axi_dma_1_0/base_axi_dma_1_0_clocks.xdc] for cell 'base_i/axi_dma_1/U0'
Finished Parsing XDC File [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ip/base_axi_dma_1_0/base_axi_dma_1_0_clocks.xdc] for cell 'base_i/axi_dma_1/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'base_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'base_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1436.922 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1437.109 ; gain = 0.063
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 37 instances were transformed.
  FDR => FDRE: 36 instances
  SRL16 => SRL16E: 1 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1437.172 ; gain = 0.063
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.195 . Memory (MB): peak = 1437.172 ; gain = 0.063
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:05:27 ; elapsed = 00:05:34 . Memory (MB): peak = 1437.707 ; gain = 1045.590
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
INFO: [Synth 8-5546] ROM "sig_btt_eq_0_pre_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'sig_cmdcntl_sm_state_reg' in module 'axi_datamover_s2mm_realign'
INFO: [Synth 8-5544] ROM "sig_cmdcntl_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_cmdcntl_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_cmdcntl_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1056]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-5544] ROM "gen_fwft.leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1056]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized1'
INFO: [Synth 8-5544] ROM "gen_fwft.leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_dbc_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'GEN_NO_HOLD_DATA.mm2s_cmnd_pending_reg' into 'GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:13751]
INFO: [Synth 8-802] inferred FSM for state register 'smpl_cs_reg' in module 'axi_dma_smple_sm'
INFO: [Synth 8-5544] ROM "smpl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "smpl_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'GEN_HOLD_NO_DATA.s2mm_cmnd_pending_reg' into 'GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:18623]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:21645]
INFO: [Synth 8-5544] ROM "sig_token_eq_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_token_eq_zero" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_token_eq_one" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "sig_dbc_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:823]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:763]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:763]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:868]
INFO: [Synth 8-4471] merging register 'gen_axi.s_axi_rvalid_i_reg' into 'gen_axi.read_cs_reg[0:0]' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3669]
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_19_decerr_slave'
INFO: [Synth 8-5546] ROM "gen_axi.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:759]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4155]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4155]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4155]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_17_axic_reg_srl_fifo'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4155]
INFO: [Synth 8-5544] ROM "decode_address" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address4" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3087]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axis_switch_v1_1_18_axi_ctrl_read'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'state_reg' through user attribute
INFO: [Synth 8-4471] merging register 'gen_reg[2].reg_data_reg[95:64]' into 'gen_reg[1].reg_data_reg[63:32]' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/2576/hdl/axis_switch_v1_1_vl_rfs.v:3015]
INFO: [Synth 8-4471] merging register 'gen_reg[3].reg_data_reg[127:96]' into 'gen_reg[1].reg_data_reg[63:32]' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/2576/hdl/axis_switch_v1_1_vl_rfs.v:3015]
INFO: [Synth 8-4471] merging register 'gen_reg[4].reg_data_reg[159:128]' into 'gen_reg[1].reg_data_reg[63:32]' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/2576/hdl/axis_switch_v1_1_vl_rfs.v:3015]
INFO: [Synth 8-4471] merging register 'gen_reg[5].reg_data_reg[191:160]' into 'gen_reg[1].reg_data_reg[63:32]' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/2576/hdl/axis_switch_v1_1_vl_rfs.v:3015]
INFO: [Synth 8-4471] merging register 'gen_reg[6].reg_data_reg[223:192]' into 'gen_reg[1].reg_data_reg[63:32]' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/2576/hdl/axis_switch_v1_1_vl_rfs.v:3015]
INFO: [Synth 8-4471] merging register 'gen_reg[7].reg_data_reg[255:224]' into 'gen_reg[1].reg_data_reg[63:32]' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/2576/hdl/axis_switch_v1_1_vl_rfs.v:3015]
INFO: [Synth 8-4471] merging register 'gen_reg[8].reg_data_reg[287:256]' into 'gen_reg[1].reg_data_reg[63:32]' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/2576/hdl/axis_switch_v1_1_vl_rfs.v:3015]
INFO: [Synth 8-4471] merging register 'gen_reg[9].reg_data_reg[319:288]' into 'gen_reg[1].reg_data_reg[63:32]' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/2576/hdl/axis_switch_v1_1_vl_rfs.v:3015]
INFO: [Synth 8-4471] merging register 'gen_reg[10].reg_data_reg[351:320]' into 'gen_reg[1].reg_data_reg[63:32]' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/2576/hdl/axis_switch_v1_1_vl_rfs.v:3015]
INFO: [Synth 8-4471] merging register 'gen_reg[11].reg_data_reg[383:352]' into 'gen_reg[1].reg_data_reg[63:32]' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/2576/hdl/axis_switch_v1_1_vl_rfs.v:3015]
INFO: [Synth 8-4471] merging register 'gen_reg[12].reg_data_reg[415:384]' into 'gen_reg[1].reg_data_reg[63:32]' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/2576/hdl/axis_switch_v1_1_vl_rfs.v:3015]
INFO: [Synth 8-4471] merging register 'gen_reg[13].reg_data_reg[447:416]' into 'gen_reg[1].reg_data_reg[63:32]' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/2576/hdl/axis_switch_v1_1_vl_rfs.v:3015]
INFO: [Synth 8-4471] merging register 'gen_reg[14].reg_data_reg[479:448]' into 'gen_reg[1].reg_data_reg[63:32]' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/2576/hdl/axis_switch_v1_1_vl_rfs.v:3015]
INFO: [Synth 8-4471] merging register 'gen_reg[15].reg_data_reg[511:480]' into 'gen_reg[1].reg_data_reg[63:32]' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/2576/hdl/axis_switch_v1_1_vl_rfs.v:3015]
INFO: [Synth 8-4471] merging register 'gen_reg[8].reg_data_reg[287:256]' into 'gen_reg[7].reg_data_reg[255:224]' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/2576/hdl/axis_switch_v1_1_vl_rfs.v:3015]
INFO: [Synth 8-4471] merging register 'gen_reg[9].reg_data_reg[319:288]' into 'gen_reg[7].reg_data_reg[255:224]' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/2576/hdl/axis_switch_v1_1_vl_rfs.v:3015]
INFO: [Synth 8-4471] merging register 'gen_reg[10].reg_data_reg[351:320]' into 'gen_reg[7].reg_data_reg[255:224]' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/2576/hdl/axis_switch_v1_1_vl_rfs.v:3015]
INFO: [Synth 8-4471] merging register 'gen_reg[11].reg_data_reg[383:352]' into 'gen_reg[7].reg_data_reg[255:224]' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/2576/hdl/axis_switch_v1_1_vl_rfs.v:3015]
INFO: [Synth 8-4471] merging register 'gen_reg[12].reg_data_reg[415:384]' into 'gen_reg[7].reg_data_reg[255:224]' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/2576/hdl/axis_switch_v1_1_vl_rfs.v:3015]
INFO: [Synth 8-4471] merging register 'gen_reg[13].reg_data_reg[447:416]' into 'gen_reg[7].reg_data_reg[255:224]' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/2576/hdl/axis_switch_v1_1_vl_rfs.v:3015]
INFO: [Synth 8-4471] merging register 'gen_reg[14].reg_data_reg[479:448]' into 'gen_reg[7].reg_data_reg[255:224]' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/2576/hdl/axis_switch_v1_1_vl_rfs.v:3015]
INFO: [Synth 8-4471] merging register 'gen_reg[15].reg_data_reg[511:480]' into 'gen_reg[7].reg_data_reg[255:224]' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/2576/hdl/axis_switch_v1_1_vl_rfs.v:3015]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axis_switch_v1_1_18_static_router_config'
INFO: [Synth 8-5544] ROM "commit_reset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "start" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctrl_soft_reset_r0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_s_fu_107_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_94_reg_951_reg' and it is trimmed from '32' to '14' bits. [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SCIG.v:670]
WARNING: [Synth 8-3936] Found unconnected internal register 'input_ind_reg_928_pp1_iter1_reg_reg' and it is trimmed from '32' to '14' bits. [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SCIG.v:638]
WARNING: [Synth 8-3936] Found unconnected internal register 'input_ind_reg_928_reg' and it is trimmed from '32' to '14' bits. [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SCIG.v:632]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_89_reg_917_reg' and it is trimmed from '32' to '14' bits. [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SCIG.v:658]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_s_fu_335_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '7' to '6' bits. [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/cifar_10_urem_7ns1iI.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '7' to '6' bits. [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/cifar_10_urem_7ns1iI.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '7' to '6' bits. [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/cifar_10_urem_7ns1iI.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '7' to '6' bits. [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/cifar_10_urem_7ns1iI.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '7' to '6' bits. [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/cifar_10_urem_7ns1iI.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '7' to '6' bits. [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/cifar_10_urem_7ns1iI.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_131_reg_4135_reg' and it is trimmed from '8' to '7' bits. [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_75u_32u_s.v:2729]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_132_reg_4130_reg' and it is trimmed from '8' to '7' bits. [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_75u_32u_s.v:2735]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_s_fu_2233_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_66_fu_2246_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_71_fu_2347_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_2936_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_133_fu_2954_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond9_fu_2549_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ifzero_fu_2621_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_75u_32u_s.v:6220]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'tmp_65_reg_1454_reg[0:0]' into 'tmp_64_reg_1449_reg[0:0]' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/pool_2u_32u_32u_s.v:1892]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_70_reg_1537_reg' and it is trimmed from '11' to '9' bits. [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/pool_2u_32u_32u_s.v:888]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_32_reg_1416_reg' and it is trimmed from '6' to '5' bits. [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/pool_2u_32u_32u_s.v:882]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_17_fu_815_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_26_fu_1219_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_s_fu_794_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_18_fu_840_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_17_fu_815_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_26_fu_1219_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_s_fu_794_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_18_fu_840_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'tmp_94_reg_2754_reg[4:0]' into 'tmp_184_reg_2693_reg[4:0]' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SCIG_2.v:4385]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_94_reg_2754_reg' and it is trimmed from '27' to '9' bits. [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SCIG_2.v:1290]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_184_reg_2693_reg' and it is trimmed from '27' to '9' bits. [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SCIG_2.v:1266]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_s_fu_1059_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_s_fu_1059_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3936] Found unconnected internal register 'j_mid2_reg_3885_reg' and it is trimmed from '10' to '5' bits. [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_800u_32u_s.v:2435]
WARNING: [Synth 8-3936] Found unconnected internal register 'ic2_reg_3373_reg' and it is trimmed from '6' to '5' bits. [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_800u_32u_s.v:2415]
WARNING: [Synth 8-3936] Found unconnected internal register 'ic_mid2_reg_3292_reg' and it is trimmed from '6' to '5' bits. [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_800u_32u_s.v:2377]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_s_fu_2157_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_57_fu_2170_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_62_fu_2261_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_2789_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_115_fu_2807_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond8_fu_2397_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ifzero_fu_2476_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_800u_32u_s.v:6092]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'tmp_90_reg_1240_reg[0:0]' into 'tmp_89_reg_1235_reg[0:0]' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/pool_2u_32u_16u_s.v:1651]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_92_reg_1321_reg' and it is trimmed from '10' to '8' bits. [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/pool_2u_32u_16u_s.v:767]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_73_reg_1210_reg' and it is trimmed from '6' to '5' bits. [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/pool_2u_32u_16u_s.v:761]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_32_fu_738_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_42_fu_1022_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_s_fu_718_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_33_fu_763_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_32_fu_738_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_42_fu_1022_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_s_fu_718_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_33_fu_763_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'tmp_110_reg_2754_reg[4:0]' into 'tmp_228_reg_2683_reg[4:0]' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SCIG_1.v:4342]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_110_reg_2754_reg' and it is trimmed from '27' to '9' bits. [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SCIG_1.v:1279]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_228_reg_2683_reg' and it is trimmed from '27' to '9' bits. [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SCIG_1.v:1285]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_s_fu_1055_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_s_fu_1055_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3936] Found unconnected internal register 'j_mid2_reg_3889_reg' and it is trimmed from '10' to '5' bits. [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_800u_64u_s.v:2435]
WARNING: [Synth 8-3936] Found unconnected internal register 'ic1_reg_3377_reg' and it is trimmed from '6' to '5' bits. [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_800u_64u_s.v:2415]
WARNING: [Synth 8-3936] Found unconnected internal register 'ic_mid2_reg_3296_reg' and it is trimmed from '6' to '5' bits. [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_800u_64u_s.v:2377]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_s_fu_2161_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_48_fu_2174_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_53_fu_2265_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_2793_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_96_fu_2811_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond7_fu_2401_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ifzero_fu_2480_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_800u_64u_s.v:6080]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'tmp_23_reg_1466_reg[0:0]' into 'tmp_22_reg_1461_reg[0:0]' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/pool_2u_64u_8u_s.v:1895]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_27_reg_1547_reg' and it is trimmed from '10' to '8' bits. [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/pool_2u_64u_8u_s.v:797]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_2_reg_1440_reg' and it is trimmed from '7' to '6' bits. [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/pool_2u_64u_8u_s.v:803]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_1_fu_1024_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_10_fu_1252_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_s_fu_1004_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_5_fu_1049_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_1_fu_1024_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_10_fu_1252_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_s_fu_1004_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_5_fu_1049_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3936] Found unconnected internal register 'ic5_reg_4095_reg' and it is trimmed from '6' to '5' bits. [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/FC_1u_1024u_64u_s.v:2848]
WARNING: [Synth 8-3936] Found unconnected internal register 'ic_mid2_reg_3979_reg' and it is trimmed from '6' to '5' bits. [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/FC_1u_1024u_64u_s.v:2805]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_s_fu_2677_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_125_fu_2690_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_130_fu_2781_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_3416_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_148_fu_3434_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond11_fu_2938_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ifzero_fu_3031_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/FC_1u_1024u_64u_s.v:7337]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'ic4_reg_2471_reg' and it is trimmed from '3' to '2' bits. [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/FC_1u_64u_10u_s.v:1809]
WARNING: [Synth 8-3936] Found unconnected internal register 'ic_mid2_reg_2419_reg' and it is trimmed from '3' to '2' bits. [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/FC_1u_64u_10u_s.v:1765]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_s_fu_1495_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_117_fu_1508_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_122_fu_1599_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_2008_p2" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/FC_1u_64u_10u_s.v:4399]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_s_fu_112_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/fifo_w32_d50_A.v:93]
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'mult_constant_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'mult_constant_AXILiteS_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-4471] merging register 'gen_axi.gen_read.s_axi_rvalid_i_reg' into 'gen_axi.gen_read.read_cs_reg[0:0]' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/e3c9/hdl/axi_mmu_v2_1_vl_rfs.v:415]
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'axi_mmu_v2_1_16_decerr_slave'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/e3c9/hdl/axi_mmu_v2_1_vl_rfs.v:924]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/e3c9/hdl/axi_mmu_v2_1_vl_rfs.v:1060]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/e3c9/hdl/axi_mmu_v2_1_vl_rfs.v:918]
INFO: [Synth 8-802] inferred FSM for state register 'gen_write.w_state_reg' in module 'axi_mmu_v2_1_16_top'
INFO: [Synth 8-802] inferred FSM for state register 'gen_read.r_state_reg' in module 'axi_mmu_v2_1_16_top'
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3574]
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                         00000001 |                              000
            wait_for_cmd |                         00000010 |                              001
                  calc_1 |                         00000100 |                              010
                  calc_2 |                         00001000 |                              011
                  calc_3 |                         00010000 |                              100
       wait_on_xfer_push |                         00100000 |                              101
             chk_if_done |                         01000000 |                              110
              error_trap |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_pcc_sm_state_reg' using encoding 'one-hot' in module 'axi_datamover_pcc'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ch_init |                          0000001 |                              000
           wait_for_pcmd |                          0000010 |                              001
          ch_error_trap1 |                          0000100 |                              101
          ch_error_trap2 |                          0001000 |                              110
      ch_wait_for_sf_cmd |                          0010000 |                              010
         ch_ld_child_cmd |                          0100000 |                              011
          ch_chk_if_done |                          1000000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_csm_state_reg' using encoding 'one-hot' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  p_init |                              000 |                              000
          p_wait_for_cmd |                              001 |                              001
          p_ld_first_cmd |                              010 |                              010
          p_ld_child_cmd |                              011 |                              011
            p_error_trap |                              100 |                              111
           p_ld_last_cmd |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_psm_state_reg' using encoding 'sequential' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
    ld_dre_scatter_first |                              001 |                              001
           chk_pop_first |                              010 |                              010
   ld_dre_scatter_second |                              011 |                              011
              error_trap |                              100 |                              101
          chk_pop_second |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_cmdcntl_sm_state_reg' using encoding 'sequential' in module 'axi_datamover_s2mm_realign'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
            execute_xfer |                               01 |                               01
             wait_status |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'smpl_cs_reg' using encoding 'sequential' in module 'axi_dma_smple_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_19_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_17_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                              001 |                               00
                 SM_READ |                              010 |                               01
                 SM_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axis_switch_v1_1_18_axi_ctrl_read'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                            00001 |                              000
                SM_START |                            00010 |                              001
                 SM_WAIT |                            00100 |                              010
               SM_COMMIT |                            01000 |                              011
             SM_COMPLETE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axis_switch_v1_1_18_static_router_config'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  WRIDLE |                              001 |                               00
                  WRDATA |                              010 |                               01
                  WRRESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'mult_constant_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  RDIDLE |                                0 |                               00
                  RDDATA |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'sequential' in module 'mult_constant_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'axi_mmu_v2_1_16_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              000
*
               W_PENDING |                              010 |                              001
                W_DECERR |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_write.w_state_reg' using encoding 'one-hot' in module 'axi_mmu_v2_1_16_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                              000
*
               R_PENDING |                               01 |                              001
                R_DECERR |                               10 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_read.r_state_reg' using encoding 'sequential' in module 'axi_mmu_v2_1_16_top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:05:44 ; elapsed = 00:05:52 . Memory (MB): peak = 1437.707 ; gain = 1045.590
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |cifar_10_mul_32s_bkb   |          45|      4254|
|2     |AXI_DMA_SLAVE__GC0     |           1|      1189|
|3     |SCIG__GC0              |           1|      6551|
|4     |SMM_1u_75u_32u_s__GC0  |           1|      8840|
|5     |pool_2u_32u_32u_s__GC0 |           1|      6249|
|6     |SCIG_2__GC0            |           1|     14827|
|7     |SMM_1u_800u_32u_s__GC0 |           1|      7205|
|8     |pool_2u_32u_16u_s__GC0 |           1|      5236|
|9     |SCIG_1__GC0            |           1|     14575|
|10    |SMM_1u_800u_64u_s__GC0 |           1|      7154|
|11    |pool_2u_64u_8u_s__GC0  |           1|      5795|
|12    |FC_1u_1024u_64u_s__GC0 |           1|      8481|
|13    |FC_1u_64u_10u_s__GC0   |           1|      5815|
|14    |AXI_DMA_MASTER__GC0    |           1|      1657|
|15    |cifar_10__GC0          |           1|      3511|
|16    |base__GCB0             |           1|     39850|
|17    |base__GCB1             |           1|     10461|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     63 Bit       Adders := 3     
	   3 Input     34 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 83    
	   3 Input     32 Bit       Adders := 8     
	   4 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 11    
	   2 Input     27 Bit       Adders := 2     
	   4 Input     27 Bit       Adders := 1     
	   3 Input     27 Bit       Adders := 2     
	   3 Input     23 Bit       Adders := 2     
	   2 Input     18 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 6     
	   3 Input     14 Bit       Adders := 3     
	   2 Input     14 Bit       Adders := 4     
	   4 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 9     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 4     
	   3 Input      8 Bit       Adders := 7     
	   4 Input      8 Bit       Adders := 17    
	   2 Input      8 Bit       Adders := 30    
	   2 Input      7 Bit       Adders := 23    
	   4 Input      7 Bit       Adders := 21    
	   3 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 47    
	   2 Input      5 Bit       Adders := 22    
	   3 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 33    
	   3 Input      4 Bit       Adders := 6     
	   4 Input      4 Bit       Adders := 10    
	   2 Input      3 Bit       Adders := 28    
	   3 Input      3 Bit       Adders := 18    
	   2 Input      2 Bit       Adders := 29    
	   4 Input      2 Bit       Adders := 6     
	   2 Input      1 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 109   
+---Registers : 
	              153 Bit    Registers := 4     
	               88 Bit    Registers := 1     
	               73 Bit    Registers := 4     
	               71 Bit    Registers := 4     
	               69 Bit    Registers := 4     
	               68 Bit    Registers := 5     
	               67 Bit    Registers := 2     
	               66 Bit    Registers := 4     
	               65 Bit    Registers := 6     
	               64 Bit    Registers := 3     
	               63 Bit    Registers := 12    
	               62 Bit    Registers := 8     
	               60 Bit    Registers := 1     
	               47 Bit    Registers := 2     
	               45 Bit    Registers := 2     
	               44 Bit    Registers := 26    
	               40 Bit    Registers := 4     
	               39 Bit    Registers := 4     
	               38 Bit    Registers := 4     
	               37 Bit    Registers := 8     
	               36 Bit    Registers := 10    
	               35 Bit    Registers := 2     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 5     
	               32 Bit    Registers := 444   
	               31 Bit    Registers := 26    
	               30 Bit    Registers := 4     
	               27 Bit    Registers := 3     
	               25 Bit    Registers := 1     
	               23 Bit    Registers := 28    
	               21 Bit    Registers := 5     
	               18 Bit    Registers := 11    
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 427   
	               15 Bit    Registers := 11    
	               14 Bit    Registers := 6     
	               13 Bit    Registers := 3     
	               12 Bit    Registers := 15    
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 11    
	                9 Bit    Registers := 15    
	                8 Bit    Registers := 88    
	                7 Bit    Registers := 69    
	                6 Bit    Registers := 68    
	                5 Bit    Registers := 77    
	                4 Bit    Registers := 176   
	                3 Bit    Registers := 67    
	                2 Bit    Registers := 160   
	                1 Bit    Registers := 1749  
+---Multipliers : 
	                31x32  Multipliers := 6     
	                32x32  Multipliers := 57    
	                17x32  Multipliers := 1     
	                15x32  Multipliers := 1     
	                13x32  Multipliers := 1     
+---RAMs : 
	             164K Bit         RAMs := 3     
	              32K Bit         RAMs := 57    
	              16K Bit         RAMs := 25    
	               4K Bit         RAMs := 4     
	               1K Bit         RAMs := 34    
	              640 Bit         RAMs := 16    
	              144 Bit         RAMs := 2     
+---Muxes : 
	   2 Input    153 Bit        Muxes := 4     
	   3 Input     88 Bit        Muxes := 1     
	  89 Input     88 Bit        Muxes := 1     
	   2 Input     87 Bit        Muxes := 1     
	   3 Input     86 Bit        Muxes := 1     
	   2 Input     84 Bit        Muxes := 1     
	   2 Input     83 Bit        Muxes := 1     
	   2 Input     81 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 1     
	   3 Input     79 Bit        Muxes := 1     
	   2 Input     73 Bit        Muxes := 4     
	   2 Input     69 Bit        Muxes := 4     
	   3 Input     68 Bit        Muxes := 1     
	  69 Input     68 Bit        Muxes := 1     
	   2 Input     68 Bit        Muxes := 4     
	   2 Input     67 Bit        Muxes := 1     
	   3 Input     66 Bit        Muxes := 1     
	   2 Input     66 Bit        Muxes := 4     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     61 Bit        Muxes := 1     
	   2 Input     60 Bit        Muxes := 1     
	   3 Input     60 Bit        Muxes := 1     
	  61 Input     60 Bit        Muxes := 1     
	   3 Input     59 Bit        Muxes := 1     
	   2 Input     59 Bit        Muxes := 1     
	   3 Input     58 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     55 Bit        Muxes := 1     
	   2 Input     53 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   3 Input     51 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 2     
	   3 Input     45 Bit        Muxes := 4     
	   2 Input     44 Bit        Muxes := 17    
	   2 Input     43 Bit        Muxes := 2     
	   2 Input     42 Bit        Muxes := 2     
	   2 Input     41 Bit        Muxes := 2     
	   2 Input     40 Bit        Muxes := 4     
	   2 Input     39 Bit        Muxes := 2     
	   2 Input     38 Bit        Muxes := 2     
	   2 Input     37 Bit        Muxes := 10    
	   2 Input     36 Bit        Muxes := 12    
	   2 Input     35 Bit        Muxes := 2     
	   2 Input     34 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 112   
	  33 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 6     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     29 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 22    
	   3 Input     23 Bit        Muxes := 2     
	   4 Input     23 Bit        Muxes := 4     
	   2 Input     22 Bit        Muxes := 2     
	   3 Input     21 Bit        Muxes := 5     
	   2 Input     21 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 2     
	   4 Input     19 Bit        Muxes := 5     
	   2 Input     19 Bit        Muxes := 2     
	   3 Input     18 Bit        Muxes := 6     
	   2 Input     18 Bit        Muxes := 7     
	   2 Input     17 Bit        Muxes := 3     
	   3 Input     16 Bit        Muxes := 9     
	   2 Input     16 Bit        Muxes := 80    
	  33 Input     16 Bit        Muxes := 2     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 9     
	   2 Input     14 Bit        Muxes := 11    
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 5     
	   3 Input     12 Bit        Muxes := 9     
	   8 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 8     
	   2 Input     11 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 13    
	   2 Input      8 Bit        Muxes := 99    
	   8 Input      8 Bit        Muxes := 10    
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 64    
	   7 Input      7 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 66    
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 37    
	  31 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 100   
	   4 Input      4 Bit        Muxes := 16    
	   9 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 86    
	   3 Input      3 Bit        Muxes := 7     
	   6 Input      3 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 12    
	   2 Input      2 Bit        Muxes := 350   
	   4 Input      2 Bit        Muxes := 51    
	   3 Input      2 Bit        Muxes := 7     
	   5 Input      2 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 1179  
	   8 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 43    
	   3 Input      1 Bit        Muxes := 47    
	   7 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 14    
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cifar_10_mul_32s_bkb_Mul_LUT_0 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module AXI_DMA_SLAVE 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 13    
	               15 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
Module SCIG_inputBuf_V_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	             164K Bit         RAMs := 1     
Module SCIG_inElem_V_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module cifar_10_mul_32s_cud_Mul_LUT_1 
Detailed RTL Component Info : 
+---Multipliers : 
	                17x32  Multipliers := 1     
Module SCIG 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   3 Input     14 Bit       Adders := 3     
	   2 Input     14 Bit       Adders := 4     
	   4 Input     14 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 13    
	               16 Bit    Registers := 3     
	               14 Bit    Registers := 4     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15    
Module SMM_1u_75u_32u_s_dEe_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_75u_32u_s_eOg_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module SMM_1u_75u_32u_s_dEe_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_75u_32u_s_eOg_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module SMM_1u_75u_32u_s_dEe_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_75u_32u_s_eOg_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module SMM_1u_75u_32u_s_dEe_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_75u_32u_s_eOg_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module SMM_1u_75u_32u_s_dEe_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_75u_32u_s_eOg_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module SMM_1u_75u_32u_s_dEe_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_75u_32u_s_eOg_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module SMM_1u_75u_32u_s_dEe_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_75u_32u_s_eOg_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module SMM_1u_75u_32u_s_dEe_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_75u_32u_s_eOg_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module SMM_1u_75u_32u_s_dEe_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_75u_32u_s_eOg_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module SMM_1u_75u_32u_s_dEe_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_75u_32u_s_eOg_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module SMM_1u_75u_32u_s_dEe_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_75u_32u_s_eOg_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module SMM_1u_75u_32u_s_dEe_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_75u_32u_s_eOg_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module SMM_1u_75u_32u_s_dEe_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_75u_32u_s_eOg_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module SMM_1u_75u_32u_s_dEe_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_75u_32u_s_eOg_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module SMM_1u_75u_32u_s_dEe_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_75u_32u_s_eOg_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module SMM_1u_75u_32u_s_dEe_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_75u_32u_s_eOg_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module SMM_1u_75u_32u_s_dEe_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_75u_32u_s_eOg_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module SMM_1u_75u_32u_s_dEe_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_75u_32u_s_eOg_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module SMM_1u_75u_32u_s_dEe_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_75u_32u_s_eOg_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module SMM_1u_75u_32u_s_dEe_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_75u_32u_s_eOg_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module SMM_1u_75u_32u_s_dEe_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_75u_32u_s_eOg_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module SMM_1u_75u_32u_s_dEe_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_75u_32u_s_eOg_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module SMM_1u_75u_32u_s_dEe_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_75u_32u_s_eOg_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module SMM_1u_75u_32u_s_dEe_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_75u_32u_s_eOg_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module SMM_1u_75u_32u_s_dEe_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_75u_32u_s_eOg_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module cifar_10_urem_7ns1iI_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 7     
+---Registers : 
	                7 Bit    Registers := 10    
	                6 Bit    Registers := 6     
	                3 Bit    Registers := 7     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
Module cifar_10_urem_7ns1iI_div 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 3     
	                3 Bit    Registers := 1     
Module SMM_1u_75u_32u_s 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     34 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 8     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 6     
	   4 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 41    
	               31 Bit    Registers := 2     
	               21 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 32    
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 16    
	                6 Bit    Registers := 11    
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 60    
+---Multipliers : 
	                32x32  Multipliers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     21 Bit        Muxes := 1     
	   4 Input     19 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 50    
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 26    
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 27    
	   2 Input      1 Bit        Muxes := 27    
Module pool_2u_32u_32u_s4jc_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module pool_2u_32u_32u_s5jm_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module pool_2u_32u_32u_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     63 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   2 Input     31 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               68 Bit    Registers := 1     
	               63 Bit    Registers := 4     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 19    
	               31 Bit    Registers := 6     
	                9 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 18    
+---Multipliers : 
	                31x32  Multipliers := 2     
+---Muxes : 
	   3 Input     68 Bit        Muxes := 1     
	  69 Input     68 Bit        Muxes := 1     
	   2 Input     67 Bit        Muxes := 1     
	   3 Input     66 Bit        Muxes := 1     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     61 Bit        Muxes := 1     
	   2 Input     60 Bit        Muxes := 1     
	   3 Input     59 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
Module SCIG_2_inputBuf_V_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             164K Bit         RAMs := 1     
Module SCIG_inElem_V_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module cifar_10_mul_32s_6jw_Mul_LUT_2 
Detailed RTL Component Info : 
+---Multipliers : 
	                15x32  Multipliers := 1     
Module SCIG_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   2 Input     27 Bit       Adders := 1     
	   4 Input     27 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               45 Bit    Registers := 1     
	               32 Bit    Registers := 13    
	               27 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   3 Input     45 Bit        Muxes := 2     
	   2 Input     44 Bit        Muxes := 2     
	   2 Input     43 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     38 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	  33 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	  33 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  31 Input      5 Bit        Muxes := 1     
	  32 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module SMM_1u_800u_32u_s7jG_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_32u_s8jQ_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_32u_s8jQ_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_32u_s8jQ_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_32u_s8jQ_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_32u_s8jQ_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_32u_s8jQ_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_32u_s8jQ_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_32u_s8jQ_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_32u_s8jQ_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_32u_s8jQ_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_32u_s8jQ_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_32u_s8jQ_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_32u_s8jQ_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_32u_s8jQ_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_32u_s8jQ_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_32u_s8jQ_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_32u_s8jQ_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_32u_s8jQ_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_32u_s8jQ_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_32u_s8jQ_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_32u_s8jQ_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_32u_s8jQ_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_32u_s8jQ_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_32u_s8jQ_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_32u_s8jQ_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 42    
	               31 Bit    Registers := 2     
	               21 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 32    
	               15 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 8     
	                1 Bit    Registers := 35    
+---Multipliers : 
	                32x32  Multipliers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     21 Bit        Muxes := 1     
	   4 Input     19 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
Module pool_2u_32u_16u_sbVr_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module pool_2u_32u_32u_s5jm_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module pool_2u_32u_16u_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     63 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 5     
	   2 Input     31 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               63 Bit    Registers := 4     
	               60 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 18    
	               31 Bit    Registers := 5     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Multipliers : 
	                31x32  Multipliers := 2     
+---Muxes : 
	   3 Input     60 Bit        Muxes := 1     
	  61 Input     60 Bit        Muxes := 1     
	   2 Input     59 Bit        Muxes := 1     
	   3 Input     58 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     55 Bit        Muxes := 1     
	   2 Input     53 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   3 Input     51 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
Module SCIG_2_inputBuf_V_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             164K Bit         RAMs := 1     
Module SCIG_inElem_V_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module cifar_10_mul_32s_bXr_Mul_LUT_3 
Detailed RTL Component Info : 
+---Multipliers : 
	                13x32  Multipliers := 1     
Module SCIG_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   2 Input     27 Bit       Adders := 1     
	   3 Input     27 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               45 Bit    Registers := 1     
	               32 Bit    Registers := 13    
	               27 Bit    Registers := 2     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   3 Input     45 Bit        Muxes := 2     
	   2 Input     44 Bit        Muxes := 2     
	   2 Input     43 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     38 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	  33 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	  33 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  31 Input      5 Bit        Muxes := 1     
	  32 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module SMM_1u_800u_32u_s7jG_ram__26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_64u_sbZs_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_64u_sbZs_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_64u_sbZs_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_64u_sbZs_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_64u_sbZs_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__31 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_64u_sbZs_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__32 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_64u_sbZs_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__33 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_64u_sbZs_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_64u_sbZs_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__35 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_64u_sbZs_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__36 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_64u_sbZs_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__37 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_64u_sbZs_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__38 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_64u_sbZs_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__39 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_64u_sbZs_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__40 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_64u_sbZs_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__41 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_64u_sbZs_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__42 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_64u_sbZs_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__43 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_64u_sbZs_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__44 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_64u_sbZs_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__45 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_64u_sbZs_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__46 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_64u_sbZs_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__47 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_64u_sbZs_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__48 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_64u_sbZs_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__49 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_64u_sbZs_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__50 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_64u_sbZs_ram__25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module SMM_1u_800u_64u_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 42    
	               31 Bit    Registers := 2     
	               21 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 32    
	               15 Bit    Registers := 2     
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 8     
	                1 Bit    Registers := 35    
+---Multipliers : 
	                32x32  Multipliers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     21 Bit        Muxes := 1     
	   4 Input     19 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
Module pool_2u_32u_16u_sbVr_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module pool_2u_64u_8u_s_cNA_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module pool_2u_64u_8u_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     63 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 5     
	   2 Input     31 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               88 Bit    Registers := 1     
	               63 Bit    Registers := 4     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 18    
	               31 Bit    Registers := 5     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Multipliers : 
	                31x32  Multipliers := 2     
+---Muxes : 
	   3 Input     88 Bit        Muxes := 1     
	  89 Input     88 Bit        Muxes := 1     
	   2 Input     87 Bit        Muxes := 1     
	   3 Input     86 Bit        Muxes := 1     
	   2 Input     84 Bit        Muxes := 1     
	   2 Input     83 Bit        Muxes := 1     
	   2 Input     81 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 1     
	   3 Input     79 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
Module SMM_1u_800u_32u_s7jG_ram__51 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_64u_sbZs_ram__26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__52 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_64u_sbZs_ram__27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__53 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_64u_sbZs_ram__28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__54 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_64u_sbZs_ram__29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__55 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_64u_sbZs_ram__30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__56 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_64u_sbZs_ram__31 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__57 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_64u_sbZs_ram__32 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__58 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_64u_sbZs_ram__33 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__59 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_64u_sbZs_ram__34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__60 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_64u_sbZs_ram__35 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__61 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_64u_sbZs_ram__36 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__62 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_64u_sbZs_ram__37 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__63 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_64u_sbZs_ram__38 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__64 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_64u_sbZs_ram__39 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__65 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_64u_sbZs_ram__40 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__66 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_64u_sbZs_ram__41 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__67 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_64u_sbZs_ram__42 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__68 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_64u_sbZs_ram__43 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__69 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_64u_sbZs_ram__44 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__70 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_64u_sbZs_ram__45 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__71 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_64u_sbZs_ram__46 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__72 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_64u_sbZs_ram__47 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__73 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_64u_sbZs_ram__48 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__74 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_64u_sbZs_ram__49 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__75 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_64u_sbZs_ram__50 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__76 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_64u_sbZs_ram__51 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__77 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_64u_sbZs_ram__52 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__78 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_64u_sbZs_ram__53 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__79 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_64u_sbZs_ram__54 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__80 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_64u_sbZs_ram__55 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram__81 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_64u_sbZs_ram__56 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module SMM_1u_800u_32u_s7jG_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SMM_1u_800u_64u_sbZs_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module FC_1u_1024u_64u_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 11    
	   4 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 54    
	               31 Bit    Registers := 2     
	               21 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 36    
	               15 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 7     
	                1 Bit    Registers := 35    
+---Multipliers : 
	                32x32  Multipliers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     21 Bit        Muxes := 1     
	   4 Input     19 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
Module FC_1u_64u_10u_s_AdQK_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_1u_64u_10u_s_BdRK_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              640 Bit         RAMs := 1     
Module FC_1u_64u_10u_s_AdQK_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_1u_64u_10u_s_BdRK_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              640 Bit         RAMs := 1     
Module FC_1u_64u_10u_s_AdQK_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_1u_64u_10u_s_BdRK_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              640 Bit         RAMs := 1     
Module FC_1u_64u_10u_s_AdQK_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_1u_64u_10u_s_BdRK_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              640 Bit         RAMs := 1     
Module FC_1u_64u_10u_s_AdQK_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_1u_64u_10u_s_BdRK_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              640 Bit         RAMs := 1     
Module FC_1u_64u_10u_s_AdQK_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_1u_64u_10u_s_BdRK_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              640 Bit         RAMs := 1     
Module FC_1u_64u_10u_s_AdQK_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_1u_64u_10u_s_BdRK_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              640 Bit         RAMs := 1     
Module FC_1u_64u_10u_s_AdQK_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_1u_64u_10u_s_BdRK_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              640 Bit         RAMs := 1     
Module FC_1u_64u_10u_s_AdQK_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_1u_64u_10u_s_BdRK_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              640 Bit         RAMs := 1     
Module FC_1u_64u_10u_s_AdQK_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_1u_64u_10u_s_BdRK_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              640 Bit         RAMs := 1     
Module FC_1u_64u_10u_s_AdQK_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_1u_64u_10u_s_BdRK_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              640 Bit         RAMs := 1     
Module FC_1u_64u_10u_s_AdQK_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_1u_64u_10u_s_BdRK_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              640 Bit         RAMs := 1     
Module FC_1u_64u_10u_s_AdQK_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_1u_64u_10u_s_BdRK_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              640 Bit         RAMs := 1     
Module FC_1u_64u_10u_s_AdQK_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_1u_64u_10u_s_BdRK_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              640 Bit         RAMs := 1     
Module FC_1u_64u_10u_s_AdQK_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_1u_64u_10u_s_BdRK_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              640 Bit         RAMs := 1     
Module FC_1u_64u_10u_s_AdQK_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_1u_64u_10u_s_BdRK_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              640 Bit         RAMs := 1     
Module FC_1u_64u_10u_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 9     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 36    
	               31 Bit    Registers := 2     
	               21 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 20    
	               15 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 35    
+---Multipliers : 
	                32x32  Multipliers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     21 Bit        Muxes := 1     
	   4 Input     19 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 26    
Module AXI_DMA_MASTER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 15    
	               18 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module fifo_w32_d50_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d50_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d2_A_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d50_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d50_A__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d2_A_shiftReg__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d50_A__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d50_A__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d50_A__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d50_A__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d50_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module start_for_SCIG_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_SCIG_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_SMM_1u_emP_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_SMM_1u_emP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_pool_2uenQ_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_pool_2uenQ 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_SCIG_2_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_SCIG_2_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_SMM_1u_eoQ_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_SMM_1u_eoQ 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_pool_2uepQ_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_pool_2uepQ 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_SCIG_1_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_SCIG_1_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_SMM_1u_eqQ_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_SMM_1u_eqQ 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_pool_2uerQ_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_pool_2uerQ 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_FC_1u_1esQ_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_FC_1u_1esQ 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_FC_1u_6etR_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_FC_1u_6etR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_AXI_DMAeuR_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_AXI_DMAeuR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module axi_dma_reset__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 17    
Module axi_dma_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 17    
Module axi_dma_rst_module 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_dma_lite_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     23 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 49    
Module axi_dma_register 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_dma_register_s2mm 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_dma_reg_module 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_datamover_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_datamover_fifo 
Detailed RTL Component Info : 
+---Registers : 
	               71 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_fifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_rd_status_cntl 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_datamover_strb_gen2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_strb_gen2__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
Module axi_datamover_pcc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 3     
Module cntr_incr_decr_addn_f__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_addr_cntl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module cntr_incr_decr_addn_f 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_rddata_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axi_datamover_sfifo_autord__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module cntr_incr_decr_addn_f__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_rd_sf__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_datamover_skid_buf 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_mm2s_full_wrap__xdcDup__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_datamover_reset__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_datamover_fifo__2 
Detailed RTL Component Info : 
+---Registers : 
	               71 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_fifo__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module cntr_incr_decr_addn_f__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_wr_status_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               23 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module cntr_incr_decr_addn_f__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_addr_cntl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_datamover_strb_gen2__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_wrdata_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   3 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module axi_datamover_skid2mm_buf 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_ibttcc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	               23 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 13    
	                1 Bit    Registers := 40    
+---Muxes : 
	   4 Input     23 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 7     
	   7 Input      7 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 5     
Module axi_datamover_skid_buf__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module cntr_incr_decr_addn_f__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_ms_strb_set 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
Module axi_datamover_mssai_skid_buf 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_strb_gen2__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_slice 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_s2mm_scatter 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     23 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               23 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   4 Input     23 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_datamover_s2mm_realign 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
Module xpm_counter_updn__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized5__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_memory_base__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
+---RAMs : 
	              144 Bit         RAMs := 1     
Module xpm_fifo_reg_bit__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized6__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized7__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_fifo_base__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axi_datamover_sfifo_autord__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_counter_updn__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_memory_base__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               38 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axi_datamover_sfifo_autord__parameterized1__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module axi_datamover_stbs_set_nodre__4 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
Module axi_datamover_stbs_set_nodre 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
Module axi_datamover_skid_buf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_indet_btt__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_s2mm_full_wrap__xdcDup__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_dma_mm2s_cmdsts_if 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_dma_mm2s_sts_mngr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_dma_smple_sm 
Detailed RTL Component Info : 
+---Registers : 
	              153 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    153 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 4     
Module axi_dma_mm2s_mngr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_dma_sofeof_gen__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module axi_dma_s2mm_cmdsts_if 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_dma_s2mm_sts_mngr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_dma_smple_sm__2 
Detailed RTL Component Info : 
+---Registers : 
	              153 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    153 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 4     
Module axi_dma_s2mm_mngr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_dma_sofeof_gen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module axi_dma_reset__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 17    
Module axi_dma_reset__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 17    
Module axi_dma_rst_module__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_dma_lite_if__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     23 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 49    
Module axi_dma_register__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_dma_register_s2mm__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_dma_reg_module__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_datamover_reset__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_datamover_fifo__4 
Detailed RTL Component Info : 
+---Registers : 
	               71 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_fifo__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_rd_status_cntl__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_datamover_strb_gen2__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_strb_gen2__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
Module axi_datamover_pcc__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 3     
Module cntr_incr_decr_addn_f__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_addr_cntl__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module cntr_incr_decr_addn_f__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_rddata_cntl__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module xpm_counter_updn__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__8 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_memory_base__2 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__8 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3__8 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__7 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__7 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3__7 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axi_datamover_sfifo_autord 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module cntr_incr_decr_addn_f__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_rd_sf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_datamover_skid_buf__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_mm2s_full_wrap 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_datamover_reset__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_datamover_fifo__3 
Detailed RTL Component Info : 
+---Registers : 
	               71 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_fifo__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module cntr_incr_decr_addn_f__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_wr_status_cntl__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               23 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module cntr_incr_decr_addn_f__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_addr_cntl__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_datamover_strb_gen2__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized9__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_wrdata_cntl__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   3 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module axi_datamover_skid2mm_buf__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_ibttcc__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	               23 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 13    
	                1 Bit    Registers := 40    
+---Muxes : 
	   4 Input     23 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 7     
	   7 Input      7 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 5     
Module axi_datamover_skid_buf__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module cntr_incr_decr_addn_f__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized7__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_ms_strb_set__2 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
Module axi_datamover_mssai_skid_buf__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_strb_gen2__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_slice__2 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized8__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_s2mm_scatter__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     23 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               23 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   4 Input     23 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_datamover_s2mm_realign__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
Module xpm_counter_updn__parameterized4__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized5__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_memory_base__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
+---RAMs : 
	              144 Bit         RAMs := 1     
Module xpm_fifo_reg_bit__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized6__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized7__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized5__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized6__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized7__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_fifo_base__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axi_datamover_sfifo_autord__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_counter_updn__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_memory_base__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               38 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3__6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3__5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axi_datamover_sfifo_autord__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module axi_datamover_stbs_set_nodre__2 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
Module axi_datamover_stbs_set_nodre__3 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
Module axi_datamover_skid_buf__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_indet_btt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_s2mm_full_wrap 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_dma_mm2s_cmdsts_if__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_dma_mm2s_sts_mngr__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_dma_smple_sm__4 
Detailed RTL Component Info : 
+---Registers : 
	              153 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    153 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 4     
Module axi_dma_mm2s_mngr__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_dma_sofeof_gen__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module axi_dma_s2mm_cmdsts_if__2 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_dma_s2mm_sts_mngr__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_dma_smple_sm__3 
Detailed RTL Component Info : 
+---Registers : 
	              153 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    153 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 4     
Module axi_dma_s2mm_mngr__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_dma_sofeof_gen__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module axi_protocol_converter_v2_1_18_b_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
Module xpm_cdc_async_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xpm_cdc_async_rst__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module memory__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module rd_bin_cntr__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_protocol_converter_v2_1_18_a_axi3_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 11    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module axi_protocol_converter_v2_1_18_w_axi3_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module xpm_cdc_async_rst__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module memory__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_bin_cntr__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_protocol_converter_v2_1_18_a_axi3_conv__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 10    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module axi_dwidth_converter_v2_1_18_r_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__3 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_command_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_18_a_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__2 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_dwidth_converter_v2_1_18_r_upsizer__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__7 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__6 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_command_fifo__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_18_a_upsizer__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__5 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized5__4 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_dwidth_converter_v2_1_18_w_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 17    
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 43    
Module generic_baseblocks_v2_1_0_command_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_18_a_upsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_dwidth_converter_v2_1_18_w_upsizer__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 17    
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 43    
Module generic_baseblocks_v2_1_0_command_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_18_a_upsizer__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__4 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized5__3 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_crossbar_v2_1_19_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 12    
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module axi_crossbar_v2_1_19_addr_arbiter__1 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module axi_crossbar_v2_1_19_addr_arbiter 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_19_splitter__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_crossbar_v2_1_19_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_17_axic_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_19_si_transactor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_19_addr_decoder__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_17_axic_srl_fifo__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_19_si_transactor__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_19_addr_decoder__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_17_axic_srl_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_19_si_transactor__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_19_splitter__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_data_fifo_v2_1_17_axic_reg_srl_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_19_addr_decoder__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_17_axic_srl_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_19_si_transactor__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_19_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_data_fifo_v2_1_17_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_19_addr_decoder__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_19_addr_decoder__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_data_fifo_v2_1_17_axic_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     69 Bit        Muxes := 2     
Module axi_crossbar_v2_1_19_addr_decoder__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_crossbar_v2_1_19_addr_decoder__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_data_fifo_v2_1_17_axic_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     69 Bit        Muxes := 2     
Module axi_crossbar_v2_1_19_crossbar 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized10__1 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_mmu_v2_1_16_addr_decoder__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module axi_mmu_v2_1_16_addr_decoder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module axi_mmu_v2_1_16_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 12    
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized18__1 
Detailed RTL Component Info : 
+---Registers : 
	               67 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	               67 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_mmu_v2_1_16_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	                6 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 4     
Module axi_crossbar_v2_1_19_addr_decoder__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module axi_crossbar_v2_1_19_decerr_slave__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_19_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_19_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_19_splitter__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized4__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized4__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized4__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized4__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_19_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module mult_constant_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module mult_constant_mul_32s_32s_32_6_MulnS_0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module mult_constant 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xpm_cdc_single 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_handshake 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module axis_switch_v1_1_18_axi_ctrl_read 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
Module axis_switch_v1_1_18_axi_ctrl_write 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axis_switch_v1_1_18_reg_bank_16x32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module axis_switch_v1_1_18_reg_bank_16x32__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
Module axis_switch_v1_1_18_axi_ctrl_top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module axis_switch_v1_1_18_static_router_config_dp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 16    
	                1 Bit    Registers := 36    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
Module axis_switch_v1_1_18_static_router_config 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
Module axis_register_slice_v1_1_18_axisc_register_slice__8 
Detailed RTL Component Info : 
+---Registers : 
	               44 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     44 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module axis_register_slice_v1_1_18_axisc_register_slice__9 
Detailed RTL Component Info : 
+---Registers : 
	               44 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     44 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module axis_register_slice_v1_1_18_axisc_register_slice__10 
Detailed RTL Component Info : 
+---Registers : 
	               44 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     44 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module axis_register_slice_v1_1_18_axisc_register_slice__11 
Detailed RTL Component Info : 
+---Registers : 
	               44 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     44 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module axis_register_slice_v1_1_18_axisc_register_slice__12 
Detailed RTL Component Info : 
+---Registers : 
	               44 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     44 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module axis_register_slice_v1_1_18_axisc_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               44 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     44 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module axis_register_slice_v1_1_18_axisc_register_slice__2 
Detailed RTL Component Info : 
+---Registers : 
	               44 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     44 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module axis_switch_v1_1_18_axisc_transfer_mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module axis_register_slice_v1_1_18_axisc_register_slice__3 
Detailed RTL Component Info : 
+---Registers : 
	               44 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     44 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module axis_switch_v1_1_18_axisc_transfer_mux__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module axis_register_slice_v1_1_18_axisc_register_slice__4 
Detailed RTL Component Info : 
+---Registers : 
	               44 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     44 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module axis_switch_v1_1_18_axisc_transfer_mux__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module axis_register_slice_v1_1_18_axisc_register_slice__5 
Detailed RTL Component Info : 
+---Registers : 
	               44 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     44 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module axis_switch_v1_1_18_axisc_transfer_mux__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module axis_register_slice_v1_1_18_axisc_register_slice__6 
Detailed RTL Component Info : 
+---Registers : 
	               44 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     44 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module axis_switch_v1_1_18_axisc_transfer_mux__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module axis_register_slice_v1_1_18_axisc_register_slice__7 
Detailed RTL Component Info : 
+---Registers : 
	               44 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     44 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module axis_switch_v1_1_18_axisc_transfer_mux__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module axis_register_slice_v1_1_18_axisc_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               44 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     44 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module axis_switch_v1_1_18_axisc_transfer_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module axis_switch_v1_1_18_axis_switch 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module simple_sum 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module stream_mult_mul_32s_32s_32_6_MulnS_0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module stream_mult 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "tmp_s_fu_107_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_s_fu_335_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_s_fu_2233_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_66_fu_2246_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'j_mid2_reg_4107_pp3_iter10_reg_reg[6:0]' into 'j_mid2_reg_4107_pp3_iter10_reg_reg[6:0]' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_75u_32u_s.v:2665]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_75u_32u_s.v:5740]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_75u_32u_s.v:6172]
DSP Report: Generating DSP A_COL_ITER_fu_2321_p2, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP A_COL_ITER_fu_2321_p2.
DSP Report: register A is absorbed into DSP A_COL_ITER_fu_2321_p2.
DSP Report: register A is absorbed into DSP A_COL_ITER_fu_2321_p2.
DSP Report: operator A_COL_ITER_fu_2321_p2 is absorbed into DSP A_COL_ITER_fu_2321_p2.
DSP Report: operator A_COL_ITER_fu_2321_p2 is absorbed into DSP A_COL_ITER_fu_2321_p2.
DSP Report: Generating DSP A_COL_ITER_reg_3440_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP A_COL_ITER_reg_3440_reg.
DSP Report: register A is absorbed into DSP A_COL_ITER_reg_3440_reg.
DSP Report: register A_COL_ITER_reg_3440_reg is absorbed into DSP A_COL_ITER_reg_3440_reg.
DSP Report: operator A_COL_ITER_fu_2321_p2 is absorbed into DSP A_COL_ITER_reg_3440_reg.
DSP Report: operator A_COL_ITER_fu_2321_p2 is absorbed into DSP A_COL_ITER_reg_3440_reg.
DSP Report: Generating DSP A_COL_ITER_fu_2321_p2, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP A_COL_ITER_fu_2321_p2.
DSP Report: register B is absorbed into DSP A_COL_ITER_fu_2321_p2.
DSP Report: register A is absorbed into DSP A_COL_ITER_fu_2321_p2.
DSP Report: register A is absorbed into DSP A_COL_ITER_fu_2321_p2.
DSP Report: operator A_COL_ITER_fu_2321_p2 is absorbed into DSP A_COL_ITER_fu_2321_p2.
DSP Report: operator A_COL_ITER_fu_2321_p2 is absorbed into DSP A_COL_ITER_fu_2321_p2.
DSP Report: Generating DSP A_COL_ITER_reg_3440_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP A_COL_ITER_reg_3440_reg.
DSP Report: register A is absorbed into DSP A_COL_ITER_reg_3440_reg.
DSP Report: register A is absorbed into DSP A_COL_ITER_reg_3440_reg.
DSP Report: register A_COL_ITER_reg_3440_reg is absorbed into DSP A_COL_ITER_reg_3440_reg.
DSP Report: operator A_COL_ITER_fu_2321_p2 is absorbed into DSP A_COL_ITER_reg_3440_reg.
DSP Report: operator A_COL_ITER_fu_2321_p2 is absorbed into DSP A_COL_ITER_reg_3440_reg.
DSP Report: Generating DSP tmp1_fu_2278_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP tmp1_fu_2278_p2.
DSP Report: operator tmp1_fu_2278_p2 is absorbed into DSP tmp1_fu_2278_p2.
DSP Report: operator tmp1_fu_2278_p2 is absorbed into DSP tmp1_fu_2278_p2.
DSP Report: Generating DSP tmp1_fu_2278_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator tmp1_fu_2278_p2 is absorbed into DSP tmp1_fu_2278_p2.
DSP Report: operator tmp1_fu_2278_p2 is absorbed into DSP tmp1_fu_2278_p2.
DSP Report: Generating DSP tmp1_fu_2278_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP tmp1_fu_2278_p2.
DSP Report: register A is absorbed into DSP tmp1_fu_2278_p2.
DSP Report: operator tmp1_fu_2278_p2 is absorbed into DSP tmp1_fu_2278_p2.
DSP Report: operator tmp1_fu_2278_p2 is absorbed into DSP tmp1_fu_2278_p2.
DSP Report: Generating DSP tmp1_fu_2278_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP tmp1_fu_2278_p2.
DSP Report: operator tmp1_fu_2278_p2 is absorbed into DSP tmp1_fu_2278_p2.
DSP Report: operator tmp1_fu_2278_p2 is absorbed into DSP tmp1_fu_2278_p2.
DSP Report: Generating DSP tmp_65_fu_2917_p2, operation Mode is: A2*B2.
DSP Report: register A is absorbed into DSP tmp_65_fu_2917_p2.
DSP Report: register B is absorbed into DSP tmp_65_fu_2917_p2.
DSP Report: operator tmp_65_fu_2917_p2 is absorbed into DSP tmp_65_fu_2917_p2.
DSP Report: operator tmp_65_fu_2917_p2 is absorbed into DSP tmp_65_fu_2917_p2.
DSP Report: Generating DSP tmp_65_fu_2917_p2, operation Mode is: A2*B2.
DSP Report: register A is absorbed into DSP tmp_65_fu_2917_p2.
DSP Report: register B is absorbed into DSP tmp_65_fu_2917_p2.
DSP Report: operator tmp_65_fu_2917_p2 is absorbed into DSP tmp_65_fu_2917_p2.
DSP Report: operator tmp_65_fu_2917_p2 is absorbed into DSP tmp_65_fu_2917_p2.
DSP Report: Generating DSP tmp_65_fu_2917_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP tmp_65_fu_2917_p2.
DSP Report: operator tmp_65_fu_2917_p2 is absorbed into DSP tmp_65_fu_2917_p2.
DSP Report: operator tmp_65_fu_2917_p2 is absorbed into DSP tmp_65_fu_2917_p2.
DSP Report: Generating DSP ret_V_1_reg_3866_reg, operation Mode is: (A2*B2)'.
DSP Report: register A_V_2_1_U/SMM_1u_75u_32u_s_dEe_ram_U/q0_reg is absorbed into DSP ret_V_1_reg_3866_reg.
DSP Report: register B_V_2_1_load_reg_3736_reg is absorbed into DSP ret_V_1_reg_3866_reg.
DSP Report: register ret_V_1_reg_3866_reg is absorbed into DSP ret_V_1_reg_3866_reg.
DSP Report: operator cifar_10_mul_mul_2iS_U24/cifar_10_mul_mul_2iS_DSP48_0_U/p is absorbed into DSP ret_V_1_reg_3866_reg.
DSP Report: Generating DSP tmp5_reg_4026_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register A_V_2_2_U/SMM_1u_75u_32u_s_dEe_ram_U/q0_reg is absorbed into DSP tmp5_reg_4026_reg.
DSP Report: register B_V_2_2_load_reg_3871_reg is absorbed into DSP tmp5_reg_4026_reg.
DSP Report: register tmp5_reg_4026_reg is absorbed into DSP tmp5_reg_4026_reg.
DSP Report: operator cifar_10_mac_mula3i2_U33/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP tmp5_reg_4026_reg.
DSP Report: operator cifar_10_mac_mula3i2_U33/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP tmp5_reg_4026_reg.
DSP Report: Generating DSP cifar_10_mac_mula3i2_U45/cifar_10_mac_mula3i2_DSP48_1_U/p, operation Mode is: PCIN+A2*B''.
DSP Report: register A_V_2_0_U/SMM_1u_75u_32u_s_dEe_ram_U/q0_reg is absorbed into DSP cifar_10_mac_mula3i2_U45/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: register A_V_2_0_load_reg_3986_reg is absorbed into DSP cifar_10_mac_mula3i2_U45/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: register B_V_2_0_load_reg_3991_reg is absorbed into DSP cifar_10_mac_mula3i2_U45/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: operator cifar_10_mac_mula3i2_U45/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP cifar_10_mac_mula3i2_U45/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: operator cifar_10_mac_mula3i2_U45/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP cifar_10_mac_mula3i2_U45/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: Generating DSP ret_V_4_reg_3876_reg, operation Mode is: (A2*B2)'.
DSP Report: register A_V_2_4_U/SMM_1u_75u_32u_s_dEe_ram_U/q0_reg is absorbed into DSP ret_V_4_reg_3876_reg.
DSP Report: register B_V_2_4_load_reg_3741_reg is absorbed into DSP ret_V_4_reg_3876_reg.
DSP Report: register ret_V_4_reg_3876_reg is absorbed into DSP ret_V_4_reg_3876_reg.
DSP Report: operator cifar_10_mul_mul_2iS_U25/cifar_10_mul_mul_2iS_DSP48_0_U/p is absorbed into DSP ret_V_4_reg_3876_reg.
DSP Report: Generating DSP tmp7_reg_4031_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register A_V_2_5_U/SMM_1u_75u_32u_s_dEe_ram_U/q0_reg is absorbed into DSP tmp7_reg_4031_reg.
DSP Report: register B_V_2_5_load_reg_3881_reg is absorbed into DSP tmp7_reg_4031_reg.
DSP Report: register tmp7_reg_4031_reg is absorbed into DSP tmp7_reg_4031_reg.
DSP Report: operator cifar_10_mac_mula3i2_U34/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP tmp7_reg_4031_reg.
DSP Report: operator cifar_10_mac_mula3i2_U34/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP tmp7_reg_4031_reg.
DSP Report: Generating DSP cifar_10_mac_mula3i2_U46/cifar_10_mac_mula3i2_DSP48_1_U/p, operation Mode is: PCIN+A2*B''.
DSP Report: register A_V_2_3_U/SMM_1u_75u_32u_s_dEe_ram_U/q0_reg is absorbed into DSP cifar_10_mac_mula3i2_U46/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: register A_V_2_3_load_reg_3996_reg is absorbed into DSP cifar_10_mac_mula3i2_U46/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: register B_V_2_3_load_reg_4001_reg is absorbed into DSP cifar_10_mac_mula3i2_U46/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: operator cifar_10_mac_mula3i2_U46/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP cifar_10_mac_mula3i2_U46/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: operator cifar_10_mac_mula3i2_U46/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP cifar_10_mac_mula3i2_U46/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: Generating DSP ret_V_7_reg_3891_reg, operation Mode is: (A2*B2)'.
DSP Report: register A_V_2_7_U/SMM_1u_75u_32u_s_dEe_ram_U/q0_reg is absorbed into DSP ret_V_7_reg_3891_reg.
DSP Report: register B_V_2_7_load_reg_3746_reg is absorbed into DSP ret_V_7_reg_3891_reg.
DSP Report: register ret_V_7_reg_3891_reg is absorbed into DSP ret_V_7_reg_3891_reg.
DSP Report: operator cifar_10_mul_mul_2iS_U26/cifar_10_mul_mul_2iS_DSP48_0_U/p is absorbed into DSP ret_V_7_reg_3891_reg.
DSP Report: Generating DSP cifar_10_mac_mula3i2_U36/cifar_10_mac_mula3i2_DSP48_1_U/p, operation Mode is: PCIN+A2*B''.
DSP Report: register A_V_2_8_U/SMM_1u_75u_32u_s_dEe_ram_U/q0_reg is absorbed into DSP cifar_10_mac_mula3i2_U36/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: register A_V_2_8_load_reg_3896_reg is absorbed into DSP cifar_10_mac_mula3i2_U36/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: register B_V_2_8_load_reg_3901_reg is absorbed into DSP cifar_10_mac_mula3i2_U36/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: operator cifar_10_mac_mula3i2_U36/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP cifar_10_mac_mula3i2_U36/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: operator cifar_10_mac_mula3i2_U36/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP cifar_10_mac_mula3i2_U36/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: Generating DSP tmp9_reg_4036_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register A_V_2_6_U/SMM_1u_75u_32u_s_dEe_ram_U/q0_reg is absorbed into DSP tmp9_reg_4036_reg.
DSP Report: register B_V_2_6_load_reg_3886_reg is absorbed into DSP tmp9_reg_4036_reg.
DSP Report: register tmp9_reg_4036_reg is absorbed into DSP tmp9_reg_4036_reg.
DSP Report: operator cifar_10_mac_mula3i2_U35/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP tmp9_reg_4036_reg.
DSP Report: operator cifar_10_mac_mula3i2_U35/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP tmp9_reg_4036_reg.
DSP Report: Generating DSP ret_V_10_reg_3911_reg, operation Mode is: (A2*B2)'.
DSP Report: register A_V_2_10_U/SMM_1u_75u_32u_s_dEe_ram_U/q0_reg is absorbed into DSP ret_V_10_reg_3911_reg.
DSP Report: register B_V_2_10_load_reg_3751_reg is absorbed into DSP ret_V_10_reg_3911_reg.
DSP Report: register ret_V_10_reg_3911_reg is absorbed into DSP ret_V_10_reg_3911_reg.
DSP Report: operator cifar_10_mul_mul_2iS_U27/cifar_10_mul_mul_2iS_DSP48_0_U/p is absorbed into DSP ret_V_10_reg_3911_reg.
DSP Report: Generating DSP cifar_10_mac_mula3i2_U38/cifar_10_mac_mula3i2_DSP48_1_U/p, operation Mode is: PCIN+A2*B''.
DSP Report: register A_V_2_11_U/SMM_1u_75u_32u_s_dEe_ram_U/q0_reg is absorbed into DSP cifar_10_mac_mula3i2_U38/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: register A_V_2_11_load_reg_3916_reg is absorbed into DSP cifar_10_mac_mula3i2_U38/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: register B_V_2_11_load_reg_3921_reg is absorbed into DSP cifar_10_mac_mula3i2_U38/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: operator cifar_10_mac_mula3i2_U38/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP cifar_10_mac_mula3i2_U38/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: operator cifar_10_mac_mula3i2_U38/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP cifar_10_mac_mula3i2_U38/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: Generating DSP tmp11_reg_4041_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register A_V_2_9_U/SMM_1u_75u_32u_s_dEe_ram_U/q0_reg is absorbed into DSP tmp11_reg_4041_reg.
DSP Report: register B_V_2_9_load_reg_3906_reg is absorbed into DSP tmp11_reg_4041_reg.
DSP Report: register tmp11_reg_4041_reg is absorbed into DSP tmp11_reg_4041_reg.
DSP Report: operator cifar_10_mac_mula3i2_U37/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP tmp11_reg_4041_reg.
DSP Report: operator cifar_10_mac_mula3i2_U37/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP tmp11_reg_4041_reg.
DSP Report: Generating DSP ret_V_13_reg_3926_reg, operation Mode is: (A2*B2)'.
DSP Report: register A_V_2_13_U/SMM_1u_75u_32u_s_dEe_ram_U/q0_reg is absorbed into DSP ret_V_13_reg_3926_reg.
DSP Report: register B_V_2_13_load_reg_3756_reg is absorbed into DSP ret_V_13_reg_3926_reg.
DSP Report: register ret_V_13_reg_3926_reg is absorbed into DSP ret_V_13_reg_3926_reg.
DSP Report: operator cifar_10_mul_mul_2iS_U28/cifar_10_mul_mul_2iS_DSP48_0_U/p is absorbed into DSP ret_V_13_reg_3926_reg.
DSP Report: Generating DSP tmp16_reg_4046_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register A_V_2_14_U/SMM_1u_75u_32u_s_dEe_ram_U/q0_reg is absorbed into DSP tmp16_reg_4046_reg.
DSP Report: register B_V_2_14_load_reg_3931_reg is absorbed into DSP tmp16_reg_4046_reg.
DSP Report: register tmp16_reg_4046_reg is absorbed into DSP tmp16_reg_4046_reg.
DSP Report: operator cifar_10_mac_mula3i2_U39/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP tmp16_reg_4046_reg.
DSP Report: operator cifar_10_mac_mula3i2_U39/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP tmp16_reg_4046_reg.
DSP Report: Generating DSP cifar_10_mac_mula3i2_U47/cifar_10_mac_mula3i2_DSP48_1_U/p, operation Mode is: PCIN+A2*B''.
DSP Report: register A_V_2_12_U/SMM_1u_75u_32u_s_dEe_ram_U/q0_reg is absorbed into DSP cifar_10_mac_mula3i2_U47/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: register A_V_2_12_load_reg_4006_reg is absorbed into DSP cifar_10_mac_mula3i2_U47/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: register B_V_2_12_load_reg_4011_reg is absorbed into DSP cifar_10_mac_mula3i2_U47/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: operator cifar_10_mac_mula3i2_U47/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP cifar_10_mac_mula3i2_U47/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: operator cifar_10_mac_mula3i2_U47/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP cifar_10_mac_mula3i2_U47/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: Generating DSP ret_V_16_reg_3936_reg, operation Mode is: (A2*B2)'.
DSP Report: register A_V_2_16_U/SMM_1u_75u_32u_s_dEe_ram_U/q0_reg is absorbed into DSP ret_V_16_reg_3936_reg.
DSP Report: register B_V_2_16_load_reg_3761_reg is absorbed into DSP ret_V_16_reg_3936_reg.
DSP Report: register ret_V_16_reg_3936_reg is absorbed into DSP ret_V_16_reg_3936_reg.
DSP Report: operator cifar_10_mul_mul_2iS_U29/cifar_10_mul_mul_2iS_DSP48_0_U/p is absorbed into DSP ret_V_16_reg_3936_reg.
DSP Report: Generating DSP tmp18_reg_4051_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register A_V_2_17_U/SMM_1u_75u_32u_s_dEe_ram_U/q0_reg is absorbed into DSP tmp18_reg_4051_reg.
DSP Report: register B_V_2_17_load_reg_3941_reg is absorbed into DSP tmp18_reg_4051_reg.
DSP Report: register tmp18_reg_4051_reg is absorbed into DSP tmp18_reg_4051_reg.
DSP Report: operator cifar_10_mac_mula3i2_U40/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP tmp18_reg_4051_reg.
DSP Report: operator cifar_10_mac_mula3i2_U40/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP tmp18_reg_4051_reg.
DSP Report: Generating DSP cifar_10_mac_mula3i2_U48/cifar_10_mac_mula3i2_DSP48_1_U/p, operation Mode is: PCIN+A2*B''.
DSP Report: register A_V_2_15_U/SMM_1u_75u_32u_s_dEe_ram_U/q0_reg is absorbed into DSP cifar_10_mac_mula3i2_U48/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: register A_V_2_15_load_reg_4016_reg is absorbed into DSP cifar_10_mac_mula3i2_U48/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: register B_V_2_15_load_reg_4021_reg is absorbed into DSP cifar_10_mac_mula3i2_U48/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: operator cifar_10_mac_mula3i2_U48/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP cifar_10_mac_mula3i2_U48/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: operator cifar_10_mac_mula3i2_U48/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP cifar_10_mac_mula3i2_U48/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: Generating DSP ret_V_21_reg_3966_reg, operation Mode is: (A2*B2)'.
DSP Report: register A_V_2_21_U/SMM_1u_75u_32u_s_dEe_ram_U/q0_reg is absorbed into DSP ret_V_21_reg_3966_reg.
DSP Report: register B_V_2_21_load_reg_3771_reg is absorbed into DSP ret_V_21_reg_3966_reg.
DSP Report: register ret_V_21_reg_3966_reg is absorbed into DSP ret_V_21_reg_3966_reg.
DSP Report: operator cifar_10_mul_mul_2iS_U31/cifar_10_mul_mul_2iS_DSP48_0_U/p is absorbed into DSP ret_V_21_reg_3966_reg.
DSP Report: Generating DSP tmp23_reg_4061_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register A_V_2_22_U/SMM_1u_75u_32u_s_dEe_ram_U/q0_reg is absorbed into DSP tmp23_reg_4061_reg.
DSP Report: register B_V_2_22_load_reg_3971_reg is absorbed into DSP tmp23_reg_4061_reg.
DSP Report: register tmp23_reg_4061_reg is absorbed into DSP tmp23_reg_4061_reg.
DSP Report: operator cifar_10_mac_mula3i2_U43/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP tmp23_reg_4061_reg.
DSP Report: operator cifar_10_mac_mula3i2_U43/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP tmp23_reg_4061_reg.
DSP Report: Generating DSP ret_V_19_reg_3951_reg, operation Mode is: (A2*B2)'.
DSP Report: register A_V_2_19_U/SMM_1u_75u_32u_s_dEe_ram_U/q0_reg is absorbed into DSP ret_V_19_reg_3951_reg.
DSP Report: register B_V_2_19_load_reg_3766_reg is absorbed into DSP ret_V_19_reg_3951_reg.
DSP Report: register ret_V_19_reg_3951_reg is absorbed into DSP ret_V_19_reg_3951_reg.
DSP Report: operator cifar_10_mul_mul_2iS_U30/cifar_10_mul_mul_2iS_DSP48_0_U/p is absorbed into DSP ret_V_19_reg_3951_reg.
DSP Report: Generating DSP cifar_10_mac_mula3i2_U42/cifar_10_mac_mula3i2_DSP48_1_U/p, operation Mode is: PCIN+A2*B''.
DSP Report: register A_V_2_20_U/SMM_1u_75u_32u_s_dEe_ram_U/q0_reg is absorbed into DSP cifar_10_mac_mula3i2_U42/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: register A_V_2_20_load_reg_3956_reg is absorbed into DSP cifar_10_mac_mula3i2_U42/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: register B_V_2_20_load_reg_3961_reg is absorbed into DSP cifar_10_mac_mula3i2_U42/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: operator cifar_10_mac_mula3i2_U42/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP cifar_10_mac_mula3i2_U42/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: operator cifar_10_mac_mula3i2_U42/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP cifar_10_mac_mula3i2_U42/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: Generating DSP tmp20_reg_4056_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register A_V_2_18_U/SMM_1u_75u_32u_s_dEe_ram_U/q0_reg is absorbed into DSP tmp20_reg_4056_reg.
DSP Report: register B_V_2_18_load_reg_3946_reg is absorbed into DSP tmp20_reg_4056_reg.
DSP Report: register tmp20_reg_4056_reg is absorbed into DSP tmp20_reg_4056_reg.
DSP Report: operator cifar_10_mac_mula3i2_U41/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP tmp20_reg_4056_reg.
DSP Report: operator cifar_10_mac_mula3i2_U41/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP tmp20_reg_4056_reg.
DSP Report: Generating DSP ret_V_23_reg_3976_reg, operation Mode is: (A2*B2)'.
DSP Report: register A_V_2_23_U/SMM_1u_75u_32u_s_dEe_ram_U/q0_reg is absorbed into DSP ret_V_23_reg_3976_reg.
DSP Report: register B_V_2_23_load_reg_3776_reg is absorbed into DSP ret_V_23_reg_3976_reg.
DSP Report: register ret_V_23_reg_3976_reg is absorbed into DSP ret_V_23_reg_3976_reg.
DSP Report: operator cifar_10_mul_mul_2iS_U32/cifar_10_mul_mul_2iS_DSP48_0_U/p is absorbed into DSP ret_V_23_reg_3976_reg.
DSP Report: Generating DSP tmp24_reg_4066_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register A_V_2_24_U/SMM_1u_75u_32u_s_dEe_ram_U/q0_reg is absorbed into DSP tmp24_reg_4066_reg.
DSP Report: register B_V_2_24_load_reg_3981_reg is absorbed into DSP tmp24_reg_4066_reg.
DSP Report: register tmp24_reg_4066_reg is absorbed into DSP tmp24_reg_4066_reg.
DSP Report: operator cifar_10_mac_mula3i2_U44/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP tmp24_reg_4066_reg.
DSP Report: operator cifar_10_mac_mula3i2_U44/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP tmp24_reg_4066_reg.
INFO: [Synth 8-5545] ROM "tmp_s_fu_794_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_18_fu_840_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/pool_2u_32u_32u_s.v:1872]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/pool_2u_32u_32u_s.v:1864]
DSP Report: Generating DSP bound5_fu_1107_p2, operation Mode is: A''*B.
DSP Report: register A is absorbed into DSP bound5_fu_1107_p2.
DSP Report: register A is absorbed into DSP bound5_fu_1107_p2.
DSP Report: operator bound5_fu_1107_p2 is absorbed into DSP bound5_fu_1107_p2.
DSP Report: operator bound5_fu_1107_p2 is absorbed into DSP bound5_fu_1107_p2.
DSP Report: Generating DSP bound5_reg_1464_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register B is absorbed into DSP bound5_reg_1464_reg.
DSP Report: register B is absorbed into DSP bound5_reg_1464_reg.
DSP Report: register bound5_reg_1464_reg is absorbed into DSP bound5_reg_1464_reg.
DSP Report: operator bound5_fu_1107_p2 is absorbed into DSP bound5_reg_1464_reg.
DSP Report: operator bound5_fu_1107_p2 is absorbed into DSP bound5_reg_1464_reg.
DSP Report: Generating DSP bound5_fu_1107_p2, operation Mode is: A2*B''.
DSP Report: register B is absorbed into DSP bound5_fu_1107_p2.
DSP Report: register B is absorbed into DSP bound5_fu_1107_p2.
DSP Report: register A is absorbed into DSP bound5_fu_1107_p2.
DSP Report: operator bound5_fu_1107_p2 is absorbed into DSP bound5_fu_1107_p2.
DSP Report: operator bound5_fu_1107_p2 is absorbed into DSP bound5_fu_1107_p2.
DSP Report: Generating DSP bound5_reg_1464_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register B is absorbed into DSP bound5_reg_1464_reg.
DSP Report: register B is absorbed into DSP bound5_reg_1464_reg.
DSP Report: register A is absorbed into DSP bound5_reg_1464_reg.
DSP Report: register bound5_reg_1464_reg is absorbed into DSP bound5_reg_1464_reg.
DSP Report: operator bound5_fu_1107_p2 is absorbed into DSP bound5_reg_1464_reg.
DSP Report: operator bound5_fu_1107_p2 is absorbed into DSP bound5_reg_1464_reg.
DSP Report: Generating DSP bound3_fu_1098_p2, operation Mode is: A2*B''.
DSP Report: register B is absorbed into DSP bound3_fu_1098_p2.
DSP Report: register B is absorbed into DSP bound3_fu_1098_p2.
DSP Report: register A is absorbed into DSP bound3_fu_1098_p2.
DSP Report: operator bound3_fu_1098_p2 is absorbed into DSP bound3_fu_1098_p2.
DSP Report: operator bound3_fu_1098_p2 is absorbed into DSP bound3_fu_1098_p2.
DSP Report: Generating DSP bound3_reg_1459_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register B is absorbed into DSP bound3_reg_1459_reg.
DSP Report: register B is absorbed into DSP bound3_reg_1459_reg.
DSP Report: register A is absorbed into DSP bound3_reg_1459_reg.
DSP Report: register bound3_reg_1459_reg is absorbed into DSP bound3_reg_1459_reg.
DSP Report: operator bound3_fu_1098_p2 is absorbed into DSP bound3_reg_1459_reg.
DSP Report: operator bound3_fu_1098_p2 is absorbed into DSP bound3_reg_1459_reg.
DSP Report: Generating DSP bound3_fu_1098_p2, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP bound3_fu_1098_p2.
DSP Report: register A is absorbed into DSP bound3_fu_1098_p2.
DSP Report: register A is absorbed into DSP bound3_fu_1098_p2.
DSP Report: operator bound3_fu_1098_p2 is absorbed into DSP bound3_fu_1098_p2.
DSP Report: operator bound3_fu_1098_p2 is absorbed into DSP bound3_fu_1098_p2.
DSP Report: Generating DSP bound3_reg_1459_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP bound3_reg_1459_reg.
DSP Report: register A is absorbed into DSP bound3_reg_1459_reg.
DSP Report: register A is absorbed into DSP bound3_reg_1459_reg.
DSP Report: register bound3_reg_1459_reg is absorbed into DSP bound3_reg_1459_reg.
DSP Report: operator bound3_fu_1098_p2 is absorbed into DSP bound3_reg_1459_reg.
DSP Report: operator bound3_fu_1098_p2 is absorbed into DSP bound3_reg_1459_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'input_ind3_reg_2732_reg' and it is trimmed from '27' to '9' bits. [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SCIG_2.v:1254]
INFO: [Synth 8-5545] ROM "tmp_s_fu_1059_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_s_fu_2157_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_57_fu_2170_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_800u_32u_s.v:5478]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_800u_32u_s.v:6044]
DSP Report: Generating DSP A_COL_ITER_fu_2235_p2, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP A_COL_ITER_fu_2235_p2.
DSP Report: register A is absorbed into DSP A_COL_ITER_fu_2235_p2.
DSP Report: register A is absorbed into DSP A_COL_ITER_fu_2235_p2.
DSP Report: operator A_COL_ITER_fu_2235_p2 is absorbed into DSP A_COL_ITER_fu_2235_p2.
DSP Report: operator A_COL_ITER_fu_2235_p2 is absorbed into DSP A_COL_ITER_fu_2235_p2.
DSP Report: Generating DSP A_COL_ITER_reg_3241_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP A_COL_ITER_reg_3241_reg.
DSP Report: register A is absorbed into DSP A_COL_ITER_reg_3241_reg.
DSP Report: register A_COL_ITER_reg_3241_reg is absorbed into DSP A_COL_ITER_reg_3241_reg.
DSP Report: operator A_COL_ITER_fu_2235_p2 is absorbed into DSP A_COL_ITER_reg_3241_reg.
DSP Report: operator A_COL_ITER_fu_2235_p2 is absorbed into DSP A_COL_ITER_reg_3241_reg.
DSP Report: Generating DSP A_COL_ITER_fu_2235_p2, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP A_COL_ITER_fu_2235_p2.
DSP Report: register B is absorbed into DSP A_COL_ITER_fu_2235_p2.
DSP Report: register A is absorbed into DSP A_COL_ITER_fu_2235_p2.
DSP Report: register A is absorbed into DSP A_COL_ITER_fu_2235_p2.
DSP Report: operator A_COL_ITER_fu_2235_p2 is absorbed into DSP A_COL_ITER_fu_2235_p2.
DSP Report: operator A_COL_ITER_fu_2235_p2 is absorbed into DSP A_COL_ITER_fu_2235_p2.
DSP Report: Generating DSP A_COL_ITER_reg_3241_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP A_COL_ITER_reg_3241_reg.
DSP Report: register A is absorbed into DSP A_COL_ITER_reg_3241_reg.
DSP Report: register A is absorbed into DSP A_COL_ITER_reg_3241_reg.
DSP Report: register A_COL_ITER_reg_3241_reg is absorbed into DSP A_COL_ITER_reg_3241_reg.
DSP Report: operator A_COL_ITER_fu_2235_p2 is absorbed into DSP A_COL_ITER_reg_3241_reg.
DSP Report: operator A_COL_ITER_fu_2235_p2 is absorbed into DSP A_COL_ITER_reg_3241_reg.
DSP Report: Generating DSP tmp1_fu_2192_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP tmp1_fu_2192_p2.
DSP Report: operator tmp1_fu_2192_p2 is absorbed into DSP tmp1_fu_2192_p2.
DSP Report: operator tmp1_fu_2192_p2 is absorbed into DSP tmp1_fu_2192_p2.
DSP Report: Generating DSP tmp1_fu_2192_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator tmp1_fu_2192_p2 is absorbed into DSP tmp1_fu_2192_p2.
DSP Report: operator tmp1_fu_2192_p2 is absorbed into DSP tmp1_fu_2192_p2.
DSP Report: Generating DSP tmp1_fu_2192_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP tmp1_fu_2192_p2.
DSP Report: register A is absorbed into DSP tmp1_fu_2192_p2.
DSP Report: operator tmp1_fu_2192_p2 is absorbed into DSP tmp1_fu_2192_p2.
DSP Report: operator tmp1_fu_2192_p2 is absorbed into DSP tmp1_fu_2192_p2.
DSP Report: Generating DSP tmp1_fu_2192_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP tmp1_fu_2192_p2.
DSP Report: operator tmp1_fu_2192_p2 is absorbed into DSP tmp1_fu_2192_p2.
DSP Report: operator tmp1_fu_2192_p2 is absorbed into DSP tmp1_fu_2192_p2.
DSP Report: Generating DSP tmp_56_fu_2770_p2, operation Mode is: A2*B2.
DSP Report: register A is absorbed into DSP tmp_56_fu_2770_p2.
DSP Report: register B is absorbed into DSP tmp_56_fu_2770_p2.
DSP Report: operator tmp_56_fu_2770_p2 is absorbed into DSP tmp_56_fu_2770_p2.
DSP Report: operator tmp_56_fu_2770_p2 is absorbed into DSP tmp_56_fu_2770_p2.
DSP Report: Generating DSP tmp_56_fu_2770_p2, operation Mode is: A2*B2.
DSP Report: register A is absorbed into DSP tmp_56_fu_2770_p2.
DSP Report: register B is absorbed into DSP tmp_56_fu_2770_p2.
DSP Report: operator tmp_56_fu_2770_p2 is absorbed into DSP tmp_56_fu_2770_p2.
DSP Report: operator tmp_56_fu_2770_p2 is absorbed into DSP tmp_56_fu_2770_p2.
DSP Report: Generating DSP tmp_56_fu_2770_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP tmp_56_fu_2770_p2.
DSP Report: operator tmp_56_fu_2770_p2 is absorbed into DSP tmp_56_fu_2770_p2.
DSP Report: operator tmp_56_fu_2770_p2 is absorbed into DSP tmp_56_fu_2770_p2.
DSP Report: Generating DSP ret_V_s_reg_3768_reg, operation Mode is: (A2*B2)'.
DSP Report: register B_V_3_24_load_reg_3559_reg is absorbed into DSP ret_V_s_reg_3768_reg.
DSP Report: register A_V_3_24_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP ret_V_s_reg_3768_reg.
DSP Report: register ret_V_s_reg_3768_reg is absorbed into DSP ret_V_s_reg_3768_reg.
DSP Report: operator cifar_10_mul_mul_2iS_U82/cifar_10_mul_mul_2iS_DSP48_0_U/p is absorbed into DSP ret_V_s_reg_3768_reg.
DSP Report: Generating DSP tmp24_reg_3843_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register B_V_3_23_load_reg_3763_reg is absorbed into DSP tmp24_reg_3843_reg.
DSP Report: register A_V_3_23_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP tmp24_reg_3843_reg.
DSP Report: register tmp24_reg_3843_reg is absorbed into DSP tmp24_reg_3843_reg.
DSP Report: operator cifar_10_mac_mula3i2_U95/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP tmp24_reg_3843_reg.
DSP Report: operator cifar_10_mac_mula3i2_U95/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP tmp24_reg_3843_reg.
DSP Report: Generating DSP ret_V_22_reg_3758_reg, operation Mode is: (A2*B2)'.
DSP Report: register B_V_3_22_load_reg_3554_reg is absorbed into DSP ret_V_22_reg_3758_reg.
DSP Report: register A_V_3_22_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP ret_V_22_reg_3758_reg.
DSP Report: register ret_V_22_reg_3758_reg is absorbed into DSP ret_V_22_reg_3758_reg.
DSP Report: operator cifar_10_mul_mul_2iS_U81/cifar_10_mul_mul_2iS_DSP48_0_U/p is absorbed into DSP ret_V_22_reg_3758_reg.
DSP Report: Generating DSP tmp23_reg_3838_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register B_V_3_21_load_reg_3753_reg is absorbed into DSP tmp23_reg_3838_reg.
DSP Report: register A_V_3_21_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP tmp23_reg_3838_reg.
DSP Report: register tmp23_reg_3838_reg is absorbed into DSP tmp23_reg_3838_reg.
DSP Report: operator cifar_10_mac_mula3i2_U94/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP tmp23_reg_3838_reg.
DSP Report: operator cifar_10_mac_mula3i2_U94/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP tmp23_reg_3838_reg.
DSP Report: Generating DSP ret_V_20_reg_3748_reg, operation Mode is: (A2*B2)'.
DSP Report: register B_V_3_20_load_reg_3549_reg is absorbed into DSP ret_V_20_reg_3748_reg.
DSP Report: register A_V_3_20_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP ret_V_20_reg_3748_reg.
DSP Report: register ret_V_20_reg_3748_reg is absorbed into DSP ret_V_20_reg_3748_reg.
DSP Report: operator cifar_10_mul_mul_2iS_U80/cifar_10_mul_mul_2iS_DSP48_0_U/p is absorbed into DSP ret_V_20_reg_3748_reg.
DSP Report: Generating DSP tmp21_reg_3833_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register B_V_3_19_load_reg_3743_reg is absorbed into DSP tmp21_reg_3833_reg.
DSP Report: register A_V_3_19_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP tmp21_reg_3833_reg.
DSP Report: register tmp21_reg_3833_reg is absorbed into DSP tmp21_reg_3833_reg.
DSP Report: operator cifar_10_mac_mula3i2_U93/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP tmp21_reg_3833_reg.
DSP Report: operator cifar_10_mac_mula3i2_U93/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP tmp21_reg_3833_reg.
DSP Report: Generating DSP cifar_10_mac_mula3i2_U98/cifar_10_mac_mula3i2_DSP48_1_U/p, operation Mode is: PCIN+A''*B2.
DSP Report: register B_V_3_18_load_reg_3798_reg is absorbed into DSP cifar_10_mac_mula3i2_U98/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: register A_V_3_18_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP cifar_10_mac_mula3i2_U98/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: register A_V_3_18_load_reg_3793_reg is absorbed into DSP cifar_10_mac_mula3i2_U98/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: operator cifar_10_mac_mula3i2_U98/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP cifar_10_mac_mula3i2_U98/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: operator cifar_10_mac_mula3i2_U98/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP cifar_10_mac_mula3i2_U98/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: Generating DSP ret_V_17_reg_3738_reg, operation Mode is: (A2*B2)'.
DSP Report: register B_V_3_17_load_reg_3544_reg is absorbed into DSP ret_V_17_reg_3738_reg.
DSP Report: register A_V_3_17_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP ret_V_17_reg_3738_reg.
DSP Report: register ret_V_17_reg_3738_reg is absorbed into DSP ret_V_17_reg_3738_reg.
DSP Report: operator cifar_10_mul_mul_2iS_U79/cifar_10_mul_mul_2iS_DSP48_0_U/p is absorbed into DSP ret_V_17_reg_3738_reg.
DSP Report: Generating DSP cifar_10_mac_mula3i2_U92/cifar_10_mac_mula3i2_DSP48_1_U/p, operation Mode is: PCIN+A''*B2.
DSP Report: register B_V_3_16_load_reg_3733_reg is absorbed into DSP cifar_10_mac_mula3i2_U92/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: register A_V_3_16_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP cifar_10_mac_mula3i2_U92/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: register A_V_3_16_load_reg_3728_reg is absorbed into DSP cifar_10_mac_mula3i2_U92/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: operator cifar_10_mac_mula3i2_U92/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP cifar_10_mac_mula3i2_U92/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: operator cifar_10_mac_mula3i2_U92/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP cifar_10_mac_mula3i2_U92/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: Generating DSP tmp17_reg_3828_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register B_V_3_15_load_reg_3723_reg is absorbed into DSP tmp17_reg_3828_reg.
DSP Report: register A_V_3_15_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP tmp17_reg_3828_reg.
DSP Report: register tmp17_reg_3828_reg is absorbed into DSP tmp17_reg_3828_reg.
DSP Report: operator cifar_10_mac_mula3i2_U91/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP tmp17_reg_3828_reg.
DSP Report: operator cifar_10_mac_mula3i2_U91/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP tmp17_reg_3828_reg.
DSP Report: Generating DSP ret_V_14_reg_3718_reg, operation Mode is: (A2*B2)'.
DSP Report: register B_V_3_14_load_reg_3539_reg is absorbed into DSP ret_V_14_reg_3718_reg.
DSP Report: register A_V_3_14_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP ret_V_14_reg_3718_reg.
DSP Report: register ret_V_14_reg_3718_reg is absorbed into DSP ret_V_14_reg_3718_reg.
DSP Report: operator cifar_10_mul_mul_2iS_U78/cifar_10_mul_mul_2iS_DSP48_0_U/p is absorbed into DSP ret_V_14_reg_3718_reg.
DSP Report: Generating DSP cifar_10_mac_mula3i2_U90/cifar_10_mac_mula3i2_DSP48_1_U/p, operation Mode is: PCIN+A''*B2.
DSP Report: register B_V_3_13_load_reg_3713_reg is absorbed into DSP cifar_10_mac_mula3i2_U90/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: register A_V_3_13_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP cifar_10_mac_mula3i2_U90/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: register A_V_3_13_load_reg_3708_reg is absorbed into DSP cifar_10_mac_mula3i2_U90/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: operator cifar_10_mac_mula3i2_U90/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP cifar_10_mac_mula3i2_U90/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: operator cifar_10_mac_mula3i2_U90/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP cifar_10_mac_mula3i2_U90/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: Generating DSP tmp15_reg_3823_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register B_V_3_12_load_reg_3703_reg is absorbed into DSP tmp15_reg_3823_reg.
DSP Report: register A_V_3_12_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP tmp15_reg_3823_reg.
DSP Report: register tmp15_reg_3823_reg is absorbed into DSP tmp15_reg_3823_reg.
DSP Report: operator cifar_10_mac_mula3i2_U89/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP tmp15_reg_3823_reg.
DSP Report: operator cifar_10_mac_mula3i2_U89/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP tmp15_reg_3823_reg.
DSP Report: Generating DSP ret_V_11_reg_3698_reg, operation Mode is: (A2*B2)'.
DSP Report: register B_V_3_11_load_reg_3534_reg is absorbed into DSP ret_V_11_reg_3698_reg.
DSP Report: register A_V_3_11_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP ret_V_11_reg_3698_reg.
DSP Report: register ret_V_11_reg_3698_reg is absorbed into DSP ret_V_11_reg_3698_reg.
DSP Report: operator cifar_10_mul_mul_2iS_U77/cifar_10_mul_mul_2iS_DSP48_0_U/p is absorbed into DSP ret_V_11_reg_3698_reg.
DSP Report: Generating DSP tmp12_reg_3818_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register B_V_3_10_load_reg_3693_reg is absorbed into DSP tmp12_reg_3818_reg.
DSP Report: register A_V_3_10_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP tmp12_reg_3818_reg.
DSP Report: register tmp12_reg_3818_reg is absorbed into DSP tmp12_reg_3818_reg.
DSP Report: operator cifar_10_mac_mula3i2_U88/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP tmp12_reg_3818_reg.
DSP Report: operator cifar_10_mac_mula3i2_U88/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP tmp12_reg_3818_reg.
DSP Report: Generating DSP cifar_10_mac_mula3i2_U97/cifar_10_mac_mula3i2_DSP48_1_U/p, operation Mode is: PCIN+A''*B2.
DSP Report: register B_V_3_9_load_reg_3788_reg is absorbed into DSP cifar_10_mac_mula3i2_U97/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: register A_V_3_9_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP cifar_10_mac_mula3i2_U97/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: register A_V_3_9_load_reg_3783_reg is absorbed into DSP cifar_10_mac_mula3i2_U97/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: operator cifar_10_mac_mula3i2_U97/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP cifar_10_mac_mula3i2_U97/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: operator cifar_10_mac_mula3i2_U97/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP cifar_10_mac_mula3i2_U97/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: Generating DSP ret_V_8_reg_3688_reg, operation Mode is: (A2*B2)'.
DSP Report: register B_V_3_8_load_reg_3529_reg is absorbed into DSP ret_V_8_reg_3688_reg.
DSP Report: register A_V_3_8_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP ret_V_8_reg_3688_reg.
DSP Report: register ret_V_8_reg_3688_reg is absorbed into DSP ret_V_8_reg_3688_reg.
DSP Report: operator cifar_10_mul_mul_2iS_U76/cifar_10_mul_mul_2iS_DSP48_0_U/p is absorbed into DSP ret_V_8_reg_3688_reg.
DSP Report: Generating DSP tmp10_reg_3813_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register B_V_3_7_load_reg_3683_reg is absorbed into DSP tmp10_reg_3813_reg.
DSP Report: register A_V_3_7_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP tmp10_reg_3813_reg.
DSP Report: register tmp10_reg_3813_reg is absorbed into DSP tmp10_reg_3813_reg.
DSP Report: operator cifar_10_mac_mula3i2_U87/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP tmp10_reg_3813_reg.
DSP Report: operator cifar_10_mac_mula3i2_U87/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP tmp10_reg_3813_reg.
DSP Report: Generating DSP cifar_10_mac_mula3i2_U96/cifar_10_mac_mula3i2_DSP48_1_U/p, operation Mode is: PCIN+A''*B2.
DSP Report: register B_V_3_6_load_reg_3778_reg is absorbed into DSP cifar_10_mac_mula3i2_U96/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: register A_V_3_6_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP cifar_10_mac_mula3i2_U96/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: register A_V_3_6_load_reg_3773_reg is absorbed into DSP cifar_10_mac_mula3i2_U96/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: operator cifar_10_mac_mula3i2_U96/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP cifar_10_mac_mula3i2_U96/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: operator cifar_10_mac_mula3i2_U96/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP cifar_10_mac_mula3i2_U96/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: Generating DSP ret_V_5_reg_3678_reg, operation Mode is: (A2*B2)'.
DSP Report: register B_V_3_5_load_reg_3524_reg is absorbed into DSP ret_V_5_reg_3678_reg.
DSP Report: register A_V_3_5_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP ret_V_5_reg_3678_reg.
DSP Report: register ret_V_5_reg_3678_reg is absorbed into DSP ret_V_5_reg_3678_reg.
DSP Report: operator cifar_10_mul_mul_2iS_U75/cifar_10_mul_mul_2iS_DSP48_0_U/p is absorbed into DSP ret_V_5_reg_3678_reg.
DSP Report: Generating DSP cifar_10_mac_mula3i2_U86/cifar_10_mac_mula3i2_DSP48_1_U/p, operation Mode is: PCIN+A''*B2.
DSP Report: register B_V_3_4_load_reg_3673_reg is absorbed into DSP cifar_10_mac_mula3i2_U86/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: register A_V_3_4_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP cifar_10_mac_mula3i2_U86/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: register A_V_3_4_load_reg_3668_reg is absorbed into DSP cifar_10_mac_mula3i2_U86/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: operator cifar_10_mac_mula3i2_U86/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP cifar_10_mac_mula3i2_U86/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: operator cifar_10_mac_mula3i2_U86/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP cifar_10_mac_mula3i2_U86/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: Generating DSP tmp6_reg_3808_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register B_V_3_3_load_reg_3663_reg is absorbed into DSP tmp6_reg_3808_reg.
DSP Report: register A_V_3_3_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP tmp6_reg_3808_reg.
DSP Report: register tmp6_reg_3808_reg is absorbed into DSP tmp6_reg_3808_reg.
DSP Report: operator cifar_10_mac_mula3i2_U85/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP tmp6_reg_3808_reg.
DSP Report: operator cifar_10_mac_mula3i2_U85/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP tmp6_reg_3808_reg.
DSP Report: Generating DSP ret_V_2_reg_3658_reg, operation Mode is: (A2*B2)'.
DSP Report: register B_V_3_2_load_reg_3519_reg is absorbed into DSP ret_V_2_reg_3658_reg.
DSP Report: register A_V_3_2_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP ret_V_2_reg_3658_reg.
DSP Report: register ret_V_2_reg_3658_reg is absorbed into DSP ret_V_2_reg_3658_reg.
DSP Report: operator cifar_10_mul_mul_2iS_U74/cifar_10_mul_mul_2iS_DSP48_0_U/p is absorbed into DSP ret_V_2_reg_3658_reg.
DSP Report: Generating DSP cifar_10_mac_mula3i2_U84/cifar_10_mac_mula3i2_DSP48_1_U/p, operation Mode is: PCIN+A''*B2.
DSP Report: register B_V_3_1_load_reg_3653_reg is absorbed into DSP cifar_10_mac_mula3i2_U84/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: register A_V_3_1_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP cifar_10_mac_mula3i2_U84/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: register A_V_3_1_load_reg_3648_reg is absorbed into DSP cifar_10_mac_mula3i2_U84/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: operator cifar_10_mac_mula3i2_U84/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP cifar_10_mac_mula3i2_U84/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: operator cifar_10_mac_mula3i2_U84/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP cifar_10_mac_mula3i2_U84/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: Generating DSP tmp4_reg_3803_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register B_V_3_0_load_reg_3643_reg is absorbed into DSP tmp4_reg_3803_reg.
DSP Report: register A_V_3_0_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP tmp4_reg_3803_reg.
DSP Report: register tmp4_reg_3803_reg is absorbed into DSP tmp4_reg_3803_reg.
DSP Report: operator cifar_10_mac_mula3i2_U83/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP tmp4_reg_3803_reg.
DSP Report: operator cifar_10_mac_mula3i2_U83/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP tmp4_reg_3803_reg.
INFO: [Synth 8-5545] ROM "tmp_33_fu_763_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_s_fu_718_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/pool_2u_32u_16u_s.v:1631]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/pool_2u_32u_16u_s.v:1623]
DSP Report: Generating DSP bound7_fu_917_p2, operation Mode is: A''*B.
DSP Report: register A is absorbed into DSP bound7_fu_917_p2.
DSP Report: register A is absorbed into DSP bound7_fu_917_p2.
DSP Report: operator bound7_fu_917_p2 is absorbed into DSP bound7_fu_917_p2.
DSP Report: operator bound7_fu_917_p2 is absorbed into DSP bound7_fu_917_p2.
DSP Report: Generating DSP bound7_reg_1250_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register B is absorbed into DSP bound7_reg_1250_reg.
DSP Report: register B is absorbed into DSP bound7_reg_1250_reg.
DSP Report: register bound7_reg_1250_reg is absorbed into DSP bound7_reg_1250_reg.
DSP Report: operator bound7_fu_917_p2 is absorbed into DSP bound7_reg_1250_reg.
DSP Report: operator bound7_fu_917_p2 is absorbed into DSP bound7_reg_1250_reg.
DSP Report: Generating DSP bound7_fu_917_p2, operation Mode is: A2*B''.
DSP Report: register B is absorbed into DSP bound7_fu_917_p2.
DSP Report: register B is absorbed into DSP bound7_fu_917_p2.
DSP Report: register A is absorbed into DSP bound7_fu_917_p2.
DSP Report: operator bound7_fu_917_p2 is absorbed into DSP bound7_fu_917_p2.
DSP Report: operator bound7_fu_917_p2 is absorbed into DSP bound7_fu_917_p2.
DSP Report: Generating DSP bound7_reg_1250_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register B is absorbed into DSP bound7_reg_1250_reg.
DSP Report: register B is absorbed into DSP bound7_reg_1250_reg.
DSP Report: register A is absorbed into DSP bound7_reg_1250_reg.
DSP Report: register bound7_reg_1250_reg is absorbed into DSP bound7_reg_1250_reg.
DSP Report: operator bound7_fu_917_p2 is absorbed into DSP bound7_reg_1250_reg.
DSP Report: operator bound7_fu_917_p2 is absorbed into DSP bound7_reg_1250_reg.
DSP Report: Generating DSP bound6_fu_908_p2, operation Mode is: A2*B''.
DSP Report: register B is absorbed into DSP bound6_fu_908_p2.
DSP Report: register B is absorbed into DSP bound6_fu_908_p2.
DSP Report: register A is absorbed into DSP bound6_fu_908_p2.
DSP Report: operator bound6_fu_908_p2 is absorbed into DSP bound6_fu_908_p2.
DSP Report: operator bound6_fu_908_p2 is absorbed into DSP bound6_fu_908_p2.
DSP Report: Generating DSP bound6_reg_1245_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register B is absorbed into DSP bound6_reg_1245_reg.
DSP Report: register B is absorbed into DSP bound6_reg_1245_reg.
DSP Report: register A is absorbed into DSP bound6_reg_1245_reg.
DSP Report: register bound6_reg_1245_reg is absorbed into DSP bound6_reg_1245_reg.
DSP Report: operator bound6_fu_908_p2 is absorbed into DSP bound6_reg_1245_reg.
DSP Report: operator bound6_fu_908_p2 is absorbed into DSP bound6_reg_1245_reg.
DSP Report: Generating DSP bound6_fu_908_p2, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP bound6_fu_908_p2.
DSP Report: register A is absorbed into DSP bound6_fu_908_p2.
DSP Report: register A is absorbed into DSP bound6_fu_908_p2.
DSP Report: operator bound6_fu_908_p2 is absorbed into DSP bound6_fu_908_p2.
DSP Report: operator bound6_fu_908_p2 is absorbed into DSP bound6_fu_908_p2.
DSP Report: Generating DSP bound6_reg_1245_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP bound6_reg_1245_reg.
DSP Report: register A is absorbed into DSP bound6_reg_1245_reg.
DSP Report: register A is absorbed into DSP bound6_reg_1245_reg.
DSP Report: register bound6_reg_1245_reg is absorbed into DSP bound6_reg_1245_reg.
DSP Report: operator bound6_fu_908_p2 is absorbed into DSP bound6_reg_1245_reg.
DSP Report: operator bound6_fu_908_p2 is absorbed into DSP bound6_reg_1245_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_233_reg_2732_reg' and it is trimmed from '25' to '7' bits. [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SCIG_1.v:1293]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_231_reg_2722_reg' and it is trimmed from '27' to '9' bits. [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SCIG_1.v:1291]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_232_reg_2727_reg' and it is trimmed from '27' to '9' bits. [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SCIG_1.v:1292]
INFO: [Synth 8-5545] ROM "tmp_s_fu_1055_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_s_fu_2161_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_48_fu_2174_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_800u_64u_s.v:5478]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/SMM_1u_800u_64u_s.v:6044]
DSP Report: Generating DSP A_COL_ITER_fu_2239_p2, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP A_COL_ITER_fu_2239_p2.
DSP Report: register A is absorbed into DSP A_COL_ITER_fu_2239_p2.
DSP Report: register A is absorbed into DSP A_COL_ITER_fu_2239_p2.
DSP Report: operator A_COL_ITER_fu_2239_p2 is absorbed into DSP A_COL_ITER_fu_2239_p2.
DSP Report: operator A_COL_ITER_fu_2239_p2 is absorbed into DSP A_COL_ITER_fu_2239_p2.
DSP Report: Generating DSP A_COL_ITER_reg_3245_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP A_COL_ITER_reg_3245_reg.
DSP Report: register A is absorbed into DSP A_COL_ITER_reg_3245_reg.
DSP Report: register A_COL_ITER_reg_3245_reg is absorbed into DSP A_COL_ITER_reg_3245_reg.
DSP Report: operator A_COL_ITER_fu_2239_p2 is absorbed into DSP A_COL_ITER_reg_3245_reg.
DSP Report: operator A_COL_ITER_fu_2239_p2 is absorbed into DSP A_COL_ITER_reg_3245_reg.
DSP Report: Generating DSP A_COL_ITER_fu_2239_p2, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP A_COL_ITER_fu_2239_p2.
DSP Report: register B is absorbed into DSP A_COL_ITER_fu_2239_p2.
DSP Report: register A is absorbed into DSP A_COL_ITER_fu_2239_p2.
DSP Report: register A is absorbed into DSP A_COL_ITER_fu_2239_p2.
DSP Report: operator A_COL_ITER_fu_2239_p2 is absorbed into DSP A_COL_ITER_fu_2239_p2.
DSP Report: operator A_COL_ITER_fu_2239_p2 is absorbed into DSP A_COL_ITER_fu_2239_p2.
DSP Report: Generating DSP A_COL_ITER_reg_3245_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP A_COL_ITER_reg_3245_reg.
DSP Report: register A is absorbed into DSP A_COL_ITER_reg_3245_reg.
DSP Report: register A is absorbed into DSP A_COL_ITER_reg_3245_reg.
DSP Report: register A_COL_ITER_reg_3245_reg is absorbed into DSP A_COL_ITER_reg_3245_reg.
DSP Report: operator A_COL_ITER_fu_2239_p2 is absorbed into DSP A_COL_ITER_reg_3245_reg.
DSP Report: operator A_COL_ITER_fu_2239_p2 is absorbed into DSP A_COL_ITER_reg_3245_reg.
DSP Report: Generating DSP tmp1_fu_2196_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP tmp1_fu_2196_p2.
DSP Report: operator tmp1_fu_2196_p2 is absorbed into DSP tmp1_fu_2196_p2.
DSP Report: operator tmp1_fu_2196_p2 is absorbed into DSP tmp1_fu_2196_p2.
DSP Report: Generating DSP tmp1_fu_2196_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator tmp1_fu_2196_p2 is absorbed into DSP tmp1_fu_2196_p2.
DSP Report: operator tmp1_fu_2196_p2 is absorbed into DSP tmp1_fu_2196_p2.
DSP Report: Generating DSP tmp1_fu_2196_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP tmp1_fu_2196_p2.
DSP Report: register A is absorbed into DSP tmp1_fu_2196_p2.
DSP Report: operator tmp1_fu_2196_p2 is absorbed into DSP tmp1_fu_2196_p2.
DSP Report: operator tmp1_fu_2196_p2 is absorbed into DSP tmp1_fu_2196_p2.
DSP Report: Generating DSP tmp1_fu_2196_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP tmp1_fu_2196_p2.
DSP Report: operator tmp1_fu_2196_p2 is absorbed into DSP tmp1_fu_2196_p2.
DSP Report: operator tmp1_fu_2196_p2 is absorbed into DSP tmp1_fu_2196_p2.
DSP Report: Generating DSP tmp_46_fu_2774_p2, operation Mode is: A2*B2.
DSP Report: register A is absorbed into DSP tmp_46_fu_2774_p2.
DSP Report: register B is absorbed into DSP tmp_46_fu_2774_p2.
DSP Report: operator tmp_46_fu_2774_p2 is absorbed into DSP tmp_46_fu_2774_p2.
DSP Report: operator tmp_46_fu_2774_p2 is absorbed into DSP tmp_46_fu_2774_p2.
DSP Report: Generating DSP tmp_46_fu_2774_p2, operation Mode is: A2*B2.
DSP Report: register A is absorbed into DSP tmp_46_fu_2774_p2.
DSP Report: register B is absorbed into DSP tmp_46_fu_2774_p2.
DSP Report: operator tmp_46_fu_2774_p2 is absorbed into DSP tmp_46_fu_2774_p2.
DSP Report: operator tmp_46_fu_2774_p2 is absorbed into DSP tmp_46_fu_2774_p2.
DSP Report: Generating DSP tmp_46_fu_2774_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP tmp_46_fu_2774_p2.
DSP Report: operator tmp_46_fu_2774_p2 is absorbed into DSP tmp_46_fu_2774_p2.
DSP Report: operator tmp_46_fu_2774_p2 is absorbed into DSP tmp_46_fu_2774_p2.
DSP Report: Generating DSP ret_V_23_reg_3772_reg, operation Mode is: (A2*B2)'.
DSP Report: register B_V_4_24_load_reg_3563_reg is absorbed into DSP ret_V_23_reg_3772_reg.
DSP Report: register A_V_4_24_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP ret_V_23_reg_3772_reg.
DSP Report: register ret_V_23_reg_3772_reg is absorbed into DSP ret_V_23_reg_3772_reg.
DSP Report: operator cifar_10_mul_mul_2iS_U127/cifar_10_mul_mul_2iS_DSP48_0_U/p is absorbed into DSP ret_V_23_reg_3772_reg.
DSP Report: Generating DSP tmp24_reg_3847_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register B_V_4_23_load_reg_3767_reg is absorbed into DSP tmp24_reg_3847_reg.
DSP Report: register A_V_4_23_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP tmp24_reg_3847_reg.
DSP Report: register tmp24_reg_3847_reg is absorbed into DSP tmp24_reg_3847_reg.
DSP Report: operator cifar_10_mac_mula3i2_U140/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP tmp24_reg_3847_reg.
DSP Report: operator cifar_10_mac_mula3i2_U140/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP tmp24_reg_3847_reg.
DSP Report: Generating DSP ret_V_21_reg_3762_reg, operation Mode is: (A2*B2)'.
DSP Report: register B_V_4_22_load_reg_3558_reg is absorbed into DSP ret_V_21_reg_3762_reg.
DSP Report: register A_V_4_22_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP ret_V_21_reg_3762_reg.
DSP Report: register ret_V_21_reg_3762_reg is absorbed into DSP ret_V_21_reg_3762_reg.
DSP Report: operator cifar_10_mul_mul_2iS_U126/cifar_10_mul_mul_2iS_DSP48_0_U/p is absorbed into DSP ret_V_21_reg_3762_reg.
DSP Report: Generating DSP tmp23_reg_3842_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register B_V_4_21_load_reg_3757_reg is absorbed into DSP tmp23_reg_3842_reg.
DSP Report: register A_V_4_21_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP tmp23_reg_3842_reg.
DSP Report: register tmp23_reg_3842_reg is absorbed into DSP tmp23_reg_3842_reg.
DSP Report: operator cifar_10_mac_mula3i2_U139/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP tmp23_reg_3842_reg.
DSP Report: operator cifar_10_mac_mula3i2_U139/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP tmp23_reg_3842_reg.
DSP Report: Generating DSP ret_V_19_reg_3752_reg, operation Mode is: (A2*B2)'.
DSP Report: register B_V_4_20_load_reg_3553_reg is absorbed into DSP ret_V_19_reg_3752_reg.
DSP Report: register A_V_4_20_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP ret_V_19_reg_3752_reg.
DSP Report: register ret_V_19_reg_3752_reg is absorbed into DSP ret_V_19_reg_3752_reg.
DSP Report: operator cifar_10_mul_mul_2iS_U125/cifar_10_mul_mul_2iS_DSP48_0_U/p is absorbed into DSP ret_V_19_reg_3752_reg.
DSP Report: Generating DSP tmp21_reg_3837_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register B_V_4_19_load_reg_3747_reg is absorbed into DSP tmp21_reg_3837_reg.
DSP Report: register A_V_4_19_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP tmp21_reg_3837_reg.
DSP Report: register tmp21_reg_3837_reg is absorbed into DSP tmp21_reg_3837_reg.
DSP Report: operator cifar_10_mac_mula3i2_U138/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP tmp21_reg_3837_reg.
DSP Report: operator cifar_10_mac_mula3i2_U138/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP tmp21_reg_3837_reg.
DSP Report: Generating DSP cifar_10_mac_mula3i2_U143/cifar_10_mac_mula3i2_DSP48_1_U/p, operation Mode is: PCIN+A''*B2.
DSP Report: register B_V_4_18_load_reg_3802_reg is absorbed into DSP cifar_10_mac_mula3i2_U143/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: register A_V_4_18_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP cifar_10_mac_mula3i2_U143/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: register A_V_4_18_load_reg_3797_reg is absorbed into DSP cifar_10_mac_mula3i2_U143/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: operator cifar_10_mac_mula3i2_U143/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP cifar_10_mac_mula3i2_U143/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: operator cifar_10_mac_mula3i2_U143/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP cifar_10_mac_mula3i2_U143/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: Generating DSP ret_V_16_reg_3742_reg, operation Mode is: (A2*B2)'.
DSP Report: register B_V_4_17_load_reg_3548_reg is absorbed into DSP ret_V_16_reg_3742_reg.
DSP Report: register A_V_4_17_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP ret_V_16_reg_3742_reg.
DSP Report: register ret_V_16_reg_3742_reg is absorbed into DSP ret_V_16_reg_3742_reg.
DSP Report: operator cifar_10_mul_mul_2iS_U124/cifar_10_mul_mul_2iS_DSP48_0_U/p is absorbed into DSP ret_V_16_reg_3742_reg.
DSP Report: Generating DSP cifar_10_mac_mula3i2_U137/cifar_10_mac_mula3i2_DSP48_1_U/p, operation Mode is: PCIN+A''*B2.
DSP Report: register B_V_4_16_load_reg_3737_reg is absorbed into DSP cifar_10_mac_mula3i2_U137/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: register A_V_4_16_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP cifar_10_mac_mula3i2_U137/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: register A_V_4_16_load_reg_3732_reg is absorbed into DSP cifar_10_mac_mula3i2_U137/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: operator cifar_10_mac_mula3i2_U137/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP cifar_10_mac_mula3i2_U137/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: operator cifar_10_mac_mula3i2_U137/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP cifar_10_mac_mula3i2_U137/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: Generating DSP tmp17_reg_3832_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register B_V_4_15_load_reg_3727_reg is absorbed into DSP tmp17_reg_3832_reg.
DSP Report: register A_V_4_15_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP tmp17_reg_3832_reg.
DSP Report: register tmp17_reg_3832_reg is absorbed into DSP tmp17_reg_3832_reg.
DSP Report: operator cifar_10_mac_mula3i2_U136/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP tmp17_reg_3832_reg.
DSP Report: operator cifar_10_mac_mula3i2_U136/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP tmp17_reg_3832_reg.
DSP Report: Generating DSP ret_V_13_reg_3722_reg, operation Mode is: (A2*B2)'.
DSP Report: register B_V_4_14_load_reg_3543_reg is absorbed into DSP ret_V_13_reg_3722_reg.
DSP Report: register A_V_4_14_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP ret_V_13_reg_3722_reg.
DSP Report: register ret_V_13_reg_3722_reg is absorbed into DSP ret_V_13_reg_3722_reg.
DSP Report: operator cifar_10_mul_mul_2iS_U123/cifar_10_mul_mul_2iS_DSP48_0_U/p is absorbed into DSP ret_V_13_reg_3722_reg.
DSP Report: Generating DSP cifar_10_mac_mula3i2_U135/cifar_10_mac_mula3i2_DSP48_1_U/p, operation Mode is: PCIN+A''*B2.
DSP Report: register B_V_4_13_load_reg_3717_reg is absorbed into DSP cifar_10_mac_mula3i2_U135/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: register A_V_4_13_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP cifar_10_mac_mula3i2_U135/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: register A_V_4_13_load_reg_3712_reg is absorbed into DSP cifar_10_mac_mula3i2_U135/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: operator cifar_10_mac_mula3i2_U135/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP cifar_10_mac_mula3i2_U135/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: operator cifar_10_mac_mula3i2_U135/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP cifar_10_mac_mula3i2_U135/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: Generating DSP tmp15_reg_3827_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register B_V_4_12_load_reg_3707_reg is absorbed into DSP tmp15_reg_3827_reg.
DSP Report: register A_V_4_12_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP tmp15_reg_3827_reg.
DSP Report: register tmp15_reg_3827_reg is absorbed into DSP tmp15_reg_3827_reg.
DSP Report: operator cifar_10_mac_mula3i2_U134/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP tmp15_reg_3827_reg.
DSP Report: operator cifar_10_mac_mula3i2_U134/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP tmp15_reg_3827_reg.
DSP Report: Generating DSP ret_V_10_reg_3702_reg, operation Mode is: (A2*B2)'.
DSP Report: register B_V_4_11_load_reg_3538_reg is absorbed into DSP ret_V_10_reg_3702_reg.
DSP Report: register A_V_4_11_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP ret_V_10_reg_3702_reg.
DSP Report: register ret_V_10_reg_3702_reg is absorbed into DSP ret_V_10_reg_3702_reg.
DSP Report: operator cifar_10_mul_mul_2iS_U122/cifar_10_mul_mul_2iS_DSP48_0_U/p is absorbed into DSP ret_V_10_reg_3702_reg.
DSP Report: Generating DSP tmp12_reg_3822_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register B_V_4_10_load_reg_3697_reg is absorbed into DSP tmp12_reg_3822_reg.
DSP Report: register A_V_4_10_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP tmp12_reg_3822_reg.
DSP Report: register tmp12_reg_3822_reg is absorbed into DSP tmp12_reg_3822_reg.
DSP Report: operator cifar_10_mac_mula3i2_U133/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP tmp12_reg_3822_reg.
DSP Report: operator cifar_10_mac_mula3i2_U133/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP tmp12_reg_3822_reg.
DSP Report: Generating DSP cifar_10_mac_mula3i2_U142/cifar_10_mac_mula3i2_DSP48_1_U/p, operation Mode is: PCIN+A''*B2.
DSP Report: register B_V_4_9_load_reg_3792_reg is absorbed into DSP cifar_10_mac_mula3i2_U142/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: register A_V_4_9_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP cifar_10_mac_mula3i2_U142/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: register A_V_4_9_load_reg_3787_reg is absorbed into DSP cifar_10_mac_mula3i2_U142/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: operator cifar_10_mac_mula3i2_U142/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP cifar_10_mac_mula3i2_U142/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: operator cifar_10_mac_mula3i2_U142/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP cifar_10_mac_mula3i2_U142/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: Generating DSP ret_V_8_reg_3692_reg, operation Mode is: (A2*B2)'.
DSP Report: register B_V_4_8_load_reg_3533_reg is absorbed into DSP ret_V_8_reg_3692_reg.
DSP Report: register A_V_4_8_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP ret_V_8_reg_3692_reg.
DSP Report: register ret_V_8_reg_3692_reg is absorbed into DSP ret_V_8_reg_3692_reg.
DSP Report: operator cifar_10_mul_mul_2iS_U121/cifar_10_mul_mul_2iS_DSP48_0_U/p is absorbed into DSP ret_V_8_reg_3692_reg.
DSP Report: Generating DSP tmp10_reg_3817_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register B_V_4_7_load_reg_3687_reg is absorbed into DSP tmp10_reg_3817_reg.
DSP Report: register A_V_4_7_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP tmp10_reg_3817_reg.
DSP Report: register tmp10_reg_3817_reg is absorbed into DSP tmp10_reg_3817_reg.
DSP Report: operator cifar_10_mac_mula3i2_U132/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP tmp10_reg_3817_reg.
DSP Report: operator cifar_10_mac_mula3i2_U132/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP tmp10_reg_3817_reg.
DSP Report: Generating DSP cifar_10_mac_mula3i2_U141/cifar_10_mac_mula3i2_DSP48_1_U/p, operation Mode is: PCIN+A''*B2.
DSP Report: register B_V_4_6_load_reg_3782_reg is absorbed into DSP cifar_10_mac_mula3i2_U141/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: register A_V_4_6_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP cifar_10_mac_mula3i2_U141/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: register A_V_4_6_load_reg_3777_reg is absorbed into DSP cifar_10_mac_mula3i2_U141/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: operator cifar_10_mac_mula3i2_U141/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP cifar_10_mac_mula3i2_U141/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: operator cifar_10_mac_mula3i2_U141/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP cifar_10_mac_mula3i2_U141/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: Generating DSP ret_V_5_reg_3682_reg, operation Mode is: (A2*B2)'.
DSP Report: register B_V_4_5_load_reg_3528_reg is absorbed into DSP ret_V_5_reg_3682_reg.
DSP Report: register A_V_4_5_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP ret_V_5_reg_3682_reg.
DSP Report: register ret_V_5_reg_3682_reg is absorbed into DSP ret_V_5_reg_3682_reg.
DSP Report: operator cifar_10_mul_mul_2iS_U120/cifar_10_mul_mul_2iS_DSP48_0_U/p is absorbed into DSP ret_V_5_reg_3682_reg.
DSP Report: Generating DSP cifar_10_mac_mula3i2_U131/cifar_10_mac_mula3i2_DSP48_1_U/p, operation Mode is: PCIN+A''*B2.
DSP Report: register B_V_4_4_load_reg_3677_reg is absorbed into DSP cifar_10_mac_mula3i2_U131/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: register A_V_4_4_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP cifar_10_mac_mula3i2_U131/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: register A_V_4_4_load_reg_3672_reg is absorbed into DSP cifar_10_mac_mula3i2_U131/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: operator cifar_10_mac_mula3i2_U131/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP cifar_10_mac_mula3i2_U131/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: operator cifar_10_mac_mula3i2_U131/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP cifar_10_mac_mula3i2_U131/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: Generating DSP tmp6_reg_3812_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register B_V_4_3_load_reg_3667_reg is absorbed into DSP tmp6_reg_3812_reg.
DSP Report: register A_V_4_3_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP tmp6_reg_3812_reg.
DSP Report: register tmp6_reg_3812_reg is absorbed into DSP tmp6_reg_3812_reg.
DSP Report: operator cifar_10_mac_mula3i2_U130/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP tmp6_reg_3812_reg.
DSP Report: operator cifar_10_mac_mula3i2_U130/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP tmp6_reg_3812_reg.
DSP Report: Generating DSP ret_V_2_reg_3662_reg, operation Mode is: (A2*B2)'.
DSP Report: register B_V_4_2_load_reg_3523_reg is absorbed into DSP ret_V_2_reg_3662_reg.
DSP Report: register A_V_4_2_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP ret_V_2_reg_3662_reg.
DSP Report: register ret_V_2_reg_3662_reg is absorbed into DSP ret_V_2_reg_3662_reg.
DSP Report: operator cifar_10_mul_mul_2iS_U119/cifar_10_mul_mul_2iS_DSP48_0_U/p is absorbed into DSP ret_V_2_reg_3662_reg.
DSP Report: Generating DSP cifar_10_mac_mula3i2_U129/cifar_10_mac_mula3i2_DSP48_1_U/p, operation Mode is: PCIN+A''*B2.
DSP Report: register B_V_4_1_load_reg_3657_reg is absorbed into DSP cifar_10_mac_mula3i2_U129/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: register A_V_4_1_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP cifar_10_mac_mula3i2_U129/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: register A_V_4_1_load_reg_3652_reg is absorbed into DSP cifar_10_mac_mula3i2_U129/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: operator cifar_10_mac_mula3i2_U129/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP cifar_10_mac_mula3i2_U129/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: operator cifar_10_mac_mula3i2_U129/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP cifar_10_mac_mula3i2_U129/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: Generating DSP tmp4_reg_3807_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register B_V_4_0_load_reg_3647_reg is absorbed into DSP tmp4_reg_3807_reg.
DSP Report: register A_V_4_0_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP tmp4_reg_3807_reg.
DSP Report: register tmp4_reg_3807_reg is absorbed into DSP tmp4_reg_3807_reg.
DSP Report: operator cifar_10_mac_mula3i2_U128/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP tmp4_reg_3807_reg.
DSP Report: operator cifar_10_mac_mula3i2_U128/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP tmp4_reg_3807_reg.
INFO: [Synth 8-5545] ROM "tmp_5_fu_1049_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_s_fu_1004_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/pool_2u_64u_8u_s.v:1875]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/pool_2u_64u_8u_s.v:1867]
DSP Report: Generating DSP bound2_fu_1147_p2, operation Mode is: A''*B.
DSP Report: register A is absorbed into DSP bound2_fu_1147_p2.
DSP Report: register A is absorbed into DSP bound2_fu_1147_p2.
DSP Report: operator bound2_fu_1147_p2 is absorbed into DSP bound2_fu_1147_p2.
DSP Report: operator bound2_fu_1147_p2 is absorbed into DSP bound2_fu_1147_p2.
DSP Report: Generating DSP bound2_reg_1476_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register B is absorbed into DSP bound2_reg_1476_reg.
DSP Report: register B is absorbed into DSP bound2_reg_1476_reg.
DSP Report: register bound2_reg_1476_reg is absorbed into DSP bound2_reg_1476_reg.
DSP Report: operator bound2_fu_1147_p2 is absorbed into DSP bound2_reg_1476_reg.
DSP Report: operator bound2_fu_1147_p2 is absorbed into DSP bound2_reg_1476_reg.
DSP Report: Generating DSP bound2_fu_1147_p2, operation Mode is: A2*B''.
DSP Report: register B is absorbed into DSP bound2_fu_1147_p2.
DSP Report: register B is absorbed into DSP bound2_fu_1147_p2.
DSP Report: register A is absorbed into DSP bound2_fu_1147_p2.
DSP Report: operator bound2_fu_1147_p2 is absorbed into DSP bound2_fu_1147_p2.
DSP Report: operator bound2_fu_1147_p2 is absorbed into DSP bound2_fu_1147_p2.
DSP Report: Generating DSP bound2_reg_1476_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register B is absorbed into DSP bound2_reg_1476_reg.
DSP Report: register B is absorbed into DSP bound2_reg_1476_reg.
DSP Report: register A is absorbed into DSP bound2_reg_1476_reg.
DSP Report: register bound2_reg_1476_reg is absorbed into DSP bound2_reg_1476_reg.
DSP Report: operator bound2_fu_1147_p2 is absorbed into DSP bound2_reg_1476_reg.
DSP Report: operator bound2_fu_1147_p2 is absorbed into DSP bound2_reg_1476_reg.
DSP Report: Generating DSP bound1_fu_1138_p2, operation Mode is: A2*B''.
DSP Report: register B is absorbed into DSP bound1_fu_1138_p2.
DSP Report: register B is absorbed into DSP bound1_fu_1138_p2.
DSP Report: register A is absorbed into DSP bound1_fu_1138_p2.
DSP Report: operator bound1_fu_1138_p2 is absorbed into DSP bound1_fu_1138_p2.
DSP Report: operator bound1_fu_1138_p2 is absorbed into DSP bound1_fu_1138_p2.
DSP Report: Generating DSP bound1_reg_1471_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register B is absorbed into DSP bound1_reg_1471_reg.
DSP Report: register B is absorbed into DSP bound1_reg_1471_reg.
DSP Report: register A is absorbed into DSP bound1_reg_1471_reg.
DSP Report: register bound1_reg_1471_reg is absorbed into DSP bound1_reg_1471_reg.
DSP Report: operator bound1_fu_1138_p2 is absorbed into DSP bound1_reg_1471_reg.
DSP Report: operator bound1_fu_1138_p2 is absorbed into DSP bound1_reg_1471_reg.
DSP Report: Generating DSP bound1_fu_1138_p2, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP bound1_fu_1138_p2.
DSP Report: register A is absorbed into DSP bound1_fu_1138_p2.
DSP Report: register A is absorbed into DSP bound1_fu_1138_p2.
DSP Report: operator bound1_fu_1138_p2 is absorbed into DSP bound1_fu_1138_p2.
DSP Report: operator bound1_fu_1138_p2 is absorbed into DSP bound1_fu_1138_p2.
DSP Report: Generating DSP bound1_reg_1471_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP bound1_reg_1471_reg.
DSP Report: register A is absorbed into DSP bound1_reg_1471_reg.
DSP Report: register A is absorbed into DSP bound1_reg_1471_reg.
DSP Report: register bound1_reg_1471_reg is absorbed into DSP bound1_reg_1471_reg.
DSP Report: operator bound1_fu_1138_p2 is absorbed into DSP bound1_reg_1471_reg.
DSP Report: operator bound1_fu_1138_p2 is absorbed into DSP bound1_reg_1471_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_165_cast_reg_3989_reg' and it is trimmed from '13' to '11' bits. [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/FC_1u_1024u_64u_s.v:2806]
INFO: [Synth 8-5545] ROM "tmp_s_fu_2677_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_125_fu_2690_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/FC_1u_1024u_64u_s.v:6681]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/FC_1u_1024u_64u_s.v:7319]
DSP Report: Generating DSP A_COL_ITER_fu_2755_p2, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP A_COL_ITER_fu_2755_p2.
DSP Report: register A is absorbed into DSP A_COL_ITER_fu_2755_p2.
DSP Report: register A is absorbed into DSP A_COL_ITER_fu_2755_p2.
DSP Report: operator A_COL_ITER_fu_2755_p2 is absorbed into DSP A_COL_ITER_fu_2755_p2.
DSP Report: operator A_COL_ITER_fu_2755_p2 is absorbed into DSP A_COL_ITER_fu_2755_p2.
DSP Report: Generating DSP A_COL_ITER_reg_3928_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP A_COL_ITER_reg_3928_reg.
DSP Report: register A is absorbed into DSP A_COL_ITER_reg_3928_reg.
DSP Report: register A_COL_ITER_reg_3928_reg is absorbed into DSP A_COL_ITER_reg_3928_reg.
DSP Report: operator A_COL_ITER_fu_2755_p2 is absorbed into DSP A_COL_ITER_reg_3928_reg.
DSP Report: operator A_COL_ITER_fu_2755_p2 is absorbed into DSP A_COL_ITER_reg_3928_reg.
DSP Report: Generating DSP A_COL_ITER_fu_2755_p2, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP A_COL_ITER_fu_2755_p2.
DSP Report: register B is absorbed into DSP A_COL_ITER_fu_2755_p2.
DSP Report: register A is absorbed into DSP A_COL_ITER_fu_2755_p2.
DSP Report: register A is absorbed into DSP A_COL_ITER_fu_2755_p2.
DSP Report: operator A_COL_ITER_fu_2755_p2 is absorbed into DSP A_COL_ITER_fu_2755_p2.
DSP Report: operator A_COL_ITER_fu_2755_p2 is absorbed into DSP A_COL_ITER_fu_2755_p2.
DSP Report: Generating DSP A_COL_ITER_reg_3928_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP A_COL_ITER_reg_3928_reg.
DSP Report: register A is absorbed into DSP A_COL_ITER_reg_3928_reg.
DSP Report: register A is absorbed into DSP A_COL_ITER_reg_3928_reg.
DSP Report: register A_COL_ITER_reg_3928_reg is absorbed into DSP A_COL_ITER_reg_3928_reg.
DSP Report: operator A_COL_ITER_fu_2755_p2 is absorbed into DSP A_COL_ITER_reg_3928_reg.
DSP Report: operator A_COL_ITER_fu_2755_p2 is absorbed into DSP A_COL_ITER_reg_3928_reg.
DSP Report: Generating DSP tmp1_fu_2712_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP tmp1_fu_2712_p2.
DSP Report: operator tmp1_fu_2712_p2 is absorbed into DSP tmp1_fu_2712_p2.
DSP Report: operator tmp1_fu_2712_p2 is absorbed into DSP tmp1_fu_2712_p2.
DSP Report: Generating DSP tmp1_fu_2712_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator tmp1_fu_2712_p2 is absorbed into DSP tmp1_fu_2712_p2.
DSP Report: operator tmp1_fu_2712_p2 is absorbed into DSP tmp1_fu_2712_p2.
DSP Report: Generating DSP tmp1_fu_2712_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP tmp1_fu_2712_p2.
DSP Report: register A is absorbed into DSP tmp1_fu_2712_p2.
DSP Report: operator tmp1_fu_2712_p2 is absorbed into DSP tmp1_fu_2712_p2.
DSP Report: operator tmp1_fu_2712_p2 is absorbed into DSP tmp1_fu_2712_p2.
DSP Report: Generating DSP tmp1_fu_2712_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP tmp1_fu_2712_p2.
DSP Report: operator tmp1_fu_2712_p2 is absorbed into DSP tmp1_fu_2712_p2.
DSP Report: operator tmp1_fu_2712_p2 is absorbed into DSP tmp1_fu_2712_p2.
DSP Report: Generating DSP tmp_124_fu_3397_p2, operation Mode is: A2*B2.
DSP Report: register A is absorbed into DSP tmp_124_fu_3397_p2.
DSP Report: register B is absorbed into DSP tmp_124_fu_3397_p2.
DSP Report: operator tmp_124_fu_3397_p2 is absorbed into DSP tmp_124_fu_3397_p2.
DSP Report: operator tmp_124_fu_3397_p2 is absorbed into DSP tmp_124_fu_3397_p2.
DSP Report: Generating DSP tmp_124_fu_3397_p2, operation Mode is: A2*B2.
DSP Report: register A is absorbed into DSP tmp_124_fu_3397_p2.
DSP Report: register B is absorbed into DSP tmp_124_fu_3397_p2.
DSP Report: operator tmp_124_fu_3397_p2 is absorbed into DSP tmp_124_fu_3397_p2.
DSP Report: operator tmp_124_fu_3397_p2 is absorbed into DSP tmp_124_fu_3397_p2.
DSP Report: Generating DSP tmp_124_fu_3397_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP tmp_124_fu_3397_p2.
DSP Report: operator tmp_124_fu_3397_p2 is absorbed into DSP tmp_124_fu_3397_p2.
DSP Report: operator tmp_124_fu_3397_p2 is absorbed into DSP tmp_124_fu_3397_p2.
DSP Report: Generating DSP ret_V_30_reg_4610_reg, operation Mode is: (A2*B2)'.
DSP Report: register B_V_31_load_reg_4366_reg is absorbed into DSP ret_V_30_reg_4610_reg.
DSP Report: register A_V_31_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP ret_V_30_reg_4610_reg.
DSP Report: register ret_V_30_reg_4610_reg is absorbed into DSP ret_V_30_reg_4610_reg.
DSP Report: operator cifar_10_mul_mul_2iS_U171/cifar_10_mul_mul_2iS_DSP48_0_U/p is absorbed into DSP ret_V_30_reg_4610_reg.
DSP Report: Generating DSP tmp31_reg_4680_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register B_V_30_load_reg_4605_reg is absorbed into DSP tmp31_reg_4680_reg.
DSP Report: register A_V_30_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP tmp31_reg_4680_reg.
DSP Report: register tmp31_reg_4680_reg is absorbed into DSP tmp31_reg_4680_reg.
DSP Report: operator cifar_10_mac_mula3i2_U187/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP tmp31_reg_4680_reg.
DSP Report: operator cifar_10_mac_mula3i2_U187/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP tmp31_reg_4680_reg.
DSP Report: Generating DSP ret_V_28_reg_4600_reg, operation Mode is: (A2*B2)'.
DSP Report: register B_V_29_load_reg_4361_reg is absorbed into DSP ret_V_28_reg_4600_reg.
DSP Report: register A_V_29_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP ret_V_28_reg_4600_reg.
DSP Report: register ret_V_28_reg_4600_reg is absorbed into DSP ret_V_28_reg_4600_reg.
DSP Report: operator cifar_10_mul_mul_2iS_U170/cifar_10_mul_mul_2iS_DSP48_0_U/p is absorbed into DSP ret_V_28_reg_4600_reg.
DSP Report: Generating DSP tmp30_reg_4675_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register B_V_28_load_reg_4595_reg is absorbed into DSP tmp30_reg_4675_reg.
DSP Report: register A_V_28_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP tmp30_reg_4675_reg.
DSP Report: register tmp30_reg_4675_reg is absorbed into DSP tmp30_reg_4675_reg.
DSP Report: operator cifar_10_mac_mula3i2_U186/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP tmp30_reg_4675_reg.
DSP Report: operator cifar_10_mac_mula3i2_U186/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP tmp30_reg_4675_reg.
DSP Report: Generating DSP ret_V_23_reg_4570_reg, operation Mode is: (A2*B2)'.
DSP Report: register B_V_23_load_reg_4346_reg is absorbed into DSP ret_V_23_reg_4570_reg.
DSP Report: register A_V_23_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP ret_V_23_reg_4570_reg.
DSP Report: register ret_V_23_reg_4570_reg is absorbed into DSP ret_V_23_reg_4570_reg.
DSP Report: operator cifar_10_mul_mul_2iS_U167/cifar_10_mul_mul_2iS_DSP48_0_U/p is absorbed into DSP ret_V_23_reg_4570_reg.
DSP Report: Generating DSP tmp24_reg_4660_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register B_V_22_load_reg_4565_reg is absorbed into DSP tmp24_reg_4660_reg.
DSP Report: register A_V_22_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP tmp24_reg_4660_reg.
DSP Report: register tmp24_reg_4660_reg is absorbed into DSP tmp24_reg_4660_reg.
DSP Report: operator cifar_10_mac_mula3i2_U183/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP tmp24_reg_4660_reg.
DSP Report: operator cifar_10_mac_mula3i2_U183/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP tmp24_reg_4660_reg.
DSP Report: Generating DSP ret_V_21_reg_4560_reg, operation Mode is: (A2*B2)'.
DSP Report: register B_V_21_load_reg_4341_reg is absorbed into DSP ret_V_21_reg_4560_reg.
DSP Report: register A_V_21_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP ret_V_21_reg_4560_reg.
DSP Report: register ret_V_21_reg_4560_reg is absorbed into DSP ret_V_21_reg_4560_reg.
DSP Report: operator cifar_10_mul_mul_2iS_U166/cifar_10_mul_mul_2iS_DSP48_0_U/p is absorbed into DSP ret_V_21_reg_4560_reg.
DSP Report: Generating DSP tmp23_reg_4655_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register B_V_20_load_reg_4555_reg is absorbed into DSP tmp23_reg_4655_reg.
DSP Report: register A_V_20_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP tmp23_reg_4655_reg.
DSP Report: register tmp23_reg_4655_reg is absorbed into DSP tmp23_reg_4655_reg.
DSP Report: operator cifar_10_mac_mula3i2_U182/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP tmp23_reg_4655_reg.
DSP Report: operator cifar_10_mac_mula3i2_U182/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP tmp23_reg_4655_reg.
DSP Report: Generating DSP ret_V_26_reg_4590_reg, operation Mode is: (A2*B2)'.
DSP Report: register B_V_27_load_reg_4356_reg is absorbed into DSP ret_V_26_reg_4590_reg.
DSP Report: register A_V_27_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP ret_V_26_reg_4590_reg.
DSP Report: register ret_V_26_reg_4590_reg is absorbed into DSP ret_V_26_reg_4590_reg.
DSP Report: operator cifar_10_mul_mul_2iS_U169/cifar_10_mul_mul_2iS_DSP48_0_U/p is absorbed into DSP ret_V_26_reg_4590_reg.
DSP Report: Generating DSP tmp28_reg_4670_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register B_V_26_load_reg_4585_reg is absorbed into DSP tmp28_reg_4670_reg.
DSP Report: register A_V_26_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP tmp28_reg_4670_reg.
DSP Report: register tmp28_reg_4670_reg is absorbed into DSP tmp28_reg_4670_reg.
DSP Report: operator cifar_10_mac_mula3i2_U185/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP tmp28_reg_4670_reg.
DSP Report: operator cifar_10_mac_mula3i2_U185/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP tmp28_reg_4670_reg.
DSP Report: Generating DSP ret_V_24_reg_4580_reg, operation Mode is: (A2*B2)'.
DSP Report: register B_V_25_load_reg_4351_reg is absorbed into DSP ret_V_24_reg_4580_reg.
DSP Report: register A_V_25_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP ret_V_24_reg_4580_reg.
DSP Report: register ret_V_24_reg_4580_reg is absorbed into DSP ret_V_24_reg_4580_reg.
DSP Report: operator cifar_10_mul_mul_2iS_U168/cifar_10_mul_mul_2iS_DSP48_0_U/p is absorbed into DSP ret_V_24_reg_4580_reg.
DSP Report: Generating DSP tmp27_reg_4665_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register B_V_24_load_reg_4575_reg is absorbed into DSP tmp27_reg_4665_reg.
DSP Report: register A_V_24_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP tmp27_reg_4665_reg.
DSP Report: register tmp27_reg_4665_reg is absorbed into DSP tmp27_reg_4665_reg.
DSP Report: operator cifar_10_mac_mula3i2_U184/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP tmp27_reg_4665_reg.
DSP Report: operator cifar_10_mac_mula3i2_U184/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP tmp27_reg_4665_reg.
DSP Report: Generating DSP ret_V_19_reg_4550_reg, operation Mode is: (A2*B2)'.
DSP Report: register B_V_19_load_reg_4336_reg is absorbed into DSP ret_V_19_reg_4550_reg.
DSP Report: register A_V_19_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP ret_V_19_reg_4550_reg.
DSP Report: register ret_V_19_reg_4550_reg is absorbed into DSP ret_V_19_reg_4550_reg.
DSP Report: operator cifar_10_mul_mul_2iS_U165/cifar_10_mul_mul_2iS_DSP48_0_U/p is absorbed into DSP ret_V_19_reg_4550_reg.
DSP Report: Generating DSP cifar_10_mac_mula3i2_U181/cifar_10_mac_mula3i2_DSP48_1_U/p, operation Mode is: PCIN+A''*B2.
DSP Report: register B_V_18_load_reg_4545_reg is absorbed into DSP cifar_10_mac_mula3i2_U181/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: register A_V_18_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP cifar_10_mac_mula3i2_U181/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: register A_V_18_load_reg_4540_reg is absorbed into DSP cifar_10_mac_mula3i2_U181/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: operator cifar_10_mac_mula3i2_U181/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP cifar_10_mac_mula3i2_U181/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: operator cifar_10_mac_mula3i2_U181/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP cifar_10_mac_mula3i2_U181/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: Generating DSP ret_V_17_reg_4535_reg, operation Mode is: (A2*B2)'.
DSP Report: register B_V_17_load_reg_4331_reg is absorbed into DSP ret_V_17_reg_4535_reg.
DSP Report: register A_V_17_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP ret_V_17_reg_4535_reg.
DSP Report: register ret_V_17_reg_4535_reg is absorbed into DSP ret_V_17_reg_4535_reg.
DSP Report: operator cifar_10_mul_mul_2iS_U164/cifar_10_mul_mul_2iS_DSP48_0_U/p is absorbed into DSP ret_V_17_reg_4535_reg.
DSP Report: Generating DSP cifar_10_mac_mula3i2_U180/cifar_10_mac_mula3i2_DSP48_1_U/p, operation Mode is: PCIN+A''*B2.
DSP Report: register B_V_16_load_reg_4530_reg is absorbed into DSP cifar_10_mac_mula3i2_U180/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: register A_V_16_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP cifar_10_mac_mula3i2_U180/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: register A_V_16_load_reg_4525_reg is absorbed into DSP cifar_10_mac_mula3i2_U180/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: operator cifar_10_mac_mula3i2_U180/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP cifar_10_mac_mula3i2_U180/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: operator cifar_10_mac_mula3i2_U180/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP cifar_10_mac_mula3i2_U180/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: Generating DSP ret_V_15_reg_4520_reg, operation Mode is: (A2*B2)'.
DSP Report: register B_V_15_load_reg_4326_reg is absorbed into DSP ret_V_15_reg_4520_reg.
DSP Report: register A_V_15_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP ret_V_15_reg_4520_reg.
DSP Report: register ret_V_15_reg_4520_reg is absorbed into DSP ret_V_15_reg_4520_reg.
DSP Report: operator cifar_10_mul_mul_2iS_U163/cifar_10_mul_mul_2iS_DSP48_0_U/p is absorbed into DSP ret_V_15_reg_4520_reg.
DSP Report: Generating DSP tmp16_reg_4645_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register B_V_14_load_reg_4515_reg is absorbed into DSP tmp16_reg_4645_reg.
DSP Report: register A_V_14_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP tmp16_reg_4645_reg.
DSP Report: register tmp16_reg_4645_reg is absorbed into DSP tmp16_reg_4645_reg.
DSP Report: operator cifar_10_mac_mula3i2_U179/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP tmp16_reg_4645_reg.
DSP Report: operator cifar_10_mac_mula3i2_U179/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP tmp16_reg_4645_reg.
DSP Report: Generating DSP ret_V_13_reg_4510_reg, operation Mode is: (A2*B2)'.
DSP Report: register B_V_13_load_reg_4321_reg is absorbed into DSP ret_V_13_reg_4510_reg.
DSP Report: register A_V_13_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP ret_V_13_reg_4510_reg.
DSP Report: register ret_V_13_reg_4510_reg is absorbed into DSP ret_V_13_reg_4510_reg.
DSP Report: operator cifar_10_mul_mul_2iS_U162/cifar_10_mul_mul_2iS_DSP48_0_U/p is absorbed into DSP ret_V_13_reg_4510_reg.
DSP Report: Generating DSP tmp15_reg_4640_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register B_V_12_load_reg_4505_reg is absorbed into DSP tmp15_reg_4640_reg.
DSP Report: register A_V_12_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP tmp15_reg_4640_reg.
DSP Report: register tmp15_reg_4640_reg is absorbed into DSP tmp15_reg_4640_reg.
DSP Report: operator cifar_10_mac_mula3i2_U178/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP tmp15_reg_4640_reg.
DSP Report: operator cifar_10_mac_mula3i2_U178/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP tmp15_reg_4640_reg.
DSP Report: Generating DSP ret_V_7_reg_4480_reg, operation Mode is: (A2*B2)'.
DSP Report: register B_V_7_load_reg_4306_reg is absorbed into DSP ret_V_7_reg_4480_reg.
DSP Report: register A_V_7_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP ret_V_7_reg_4480_reg.
DSP Report: register ret_V_7_reg_4480_reg is absorbed into DSP ret_V_7_reg_4480_reg.
DSP Report: operator cifar_10_mul_mul_2iS_U159/cifar_10_mul_mul_2iS_DSP48_0_U/p is absorbed into DSP ret_V_7_reg_4480_reg.
DSP Report: Generating DSP tmp9_reg_4625_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register B_V_6_load_reg_4475_reg is absorbed into DSP tmp9_reg_4625_reg.
DSP Report: register A_V_6_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP tmp9_reg_4625_reg.
DSP Report: register tmp9_reg_4625_reg is absorbed into DSP tmp9_reg_4625_reg.
DSP Report: operator cifar_10_mac_mula3i2_U175/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP tmp9_reg_4625_reg.
DSP Report: operator cifar_10_mac_mula3i2_U175/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP tmp9_reg_4625_reg.
DSP Report: Generating DSP ret_V_5_reg_4470_reg, operation Mode is: (A2*B2)'.
DSP Report: register B_V_5_load_reg_4301_reg is absorbed into DSP ret_V_5_reg_4470_reg.
DSP Report: register A_V_5_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP ret_V_5_reg_4470_reg.
DSP Report: register ret_V_5_reg_4470_reg is absorbed into DSP ret_V_5_reg_4470_reg.
DSP Report: operator cifar_10_mul_mul_2iS_U158/cifar_10_mul_mul_2iS_DSP48_0_U/p is absorbed into DSP ret_V_5_reg_4470_reg.
DSP Report: Generating DSP tmp8_reg_4620_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register B_V_4130_load_reg_4465_reg is absorbed into DSP tmp8_reg_4620_reg.
DSP Report: register A_V_4126_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP tmp8_reg_4620_reg.
DSP Report: register tmp8_reg_4620_reg is absorbed into DSP tmp8_reg_4620_reg.
DSP Report: operator cifar_10_mac_mula3i2_U174/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP tmp8_reg_4620_reg.
DSP Report: operator cifar_10_mac_mula3i2_U174/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP tmp8_reg_4620_reg.
DSP Report: Generating DSP ret_V_11_reg_4500_reg, operation Mode is: (A2*B2)'.
DSP Report: register B_V_11_load_reg_4316_reg is absorbed into DSP ret_V_11_reg_4500_reg.
DSP Report: register A_V_11_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP ret_V_11_reg_4500_reg.
DSP Report: register ret_V_11_reg_4500_reg is absorbed into DSP ret_V_11_reg_4500_reg.
DSP Report: operator cifar_10_mul_mul_2iS_U161/cifar_10_mul_mul_2iS_DSP48_0_U/p is absorbed into DSP ret_V_11_reg_4500_reg.
DSP Report: Generating DSP tmp13_reg_4635_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register B_V_10_load_reg_4495_reg is absorbed into DSP tmp13_reg_4635_reg.
DSP Report: register A_V_10_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP tmp13_reg_4635_reg.
DSP Report: register tmp13_reg_4635_reg is absorbed into DSP tmp13_reg_4635_reg.
DSP Report: operator cifar_10_mac_mula3i2_U177/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP tmp13_reg_4635_reg.
DSP Report: operator cifar_10_mac_mula3i2_U177/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP tmp13_reg_4635_reg.
DSP Report: Generating DSP ret_V_9_reg_4490_reg, operation Mode is: (A2*B2)'.
DSP Report: register B_V_9_load_reg_4311_reg is absorbed into DSP ret_V_9_reg_4490_reg.
DSP Report: register A_V_9_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP ret_V_9_reg_4490_reg.
DSP Report: register ret_V_9_reg_4490_reg is absorbed into DSP ret_V_9_reg_4490_reg.
DSP Report: operator cifar_10_mul_mul_2iS_U160/cifar_10_mul_mul_2iS_DSP48_0_U/p is absorbed into DSP ret_V_9_reg_4490_reg.
DSP Report: Generating DSP tmp12_reg_4630_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register B_V_8_load_reg_4485_reg is absorbed into DSP tmp12_reg_4630_reg.
DSP Report: register A_V_8_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP tmp12_reg_4630_reg.
DSP Report: register tmp12_reg_4630_reg is absorbed into DSP tmp12_reg_4630_reg.
DSP Report: operator cifar_10_mac_mula3i2_U176/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP tmp12_reg_4630_reg.
DSP Report: operator cifar_10_mac_mula3i2_U176/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP tmp12_reg_4630_reg.
DSP Report: Generating DSP ret_V_3_reg_4460_reg, operation Mode is: (A2*B2)'.
DSP Report: register B_V_3129_load_reg_4296_reg is absorbed into DSP ret_V_3_reg_4460_reg.
DSP Report: register A_V_3125_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP ret_V_3_reg_4460_reg.
DSP Report: register ret_V_3_reg_4460_reg is absorbed into DSP ret_V_3_reg_4460_reg.
DSP Report: operator cifar_10_mul_mul_2iS_U157/cifar_10_mul_mul_2iS_DSP48_0_U/p is absorbed into DSP ret_V_3_reg_4460_reg.
DSP Report: Generating DSP cifar_10_mac_mula3i2_U173/cifar_10_mac_mula3i2_DSP48_1_U/p, operation Mode is: PCIN+A''*B2.
DSP Report: register B_V_2128_load_reg_4455_reg is absorbed into DSP cifar_10_mac_mula3i2_U173/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: register A_V_2124_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP cifar_10_mac_mula3i2_U173/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: register A_V_2124_load_reg_4450_reg is absorbed into DSP cifar_10_mac_mula3i2_U173/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: operator cifar_10_mac_mula3i2_U173/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP cifar_10_mac_mula3i2_U173/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: operator cifar_10_mac_mula3i2_U173/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP cifar_10_mac_mula3i2_U173/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: Generating DSP ret_V_1_reg_4445_reg, operation Mode is: (A2*B2)'.
DSP Report: register B_V_1127_load_reg_4291_reg is absorbed into DSP ret_V_1_reg_4445_reg.
DSP Report: register A_V_1123_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP ret_V_1_reg_4445_reg.
DSP Report: register ret_V_1_reg_4445_reg is absorbed into DSP ret_V_1_reg_4445_reg.
DSP Report: operator cifar_10_mul_mul_2iS_U156/cifar_10_mul_mul_2iS_DSP48_0_U/p is absorbed into DSP ret_V_1_reg_4445_reg.
DSP Report: Generating DSP cifar_10_mac_mula3i2_U172/cifar_10_mac_mula3i2_DSP48_1_U/p, operation Mode is: PCIN+A''*B2.
DSP Report: register B_V_0_load_reg_4440_reg is absorbed into DSP cifar_10_mac_mula3i2_U172/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: register A_V_0_U/SMM_1u_800u_32u_s7jG_ram_U/q0_reg is absorbed into DSP cifar_10_mac_mula3i2_U172/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: register A_V_0_load_reg_4435_reg is absorbed into DSP cifar_10_mac_mula3i2_U172/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: operator cifar_10_mac_mula3i2_U172/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP cifar_10_mac_mula3i2_U172/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: operator cifar_10_mac_mula3i2_U172/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP cifar_10_mac_mula3i2_U172/cifar_10_mac_mula3i2_DSP48_1_U/p.
INFO: [Synth 8-5545] ROM "tmp_s_fu_1495_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_117_fu_1508_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/FC_1u_64u_10u_s.v:3951]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/c863/hdl/verilog/FC_1u_64u_10u_s.v:4389]
DSP Report: Generating DSP A_COL_ITER_fu_1573_p2, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP A_COL_ITER_fu_1573_p2.
DSP Report: register A is absorbed into DSP A_COL_ITER_fu_1573_p2.
DSP Report: register A is absorbed into DSP A_COL_ITER_fu_1573_p2.
DSP Report: operator A_COL_ITER_fu_1573_p2 is absorbed into DSP A_COL_ITER_fu_1573_p2.
DSP Report: operator A_COL_ITER_fu_1573_p2 is absorbed into DSP A_COL_ITER_fu_1573_p2.
DSP Report: Generating DSP A_COL_ITER_reg_2368_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP A_COL_ITER_reg_2368_reg.
DSP Report: register A is absorbed into DSP A_COL_ITER_reg_2368_reg.
DSP Report: register A_COL_ITER_reg_2368_reg is absorbed into DSP A_COL_ITER_reg_2368_reg.
DSP Report: operator A_COL_ITER_fu_1573_p2 is absorbed into DSP A_COL_ITER_reg_2368_reg.
DSP Report: operator A_COL_ITER_fu_1573_p2 is absorbed into DSP A_COL_ITER_reg_2368_reg.
DSP Report: Generating DSP A_COL_ITER_fu_1573_p2, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP A_COL_ITER_fu_1573_p2.
DSP Report: register B is absorbed into DSP A_COL_ITER_fu_1573_p2.
DSP Report: register A is absorbed into DSP A_COL_ITER_fu_1573_p2.
DSP Report: register A is absorbed into DSP A_COL_ITER_fu_1573_p2.
DSP Report: operator A_COL_ITER_fu_1573_p2 is absorbed into DSP A_COL_ITER_fu_1573_p2.
DSP Report: operator A_COL_ITER_fu_1573_p2 is absorbed into DSP A_COL_ITER_fu_1573_p2.
DSP Report: Generating DSP A_COL_ITER_reg_2368_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP A_COL_ITER_reg_2368_reg.
DSP Report: register A is absorbed into DSP A_COL_ITER_reg_2368_reg.
DSP Report: register A is absorbed into DSP A_COL_ITER_reg_2368_reg.
DSP Report: register A_COL_ITER_reg_2368_reg is absorbed into DSP A_COL_ITER_reg_2368_reg.
DSP Report: operator A_COL_ITER_fu_1573_p2 is absorbed into DSP A_COL_ITER_reg_2368_reg.
DSP Report: operator A_COL_ITER_fu_1573_p2 is absorbed into DSP A_COL_ITER_reg_2368_reg.
DSP Report: Generating DSP tmp1_fu_1530_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP tmp1_fu_1530_p2.
DSP Report: operator tmp1_fu_1530_p2 is absorbed into DSP tmp1_fu_1530_p2.
DSP Report: operator tmp1_fu_1530_p2 is absorbed into DSP tmp1_fu_1530_p2.
DSP Report: Generating DSP tmp1_fu_1530_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator tmp1_fu_1530_p2 is absorbed into DSP tmp1_fu_1530_p2.
DSP Report: operator tmp1_fu_1530_p2 is absorbed into DSP tmp1_fu_1530_p2.
DSP Report: Generating DSP tmp1_fu_1530_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP tmp1_fu_1530_p2.
DSP Report: register A is absorbed into DSP tmp1_fu_1530_p2.
DSP Report: operator tmp1_fu_1530_p2 is absorbed into DSP tmp1_fu_1530_p2.
DSP Report: operator tmp1_fu_1530_p2 is absorbed into DSP tmp1_fu_1530_p2.
DSP Report: Generating DSP tmp1_fu_1530_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP tmp1_fu_1530_p2.
DSP Report: operator tmp1_fu_1530_p2 is absorbed into DSP tmp1_fu_1530_p2.
DSP Report: operator tmp1_fu_1530_p2 is absorbed into DSP tmp1_fu_1530_p2.
DSP Report: Generating DSP tmp_116_fu_1989_p2, operation Mode is: A2*B2.
DSP Report: register A is absorbed into DSP tmp_116_fu_1989_p2.
DSP Report: register B is absorbed into DSP tmp_116_fu_1989_p2.
DSP Report: operator tmp_116_fu_1989_p2 is absorbed into DSP tmp_116_fu_1989_p2.
DSP Report: operator tmp_116_fu_1989_p2 is absorbed into DSP tmp_116_fu_1989_p2.
DSP Report: Generating DSP tmp_116_fu_1989_p2, operation Mode is: A2*B2.
DSP Report: register A is absorbed into DSP tmp_116_fu_1989_p2.
DSP Report: register B is absorbed into DSP tmp_116_fu_1989_p2.
DSP Report: operator tmp_116_fu_1989_p2 is absorbed into DSP tmp_116_fu_1989_p2.
DSP Report: operator tmp_116_fu_1989_p2 is absorbed into DSP tmp_116_fu_1989_p2.
DSP Report: Generating DSP tmp_116_fu_1989_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP tmp_116_fu_1989_p2.
DSP Report: operator tmp_116_fu_1989_p2 is absorbed into DSP tmp_116_fu_1989_p2.
DSP Report: operator tmp_116_fu_1989_p2 is absorbed into DSP tmp_116_fu_1989_p2.
DSP Report: Generating DSP ret_V_15_reg_2766_reg, operation Mode is: (A2*B2)'.
DSP Report: register B_V_1_15_load_reg_2706_reg is absorbed into DSP ret_V_15_reg_2766_reg.
DSP Report: register A_V_1_15_U/FC_1u_64u_10u_s_AdQK_ram_U/q0_reg is absorbed into DSP ret_V_15_reg_2766_reg.
DSP Report: register ret_V_15_reg_2766_reg is absorbed into DSP ret_V_15_reg_2766_reg.
DSP Report: operator cifar_10_mul_mul_2iS_U204/cifar_10_mul_mul_2iS_DSP48_0_U/p is absorbed into DSP ret_V_15_reg_2766_reg.
DSP Report: Generating DSP cifar_10_mac_mula3i2_U208/cifar_10_mac_mula3i2_DSP48_1_U/p, operation Mode is: PCIN+A''*B2.
DSP Report: register B_V_1_14_load_reg_2761_reg is absorbed into DSP cifar_10_mac_mula3i2_U208/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: register A_V_1_14_U/FC_1u_64u_10u_s_AdQK_ram_U/q0_reg is absorbed into DSP cifar_10_mac_mula3i2_U208/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: register A_V_1_14_load_reg_2756_reg is absorbed into DSP cifar_10_mac_mula3i2_U208/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: operator cifar_10_mac_mula3i2_U208/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP cifar_10_mac_mula3i2_U208/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: operator cifar_10_mac_mula3i2_U208/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP cifar_10_mac_mula3i2_U208/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: Generating DSP ret_V_13_reg_2751_reg, operation Mode is: (A2*B2)'.
DSP Report: register B_V_1_13_load_reg_2701_reg is absorbed into DSP ret_V_13_reg_2751_reg.
DSP Report: register A_V_1_13_U/FC_1u_64u_10u_s_AdQK_ram_U/q0_reg is absorbed into DSP ret_V_13_reg_2751_reg.
DSP Report: register ret_V_13_reg_2751_reg is absorbed into DSP ret_V_13_reg_2751_reg.
DSP Report: operator cifar_10_mul_mul_2iS_U203/cifar_10_mul_mul_2iS_DSP48_0_U/p is absorbed into DSP ret_V_13_reg_2751_reg.
DSP Report: Generating DSP cifar_10_mac_mula3i2_U207/cifar_10_mac_mula3i2_DSP48_1_U/p, operation Mode is: PCIN+A''*B2.
DSP Report: register B_V_1_12_load_reg_2746_reg is absorbed into DSP cifar_10_mac_mula3i2_U207/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: register A_V_1_12_U/FC_1u_64u_10u_s_AdQK_ram_U/q0_reg is absorbed into DSP cifar_10_mac_mula3i2_U207/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: register A_V_1_12_load_reg_2741_reg is absorbed into DSP cifar_10_mac_mula3i2_U207/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: operator cifar_10_mac_mula3i2_U207/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP cifar_10_mac_mula3i2_U207/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: operator cifar_10_mac_mula3i2_U207/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP cifar_10_mac_mula3i2_U207/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: Generating DSP ret_V_11_reg_2696_reg, operation Mode is: (A2*B2)'.
DSP Report: register B_V_1_11_load_reg_2562_reg is absorbed into DSP ret_V_11_reg_2696_reg.
DSP Report: register A_V_1_11_U/FC_1u_64u_10u_s_AdQK_ram_U/q0_reg is absorbed into DSP ret_V_11_reg_2696_reg.
DSP Report: register ret_V_11_reg_2696_reg is absorbed into DSP ret_V_11_reg_2696_reg.
DSP Report: operator cifar_10_mul_mul_2iS_U196/cifar_10_mul_mul_2iS_DSP48_0_U/p is absorbed into DSP ret_V_11_reg_2696_reg.
DSP Report: Generating DSP tmp12_reg_2786_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register B_V_1_10_load_reg_2691_reg is absorbed into DSP tmp12_reg_2786_reg.
DSP Report: register A_V_1_10_U/FC_1u_64u_10u_s_AdQK_ram_U/q0_reg is absorbed into DSP tmp12_reg_2786_reg.
DSP Report: register tmp12_reg_2786_reg is absorbed into DSP tmp12_reg_2786_reg.
DSP Report: operator cifar_10_mac_mula3i2_U202/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP tmp12_reg_2786_reg.
DSP Report: operator cifar_10_mac_mula3i2_U202/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP tmp12_reg_2786_reg.
DSP Report: Generating DSP ret_V_9_reg_2686_reg, operation Mode is: (A2*B2)'.
DSP Report: register B_V_1_9_load_reg_2557_reg is absorbed into DSP ret_V_9_reg_2686_reg.
DSP Report: register A_V_1_9_U/FC_1u_64u_10u_s_AdQK_ram_U/q0_reg is absorbed into DSP ret_V_9_reg_2686_reg.
DSP Report: register ret_V_9_reg_2686_reg is absorbed into DSP ret_V_9_reg_2686_reg.
DSP Report: operator cifar_10_mul_mul_2iS_U195/cifar_10_mul_mul_2iS_DSP48_0_U/p is absorbed into DSP ret_V_9_reg_2686_reg.
DSP Report: Generating DSP tmp11_reg_2781_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register B_V_1_8_load_reg_2681_reg is absorbed into DSP tmp11_reg_2781_reg.
DSP Report: register A_V_1_8_U/FC_1u_64u_10u_s_AdQK_ram_U/q0_reg is absorbed into DSP tmp11_reg_2781_reg.
DSP Report: register tmp11_reg_2781_reg is absorbed into DSP tmp11_reg_2781_reg.
DSP Report: operator cifar_10_mac_mula3i2_U201/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP tmp11_reg_2781_reg.
DSP Report: operator cifar_10_mac_mula3i2_U201/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP tmp11_reg_2781_reg.
DSP Report: Generating DSP ret_V_7_reg_2736_reg, operation Mode is: (A2*B2)'.
DSP Report: register B_V_1_7_load_reg_2676_reg is absorbed into DSP ret_V_7_reg_2736_reg.
DSP Report: register A_V_1_7_U/FC_1u_64u_10u_s_AdQK_ram_U/q0_reg is absorbed into DSP ret_V_7_reg_2736_reg.
DSP Report: register ret_V_7_reg_2736_reg is absorbed into DSP ret_V_7_reg_2736_reg.
DSP Report: operator cifar_10_mul_mul_2iS_U200/cifar_10_mul_mul_2iS_DSP48_0_U/p is absorbed into DSP ret_V_7_reg_2736_reg.
DSP Report: Generating DSP cifar_10_mac_mula3i2_U206/cifar_10_mac_mula3i2_DSP48_1_U/p, operation Mode is: PCIN+A''*B2.
DSP Report: register B_V_1_6_load_reg_2731_reg is absorbed into DSP cifar_10_mac_mula3i2_U206/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: register A_V_1_6_U/FC_1u_64u_10u_s_AdQK_ram_U/q0_reg is absorbed into DSP cifar_10_mac_mula3i2_U206/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: register A_V_1_6_load_reg_2726_reg is absorbed into DSP cifar_10_mac_mula3i2_U206/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: operator cifar_10_mac_mula3i2_U206/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP cifar_10_mac_mula3i2_U206/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: operator cifar_10_mac_mula3i2_U206/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP cifar_10_mac_mula3i2_U206/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: Generating DSP ret_V_5_reg_2721_reg, operation Mode is: (A2*B2)'.
DSP Report: register B_V_1_5_load_reg_2671_reg is absorbed into DSP ret_V_5_reg_2721_reg.
DSP Report: register A_V_1_5_U/FC_1u_64u_10u_s_AdQK_ram_U/q0_reg is absorbed into DSP ret_V_5_reg_2721_reg.
DSP Report: register ret_V_5_reg_2721_reg is absorbed into DSP ret_V_5_reg_2721_reg.
DSP Report: operator cifar_10_mul_mul_2iS_U199/cifar_10_mul_mul_2iS_DSP48_0_U/p is absorbed into DSP ret_V_5_reg_2721_reg.
DSP Report: Generating DSP cifar_10_mac_mula3i2_U205/cifar_10_mac_mula3i2_DSP48_1_U/p, operation Mode is: PCIN+A''*B2.
DSP Report: register B_V_1_4_load_reg_2716_reg is absorbed into DSP cifar_10_mac_mula3i2_U205/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: register A_V_1_4_U/FC_1u_64u_10u_s_AdQK_ram_U/q0_reg is absorbed into DSP cifar_10_mac_mula3i2_U205/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: register A_V_1_4_load_reg_2711_reg is absorbed into DSP cifar_10_mac_mula3i2_U205/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: operator cifar_10_mac_mula3i2_U205/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP cifar_10_mac_mula3i2_U205/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: operator cifar_10_mac_mula3i2_U205/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP cifar_10_mac_mula3i2_U205/cifar_10_mac_mula3i2_DSP48_1_U/p.
DSP Report: Generating DSP ret_V_3_reg_2666_reg, operation Mode is: (A2*B2)'.
DSP Report: register B_V_1_3_load_reg_2552_reg is absorbed into DSP ret_V_3_reg_2666_reg.
DSP Report: register A_V_1_3_U/FC_1u_64u_10u_s_AdQK_ram_U/q0_reg is absorbed into DSP ret_V_3_reg_2666_reg.
DSP Report: register ret_V_3_reg_2666_reg is absorbed into DSP ret_V_3_reg_2666_reg.
DSP Report: operator cifar_10_mul_mul_2iS_U194/cifar_10_mul_mul_2iS_DSP48_0_U/p is absorbed into DSP ret_V_3_reg_2666_reg.
DSP Report: Generating DSP tmp5_reg_2776_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register B_V_1_2_load_reg_2661_reg is absorbed into DSP tmp5_reg_2776_reg.
DSP Report: register A_V_1_2_U/FC_1u_64u_10u_s_AdQK_ram_U/q0_reg is absorbed into DSP tmp5_reg_2776_reg.
DSP Report: register tmp5_reg_2776_reg is absorbed into DSP tmp5_reg_2776_reg.
DSP Report: operator cifar_10_mac_mula3i2_U198/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP tmp5_reg_2776_reg.
DSP Report: operator cifar_10_mac_mula3i2_U198/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP tmp5_reg_2776_reg.
DSP Report: Generating DSP ret_V_1_reg_2656_reg, operation Mode is: (A2*B2)'.
DSP Report: register B_V_1_1_load_reg_2547_reg is absorbed into DSP ret_V_1_reg_2656_reg.
DSP Report: register A_V_1_1_U/FC_1u_64u_10u_s_AdQK_ram_U/q0_reg is absorbed into DSP ret_V_1_reg_2656_reg.
DSP Report: register ret_V_1_reg_2656_reg is absorbed into DSP ret_V_1_reg_2656_reg.
DSP Report: operator cifar_10_mul_mul_2iS_U193/cifar_10_mul_mul_2iS_DSP48_0_U/p is absorbed into DSP ret_V_1_reg_2656_reg.
DSP Report: Generating DSP tmp4_reg_2771_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register B_V_1_0_load_reg_2651_reg is absorbed into DSP tmp4_reg_2771_reg.
DSP Report: register A_V_1_0_U/FC_1u_64u_10u_s_AdQK_ram_U/q0_reg is absorbed into DSP tmp4_reg_2771_reg.
DSP Report: register tmp4_reg_2771_reg is absorbed into DSP tmp4_reg_2771_reg.
DSP Report: operator cifar_10_mac_mula3i2_U197/cifar_10_mac_mula3i2_DSP48_1_U/p is absorbed into DSP tmp4_reg_2771_reg.
DSP Report: operator cifar_10_mac_mula3i2_U197/cifar_10_mac_mula3i2_DSP48_1_U/m is absorbed into DSP tmp4_reg_2771_reg.
INFO: [Synth 8-5545] ROM "tmp_s_fu_112_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' into 'I_MSTR_PCC/sig_mmap_reset_reg_reg' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'I_MSTR_PCC/sig_input_user_type_reg_reg[3:0]' into 'I_MSTR_PCC/sig_input_cache_type_reg_reg[3:0]' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:8040]
INFO: [Synth 8-4471] merging register 'I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg_reg' into 'I_MSTR_PCC/sig_mmap_reset_reg_reg' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg_reg' into 'I_MSTR_PCC/sig_mmap_reset_reg_reg' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2_reg' into 'I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'I_RD_DATA_CNTL/sig_rd_xfer_cmplt_reg' into 'I_RD_DATA_CNTL/sig_last_mmap_dbeat_reg_reg' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:12507]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg_reg' into 'I_MSTR_PCC/sig_mmap_reset_reg_reg' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2_reg' into 'I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_reset_reg_reg' into 'I_MSTR_PCC/sig_mmap_reset_reg_reg' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:19583]
INFO: [Synth 8-4471] merging register 'ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_stop_request_reg' into 'ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_sready_stop_reg_reg' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:19578]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' into 'I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'I_WR_DATA_CNTL/sig_halt_reg_reg' into 'I_WR_STATUS_CNTLR/sig_halt_reg_reg' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:16442]
INFO: [Synth 8-4471] merging register 'I_WR_DATA_CNTL/sig_halt_reg_dly1_reg' into 'I_WR_STATUS_CNTLR/sig_halt_reg_dly1_reg' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:17422]
INFO: [Synth 8-4471] merging register 'I_WR_STATUS_CNTLR/sig_halt_reg_dly2_reg' into 'I_WR_DATA_CNTL/sig_halt_reg_dly2_reg' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:18852]
INFO: [Synth 8-4471] merging register 'I_S2MM_MMAP_SKID_BUF/sig_reset_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:19064]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' into 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_user_type_reg_reg[3:0]' into 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg_reg[3:0]' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:26365]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_user_type_reg_reg[3:0]' into 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_cache_type_reg_reg[3:0]' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:27030]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_user_type_reg[3:0]' into 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_cache_type_reg[3:0]' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:27083]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_user_reg_reg[3:0]' into 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg_reg[3:0]' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:26214]
INFO: [Synth 8-4471] merging register 'ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_reset_reg_reg' into 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:19583]
INFO: [Synth 8-4471] merging register 'ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_stop_request_reg' into 'ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_sready_stop_reg_reg' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:19578]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_init_reg_reg' into 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_reset_reg_reg' into 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:44276]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_stop_request_reg' into 'GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:44271]
INFO: [Synth 8-4471] merging register 'GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sready_stop_reg_reg' into 'GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:19804]
INFO: [Synth 8-4471] merging register 'GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg_reg' into 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:19583]
INFO: [Synth 8-4471] merging register 'GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_stop_request_reg' into 'GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:19578]
INFO: [Synth 8-4471] merging register 'I_WR_STATUS_CNTLR/sig_halt_reg_dly3_reg' into 'I_WR_DATA_CNTL/sig_halt_reg_dly3_reg' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:18796]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-5545] ROM "GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1_reg' into 'I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/soft_reset_d1_reg' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:727]
INFO: [Synth 8-3936] Found unconnected internal register 'INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg' and it is trimmed from '153' to '75' bits. [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:11867]
INFO: [Synth 8-3936] Found unconnected internal register 'INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg' and it is trimmed from '153' to '75' bits. [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:11867]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' into 'I_MSTR_PCC/sig_mmap_reset_reg_reg' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'I_MSTR_PCC/sig_input_user_type_reg_reg[3:0]' into 'I_MSTR_PCC/sig_input_cache_type_reg_reg[3:0]' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:8040]
INFO: [Synth 8-4471] merging register 'I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg_reg' into 'I_MSTR_PCC/sig_mmap_reset_reg_reg' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg_reg' into 'I_MSTR_PCC/sig_mmap_reset_reg_reg' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2_reg' into 'I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'I_RD_DATA_CNTL/sig_rd_xfer_cmplt_reg' into 'I_RD_DATA_CNTL/sig_last_mmap_dbeat_reg_reg' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:12507]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg_reg' into 'I_MSTR_PCC/sig_mmap_reset_reg_reg' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2_reg' into 'I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3936] Found unconnected internal register 'INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg' and it is trimmed from '153' to '75' bits. [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:11867]
INFO: [Synth 8-3936] Found unconnected internal register 'INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg' and it is trimmed from '153' to '75' bits. [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd:11867]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-6014] Unused sequential element inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff0_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dc6c/hdl/verilog/mult_constant_mul_32s_32s_32_6.v:32]
WARNING: [Synth 8-6014] Unused sequential element inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dc6c/hdl/verilog/mult_constant_mul_32s_32s_32_6.v:33]
WARNING: [Synth 8-6014] Unused sequential element inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff0_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dc6c/hdl/verilog/mult_constant_mul_32s_32s_32_6.v:32]
WARNING: [Synth 8-6014] Unused sequential element inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dc6c/hdl/verilog/mult_constant_mul_32s_32s_32_6.v:33]
WARNING: [Synth 8-6014] Unused sequential element inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dc6c/hdl/verilog/mult_constant_mul_32s_32s_32_6.v:34]
WARNING: [Synth 8-6014] Unused sequential element inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/dc6c/hdl/verilog/mult_constant_mul_32s_32s_32_6.v:26]
DSP Report: Generating DSP inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff0_reg.
DSP Report: register inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff0_reg is absorbed into DSP inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff0_reg.
DSP Report: operator inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/tmp_product is absorbed into DSP inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff0_reg.
DSP Report: operator inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/tmp_product is absorbed into DSP inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register A is absorbed into DSP inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg.
DSP Report: register inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg is absorbed into DSP inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg.
DSP Report: register inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff0_reg is absorbed into DSP inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg.
DSP Report: operator inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/tmp_product is absorbed into DSP inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg.
DSP Report: operator inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/tmp_product is absorbed into DSP inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff0_reg is absorbed into DSP inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg.
DSP Report: register inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff0_reg is absorbed into DSP inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg.
DSP Report: register inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg is absorbed into DSP inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg.
DSP Report: register inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg is absorbed into DSP inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg.
DSP Report: operator inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/tmp_product is absorbed into DSP inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg.
DSP Report: operator inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/tmp_product is absorbed into DSP inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg.
WARNING: [Synth 8-6014] Unused sequential element inst/stream_mult_mul_32s_32s_32_6_U0/stream_mult_mul_32s_32s_32_6_MulnS_0_U/buff0_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/a565/hdl/verilog/stream_mult_mul_32s_32s_32_6.v:32]
WARNING: [Synth 8-6014] Unused sequential element inst/stream_mult_mul_32s_32s_32_6_U0/stream_mult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/a565/hdl/verilog/stream_mult_mul_32s_32s_32_6.v:33]
WARNING: [Synth 8-6014] Unused sequential element inst/stream_mult_mul_32s_32s_32_6_U0/stream_mult_mul_32s_32s_32_6_MulnS_0_U/buff0_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/a565/hdl/verilog/stream_mult_mul_32s_32s_32_6.v:32]
WARNING: [Synth 8-6014] Unused sequential element inst/stream_mult_mul_32s_32s_32_6_U0/stream_mult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/a565/hdl/verilog/stream_mult_mul_32s_32s_32_6.v:33]
WARNING: [Synth 8-6014] Unused sequential element inst/stream_mult_mul_32s_32s_32_6_U0/stream_mult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/a565/hdl/verilog/stream_mult_mul_32s_32s_32_6.v:34]
WARNING: [Synth 8-6014] Unused sequential element inst/stream_mult_mul_32s_32s_32_6_U0/stream_mult_mul_32s_32s_32_6_MulnS_0_U/buff3_reg was removed.  [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/a565/hdl/verilog/stream_mult_mul_32s_32s_32_6.v:26]
DSP Report: Generating DSP inst/stream_mult_mul_32s_32s_32_6_U0/stream_mult_mul_32s_32s_32_6_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP inst/stream_mult_mul_32s_32s_32_6_U0/stream_mult_mul_32s_32s_32_6_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP inst/stream_mult_mul_32s_32s_32_6_U0/stream_mult_mul_32s_32s_32_6_MulnS_0_U/buff0_reg.
DSP Report: register inst/stream_mult_mul_32s_32s_32_6_U0/stream_mult_mul_32s_32s_32_6_MulnS_0_U/buff0_reg is absorbed into DSP inst/stream_mult_mul_32s_32s_32_6_U0/stream_mult_mul_32s_32s_32_6_MulnS_0_U/buff0_reg.
DSP Report: operator inst/stream_mult_mul_32s_32s_32_6_U0/stream_mult_mul_32s_32s_32_6_MulnS_0_U/tmp_product is absorbed into DSP inst/stream_mult_mul_32s_32s_32_6_U0/stream_mult_mul_32s_32s_32_6_MulnS_0_U/buff0_reg.
DSP Report: operator inst/stream_mult_mul_32s_32s_32_6_U0/stream_mult_mul_32s_32s_32_6_MulnS_0_U/tmp_product is absorbed into DSP inst/stream_mult_mul_32s_32s_32_6_U0/stream_mult_mul_32s_32s_32_6_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP inst/stream_mult_mul_32s_32s_32_6_U0/stream_mult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register A is absorbed into DSP inst/stream_mult_mul_32s_32s_32_6_U0/stream_mult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg.
DSP Report: register inst/stream_mult_mul_32s_32s_32_6_U0/stream_mult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg is absorbed into DSP inst/stream_mult_mul_32s_32s_32_6_U0/stream_mult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg.
DSP Report: register inst/stream_mult_mul_32s_32s_32_6_U0/stream_mult_mul_32s_32s_32_6_MulnS_0_U/buff0_reg is absorbed into DSP inst/stream_mult_mul_32s_32s_32_6_U0/stream_mult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg.
DSP Report: operator inst/stream_mult_mul_32s_32s_32_6_U0/stream_mult_mul_32s_32s_32_6_MulnS_0_U/tmp_product is absorbed into DSP inst/stream_mult_mul_32s_32s_32_6_U0/stream_mult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg.
DSP Report: operator inst/stream_mult_mul_32s_32s_32_6_U0/stream_mult_mul_32s_32s_32_6_MulnS_0_U/tmp_product is absorbed into DSP inst/stream_mult_mul_32s_32s_32_6_U0/stream_mult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP inst/stream_mult_mul_32s_32s_32_6_U0/stream_mult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register inst/stream_mult_mul_32s_32s_32_6_U0/stream_mult_mul_32s_32s_32_6_MulnS_0_U/buff0_reg is absorbed into DSP inst/stream_mult_mul_32s_32s_32_6_U0/stream_mult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP inst/stream_mult_mul_32s_32s_32_6_U0/stream_mult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg.
DSP Report: register inst/stream_mult_mul_32s_32s_32_6_U0/stream_mult_mul_32s_32s_32_6_MulnS_0_U/buff0_reg is absorbed into DSP inst/stream_mult_mul_32s_32s_32_6_U0/stream_mult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg.
DSP Report: register inst/stream_mult_mul_32s_32s_32_6_U0/stream_mult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg is absorbed into DSP inst/stream_mult_mul_32s_32s_32_6_U0/stream_mult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg.
DSP Report: register inst/stream_mult_mul_32s_32s_32_6_U0/stream_mult_mul_32s_32s_32_6_MulnS_0_U/buff1_reg is absorbed into DSP inst/stream_mult_mul_32s_32s_32_6_U0/stream_mult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg.
DSP Report: operator inst/stream_mult_mul_32s_32s_32_6_U0/stream_mult_mul_32s_32s_32_6_MulnS_0_U/tmp_product is absorbed into DSP inst/stream_mult_mul_32s_32s_32_6_U0/stream_mult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg.
DSP Report: operator inst/stream_mult_mul_32s_32s_32_6_U0/stream_mult_mul_32s_32s_32_6_MulnS_0_U/tmp_product is absorbed into DSP inst/stream_mult_mul_32s_32s_32_6_U0/stream_mult_mul_32s_32s_32_6_MulnS_0_U/buff2_reg.
INFO: [Synth 8-3971] The signal inputBuf_V_U/SCIG_inputBuf_V_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5784] Optimized 1 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 39 bits, new ram width 38 bits.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5784] Optimized 1 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 39 bits, new ram width 38 bits.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SCIG_U0i_19_1/ap_phi_reg_pp1_iter1_storemerge_reg_301_reg[0]' (FDRE) to 'base_i/cifar_10_0/SCIG_U0i_19_1/ap_phi_reg_pp1_iter1_storemerge_reg_301_reg[2]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SCIG_U0i_19_1/ap_phi_reg_pp1_iter1_storemerge_reg_301_reg[2]' (FDRE) to 'base_i/cifar_10_0/SCIG_U0i_19_1/ap_phi_reg_pp1_iter1_storemerge_reg_301_reg[3]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SCIG_U0i_19_1/ap_phi_reg_pp1_iter1_storemerge_reg_301_reg[3]' (FDRE) to 'base_i/cifar_10_0/SCIG_U0i_19_1/ap_phi_reg_pp1_iter1_storemerge_reg_301_reg[4]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SCIG_U0i_19_1/ap_phi_reg_pp1_iter1_storemerge_reg_301_reg[4]' (FDRE) to 'base_i/cifar_10_0/SCIG_U0i_19_1/ap_phi_reg_pp1_iter1_storemerge_reg_301_reg[5]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SCIG_U0i_19_1/ap_phi_reg_pp1_iter1_storemerge_reg_301_reg[5]' (FDRE) to 'base_i/cifar_10_0/SCIG_U0i_19_1/ap_phi_reg_pp1_iter1_storemerge_reg_301_reg[6]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SCIG_U0i_19_1/ap_phi_reg_pp1_iter1_storemerge_reg_301_reg[6]' (FDRE) to 'base_i/cifar_10_0/SCIG_U0i_19_1/ap_phi_reg_pp1_iter1_storemerge_reg_301_reg[7]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SCIG_U0i_19_1/ap_phi_reg_pp1_iter1_storemerge_reg_301_reg[7]' (FDRE) to 'base_i/cifar_10_0/SCIG_U0i_19_1/ap_phi_reg_pp1_iter1_storemerge_reg_301_reg[8]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SCIG_U0i_19_1/ap_phi_reg_pp1_iter1_storemerge_reg_301_reg[8]' (FDRE) to 'base_i/cifar_10_0/SCIG_U0i_19_1/ap_phi_reg_pp1_iter1_storemerge_reg_301_reg[9]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SCIG_U0i_19_1/ap_phi_reg_pp1_iter1_storemerge_reg_301_reg[9]' (FDRE) to 'base_i/cifar_10_0/SCIG_U0i_19_1/ap_phi_reg_pp1_iter1_storemerge_reg_301_reg[10]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SCIG_U0i_19_1/ap_phi_reg_pp1_iter1_storemerge_reg_301_reg[10]' (FDRE) to 'base_i/cifar_10_0/SCIG_U0i_19_1/ap_phi_reg_pp1_iter1_storemerge_reg_301_reg[11]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SCIG_U0i_19_1/ap_phi_reg_pp1_iter1_storemerge_reg_301_reg[11]' (FDRE) to 'base_i/cifar_10_0/SCIG_U0i_19_1/ap_phi_reg_pp1_iter1_storemerge_reg_301_reg[12]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SCIG_U0i_19_1/ap_phi_reg_pp1_iter1_storemerge_reg_301_reg[12]' (FDRE) to 'base_i/cifar_10_0/SCIG_U0i_19_1/ap_phi_reg_pp1_iter1_storemerge_reg_301_reg[13]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SCIG_U0i_19_1/ap_phi_reg_pp1_iter1_storemerge_reg_301_reg[13]' (FDRE) to 'base_i/cifar_10_0/SCIG_U0i_19_1/ap_phi_reg_pp1_iter1_storemerge_reg_301_reg[14]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SCIG_U0i_19_1/ap_phi_reg_pp1_iter1_storemerge_reg_301_reg[14]' (FDRE) to 'base_i/cifar_10_0/SCIG_U0i_19_1/ap_phi_reg_pp1_iter1_storemerge_reg_301_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/cifar_10_0/SCIG_U0i_19_1/\ap_phi_reg_pp1_iter1_storemerge_reg_301_reg[15] )
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/divisor0_reg[0]' (FDE) to 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/divisor0_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/\cifar_10_urem_7ns1iI_div_U/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/\cifar_10_urem_7ns1iI_div_U/divisor0_reg[2] )
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/divisor_tmp_reg[0][0]' (FDE) to 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/divisor_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/divisor_tmp_reg[0][1]' (FDE) to 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/remd_tmp_reg[0][6]' (FDRE) to 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/remd_tmp_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/remd_tmp_reg[0][0]' (FDRE) to 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/remd_tmp_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/divisor_tmp_reg[0][2]' (FDE) to 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/remd_tmp_reg[0][1]' (FDRE) to 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/remd_tmp_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/remd_tmp_reg[0][2]' (FDRE) to 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/remd_tmp_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/remd_tmp_reg[0][3]' (FDRE) to 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/remd_tmp_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/remd_tmp_reg[0][4]' (FDRE) to 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/remd_tmp_reg[0][5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/\cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/remd_tmp_reg[0][5] )
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[0].divisor_tmp_reg[1][0]' (FDE) to 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[0].divisor_tmp_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[1].divisor_tmp_reg[2][0]' (FDE) to 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[1].divisor_tmp_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[2].divisor_tmp_reg[3][0]' (FDE) to 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[2].divisor_tmp_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[3].divisor_tmp_reg[4][0]' (FDE) to 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[3].divisor_tmp_reg[4][1]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[4].divisor_tmp_reg[5][0]' (FDE) to 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[4].divisor_tmp_reg[5][1]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[5].divisor_tmp_reg[6][0]' (FDE) to 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[5].divisor_tmp_reg[6][1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/\cifar_10_urem_7ns1iI_div_U/divisor0_reg[1] )
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/divisor0_reg[2]' (FDE) to 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[0].remd_tmp_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[0].divisor_tmp_reg[1][1]' (FDE) to 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[0].remd_tmp_reg[1][3]' (FDE) to 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[0].remd_tmp_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[0].remd_tmp_reg[1][4]' (FDE) to 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[0].remd_tmp_reg[1][5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/\cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[0].remd_tmp_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/\cifar_10_urem_7ns1iI_div_U/divisor0_reg[1] )
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[0].divisor_tmp_reg[1][2]' (FDE) to 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[0].remd_tmp_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[0].remd_tmp_reg[1][5]' (FDE) to 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[0].remd_tmp_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[0].remd_tmp_reg[1][1]' (FDE) to 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[0].remd_tmp_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[0].remd_tmp_reg[1][2]' (FDE) to 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[1].remd_tmp_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[1].divisor_tmp_reg[2][1]' (FDE) to 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[1].remd_tmp_reg[2][4]' (FDE) to 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[1].remd_tmp_reg[2][5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/\cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[1].remd_tmp_reg[2][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/\cifar_10_urem_7ns1iI_div_U/divisor0_reg[1] )
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[1].divisor_tmp_reg[2][2]' (FDE) to 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[2].remd_tmp_reg[3][5]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[1].remd_tmp_reg[2][5]' (FDE) to 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[2].remd_tmp_reg[3][5]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[1].remd_tmp_reg[2][2]' (FDE) to 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[2].remd_tmp_reg[3][5]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[1].remd_tmp_reg[2][3]' (FDE) to 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[2].remd_tmp_reg[3][5]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[2].divisor_tmp_reg[3][1]' (FDE) to 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/divisor0_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/\cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[2].remd_tmp_reg[3][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/\cifar_10_urem_7ns1iI_div_U/divisor0_reg[1] )
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[2].divisor_tmp_reg[3][2]' (FDE) to 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[2].remd_tmp_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[2].remd_tmp_reg[3][5]' (FDE) to 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[2].remd_tmp_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[2].remd_tmp_reg[3][3]' (FDE) to 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[2].remd_tmp_reg[3][4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/\cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[2].remd_tmp_reg[3][4] )
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[3].divisor_tmp_reg[4][1]' (FDE) to 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[3].divisor_tmp_reg[4][2]' (FDE) to 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[2].remd_tmp_reg[3][4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/\cifar_10_urem_7ns1iI_div_U/divisor0_reg[1] )
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[2].remd_tmp_reg[3][4]' (FDE) to 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[3].remd_tmp_reg[4][5]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[3].remd_tmp_reg[4][4]' (FDE) to 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[3].remd_tmp_reg[4][5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/\cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[3].remd_tmp_reg[4][5] )
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[4].divisor_tmp_reg[5][1]' (FDE) to 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[4].divisor_tmp_reg[5][2]' (FDE) to 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[3].remd_tmp_reg[4][5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/\cifar_10_urem_7ns1iI_div_U/divisor0_reg[1] )
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[3].remd_tmp_reg[4][5]' (FDE) to 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[4].remd_tmp_reg[5][5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/\cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[4].remd_tmp_reg[5][5] )
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[5].divisor_tmp_reg[6][1]' (FDE) to 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[5].divisor_tmp_reg[6][2]' (FDE) to 'base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[4].remd_tmp_reg[5][5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/\cifar_10_urem_7ns1iI_div_U/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/cifar_10_urem_7ns1iI_U20/\cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[4].remd_tmp_reg[5][5] )
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_9_reg_1444_reg[0]' (FDE) to 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_65_reg_1454_reg[1]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_9_reg_1444_reg[1]' (FDE) to 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_65_reg_1454_reg[2]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_9_reg_1444_reg[2]' (FDE) to 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_65_reg_1454_reg[3]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_9_reg_1444_reg[3]' (FDE) to 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_65_reg_1454_reg[4]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_9_reg_1444_reg[4]' (FDE) to 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_65_reg_1454_reg[5]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_9_reg_1444_reg[5]' (FDE) to 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_65_reg_1454_reg[6]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_9_reg_1444_reg[6]' (FDE) to 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_65_reg_1454_reg[7]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_9_reg_1444_reg[7]' (FDE) to 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_65_reg_1454_reg[8]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_9_reg_1444_reg[8]' (FDE) to 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_65_reg_1454_reg[9]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_9_reg_1444_reg[9]' (FDE) to 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_65_reg_1454_reg[10]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_9_reg_1444_reg[10]' (FDE) to 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_65_reg_1454_reg[11]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_9_reg_1444_reg[11]' (FDE) to 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_65_reg_1454_reg[12]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_9_reg_1444_reg[12]' (FDE) to 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_65_reg_1454_reg[13]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_9_reg_1444_reg[13]' (FDE) to 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_65_reg_1454_reg[14]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_9_reg_1444_reg[14]' (FDE) to 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_65_reg_1454_reg[15]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_9_reg_1444_reg[15]' (FDE) to 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_65_reg_1454_reg[16]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_9_reg_1444_reg[16]' (FDE) to 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_65_reg_1454_reg[17]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_9_reg_1444_reg[17]' (FDE) to 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_65_reg_1454_reg[18]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_9_reg_1444_reg[18]' (FDE) to 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_65_reg_1454_reg[19]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_9_reg_1444_reg[19]' (FDE) to 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_65_reg_1454_reg[20]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_9_reg_1444_reg[20]' (FDE) to 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_65_reg_1454_reg[21]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_9_reg_1444_reg[21]' (FDE) to 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_65_reg_1454_reg[22]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_9_reg_1444_reg[22]' (FDE) to 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_65_reg_1454_reg[23]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_9_reg_1444_reg[23]' (FDE) to 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_65_reg_1454_reg[24]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_9_reg_1444_reg[24]' (FDE) to 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_65_reg_1454_reg[25]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_9_reg_1444_reg[25]' (FDE) to 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_65_reg_1454_reg[26]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_9_reg_1444_reg[26]' (FDE) to 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_65_reg_1454_reg[27]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_9_reg_1444_reg[27]' (FDE) to 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_65_reg_1454_reg[28]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_9_reg_1444_reg[28]' (FDE) to 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_65_reg_1454_reg[29]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_9_reg_1444_reg[29]' (FDE) to 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_65_reg_1454_reg[30]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_9_reg_1444_reg[30]' (FDE) to 'base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/tmp_65_reg_1454_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/\tmp_32_reg_1416_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/\tmp_32_reg_1416_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/\tmp_32_reg_1416_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/\tmp_32_reg_1416_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/cifar_10_0/pool_2u_32u_32u_U0i_19_3/\tmp_64_reg_1449_reg[0] )
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SCIG_2_U0i_19_4/ap_phi_reg_pp1_iter1_storemerge_reg_1024_reg[0]' (FDRE) to 'base_i/cifar_10_0/SCIG_2_U0i_19_4/ap_phi_reg_pp1_iter1_storemerge_reg_1024_reg[2]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SCIG_2_U0i_19_4/ap_phi_reg_pp1_iter1_storemerge_reg_1024_reg[2]' (FDRE) to 'base_i/cifar_10_0/SCIG_2_U0i_19_4/ap_phi_reg_pp1_iter1_storemerge_reg_1024_reg[3]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SCIG_2_U0i_19_4/ap_phi_reg_pp1_iter1_storemerge_reg_1024_reg[3]' (FDRE) to 'base_i/cifar_10_0/SCIG_2_U0i_19_4/ap_phi_reg_pp1_iter1_storemerge_reg_1024_reg[4]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SCIG_2_U0i_19_4/ap_phi_reg_pp1_iter1_storemerge_reg_1024_reg[4]' (FDRE) to 'base_i/cifar_10_0/SCIG_2_U0i_19_4/ap_phi_reg_pp1_iter1_storemerge_reg_1024_reg[5]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SCIG_2_U0i_19_4/ap_phi_reg_pp1_iter1_storemerge_reg_1024_reg[5]' (FDRE) to 'base_i/cifar_10_0/SCIG_2_U0i_19_4/ap_phi_reg_pp1_iter1_storemerge_reg_1024_reg[6]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SCIG_2_U0i_19_4/ap_phi_reg_pp1_iter1_storemerge_reg_1024_reg[6]' (FDRE) to 'base_i/cifar_10_0/SCIG_2_U0i_19_4/ap_phi_reg_pp1_iter1_storemerge_reg_1024_reg[7]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SCIG_2_U0i_19_4/ap_phi_reg_pp1_iter1_storemerge_reg_1024_reg[7]' (FDRE) to 'base_i/cifar_10_0/SCIG_2_U0i_19_4/ap_phi_reg_pp1_iter1_storemerge_reg_1024_reg[8]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SCIG_2_U0i_19_4/ap_phi_reg_pp1_iter1_storemerge_reg_1024_reg[8]' (FDRE) to 'base_i/cifar_10_0/SCIG_2_U0i_19_4/ap_phi_reg_pp1_iter1_storemerge_reg_1024_reg[9]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SCIG_2_U0i_19_4/ap_phi_reg_pp1_iter1_storemerge_reg_1024_reg[9]' (FDRE) to 'base_i/cifar_10_0/SCIG_2_U0i_19_4/ap_phi_reg_pp1_iter1_storemerge_reg_1024_reg[10]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SCIG_2_U0i_19_4/ap_phi_reg_pp1_iter1_storemerge_reg_1024_reg[10]' (FDRE) to 'base_i/cifar_10_0/SCIG_2_U0i_19_4/ap_phi_reg_pp1_iter1_storemerge_reg_1024_reg[11]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SCIG_2_U0i_19_4/ap_phi_reg_pp1_iter1_storemerge_reg_1024_reg[11]' (FDRE) to 'base_i/cifar_10_0/SCIG_2_U0i_19_4/ap_phi_reg_pp1_iter1_storemerge_reg_1024_reg[12]'
INFO: [Synth 8-3886] merging instance 'base_i/cifar_10_0/SCIG_2_U0i_19_4/ap_phi_reg_pp1_iter1_storemerge_reg_1024_reg[12]' (FDRE) to 'base_i/cifar_10_0/SCIG_2_U0i_19_4/ap_phi_reg_pp1_iter1_storemerge_reg_1024_reg[13]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/cifar_10_0/SCIG_2_U0i_19_4/\ap_phi_reg_pp1_iter1_storemerge_reg_1024_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/cifar_10_0/SCIG_2_U0i_19_4/\baseIterBound_reg_2456_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/cifar_10_0/SCIG_2_U0i_19_4/\tmp_184_reg_2693_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/cifar_10_0/SMM_1u_800u_32u_U0i_19_5/\tmp_114_reg_3204_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/cifar_10_0/SMM_1u_800u_32u_U0i_19_5/\tmp_114_reg_3204_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/cifar_10_0/SMM_1u_800u_32u_U0i_19_5/\tmp_114_reg_3204_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/cifar_10_0/SMM_1u_800u_32u_U0i_19_5/\tmp_114_reg_3204_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/cifar_10_0/SMM_1u_800u_32u_U0i_19_5/\tmp_114_reg_3204_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/cifar_10_0/pool_2u_32u_16u_U0i_19_6/\tmp_73_reg_1210_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/cifar_10_0/pool_2u_32u_16u_U0i_19_6/\tmp_73_reg_1210_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/cifar_10_0/pool_2u_32u_16u_U0i_19_6/\tmp_73_reg_1210_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/cifar_10_0/pool_2u_32u_16u_U0i_19_6/\tmp_89_reg_1235_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/cifar_10_0/SCIG_1_U0i_19_7/\ap_phi_reg_pp1_iter1_storemerge_reg_1020_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/cifar_10_0/SCIG_1_U0i_19_7/\baseIterBound_reg_2446_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/cifar_10_0/SCIG_1_U0i_19_7/\tmp_228_reg_2683_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/cifar_10_0/SMM_1u_800u_64u_U0i_19_8/\tmp_95_reg_3208_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/cifar_10_0/SMM_1u_800u_64u_U0i_19_8/\tmp_95_reg_3208_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/cifar_10_0/SMM_1u_800u_64u_U0i_19_8/\tmp_95_reg_3208_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/cifar_10_0/SMM_1u_800u_64u_U0i_19_8/\tmp_95_reg_3208_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/cifar_10_0/SMM_1u_800u_64u_U0i_19_8/\tmp_95_reg_3208_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/cifar_10_0/pool_2u_64u_8u_U0i_19_9/\tmp_2_reg_1440_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/cifar_10_0/pool_2u_64u_8u_U0i_19_9/\tmp_2_reg_1440_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/cifar_10_0/pool_2u_64u_8u_U0i_19_9/\tmp_22_reg_1461_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/cifar_10_0/FC_1u_1024u_64u_U0i_19_10/\tmp_147_reg_3891_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/cifar_10_0/FC_1u_1024u_64u_U0i_19_10/\tmp_147_reg_3891_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/cifar_10_0/FC_1u_1024u_64u_U0i_19_10/\tmp_147_reg_3891_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/cifar_10_0/FC_1u_1024u_64u_U0i_19_10/\tmp_147_reg_3891_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/cifar_10_0/FC_1u_1024u_64u_U0i_19_10/\tmp_147_reg_3891_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/cifar_10_0/FC_1u_64u_10u_U0i_19_11/\tmp_138_reg_2331_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/cifar_10_0/FC_1u_64u_10u_U0i_19_11/\tmp_138_reg_2331_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_19_0/axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_19_0/axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_19_0/axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_19_0/axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_19_0/axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_len_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_19_0/axi_dma_0/U0/\I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/sg_decerr_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_19_0/axi_dma_0/U0/\I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_19_0/axi_dma_0/U0/\I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_19_0/axi_dma_0/U0/\I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_19_0/axi_dma_0/U0/\I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[15] )
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/FSM_onehot_sig_csm_state_reg[3]) is unused and will be removed from module axi_dma__xdcDup__1.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_19_0/axi_dma_1/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_19_0/axi_dma_1/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_19_0/axi_dma_1/U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_19_0/axi_dma_1/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_19_0/axi_dma_1/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_len_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_19_0/axi_dma_1/U0/\I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/sg_decerr_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_19_0/axi_dma_1/U0/\I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_19_0/axi_dma_1/U0/\I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_19_0/axi_dma_1/U0/\I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_19_0/axi_dma_1/U0/\I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[15] )
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/FSM_onehot_sig_csm_state_reg[3]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_19_0/axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_19_0/axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_19_0/axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_19_0/axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (base_i/i_19_0/axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/NO_B_CHANNEL.cmd_b_empty_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_19_0/axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALOCK_Q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_19_0/axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALOCK_Q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_19_0/axi_mem_intercon/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.grant_hot_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_19_0/axi_mem_intercon/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.grant_hot_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_19_0/axi_mem_intercon/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_19_0/axi_mem_intercon/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_19_0/axi_mem_intercon/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_grant_enc_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_19_0/axi_mem_intercon/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_19_0/axi_mem_intercon/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_19_0/axi_mem_intercon/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_19_0/axi_mem_intercon/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_19_0/axi_mem_intercon/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[53] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (base_i/i_19_0/axi_mem_intercon/xbar/\inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module base_xbar_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module base_xbar_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module base_xbar_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module base_xbar_1.
INFO: [Synth 8-3332] Sequential element (inst/FSM_onehot_gen_write.w_state_reg[0]) is unused and will be removed from module base_s00_mmu_0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_19_0/ps7_axi_periph/xbar/\inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[3] )
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[47]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[46]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[45]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[44]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[43]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[42]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[41]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[40]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[39]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[38]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[37]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[36]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[35]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[34]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[33]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[32]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[31]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[30]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[29]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[28]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[27]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[26]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[25]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[24]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[23]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[22]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[21]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[20]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[19]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[18]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[17]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[47]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[46]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[45]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[44]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[43]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[42]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[41]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[40]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[39]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[38]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[37]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[36]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[35]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[34]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[33]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[32]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[31]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[30]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[29]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[28]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[27]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[26]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[25]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[24]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[23]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[22]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[21]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[20]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[19]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[18]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[17]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[47]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[46]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[45]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[44]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[43]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[42]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[41]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[40]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[39]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[38]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[37]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[36]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[35]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[34]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[33]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[32]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[31]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[30]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[29]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[28]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[27]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[26]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[25]) is unused and will be removed from module base_mult_constant_0_0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/i_19_1/axis_switch_0/inst/\gen_static_router.inst_static_router /\inst_axi_ctrl_top/inst_reg_bank_1/gen_reg[7].reg_data_reg[254] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (base_i/i_19_1/axis_switch_0/inst/\gen_static_router.inst_static_router /\inst_axi_ctrl_top/inst_reg_bank_1/gen_reg[7].reg_data_reg[255] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/cifar_10_0/AXI_DMA_SLAVE_U0i_19_0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/cifar_10_0/FC_1u_64u_10u_U0i_19_11/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/cifar_10_0/FC_1u_1024u_64u_U0i_19_10/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/cifar_10_0/pool_2u_64u_8u_U0i_19_9/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/cifar_10_0/SMM_1u_800u_64u_U0i_19_8/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/cifar_10_0/SCIG_1_U0i_19_7/\baseIterBound_reg_2446_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:07:57 ; elapsed = 00:08:06 . Memory (MB): peak = 1543.805 ; gain = 1151.688
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|SCIG_inputBuf_V_ram:             | ram_reg                          | 16 K x 16(READ_FIRST)  | W | R | 16 K x 16(READ_FIRST)  | W | R | Port A and B     | 0      | 8      | 
|SMM_1u_75u_32u_s_eOg_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_75u_32u_s_eOg_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_75u_32u_s_eOg_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_75u_32u_s_eOg_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_75u_32u_s_eOg_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_75u_32u_s_eOg_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_75u_32u_s_eOg_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_75u_32u_s_eOg_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_75u_32u_s_eOg_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_75u_32u_s_eOg_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_75u_32u_s_eOg_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_75u_32u_s_eOg_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_75u_32u_s_eOg_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_75u_32u_s_eOg_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_75u_32u_s_eOg_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_75u_32u_s_eOg_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_75u_32u_s_eOg_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_75u_32u_s_eOg_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_75u_32u_s_eOg_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_75u_32u_s_eOg_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_75u_32u_s_eOg_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_75u_32u_s_eOg_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_75u_32u_s_eOg_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_75u_32u_s_eOg_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_75u_32u_s_eOg_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SCIG_2_inputBuf_V_ram:           | ram_reg                          | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|SMM_1u_800u_32u_s8jQ_ram:        | ram_reg                          | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_800u_32u_s8jQ_ram:        | ram_reg                          | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_800u_32u_s8jQ_ram:        | ram_reg                          | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_800u_32u_s8jQ_ram:        | ram_reg                          | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_800u_32u_s8jQ_ram:        | ram_reg                          | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_800u_32u_s8jQ_ram:        | ram_reg                          | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_800u_32u_s8jQ_ram:        | ram_reg                          | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_800u_32u_s8jQ_ram:        | ram_reg                          | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_800u_32u_s8jQ_ram:        | ram_reg                          | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_800u_32u_s8jQ_ram:        | ram_reg                          | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_800u_32u_s8jQ_ram:        | ram_reg                          | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_800u_32u_s8jQ_ram:        | ram_reg                          | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_800u_32u_s8jQ_ram:        | ram_reg                          | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_800u_32u_s8jQ_ram:        | ram_reg                          | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_800u_32u_s8jQ_ram:        | ram_reg                          | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_800u_32u_s8jQ_ram:        | ram_reg                          | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_800u_32u_s8jQ_ram:        | ram_reg                          | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_800u_32u_s8jQ_ram:        | ram_reg                          | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_800u_32u_s8jQ_ram:        | ram_reg                          | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_800u_32u_s8jQ_ram:        | ram_reg                          | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_800u_32u_s8jQ_ram:        | ram_reg                          | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_800u_32u_s8jQ_ram:        | ram_reg                          | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_800u_32u_s8jQ_ram:        | ram_reg                          | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_800u_32u_s8jQ_ram:        | ram_reg                          | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_800u_32u_s8jQ_ram:        | ram_reg                          | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SCIG_2_inputBuf_V_ram:           | ram_reg                          | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FC_1u_64u_10u_s_BdRK_ram:        | ram_reg                          | 64 x 16(READ_FIRST)    | W |   | 64 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1u_64u_10u_s_BdRK_ram:        | ram_reg                          | 64 x 16(READ_FIRST)    | W |   | 64 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1u_64u_10u_s_BdRK_ram:        | ram_reg                          | 64 x 16(READ_FIRST)    | W |   | 64 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1u_64u_10u_s_BdRK_ram:        | ram_reg                          | 64 x 16(READ_FIRST)    | W |   | 64 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1u_64u_10u_s_BdRK_ram:        | ram_reg                          | 64 x 16(READ_FIRST)    | W |   | 64 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1u_64u_10u_s_BdRK_ram:        | ram_reg                          | 64 x 16(READ_FIRST)    | W |   | 64 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1u_64u_10u_s_BdRK_ram:        | ram_reg                          | 64 x 16(READ_FIRST)    | W |   | 64 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1u_64u_10u_s_BdRK_ram:        | ram_reg                          | 64 x 16(READ_FIRST)    | W |   | 64 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1u_64u_10u_s_BdRK_ram:        | ram_reg                          | 64 x 16(READ_FIRST)    | W |   | 64 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1u_64u_10u_s_BdRK_ram:        | ram_reg                          | 64 x 16(READ_FIRST)    | W |   | 64 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1u_64u_10u_s_BdRK_ram:        | ram_reg                          | 64 x 16(READ_FIRST)    | W |   | 64 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1u_64u_10u_s_BdRK_ram:        | ram_reg                          | 64 x 16(READ_FIRST)    | W |   | 64 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1u_64u_10u_s_BdRK_ram:        | ram_reg                          | 64 x 16(READ_FIRST)    | W |   | 64 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1u_64u_10u_s_BdRK_ram:        | ram_reg                          | 64 x 16(READ_FIRST)    | W |   | 64 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1u_64u_10u_s_BdRK_ram:        | ram_reg                          | 64 x 16(READ_FIRST)    | W |   | 64 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1u_64u_10u_s_BdRK_ram:        | ram_reg                          | 64 x 16(READ_FIRST)    | W |   | 64 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d50_A:                  | mem_reg                          | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d50_A:                  | mem_reg                          | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d50_A:                  | mem_reg                          | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d50_A:                  | mem_reg                          | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d50_A:                  | mem_reg                          | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d50_A:                  | mem_reg                          | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d50_A:                  | mem_reg                          | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d50_A:                  | mem_reg                          | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d50_A:                  | mem_reg                          | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 128 x 39(NO_CHANGE)    | W |   | 128 x 39(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 38(NO_CHANGE)    | W |   | 128 x 38(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 128 x 39(NO_CHANGE)    | W |   | 128 x 39(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 38(NO_CHANGE)    | W |   | 128 x 38(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+------------------------------+
|Module Name                                                                                                                                                                                                                                              | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives                   | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+------------------------------+
|base_i/cifar_10_0                                                                                                                                                                                                                                        | inElem_V_U/SCIG_inElem_V_ram_U/ram_reg                                        | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_2_1_U/SMM_1u_75u_32u_s_dEe_ram_U/ram_reg                                  | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_2_2_U/SMM_1u_75u_32u_s_dEe_ram_U/ram_reg                                  | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_2_0_U/SMM_1u_75u_32u_s_dEe_ram_U/ram_reg                                  | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_2_4_U/SMM_1u_75u_32u_s_dEe_ram_U/ram_reg                                  | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_2_5_U/SMM_1u_75u_32u_s_dEe_ram_U/ram_reg                                  | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_2_3_U/SMM_1u_75u_32u_s_dEe_ram_U/ram_reg                                  | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_2_7_U/SMM_1u_75u_32u_s_dEe_ram_U/ram_reg                                  | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_2_8_U/SMM_1u_75u_32u_s_dEe_ram_U/ram_reg                                  | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_2_6_U/SMM_1u_75u_32u_s_dEe_ram_U/ram_reg                                  | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_2_10_U/SMM_1u_75u_32u_s_dEe_ram_U/ram_reg                                 | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_2_11_U/SMM_1u_75u_32u_s_dEe_ram_U/ram_reg                                 | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_2_9_U/SMM_1u_75u_32u_s_dEe_ram_U/ram_reg                                  | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_2_13_U/SMM_1u_75u_32u_s_dEe_ram_U/ram_reg                                 | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_2_14_U/SMM_1u_75u_32u_s_dEe_ram_U/ram_reg                                 | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_2_12_U/SMM_1u_75u_32u_s_dEe_ram_U/ram_reg                                 | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_2_16_U/SMM_1u_75u_32u_s_dEe_ram_U/ram_reg                                 | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_2_17_U/SMM_1u_75u_32u_s_dEe_ram_U/ram_reg                                 | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_2_15_U/SMM_1u_75u_32u_s_dEe_ram_U/ram_reg                                 | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_2_21_U/SMM_1u_75u_32u_s_dEe_ram_U/ram_reg                                 | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_2_22_U/SMM_1u_75u_32u_s_dEe_ram_U/ram_reg                                 | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_2_19_U/SMM_1u_75u_32u_s_dEe_ram_U/ram_reg                                 | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_2_20_U/SMM_1u_75u_32u_s_dEe_ram_U/ram_reg                                 | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_2_18_U/SMM_1u_75u_32u_s_dEe_ram_U/ram_reg                                 | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_2_23_U/SMM_1u_75u_32u_s_dEe_ram_U/ram_reg                                 | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_2_24_U/SMM_1u_75u_32u_s_dEe_ram_U/ram_reg                                 | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | acc_U/pool_2u_32u_32u_s5jm_ram_U/ram_reg                                      | User Attribute | 32 x 32              | RAM32M x 6                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | buf_U/pool_2u_32u_32u_s4jc_ram_U/ram_reg                                      | User Attribute | 512 x 32             | RAM64X1D x 16  RAM64M x 80   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | inElem_V_U/SCIG_inElem_V_ram_U/ram_reg                                        | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_3_24_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_3_23_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_3_22_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_3_21_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_3_20_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_3_19_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_3_18_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_3_17_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_3_16_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_3_15_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_3_14_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_3_13_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_3_12_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_3_11_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_3_10_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_3_9_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                  | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_3_8_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                  | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_3_7_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                  | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_3_6_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                  | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_3_5_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                  | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_3_4_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                  | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_3_3_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                  | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_3_2_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                  | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_3_1_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                  | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_3_0_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                  | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | acc_U/pool_2u_32u_32u_s5jm_ram_U/ram_reg                                      | User Attribute | 32 x 32              | RAM32M x 6                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | buf_U/pool_2u_32u_16u_sbVr_ram_U/ram_reg                                      | User Attribute | 256 x 32             | RAM64X1D x 8  RAM64M x 40    | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | inElem_V_U/SCIG_inElem_V_ram_U/ram_reg                                        | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_4_24_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_4_23_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_4_22_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_4_21_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_4_20_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_4_19_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_4_18_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_4_17_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_4_16_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_4_15_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_4_14_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_4_13_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_4_12_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_4_11_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_4_10_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_4_9_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                  | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_4_8_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                  | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_4_7_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                  | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_4_6_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                  | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_4_5_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                  | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_4_4_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                  | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_4_3_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                  | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_4_2_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                  | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_4_1_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                  | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_4_0_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                  | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | acc_U/pool_2u_64u_8u_s_cNA_ram_U/ram_reg                                      | User Attribute | 64 x 32              | RAM64M x 11                  | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | buf_U/pool_2u_32u_16u_sbVr_ram_U/ram_reg                                      | User Attribute | 256 x 32             | RAM64X1D x 8  RAM64M x 40    | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_31_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                   | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_30_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                   | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_29_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                   | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_28_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                   | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_23_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                   | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_22_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                   | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_21_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                   | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_20_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                   | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_27_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                   | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_26_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                   | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_25_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                   | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_24_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                   | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_19_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                   | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_18_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                   | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_17_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                   | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_16_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                   | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_15_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                   | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_14_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                   | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_13_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                   | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_12_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                   | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_7_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                    | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_6_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                    | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_5_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                    | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_4126_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_11_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                   | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_10_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                   | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_9_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                    | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_8_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                    | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_3125_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_2124_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_1123_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_0_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                    | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_1_15_U/FC_1u_64u_10u_s_AdQK_ram_U/ram_reg                                 | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_1_14_U/FC_1u_64u_10u_s_AdQK_ram_U/ram_reg                                 | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_1_13_U/FC_1u_64u_10u_s_AdQK_ram_U/ram_reg                                 | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_1_12_U/FC_1u_64u_10u_s_AdQK_ram_U/ram_reg                                 | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_1_11_U/FC_1u_64u_10u_s_AdQK_ram_U/ram_reg                                 | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_1_10_U/FC_1u_64u_10u_s_AdQK_ram_U/ram_reg                                 | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_1_9_U/FC_1u_64u_10u_s_AdQK_ram_U/ram_reg                                  | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_1_8_U/FC_1u_64u_10u_s_AdQK_ram_U/ram_reg                                  | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_1_7_U/FC_1u_64u_10u_s_AdQK_ram_U/ram_reg                                  | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_1_6_U/FC_1u_64u_10u_s_AdQK_ram_U/ram_reg                                  | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_1_5_U/FC_1u_64u_10u_s_AdQK_ram_U/ram_reg                                  | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_1_4_U/FC_1u_64u_10u_s_AdQK_ram_U/ram_reg                                  | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_1_3_U/FC_1u_64u_10u_s_AdQK_ram_U/ram_reg                                  | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_1_2_U/FC_1u_64u_10u_s_AdQK_ram_U/ram_reg                                  | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_1_1_U/FC_1u_64u_10u_s_AdQK_ram_U/ram_reg                                  | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_1_0_U/FC_1u_64u_10u_s_AdQK_ram_U/ram_reg                                  | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/i_19_0/axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                              | Implied        | 16 x 9               | RAM32M x 2                   | 
|base_i/i_19_0/axi_dma_1/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                              | Implied        | 16 x 9               | RAM32M x 2                   | 
|base_i/i_19_0/axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst                                                                                               | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 6               | RAM32M x 1                   | 
|base_i/i_19_0/axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst                                                                                          | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1                   | 
|base_i/i_19_0/axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst                                                                                  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 1               | RAM32X1D x 1                 | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+-----------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name            | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|base_cifar_10_0_0      | A''*B2             | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (PCIN>>17)+A2*B2   | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | A''*B''            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (PCIN>>17)+A''*B2  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | A2*B               | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (PCIN>>17)+A*B     | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | A2*B2              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (PCIN>>17)+A2*B    | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|SMM_1u_75u_32u_s       | A2*B2              | 15     | 15     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | A2*B2              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SMM_1u_75u_32u_s       | (PCIN>>17)+A2*B    | 15     | 15     | -      | -      | 15     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|base_cifar_10_0_0      | (PCIN+A2*B2)'      | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | PCIN+A2*B''        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|base_cifar_10_0_0      | (PCIN+A2*B2)'      | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | PCIN+A2*B''        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|base_cifar_10_0_0      | PCIN+A2*B''        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (PCIN+A2*B2)'      | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|base_cifar_10_0_0      | PCIN+A2*B''        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (PCIN+A2*B2)'      | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|base_cifar_10_0_0      | (PCIN+A2*B2)'      | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | PCIN+A2*B''        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|base_cifar_10_0_0      | (PCIN+A2*B2)'      | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | PCIN+A2*B''        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|base_cifar_10_0_0      | (PCIN+A2*B2)'      | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|base_cifar_10_0_0      | PCIN+A2*B''        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (PCIN+A2*B2)'      | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|base_cifar_10_0_0      | (PCIN+A2*B2)'      | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | A''*B              | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (PCIN>>17)+A*B''   | 16     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | A2*B''             | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (PCIN>>17)+A2*B''  | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | A2*B''             | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (PCIN>>17)+A2*B''  | 16     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | A''*B2             | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (PCIN>>17)+A''*B2  | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | A''*B2             | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (PCIN>>17)+A2*B2   | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | A''*B''            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (PCIN>>17)+A''*B2  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | A2*B               | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (PCIN>>17)+A*B     | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | A2*B2              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (PCIN>>17)+A2*B    | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|SMM_1u_800u_32u_s      | A2*B2              | 15     | 15     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | A2*B2              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SMM_1u_800u_32u_s      | (PCIN>>17)+A2*B    | 15     | 15     | -      | -      | 15     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|base_cifar_10_0_0      | (PCIN+A2*B2)'      | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|base_cifar_10_0_0      | (PCIN+A2*B2)'      | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|base_cifar_10_0_0      | (PCIN+A2*B2)'      | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | PCIN+A''*B2        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|base_cifar_10_0_0      | PCIN+A''*B2        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (PCIN+A2*B2)'      | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|base_cifar_10_0_0      | PCIN+A''*B2        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (PCIN+A2*B2)'      | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|base_cifar_10_0_0      | (PCIN+A2*B2)'      | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | PCIN+A''*B2        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|base_cifar_10_0_0      | (PCIN+A2*B2)'      | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | PCIN+A''*B2        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|base_cifar_10_0_0      | PCIN+A''*B2        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (PCIN+A2*B2)'      | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|base_cifar_10_0_0      | PCIN+A''*B2        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (PCIN+A2*B2)'      | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | A''*B              | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (PCIN>>17)+A*B''   | 16     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | A2*B''             | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (PCIN>>17)+A2*B''  | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | A2*B''             | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (PCIN>>17)+A2*B''  | 16     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | A''*B2             | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (PCIN>>17)+A''*B2  | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | A''*B2             | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (PCIN>>17)+A2*B2   | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | A''*B''            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (PCIN>>17)+A''*B2  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | A2*B               | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (PCIN>>17)+A*B     | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | A2*B2              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (PCIN>>17)+A2*B    | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|SMM_1u_800u_64u_s      | A2*B2              | 15     | 15     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | A2*B2              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SMM_1u_800u_64u_s      | (PCIN>>17)+A2*B    | 15     | 15     | -      | -      | 15     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|base_cifar_10_0_0      | (PCIN+A2*B2)'      | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|base_cifar_10_0_0      | (PCIN+A2*B2)'      | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|base_cifar_10_0_0      | (PCIN+A2*B2)'      | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | PCIN+A''*B2        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|base_cifar_10_0_0      | PCIN+A''*B2        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (PCIN+A2*B2)'      | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|base_cifar_10_0_0      | PCIN+A''*B2        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (PCIN+A2*B2)'      | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|base_cifar_10_0_0      | (PCIN+A2*B2)'      | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | PCIN+A''*B2        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|base_cifar_10_0_0      | (PCIN+A2*B2)'      | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | PCIN+A''*B2        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|base_cifar_10_0_0      | PCIN+A''*B2        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (PCIN+A2*B2)'      | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|base_cifar_10_0_0      | PCIN+A''*B2        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (PCIN+A2*B2)'      | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | A''*B              | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (PCIN>>17)+A*B''   | 16     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | A2*B''             | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (PCIN>>17)+A2*B''  | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | A2*B''             | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (PCIN>>17)+A2*B''  | 16     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | A''*B2             | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (PCIN>>17)+A''*B2  | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | A''*B2             | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (PCIN>>17)+A2*B2   | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | A''*B''            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (PCIN>>17)+A''*B2  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | A2*B               | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (PCIN>>17)+A*B     | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | A2*B2              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (PCIN>>17)+A2*B    | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FC_1u_1024u_64u_s      | A2*B2              | 15     | 15     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | A2*B2              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FC_1u_1024u_64u_s      | (PCIN>>17)+A2*B    | 15     | 15     | -      | -      | 15     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|base_cifar_10_0_0      | (PCIN+A2*B2)'      | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|base_cifar_10_0_0      | (PCIN+A2*B2)'      | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|base_cifar_10_0_0      | (PCIN+A2*B2)'      | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|base_cifar_10_0_0      | (PCIN+A2*B2)'      | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|base_cifar_10_0_0      | (PCIN+A2*B2)'      | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|base_cifar_10_0_0      | (PCIN+A2*B2)'      | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|base_cifar_10_0_0      | PCIN+A''*B2        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|base_cifar_10_0_0      | PCIN+A''*B2        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|base_cifar_10_0_0      | (PCIN+A2*B2)'      | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|base_cifar_10_0_0      | (PCIN+A2*B2)'      | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|base_cifar_10_0_0      | (PCIN+A2*B2)'      | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|base_cifar_10_0_0      | (PCIN+A2*B2)'      | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|base_cifar_10_0_0      | (PCIN+A2*B2)'      | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|base_cifar_10_0_0      | (PCIN+A2*B2)'      | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|base_cifar_10_0_0      | PCIN+A''*B2        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|base_cifar_10_0_0      | PCIN+A''*B2        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | A''*B2             | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (PCIN>>17)+A2*B2   | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | A''*B''            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (PCIN>>17)+A''*B2  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | A2*B               | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (PCIN>>17)+A*B     | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | A2*B2              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (PCIN>>17)+A2*B    | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FC_1u_64u_10u_s        | A2*B2              | 15     | 15     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | A2*B2              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FC_1u_64u_10u_s        | (PCIN>>17)+A2*B    | 15     | 15     | -      | -      | 15     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|base_cifar_10_0_0      | PCIN+A''*B2        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|base_cifar_10_0_0      | PCIN+A''*B2        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|base_cifar_10_0_0      | (PCIN+A2*B2)'      | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|base_cifar_10_0_0      | (PCIN+A2*B2)'      | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|base_cifar_10_0_0      | PCIN+A''*B2        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|base_cifar_10_0_0      | PCIN+A''*B2        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|base_cifar_10_0_0      | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|base_cifar_10_0_0      | (PCIN+A2*B2)'      | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|base_cifar_10_0_0      | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|base_cifar_10_0_0      | (PCIN+A2*B2)'      | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|base_mult_constant_0_0 | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|base_mult_constant_0_0 | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|base_mult_constant_0_0 | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|base_stream_mult_0_0   | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|base_stream_mult_0_0   | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|base_stream_mult_0_0   | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
+-----------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SCIG_U0i_19_1/i_19_0/inputBuf_V_U/SCIG_inputBuf_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SCIG_U0i_19_1/i_19_0/inputBuf_V_U/SCIG_inputBuf_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SCIG_U0i_19_1/i_19_0/inputBuf_V_U/SCIG_inputBuf_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SCIG_U0i_19_1/i_19_0/inputBuf_V_U/SCIG_inputBuf_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SCIG_U0i_19_1/i_19_0/inputBuf_V_U/SCIG_inputBuf_V_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SCIG_U0i_19_1/i_19_0/inputBuf_V_U/SCIG_inputBuf_V_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SCIG_U0i_19_1/i_19_0/inputBuf_V_U/SCIG_inputBuf_V_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SCIG_U0i_19_1/i_19_0/inputBuf_V_U/SCIG_inputBuf_V_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SCIG_U0i_19_1/i_19_0/inputBuf_V_U/SCIG_inputBuf_V_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SCIG_U0i_19_1/i_19_0/inputBuf_V_U/SCIG_inputBuf_V_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SCIG_U0i_19_1/i_19_0/inputBuf_V_U/SCIG_inputBuf_V_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SCIG_U0i_19_1/i_19_0/inputBuf_V_U/SCIG_inputBuf_V_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SCIG_U0i_19_1/i_19_0/inputBuf_V_U/SCIG_inputBuf_V_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SCIG_U0i_19_1/i_19_0/inputBuf_V_U/SCIG_inputBuf_V_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SCIG_U0i_19_1/i_19_0/inputBuf_V_U/SCIG_inputBuf_V_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SCIG_U0i_19_1/i_19_0/inputBuf_V_U/SCIG_inputBuf_V_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/i_19_0/B_V_2_0_U/SMM_1u_75u_32u_s_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/i_19_1/B_V_2_1_U/SMM_1u_75u_32u_s_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/i_19_2/B_V_2_2_U/SMM_1u_75u_32u_s_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/i_19_3/B_V_2_3_U/SMM_1u_75u_32u_s_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/i_19_4/B_V_2_4_U/SMM_1u_75u_32u_s_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/i_19_5/B_V_2_5_U/SMM_1u_75u_32u_s_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/i_19_6/B_V_2_6_U/SMM_1u_75u_32u_s_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/i_19_7/B_V_2_7_U/SMM_1u_75u_32u_s_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/i_19_9/B_V_2_8_U/SMM_1u_75u_32u_s_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/i_19_10/B_V_2_9_U/SMM_1u_75u_32u_s_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/i_19_11/B_V_2_10_U/SMM_1u_75u_32u_s_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/i_19_12/B_V_2_11_U/SMM_1u_75u_32u_s_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/i_19_13/B_V_2_12_U/SMM_1u_75u_32u_s_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/i_19_14/B_V_2_13_U/SMM_1u_75u_32u_s_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/i_19_15/B_V_2_14_U/SMM_1u_75u_32u_s_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/i_19_17/B_V_2_15_U/SMM_1u_75u_32u_s_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/i_19_18/B_V_2_16_U/SMM_1u_75u_32u_s_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/i_19_20/B_V_2_17_U/SMM_1u_75u_32u_s_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/i_19_21/B_V_2_18_U/SMM_1u_75u_32u_s_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/i_19_22/B_V_2_19_U/SMM_1u_75u_32u_s_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/i_19_23/B_V_2_20_U/SMM_1u_75u_32u_s_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/i_19_24/B_V_2_21_U/SMM_1u_75u_32u_s_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/i_19_25/B_V_2_22_U/SMM_1u_75u_32u_s_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/i_19_26/B_V_2_23_U/SMM_1u_75u_32u_s_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_75u_32u_U0i_19_2/i_19_27/B_V_2_24_U/SMM_1u_75u_32u_s_eOg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SCIG_2_U0i_19_4/i_19_0/inputBuf_V_U/SCIG_2_inputBuf_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SCIG_2_U0i_19_4/i_19_0/inputBuf_V_U/SCIG_2_inputBuf_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SCIG_2_U0i_19_4/i_19_0/inputBuf_V_U/SCIG_2_inputBuf_V_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SCIG_2_U0i_19_4/i_19_0/inputBuf_V_U/SCIG_2_inputBuf_V_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SCIG_2_U0i_19_4/i_19_0/inputBuf_V_U/SCIG_2_inputBuf_V_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SCIG_2_U0i_19_4/i_19_0/inputBuf_V_U/SCIG_2_inputBuf_V_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SCIG_2_U0i_19_4/i_19_0/inputBuf_V_U/SCIG_2_inputBuf_V_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SCIG_2_U0i_19_4/i_19_0/inputBuf_V_U/SCIG_2_inputBuf_V_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_800u_32u_U0i_19_5/i_19_0/B_V_3_0_U/SMM_1u_800u_32u_s8jQ_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_800u_32u_U0i_19_5/i_19_1/B_V_3_1_U/SMM_1u_800u_32u_s8jQ_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_800u_32u_U0i_19_5/i_19_2/B_V_3_2_U/SMM_1u_800u_32u_s8jQ_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_800u_32u_U0i_19_5/i_19_3/B_V_3_3_U/SMM_1u_800u_32u_s8jQ_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_800u_32u_U0i_19_5/i_19_4/B_V_3_4_U/SMM_1u_800u_32u_s8jQ_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_800u_32u_U0i_19_5/i_19_5/B_V_3_5_U/SMM_1u_800u_32u_s8jQ_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_800u_32u_U0i_19_5/i_19_6/B_V_3_6_U/SMM_1u_800u_32u_s8jQ_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_800u_32u_U0i_19_5/i_19_7/B_V_3_7_U/SMM_1u_800u_32u_s8jQ_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_800u_32u_U0i_19_5/i_19_9/B_V_3_8_U/SMM_1u_800u_32u_s8jQ_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_800u_32u_U0i_19_5/i_19_10/B_V_3_9_U/SMM_1u_800u_32u_s8jQ_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_800u_32u_U0i_19_5/i_19_11/B_V_3_10_U/SMM_1u_800u_32u_s8jQ_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_800u_32u_U0i_19_5/i_19_12/B_V_3_11_U/SMM_1u_800u_32u_s8jQ_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_800u_32u_U0i_19_5/i_19_13/B_V_3_12_U/SMM_1u_800u_32u_s8jQ_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_800u_32u_U0i_19_5/i_19_14/B_V_3_13_U/SMM_1u_800u_32u_s8jQ_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_800u_32u_U0i_19_5/i_19_15/B_V_3_14_U/SMM_1u_800u_32u_s8jQ_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_800u_32u_U0i_19_5/i_19_17/B_V_3_15_U/SMM_1u_800u_32u_s8jQ_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_800u_32u_U0i_19_5/i_19_18/B_V_3_16_U/SMM_1u_800u_32u_s8jQ_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_800u_32u_U0i_19_5/i_19_20/B_V_3_17_U/SMM_1u_800u_32u_s8jQ_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_800u_32u_U0i_19_5/i_19_21/B_V_3_18_U/SMM_1u_800u_32u_s8jQ_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_800u_32u_U0i_19_5/i_19_22/B_V_3_19_U/SMM_1u_800u_32u_s8jQ_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_800u_32u_U0i_19_5/i_19_23/B_V_3_20_U/SMM_1u_800u_32u_s8jQ_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_800u_32u_U0i_19_5/i_19_24/B_V_3_21_U/SMM_1u_800u_32u_s8jQ_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_800u_32u_U0i_19_5/i_19_25/B_V_3_22_U/SMM_1u_800u_32u_s8jQ_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_800u_32u_U0i_19_5/i_19_26/B_V_3_23_U/SMM_1u_800u_32u_s8jQ_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_800u_32u_U0i_19_5/i_19_27/B_V_3_24_U/SMM_1u_800u_32u_s8jQ_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SCIG_1_U0i_19_7/i_19_0/inputBuf_V_U/SCIG_2_inputBuf_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SCIG_1_U0i_19_7/i_19_0/inputBuf_V_U/SCIG_2_inputBuf_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SCIG_1_U0i_19_7/i_19_0/inputBuf_V_U/SCIG_2_inputBuf_V_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SCIG_1_U0i_19_7/i_19_0/inputBuf_V_U/SCIG_2_inputBuf_V_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SCIG_1_U0i_19_7/i_19_0/inputBuf_V_U/SCIG_2_inputBuf_V_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SCIG_1_U0i_19_7/i_19_0/inputBuf_V_U/SCIG_2_inputBuf_V_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SCIG_1_U0i_19_7/i_19_0/inputBuf_V_U/SCIG_2_inputBuf_V_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SCIG_1_U0i_19_7/i_19_0/inputBuf_V_U/SCIG_2_inputBuf_V_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_800u_64u_U0i_19_8/i_19_0/B_V_4_0_U/SMM_1u_800u_64u_sbZs_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_800u_64u_U0i_19_8/i_19_1/B_V_4_1_U/SMM_1u_800u_64u_sbZs_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_800u_64u_U0i_19_8/i_19_2/B_V_4_2_U/SMM_1u_800u_64u_sbZs_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_800u_64u_U0i_19_8/i_19_3/B_V_4_3_U/SMM_1u_800u_64u_sbZs_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_800u_64u_U0i_19_8/i_19_4/B_V_4_4_U/SMM_1u_800u_64u_sbZs_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_800u_64u_U0i_19_8/i_19_5/B_V_4_5_U/SMM_1u_800u_64u_sbZs_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_800u_64u_U0i_19_8/i_19_6/B_V_4_6_U/SMM_1u_800u_64u_sbZs_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_800u_64u_U0i_19_8/i_19_7/B_V_4_7_U/SMM_1u_800u_64u_sbZs_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_800u_64u_U0i_19_8/i_19_9/B_V_4_8_U/SMM_1u_800u_64u_sbZs_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_800u_64u_U0i_19_8/i_19_10/B_V_4_9_U/SMM_1u_800u_64u_sbZs_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_800u_64u_U0i_19_8/i_19_11/B_V_4_10_U/SMM_1u_800u_64u_sbZs_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_800u_64u_U0i_19_8/i_19_12/B_V_4_11_U/SMM_1u_800u_64u_sbZs_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_800u_64u_U0i_19_8/i_19_13/B_V_4_12_U/SMM_1u_800u_64u_sbZs_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_800u_64u_U0i_19_8/i_19_14/B_V_4_13_U/SMM_1u_800u_64u_sbZs_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_800u_64u_U0i_19_8/i_19_15/B_V_4_14_U/SMM_1u_800u_64u_sbZs_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_800u_64u_U0i_19_8/i_19_17/B_V_4_15_U/SMM_1u_800u_64u_sbZs_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_800u_64u_U0i_19_8/i_19_18/B_V_4_16_U/SMM_1u_800u_64u_sbZs_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance base_i/cifar_10_0/SMM_1u_800u_64u_U0i_19_8/i_19_20/B_V_4_17_U/SMM_1u_800u_64u_sbZs_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |cifar_10_mul_32s_bkb   |          45|      2279|
|2     |AXI_DMA_SLAVE__GC0     |           1|      1083|
|3     |SCIG__GC0              |           1|      3032|
|4     |SMM_1u_75u_32u_s__GC0  |           1|      5589|
|5     |pool_2u_32u_32u_s__GC0 |           1|      3775|
|6     |SCIG_2__GC0            |           1|      3332|
|7     |SMM_1u_800u_32u_s__GC0 |           1|      3452|
|8     |pool_2u_32u_16u_s__GC0 |           1|      3262|
|9     |SCIG_1__GC0            |           1|      3060|
|10    |SMM_1u_800u_64u_s__GC0 |           1|      3466|
|11    |pool_2u_64u_8u_s__GC0  |           1|      3162|
|12    |FC_1u_1024u_64u_s__GC0 |           1|      4188|
|13    |FC_1u_64u_10u_s__GC0   |           1|      2847|
|14    |AXI_DMA_MASTER__GC0    |           1|      1216|
|15    |cifar_10__GC0          |           1|      3623|
|16    |base__GCB0             |           1|     24742|
|17    |base__GCB1             |           1|      7894|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:08:10 ; elapsed = 00:08:20 . Memory (MB): peak = 1565.746 ; gain = 1173.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:08:23 ; elapsed = 00:08:33 . Memory (MB): peak = 1601.203 ; gain = 1209.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|SCIG_inputBuf_V_ram:             | ram_reg                          | 16 K x 16(READ_FIRST)  | W | R | 16 K x 16(READ_FIRST)  | W | R | Port A and B     | 0      | 8      | 
|SMM_1u_75u_32u_s_eOg_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_75u_32u_s_eOg_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_75u_32u_s_eOg_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_75u_32u_s_eOg_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_75u_32u_s_eOg_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_75u_32u_s_eOg_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_75u_32u_s_eOg_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_75u_32u_s_eOg_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_75u_32u_s_eOg_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_75u_32u_s_eOg_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_75u_32u_s_eOg_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_75u_32u_s_eOg_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_75u_32u_s_eOg_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_75u_32u_s_eOg_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_75u_32u_s_eOg_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_75u_32u_s_eOg_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_75u_32u_s_eOg_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_75u_32u_s_eOg_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_75u_32u_s_eOg_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_75u_32u_s_eOg_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_75u_32u_s_eOg_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_75u_32u_s_eOg_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_75u_32u_s_eOg_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_75u_32u_s_eOg_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_75u_32u_s_eOg_ram:        | ram_reg                          | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SCIG_2_inputBuf_V_ram:           | ram_reg                          | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|SMM_1u_800u_32u_s8jQ_ram:        | ram_reg                          | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_800u_32u_s8jQ_ram:        | ram_reg                          | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_800u_32u_s8jQ_ram:        | ram_reg                          | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_800u_32u_s8jQ_ram:        | ram_reg                          | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_800u_32u_s8jQ_ram:        | ram_reg                          | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_800u_32u_s8jQ_ram:        | ram_reg                          | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_800u_32u_s8jQ_ram:        | ram_reg                          | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_800u_32u_s8jQ_ram:        | ram_reg                          | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_800u_32u_s8jQ_ram:        | ram_reg                          | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_800u_32u_s8jQ_ram:        | ram_reg                          | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_800u_32u_s8jQ_ram:        | ram_reg                          | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_800u_32u_s8jQ_ram:        | ram_reg                          | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_800u_32u_s8jQ_ram:        | ram_reg                          | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_800u_32u_s8jQ_ram:        | ram_reg                          | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_800u_32u_s8jQ_ram:        | ram_reg                          | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_800u_32u_s8jQ_ram:        | ram_reg                          | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_800u_32u_s8jQ_ram:        | ram_reg                          | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_800u_32u_s8jQ_ram:        | ram_reg                          | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_800u_32u_s8jQ_ram:        | ram_reg                          | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_800u_32u_s8jQ_ram:        | ram_reg                          | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_800u_32u_s8jQ_ram:        | ram_reg                          | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_800u_32u_s8jQ_ram:        | ram_reg                          | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_800u_32u_s8jQ_ram:        | ram_reg                          | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_800u_32u_s8jQ_ram:        | ram_reg                          | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SMM_1u_800u_32u_s8jQ_ram:        | ram_reg                          | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SCIG_2_inputBuf_V_ram:           | ram_reg                          | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|SMM_1u_800u_64u_sbZs_ram:        | ram_reg                          | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|FC_1u_64u_10u_s_BdRK_ram:        | ram_reg                          | 64 x 16(READ_FIRST)    | W |   | 64 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1u_64u_10u_s_BdRK_ram:        | ram_reg                          | 64 x 16(READ_FIRST)    | W |   | 64 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1u_64u_10u_s_BdRK_ram:        | ram_reg                          | 64 x 16(READ_FIRST)    | W |   | 64 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1u_64u_10u_s_BdRK_ram:        | ram_reg                          | 64 x 16(READ_FIRST)    | W |   | 64 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1u_64u_10u_s_BdRK_ram:        | ram_reg                          | 64 x 16(READ_FIRST)    | W |   | 64 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1u_64u_10u_s_BdRK_ram:        | ram_reg                          | 64 x 16(READ_FIRST)    | W |   | 64 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1u_64u_10u_s_BdRK_ram:        | ram_reg                          | 64 x 16(READ_FIRST)    | W |   | 64 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1u_64u_10u_s_BdRK_ram:        | ram_reg                          | 64 x 16(READ_FIRST)    | W |   | 64 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1u_64u_10u_s_BdRK_ram:        | ram_reg                          | 64 x 16(READ_FIRST)    | W |   | 64 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1u_64u_10u_s_BdRK_ram:        | ram_reg                          | 64 x 16(READ_FIRST)    | W |   | 64 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1u_64u_10u_s_BdRK_ram:        | ram_reg                          | 64 x 16(READ_FIRST)    | W |   | 64 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1u_64u_10u_s_BdRK_ram:        | ram_reg                          | 64 x 16(READ_FIRST)    | W |   | 64 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1u_64u_10u_s_BdRK_ram:        | ram_reg                          | 64 x 16(READ_FIRST)    | W |   | 64 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1u_64u_10u_s_BdRK_ram:        | ram_reg                          | 64 x 16(READ_FIRST)    | W |   | 64 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1u_64u_10u_s_BdRK_ram:        | ram_reg                          | 64 x 16(READ_FIRST)    | W |   | 64 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_1u_64u_10u_s_BdRK_ram:        | ram_reg                          | 64 x 16(READ_FIRST)    | W |   | 64 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d50_A:                  | mem_reg                          | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d50_A:                  | mem_reg                          | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d50_A:                  | mem_reg                          | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d50_A:                  | mem_reg                          | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d50_A:                  | mem_reg                          | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d50_A:                  | mem_reg                          | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d50_A:                  | mem_reg                          | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d50_A:                  | mem_reg                          | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d50_A:                  | mem_reg                          | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 128 x 39(NO_CHANGE)    | W |   | 128 x 39(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 38(NO_CHANGE)    | W |   | 128 x 38(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 128 x 39(NO_CHANGE)    | W |   | 128 x 39(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 38(NO_CHANGE)    | W |   | 128 x 38(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+------------------------------+
|Module Name                                                                                                                                                                                                                                              | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives                   | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+------------------------------+
|base_i/cifar_10_0                                                                                                                                                                                                                                        | inElem_V_U/SCIG_inElem_V_ram_U/ram_reg                                        | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_2_1_U/SMM_1u_75u_32u_s_dEe_ram_U/ram_reg                                  | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_2_2_U/SMM_1u_75u_32u_s_dEe_ram_U/ram_reg                                  | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_2_0_U/SMM_1u_75u_32u_s_dEe_ram_U/ram_reg                                  | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_2_4_U/SMM_1u_75u_32u_s_dEe_ram_U/ram_reg                                  | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_2_5_U/SMM_1u_75u_32u_s_dEe_ram_U/ram_reg                                  | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_2_3_U/SMM_1u_75u_32u_s_dEe_ram_U/ram_reg                                  | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_2_7_U/SMM_1u_75u_32u_s_dEe_ram_U/ram_reg                                  | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_2_8_U/SMM_1u_75u_32u_s_dEe_ram_U/ram_reg                                  | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_2_6_U/SMM_1u_75u_32u_s_dEe_ram_U/ram_reg                                  | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_2_10_U/SMM_1u_75u_32u_s_dEe_ram_U/ram_reg                                 | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_2_11_U/SMM_1u_75u_32u_s_dEe_ram_U/ram_reg                                 | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_2_9_U/SMM_1u_75u_32u_s_dEe_ram_U/ram_reg                                  | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_2_13_U/SMM_1u_75u_32u_s_dEe_ram_U/ram_reg                                 | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_2_14_U/SMM_1u_75u_32u_s_dEe_ram_U/ram_reg                                 | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_2_12_U/SMM_1u_75u_32u_s_dEe_ram_U/ram_reg                                 | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_2_16_U/SMM_1u_75u_32u_s_dEe_ram_U/ram_reg                                 | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_2_17_U/SMM_1u_75u_32u_s_dEe_ram_U/ram_reg                                 | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_2_15_U/SMM_1u_75u_32u_s_dEe_ram_U/ram_reg                                 | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_2_21_U/SMM_1u_75u_32u_s_dEe_ram_U/ram_reg                                 | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_2_22_U/SMM_1u_75u_32u_s_dEe_ram_U/ram_reg                                 | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_2_19_U/SMM_1u_75u_32u_s_dEe_ram_U/ram_reg                                 | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_2_20_U/SMM_1u_75u_32u_s_dEe_ram_U/ram_reg                                 | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_2_18_U/SMM_1u_75u_32u_s_dEe_ram_U/ram_reg                                 | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_2_23_U/SMM_1u_75u_32u_s_dEe_ram_U/ram_reg                                 | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_2_24_U/SMM_1u_75u_32u_s_dEe_ram_U/ram_reg                                 | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | acc_U/pool_2u_32u_32u_s5jm_ram_U/ram_reg                                      | User Attribute | 32 x 32              | RAM32M x 6                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | buf_U/pool_2u_32u_32u_s4jc_ram_U/ram_reg                                      | User Attribute | 512 x 32             | RAM64X1D x 16  RAM64M x 80   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | inElem_V_U/SCIG_inElem_V_ram_U/ram_reg                                        | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_3_24_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_3_23_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_3_22_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_3_21_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_3_20_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_3_19_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_3_18_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_3_17_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_3_16_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_3_15_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_3_14_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_3_13_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_3_12_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_3_11_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_3_10_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_3_9_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                  | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_3_8_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                  | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_3_7_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                  | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_3_6_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                  | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_3_5_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                  | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_3_4_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                  | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_3_3_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                  | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_3_2_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                  | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_3_1_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                  | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_3_0_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                  | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | acc_U/pool_2u_32u_32u_s5jm_ram_U/ram_reg                                      | User Attribute | 32 x 32              | RAM32M x 6                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | buf_U/pool_2u_32u_16u_sbVr_ram_U/ram_reg                                      | User Attribute | 256 x 32             | RAM64X1D x 8  RAM64M x 40    | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | inElem_V_U/SCIG_inElem_V_ram_U/ram_reg                                        | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_4_24_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_4_23_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_4_22_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_4_21_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_4_20_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_4_19_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_4_18_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_4_17_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_4_16_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_4_15_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_4_14_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_4_13_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_4_12_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_4_11_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_4_10_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_4_9_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                  | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_4_8_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                  | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_4_7_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                  | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_4_6_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                  | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_4_5_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                  | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_4_4_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                  | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_4_3_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                  | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_4_2_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                  | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_4_1_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                  | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_4_0_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                  | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | acc_U/pool_2u_64u_8u_s_cNA_ram_U/ram_reg                                      | User Attribute | 64 x 32              | RAM64M x 11                  | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | buf_U/pool_2u_32u_16u_sbVr_ram_U/ram_reg                                      | User Attribute | 256 x 32             | RAM64X1D x 8  RAM64M x 40    | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_31_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                   | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_30_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                   | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_29_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                   | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_28_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                   | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_23_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                   | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_22_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                   | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_21_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                   | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_20_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                   | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_27_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                   | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_26_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                   | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_25_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                   | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_24_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                   | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_19_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                   | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_18_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                   | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_17_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                   | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_16_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                   | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_15_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                   | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_14_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                   | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_13_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                   | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_12_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                   | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_7_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                    | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_6_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                    | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_5_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                    | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_4126_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_11_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                   | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_10_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                   | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_9_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                    | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_8_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                    | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_3125_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_2124_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_1123_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                 | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_0_U/SMM_1u_800u_32u_s7jG_ram_U/ram_reg                                    | User Attribute | 32 x 16              | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_1_15_U/FC_1u_64u_10u_s_AdQK_ram_U/ram_reg                                 | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_1_14_U/FC_1u_64u_10u_s_AdQK_ram_U/ram_reg                                 | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_1_13_U/FC_1u_64u_10u_s_AdQK_ram_U/ram_reg                                 | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_1_12_U/FC_1u_64u_10u_s_AdQK_ram_U/ram_reg                                 | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_1_11_U/FC_1u_64u_10u_s_AdQK_ram_U/ram_reg                                 | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_1_10_U/FC_1u_64u_10u_s_AdQK_ram_U/ram_reg                                 | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_1_9_U/FC_1u_64u_10u_s_AdQK_ram_U/ram_reg                                  | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_1_8_U/FC_1u_64u_10u_s_AdQK_ram_U/ram_reg                                  | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_1_7_U/FC_1u_64u_10u_s_AdQK_ram_U/ram_reg                                  | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_1_6_U/FC_1u_64u_10u_s_AdQK_ram_U/ram_reg                                  | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_1_5_U/FC_1u_64u_10u_s_AdQK_ram_U/ram_reg                                  | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_1_4_U/FC_1u_64u_10u_s_AdQK_ram_U/ram_reg                                  | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_1_3_U/FC_1u_64u_10u_s_AdQK_ram_U/ram_reg                                  | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_1_2_U/FC_1u_64u_10u_s_AdQK_ram_U/ram_reg                                  | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_1_1_U/FC_1u_64u_10u_s_AdQK_ram_U/ram_reg                                  | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/cifar_10_0                                                                                                                                                                                                                                        | A_V_1_0_U/FC_1u_64u_10u_s_AdQK_ram_U/ram_reg                                  | User Attribute | 4 x 16               | RAM32M x 3                   | 
|base_i/i_19_0/axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                              | Implied        | 16 x 9               | RAM32M x 2                   | 
|base_i/i_19_0/axi_dma_1/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                              | Implied        | 16 x 9               | RAM32M x 2                   | 
|base_i/i_19_0/axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst                                                                                               | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 6               | RAM32M x 1                   | 
|base_i/i_19_0/axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst                                                                                          | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1                   | 
|base_i/i_19_0/axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst                                                                                  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 1               | RAM32X1D x 1                 | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |cifar_10_mul_32s_bkb   |          45|      2279|
|2     |AXI_DMA_SLAVE__GC0     |           1|      1083|
|3     |SCIG__GC0              |           1|      3032|
|4     |SMM_1u_75u_32u_s__GC0  |           1|      5589|
|5     |pool_2u_32u_32u_s__GC0 |           1|      3775|
|6     |SCIG_2__GC0            |           1|      3332|
|7     |SMM_1u_800u_32u_s__GC0 |           1|      3452|
|8     |pool_2u_32u_16u_s__GC0 |           1|      3262|
|9     |SCIG_1__GC0            |           1|      3060|
|10    |SMM_1u_800u_64u_s__GC0 |           1|      3466|
|11    |pool_2u_64u_8u_s__GC0  |           1|      3162|
|12    |FC_1u_1024u_64u_s__GC0 |           1|      4188|
|13    |FC_1u_64u_10u_s__GC0   |           1|      2847|
|14    |AXI_DMA_MASTER__GC0    |           1|      1216|
|15    |cifar_10__GC0          |           1|      3623|
|16    |base__GCB0             |           1|     24742|
|17    |base__GCB1             |           1|      7894|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:08:55 ; elapsed = 00:09:06 . Memory (MB): peak = 1661.836 ; gain = 1269.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net \inst/SCIG_1_U0/inputBuf_V_ce0  is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/SCIG_2_U0/inputBuf_V_ce0  is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/SCIG_U0/inputBuf_V_we0  is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/SCIG_U0/inputBuf_V_we1  is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1006]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1007]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4398]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:752]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6912]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6616]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6616]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6616]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6616]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/base/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:09:01 ; elapsed = 00:09:11 . Memory (MB): peak = 1661.836 ; gain = 1269.719
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:09:01 ; elapsed = 00:09:12 . Memory (MB): peak = 1661.836 ; gain = 1269.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:09:13 ; elapsed = 00:09:23 . Memory (MB): peak = 1661.836 ; gain = 1269.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:09:14 ; elapsed = 00:09:24 . Memory (MB): peak = 1661.836 ; gain = 1269.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:09:14 ; elapsed = 00:09:25 . Memory (MB): peak = 1661.836 ; gain = 1269.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:09:15 ; elapsed = 00:09:25 . Memory (MB): peak = 1661.836 ; gain = 1269.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name                                                                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|base_cifar_10_0_0      | inst/SMM_1u_75u_32u_U0/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[0].dividend_tmp_reg[1][6] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|base_cifar_10_0_0      | inst/SMM_1u_75u_32u_U0/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[1].dividend_tmp_reg[2][6] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|base_cifar_10_0_0      | inst/SMM_1u_75u_32u_U0/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[2].dividend_tmp_reg[3][6] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|base_cifar_10_0_0      | inst/SMM_1u_75u_32u_U0/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[3].dividend_tmp_reg[4][6] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|base_cifar_10_0_0      | inst/SMM_1u_75u_32u_U0/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[4].dividend_tmp_reg[5][6] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|base_cifar_10_0_0      | inst/SMM_1u_75u_32u_U0/cifar_10_urem_7ns1iI_U20/cifar_10_urem_7ns1iI_div_U/cifar_10_urem_7ns1iI_div_u_0/loop[5].dividend_tmp_reg[6][6] | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|base_cifar_10_0_0      | inst/SMM_1u_75u_32u_U0/ifzero_reg_3595_pp2_iter5_reg_reg[0]                                                                            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|base_cifar_10_0_0      | inst/SMM_1u_75u_32u_U0/or_cond_reg_4121_pp3_iter9_reg_reg[0]                                                                           | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|base_cifar_10_0_0      | inst/SMM_1u_75u_32u_U0/exitcond9_reg_3504_pp2_iter5_reg_reg[0]                                                                         | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|base_cifar_10_0_0      | inst/SMM_1u_75u_32u_U0/j_mid2_reg_4107_pp3_iter10_reg_reg[6]                                                                           | 9      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|base_cifar_10_0_0      | inst/SMM_1u_75u_32u_U0/tmp_76_mid2_v_reg_4114_pp3_iter9_reg_reg[5]                                                                     | 8      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|base_cifar_10_0_0      | inst/SMM_1u_800u_32u_U0/ifzero_reg_3564_pp2_iter4_reg_reg[0]                                                                           | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|base_cifar_10_0_0      | inst/SMM_1u_800u_32u_U0/exitcond8_reg_3287_pp2_iter4_reg_reg[0]                                                                        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|base_cifar_10_0_0      | inst/SMM_1u_800u_64u_U0/ifzero_reg_3568_pp2_iter4_reg_reg[0]                                                                           | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|base_cifar_10_0_0      | inst/SMM_1u_800u_64u_U0/exitcond7_reg_3291_pp2_iter4_reg_reg[0]                                                                        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|base_cifar_10_0_0      | inst/FC_1u_1024u_64u_U0/ifzero_reg_4371_pp2_iter4_reg_reg[0]                                                                           | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|base_cifar_10_0_0      | inst/FC_1u_1024u_64u_U0/exitcond11_reg_3974_pp2_iter4_reg_reg[0]                                                                       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|base_cifar_10_0_0      | inst/FC_1u_64u_10u_U0/ifzero_reg_2567_pp2_iter4_reg_reg[0]                                                                             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|base_cifar_10_0_0      | inst/FC_1u_64u_10u_U0/exitcond10_reg_2414_pp2_iter4_reg_reg[0]                                                                         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|base_mult_constant_0_0 | inst/mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[16]                                          | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|base_stream_mult_0_0   | inst/stream_mult_mul_32s_32s_32_6_U0/stream_mult_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[16]                                              | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | INFERRED_GEN.data_reg[3]      | 59     | 59         | 59     | 0       | 0      | 0      | 0      | 
|dsrl__1     | INFERRED_GEN.data_reg[3]      | 29     | 29         | 29     | 0       | 0      | 0      | 0      | 
|dsrl__2     | INFERRED_GEN.data_reg[3]      | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__3     | INFERRED_GEN.data_reg[5]      | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__4     | INFERRED_GEN.data_reg[5]      | 30     | 30         | 30     | 0       | 0      | 0      | 0      | 
|dsrl__5     | INFERRED_GEN.data_reg[3]      | 27     | 27         | 27     | 0       | 0      | 0      | 0      | 
|dsrl__6     | INFERRED_GEN.data_reg[3]      | 34     | 34         | 34     | 0       | 0      | 0      | 0      | 
|dsrl__7     | INFERRED_GEN.data_reg[15]     | 9      | 9          | 9      | 0       | 0      | 0      | 0      | 
|dsrl__8     | USE_RTL_FIFO.data_srl_reg[31] | 30     | 30         | 0      | 30      | 0      | 0      | 0      | 
|dsrl__9     | memory_reg[3]                 | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__10    | memory_reg[3]                 | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__11    | memory_reg[31]                | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__12    | memory_reg[31]                | 13     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     1|
|3     |CARRY4     |  5306|
|4     |DSP48E1    |     3|
|5     |DSP48E1_1  |     5|
|6     |DSP48E1_10 |    10|
|7     |DSP48E1_11 |    53|
|8     |DSP48E1_12 |     2|
|9     |DSP48E1_13 |     2|
|10    |DSP48E1_2  |    30|
|11    |DSP48E1_4  |    43|
|12    |DSP48E1_5  |    13|
|13    |DSP48E1_6  |    28|
|14    |DSP48E1_7  |     9|
|15    |LUT1       |   802|
|16    |LUT2       | 12131|
|17    |LUT3       |  6398|
|18    |LUT4       |  7413|
|19    |LUT5       |  3762|
|20    |LUT6       | 19520|
|21    |MUXF7      |   347|
|22    |PS7        |     1|
|23    |RAM32M     |   396|
|24    |RAM32X1D   |     1|
|25    |RAM64M     |   171|
|26    |RAM64X1D   |    32|
|27    |RAMB18E1   |    66|
|28    |RAMB18E1_1 |     9|
|29    |RAMB36E1   |     8|
|30    |RAMB36E1_1 |    16|
|31    |RAMB36E1_2 |    57|
|32    |RAMB36E1_4 |     4|
|33    |SRL16      |     1|
|34    |SRL16E     |   419|
|35    |SRLC32E    |   165|
|36    |FDCE       |    69|
|37    |FDPE       |    33|
|38    |FDR        |    24|
|39    |FDRE       | 21966|
|40    |FDSE       |   469|
+------+-----------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------------------------+----------------------------------------------------------------------+------+
|      |Instance                                                                            |Module                                                                |Cells |
+------+------------------------------------------------------------------------------------+----------------------------------------------------------------------+------+
|1     |top                                                                                 |                                                                      | 79915|
|2     |  base_i                                                                            |base                                                                  | 79915|
|3     |    cifar_10_0                                                                      |base_cifar_10_0_0                                                     | 61088|
|4     |      inst                                                                          |cifar_10                                                              | 55667|
|5     |        AXI_DMA_MASTER_U0                                                           |AXI_DMA_MASTER                                                        |  4489|
|6     |          cifar_10_mul_32s_bkb_U213                                                 |cifar_10_mul_32s_bkb_812                                              |     1|
|7     |          cifar_10_mul_32s_bkb_U214                                                 |cifar_10_mul_32s_bkb_813                                              |     1|
|8     |          cifar_10_mul_32s_bkb_U215                                                 |cifar_10_mul_32s_bkb_814                                              |     1|
|9     |          cifar_10_mul_32s_bkb_U216                                                 |cifar_10_mul_32s_bkb_815                                              |     1|
|10    |          cifar_10_mul_32s_bkb_U217                                                 |cifar_10_mul_32s_bkb_816                                              |     1|
|11    |          cifar_10_mul_32s_bkb_U218                                                 |cifar_10_mul_32s_bkb_817                                              |     1|
|12    |        AXI_DMA_SLAVE_U0                                                            |AXI_DMA_SLAVE                                                         |  4352|
|13    |          cifar_10_mul_32s_bkb_U1                                                   |cifar_10_mul_32s_bkb_806                                              |     1|
|14    |          cifar_10_mul_32s_bkb_U2                                                   |cifar_10_mul_32s_bkb_807                                              |     1|
|15    |          cifar_10_mul_32s_bkb_U3                                                   |cifar_10_mul_32s_bkb_808                                              |     1|
|16    |          cifar_10_mul_32s_bkb_U4                                                   |cifar_10_mul_32s_bkb_809                                              |     1|
|17    |          cifar_10_mul_32s_bkb_U5                                                   |cifar_10_mul_32s_bkb_810                                              |     1|
|18    |          cifar_10_mul_32s_bkb_U6                                                   |cifar_10_mul_32s_bkb_811                                              |     1|
|19    |        FC_1u_1024u_64u_U0                                                          |FC_1u_1024u_64u_s                                                     |  4438|
|20    |          A_V_0_U                                                                   |SMM_1u_800u_32u_s7jG_667                                              |    25|
|21    |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_805                                          |    25|
|22    |          A_V_10_U                                                                  |SMM_1u_800u_32u_s7jG_668                                              |     4|
|23    |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_804                                          |     4|
|24    |          A_V_1123_U                                                                |SMM_1u_800u_32u_s7jG_669                                              |     4|
|25    |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_803                                          |     4|
|26    |          A_V_11_U                                                                  |SMM_1u_800u_32u_s7jG_670                                              |     4|
|27    |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_802                                          |     4|
|28    |          A_V_12_U                                                                  |SMM_1u_800u_32u_s7jG_671                                              |     4|
|29    |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_801                                          |     4|
|30    |          A_V_13_U                                                                  |SMM_1u_800u_32u_s7jG_672                                              |     4|
|31    |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_800                                          |     4|
|32    |          A_V_14_U                                                                  |SMM_1u_800u_32u_s7jG_673                                              |     4|
|33    |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_799                                          |     4|
|34    |          A_V_15_U                                                                  |SMM_1u_800u_32u_s7jG_674                                              |     4|
|35    |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_798                                          |     4|
|36    |          A_V_16_U                                                                  |SMM_1u_800u_32u_s7jG_675                                              |     4|
|37    |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_797                                          |     4|
|38    |          A_V_17_U                                                                  |SMM_1u_800u_32u_s7jG_676                                              |     4|
|39    |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_796                                          |     4|
|40    |          A_V_18_U                                                                  |SMM_1u_800u_32u_s7jG_677                                              |     4|
|41    |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_795                                          |     4|
|42    |          A_V_19_U                                                                  |SMM_1u_800u_32u_s7jG_678                                              |     4|
|43    |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_794                                          |     4|
|44    |          A_V_20_U                                                                  |SMM_1u_800u_32u_s7jG_679                                              |     4|
|45    |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_793                                          |     4|
|46    |          A_V_2124_U                                                                |SMM_1u_800u_32u_s7jG_680                                              |     5|
|47    |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_792                                          |     5|
|48    |          A_V_21_U                                                                  |SMM_1u_800u_32u_s7jG_681                                              |     4|
|49    |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_791                                          |     4|
|50    |          A_V_22_U                                                                  |SMM_1u_800u_32u_s7jG_682                                              |     4|
|51    |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_790                                          |     4|
|52    |          A_V_23_U                                                                  |SMM_1u_800u_32u_s7jG_683                                              |     4|
|53    |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_789                                          |     4|
|54    |          A_V_24_U                                                                  |SMM_1u_800u_32u_s7jG_684                                              |     4|
|55    |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_788                                          |     4|
|56    |          A_V_25_U                                                                  |SMM_1u_800u_32u_s7jG_685                                              |     4|
|57    |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_787                                          |     4|
|58    |          A_V_26_U                                                                  |SMM_1u_800u_32u_s7jG_686                                              |     4|
|59    |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_786                                          |     4|
|60    |          A_V_27_U                                                                  |SMM_1u_800u_32u_s7jG_687                                              |     4|
|61    |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_785                                          |     4|
|62    |          A_V_28_U                                                                  |SMM_1u_800u_32u_s7jG_688                                              |     4|
|63    |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_784                                          |     4|
|64    |          A_V_29_U                                                                  |SMM_1u_800u_32u_s7jG_689                                              |     4|
|65    |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_783                                          |     4|
|66    |          A_V_30_U                                                                  |SMM_1u_800u_32u_s7jG_690                                              |     4|
|67    |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_782                                          |     4|
|68    |          A_V_3125_U                                                                |SMM_1u_800u_32u_s7jG_691                                              |     5|
|69    |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_781                                          |     5|
|70    |          A_V_31_U                                                                  |SMM_1u_800u_32u_s7jG_692                                              |     6|
|71    |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_780                                          |     6|
|72    |          A_V_4126_U                                                                |SMM_1u_800u_32u_s7jG_693                                              |     4|
|73    |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_779                                          |     4|
|74    |          A_V_5_U                                                                   |SMM_1u_800u_32u_s7jG_694                                              |     4|
|75    |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_778                                          |     4|
|76    |          A_V_6_U                                                                   |SMM_1u_800u_32u_s7jG_695                                              |     4|
|77    |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_777                                          |     4|
|78    |          A_V_7_U                                                                   |SMM_1u_800u_32u_s7jG_696                                              |     4|
|79    |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_776                                          |     4|
|80    |          A_V_8_U                                                                   |SMM_1u_800u_32u_s7jG_697                                              |     4|
|81    |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_775                                          |     4|
|82    |          A_V_9_U                                                                   |SMM_1u_800u_32u_s7jG_698                                              |     4|
|83    |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_774                                          |     4|
|84    |          B_V_0_U                                                                   |SMM_1u_800u_64u_sbZs_699                                              |     3|
|85    |            SMM_1u_800u_64u_sbZs_ram_U                                              |SMM_1u_800u_64u_sbZs_ram_773                                          |     3|
|86    |          B_V_10_U                                                                  |SMM_1u_800u_64u_sbZs_700                                              |     2|
|87    |            SMM_1u_800u_64u_sbZs_ram_U                                              |SMM_1u_800u_64u_sbZs_ram_772                                          |     2|
|88    |          B_V_1127_U                                                                |SMM_1u_800u_64u_sbZs_701                                              |     3|
|89    |            SMM_1u_800u_64u_sbZs_ram_U                                              |SMM_1u_800u_64u_sbZs_ram_771                                          |     3|
|90    |          B_V_11_U                                                                  |SMM_1u_800u_64u_sbZs_702                                              |     2|
|91    |            SMM_1u_800u_64u_sbZs_ram_U                                              |SMM_1u_800u_64u_sbZs_ram_770                                          |     2|
|92    |          B_V_12_U                                                                  |SMM_1u_800u_64u_sbZs_703                                              |     2|
|93    |            SMM_1u_800u_64u_sbZs_ram_U                                              |SMM_1u_800u_64u_sbZs_ram_769                                          |     2|
|94    |          B_V_13_U                                                                  |SMM_1u_800u_64u_sbZs_704                                              |     2|
|95    |            SMM_1u_800u_64u_sbZs_ram_U                                              |SMM_1u_800u_64u_sbZs_ram_768                                          |     2|
|96    |          B_V_14_U                                                                  |SMM_1u_800u_64u_sbZs_705                                              |    23|
|97    |            SMM_1u_800u_64u_sbZs_ram_U                                              |SMM_1u_800u_64u_sbZs_ram_767                                          |    23|
|98    |          B_V_15_U                                                                  |SMM_1u_800u_64u_sbZs_706                                              |     2|
|99    |            SMM_1u_800u_64u_sbZs_ram_U                                              |SMM_1u_800u_64u_sbZs_ram_766                                          |     2|
|100   |          B_V_16_U                                                                  |SMM_1u_800u_64u_sbZs_707                                              |     2|
|101   |            SMM_1u_800u_64u_sbZs_ram_U                                              |SMM_1u_800u_64u_sbZs_ram_765                                          |     2|
|102   |          B_V_17_U                                                                  |SMM_1u_800u_64u_sbZs_708                                              |     2|
|103   |            SMM_1u_800u_64u_sbZs_ram_U                                              |SMM_1u_800u_64u_sbZs_ram_764                                          |     2|
|104   |          B_V_18_U                                                                  |SMM_1u_800u_64u_sbZs_709                                              |     2|
|105   |            SMM_1u_800u_64u_sbZs_ram_U                                              |SMM_1u_800u_64u_sbZs_ram_763                                          |     2|
|106   |          B_V_19_U                                                                  |SMM_1u_800u_64u_sbZs_710                                              |     2|
|107   |            SMM_1u_800u_64u_sbZs_ram_U                                              |SMM_1u_800u_64u_sbZs_ram_762                                          |     2|
|108   |          B_V_20_U                                                                  |SMM_1u_800u_64u_sbZs_711                                              |     2|
|109   |            SMM_1u_800u_64u_sbZs_ram_U                                              |SMM_1u_800u_64u_sbZs_ram_761                                          |     2|
|110   |          B_V_2128_U                                                                |SMM_1u_800u_64u_sbZs_712                                              |     2|
|111   |            SMM_1u_800u_64u_sbZs_ram_U                                              |SMM_1u_800u_64u_sbZs_ram_760                                          |     2|
|112   |          B_V_21_U                                                                  |SMM_1u_800u_64u_sbZs_713                                              |     2|
|113   |            SMM_1u_800u_64u_sbZs_ram_U                                              |SMM_1u_800u_64u_sbZs_ram_759                                          |     2|
|114   |          B_V_22_U                                                                  |SMM_1u_800u_64u_sbZs_714                                              |     2|
|115   |            SMM_1u_800u_64u_sbZs_ram_U                                              |SMM_1u_800u_64u_sbZs_ram_758                                          |     2|
|116   |          B_V_23_U                                                                  |SMM_1u_800u_64u_sbZs_715                                              |     2|
|117   |            SMM_1u_800u_64u_sbZs_ram_U                                              |SMM_1u_800u_64u_sbZs_ram_757                                          |     2|
|118   |          B_V_24_U                                                                  |SMM_1u_800u_64u_sbZs_716                                              |     2|
|119   |            SMM_1u_800u_64u_sbZs_ram_U                                              |SMM_1u_800u_64u_sbZs_ram_756                                          |     2|
|120   |          B_V_25_U                                                                  |SMM_1u_800u_64u_sbZs_717                                              |     2|
|121   |            SMM_1u_800u_64u_sbZs_ram_U                                              |SMM_1u_800u_64u_sbZs_ram_755                                          |     2|
|122   |          B_V_26_U                                                                  |SMM_1u_800u_64u_sbZs_718                                              |     2|
|123   |            SMM_1u_800u_64u_sbZs_ram_U                                              |SMM_1u_800u_64u_sbZs_ram_754                                          |     2|
|124   |          B_V_27_U                                                                  |SMM_1u_800u_64u_sbZs_719                                              |     2|
|125   |            SMM_1u_800u_64u_sbZs_ram_U                                              |SMM_1u_800u_64u_sbZs_ram_753                                          |     2|
|126   |          B_V_28_U                                                                  |SMM_1u_800u_64u_sbZs_720                                              |     2|
|127   |            SMM_1u_800u_64u_sbZs_ram_U                                              |SMM_1u_800u_64u_sbZs_ram_752                                          |     2|
|128   |          B_V_29_U                                                                  |SMM_1u_800u_64u_sbZs_721                                              |     2|
|129   |            SMM_1u_800u_64u_sbZs_ram_U                                              |SMM_1u_800u_64u_sbZs_ram_751                                          |     2|
|130   |          B_V_30_U                                                                  |SMM_1u_800u_64u_sbZs_722                                              |     3|
|131   |            SMM_1u_800u_64u_sbZs_ram_U                                              |SMM_1u_800u_64u_sbZs_ram_750                                          |     3|
|132   |          B_V_3129_U                                                                |SMM_1u_800u_64u_sbZs_723                                              |     2|
|133   |            SMM_1u_800u_64u_sbZs_ram_U                                              |SMM_1u_800u_64u_sbZs_ram_749                                          |     2|
|134   |          B_V_31_U                                                                  |SMM_1u_800u_64u_sbZs_724                                              |    41|
|135   |            SMM_1u_800u_64u_sbZs_ram_U                                              |SMM_1u_800u_64u_sbZs_ram_748                                          |    41|
|136   |          B_V_4130_U                                                                |SMM_1u_800u_64u_sbZs_725                                              |     2|
|137   |            SMM_1u_800u_64u_sbZs_ram_U                                              |SMM_1u_800u_64u_sbZs_ram_747                                          |     2|
|138   |          B_V_5_U                                                                   |SMM_1u_800u_64u_sbZs_726                                              |     2|
|139   |            SMM_1u_800u_64u_sbZs_ram_U                                              |SMM_1u_800u_64u_sbZs_ram_746                                          |     2|
|140   |          B_V_6_U                                                                   |SMM_1u_800u_64u_sbZs_727                                              |     2|
|141   |            SMM_1u_800u_64u_sbZs_ram_U                                              |SMM_1u_800u_64u_sbZs_ram_745                                          |     2|
|142   |          B_V_7_U                                                                   |SMM_1u_800u_64u_sbZs_728                                              |     2|
|143   |            SMM_1u_800u_64u_sbZs_ram_U                                              |SMM_1u_800u_64u_sbZs_ram_744                                          |     2|
|144   |          B_V_8_U                                                                   |SMM_1u_800u_64u_sbZs_729                                              |     2|
|145   |            SMM_1u_800u_64u_sbZs_ram_U                                              |SMM_1u_800u_64u_sbZs_ram_743                                          |     2|
|146   |          B_V_9_U                                                                   |SMM_1u_800u_64u_sbZs_730                                              |     2|
|147   |            SMM_1u_800u_64u_sbZs_ram_U                                              |SMM_1u_800u_64u_sbZs_ram_742                                          |     2|
|148   |          cifar_10_mac_mula3i2_U172                                                 |cifar_10_mac_mula3i2_731                                              |    42|
|149   |            cifar_10_mac_mula3i2_DSP48_1_U                                          |cifar_10_mac_mula3i2_DSP48_1_741                                      |    42|
|150   |          cifar_10_mac_mula3i2_U173                                                 |cifar_10_mac_mula3i2_732                                              |     1|
|151   |            cifar_10_mac_mula3i2_DSP48_1_U                                          |cifar_10_mac_mula3i2_DSP48_1_740                                      |     1|
|152   |          cifar_10_mac_mula3i2_U180                                                 |cifar_10_mac_mula3i2_733                                              |    41|
|153   |            cifar_10_mac_mula3i2_DSP48_1_U                                          |cifar_10_mac_mula3i2_DSP48_1_739                                      |    41|
|154   |          cifar_10_mac_mula3i2_U181                                                 |cifar_10_mac_mula3i2_734                                              |     1|
|155   |            cifar_10_mac_mula3i2_DSP48_1_U                                          |cifar_10_mac_mula3i2_DSP48_1_738                                      |     1|
|156   |          cifar_10_mul_32s_bkb_U153                                                 |cifar_10_mul_32s_bkb_735                                              |     1|
|157   |          cifar_10_mul_32s_bkb_U154                                                 |cifar_10_mul_32s_bkb_736                                              |     1|
|158   |          cifar_10_mul_32s_bkb_U155                                                 |cifar_10_mul_32s_bkb_737                                              |     1|
|159   |        FC_1u_64u_10u_U0                                                            |FC_1u_64u_10u_s                                                       |  3859|
|160   |          A_V_1_0_U                                                                 |FC_1u_64u_10u_s_AdQK                                                  |    23|
|161   |            FC_1u_64u_10u_s_AdQK_ram_U                                              |FC_1u_64u_10u_s_AdQK_ram_666                                          |    23|
|162   |          A_V_1_10_U                                                                |FC_1u_64u_10u_s_AdQK_596                                              |     4|
|163   |            FC_1u_64u_10u_s_AdQK_ram_U                                              |FC_1u_64u_10u_s_AdQK_ram_665                                          |     4|
|164   |          A_V_1_11_U                                                                |FC_1u_64u_10u_s_AdQK_597                                              |     4|
|165   |            FC_1u_64u_10u_s_AdQK_ram_U                                              |FC_1u_64u_10u_s_AdQK_ram_664                                          |     4|
|166   |          A_V_1_12_U                                                                |FC_1u_64u_10u_s_AdQK_598                                              |     4|
|167   |            FC_1u_64u_10u_s_AdQK_ram_U                                              |FC_1u_64u_10u_s_AdQK_ram_663                                          |     4|
|168   |          A_V_1_13_U                                                                |FC_1u_64u_10u_s_AdQK_599                                              |     4|
|169   |            FC_1u_64u_10u_s_AdQK_ram_U                                              |FC_1u_64u_10u_s_AdQK_ram_662                                          |     4|
|170   |          A_V_1_14_U                                                                |FC_1u_64u_10u_s_AdQK_600                                              |     5|
|171   |            FC_1u_64u_10u_s_AdQK_ram_U                                              |FC_1u_64u_10u_s_AdQK_ram_661                                          |     5|
|172   |          A_V_1_15_U                                                                |FC_1u_64u_10u_s_AdQK_601                                              |     4|
|173   |            FC_1u_64u_10u_s_AdQK_ram_U                                              |FC_1u_64u_10u_s_AdQK_ram_660                                          |     4|
|174   |          A_V_1_1_U                                                                 |FC_1u_64u_10u_s_AdQK_602                                              |     5|
|175   |            FC_1u_64u_10u_s_AdQK_ram_U                                              |FC_1u_64u_10u_s_AdQK_ram_659                                          |     5|
|176   |          A_V_1_2_U                                                                 |FC_1u_64u_10u_s_AdQK_603                                              |     4|
|177   |            FC_1u_64u_10u_s_AdQK_ram_U                                              |FC_1u_64u_10u_s_AdQK_ram_658                                          |     4|
|178   |          A_V_1_3_U                                                                 |FC_1u_64u_10u_s_AdQK_604                                              |     4|
|179   |            FC_1u_64u_10u_s_AdQK_ram_U                                              |FC_1u_64u_10u_s_AdQK_ram_657                                          |     4|
|180   |          A_V_1_4_U                                                                 |FC_1u_64u_10u_s_AdQK_605                                              |     4|
|181   |            FC_1u_64u_10u_s_AdQK_ram_U                                              |FC_1u_64u_10u_s_AdQK_ram_656                                          |     4|
|182   |          A_V_1_5_U                                                                 |FC_1u_64u_10u_s_AdQK_606                                              |     4|
|183   |            FC_1u_64u_10u_s_AdQK_ram_U                                              |FC_1u_64u_10u_s_AdQK_ram_655                                          |     4|
|184   |          A_V_1_6_U                                                                 |FC_1u_64u_10u_s_AdQK_607                                              |     4|
|185   |            FC_1u_64u_10u_s_AdQK_ram_U                                              |FC_1u_64u_10u_s_AdQK_ram_654                                          |     4|
|186   |          A_V_1_7_U                                                                 |FC_1u_64u_10u_s_AdQK_608                                              |     4|
|187   |            FC_1u_64u_10u_s_AdQK_ram_U                                              |FC_1u_64u_10u_s_AdQK_ram_653                                          |     4|
|188   |          A_V_1_8_U                                                                 |FC_1u_64u_10u_s_AdQK_609                                              |     4|
|189   |            FC_1u_64u_10u_s_AdQK_ram_U                                              |FC_1u_64u_10u_s_AdQK_ram_652                                          |     4|
|190   |          A_V_1_9_U                                                                 |FC_1u_64u_10u_s_AdQK_610                                              |     4|
|191   |            FC_1u_64u_10u_s_AdQK_ram_U                                              |FC_1u_64u_10u_s_AdQK_ram                                              |     4|
|192   |          B_V_1_0_U                                                                 |FC_1u_64u_10u_s_BdRK                                                  |     2|
|193   |            FC_1u_64u_10u_s_BdRK_ram_U                                              |FC_1u_64u_10u_s_BdRK_ram_651                                          |     2|
|194   |          B_V_1_10_U                                                                |FC_1u_64u_10u_s_BdRK_611                                              |     2|
|195   |            FC_1u_64u_10u_s_BdRK_ram_U                                              |FC_1u_64u_10u_s_BdRK_ram_650                                          |     2|
|196   |          B_V_1_11_U                                                                |FC_1u_64u_10u_s_BdRK_612                                              |    17|
|197   |            FC_1u_64u_10u_s_BdRK_ram_U                                              |FC_1u_64u_10u_s_BdRK_ram_649                                          |    17|
|198   |          B_V_1_12_U                                                                |FC_1u_64u_10u_s_BdRK_613                                              |     3|
|199   |            FC_1u_64u_10u_s_BdRK_ram_U                                              |FC_1u_64u_10u_s_BdRK_ram_648                                          |     3|
|200   |          B_V_1_13_U                                                                |FC_1u_64u_10u_s_BdRK_614                                              |     3|
|201   |            FC_1u_64u_10u_s_BdRK_ram_U                                              |FC_1u_64u_10u_s_BdRK_ram_647                                          |     3|
|202   |          B_V_1_14_U                                                                |FC_1u_64u_10u_s_BdRK_615                                              |     4|
|203   |            FC_1u_64u_10u_s_BdRK_ram_U                                              |FC_1u_64u_10u_s_BdRK_ram_646                                          |     4|
|204   |          B_V_1_15_U                                                                |FC_1u_64u_10u_s_BdRK_616                                              |    21|
|205   |            FC_1u_64u_10u_s_BdRK_ram_U                                              |FC_1u_64u_10u_s_BdRK_ram_645                                          |    21|
|206   |          B_V_1_1_U                                                                 |FC_1u_64u_10u_s_BdRK_617                                              |     2|
|207   |            FC_1u_64u_10u_s_BdRK_ram_U                                              |FC_1u_64u_10u_s_BdRK_ram_644                                          |     2|
|208   |          B_V_1_2_U                                                                 |FC_1u_64u_10u_s_BdRK_618                                              |     2|
|209   |            FC_1u_64u_10u_s_BdRK_ram_U                                              |FC_1u_64u_10u_s_BdRK_ram_643                                          |     2|
|210   |          B_V_1_3_U                                                                 |FC_1u_64u_10u_s_BdRK_619                                              |     2|
|211   |            FC_1u_64u_10u_s_BdRK_ram_U                                              |FC_1u_64u_10u_s_BdRK_ram_642                                          |     2|
|212   |          B_V_1_4_U                                                                 |FC_1u_64u_10u_s_BdRK_620                                              |     2|
|213   |            FC_1u_64u_10u_s_BdRK_ram_U                                              |FC_1u_64u_10u_s_BdRK_ram_641                                          |     2|
|214   |          B_V_1_5_U                                                                 |FC_1u_64u_10u_s_BdRK_621                                              |     2|
|215   |            FC_1u_64u_10u_s_BdRK_ram_U                                              |FC_1u_64u_10u_s_BdRK_ram_640                                          |     2|
|216   |          B_V_1_6_U                                                                 |FC_1u_64u_10u_s_BdRK_622                                              |     2|
|217   |            FC_1u_64u_10u_s_BdRK_ram_U                                              |FC_1u_64u_10u_s_BdRK_ram_639                                          |     2|
|218   |          B_V_1_7_U                                                                 |FC_1u_64u_10u_s_BdRK_623                                              |     2|
|219   |            FC_1u_64u_10u_s_BdRK_ram_U                                              |FC_1u_64u_10u_s_BdRK_ram_638                                          |     2|
|220   |          B_V_1_8_U                                                                 |FC_1u_64u_10u_s_BdRK_624                                              |     2|
|221   |            FC_1u_64u_10u_s_BdRK_ram_U                                              |FC_1u_64u_10u_s_BdRK_ram_637                                          |     2|
|222   |          B_V_1_9_U                                                                 |FC_1u_64u_10u_s_BdRK_625                                              |     2|
|223   |            FC_1u_64u_10u_s_BdRK_ram_U                                              |FC_1u_64u_10u_s_BdRK_ram                                              |     2|
|224   |          cifar_10_mac_mula3i2_U205                                                 |cifar_10_mac_mula3i2_626                                              |    42|
|225   |            cifar_10_mac_mula3i2_DSP48_1_U                                          |cifar_10_mac_mula3i2_DSP48_1_636                                      |    42|
|226   |          cifar_10_mac_mula3i2_U206                                                 |cifar_10_mac_mula3i2_627                                              |     1|
|227   |            cifar_10_mac_mula3i2_DSP48_1_U                                          |cifar_10_mac_mula3i2_DSP48_1_635                                      |     1|
|228   |          cifar_10_mac_mula3i2_U207                                                 |cifar_10_mac_mula3i2_628                                              |    41|
|229   |            cifar_10_mac_mula3i2_DSP48_1_U                                          |cifar_10_mac_mula3i2_DSP48_1_634                                      |    41|
|230   |          cifar_10_mac_mula3i2_U208                                                 |cifar_10_mac_mula3i2_629                                              |     1|
|231   |            cifar_10_mac_mula3i2_DSP48_1_U                                          |cifar_10_mac_mula3i2_DSP48_1_633                                      |     1|
|232   |          cifar_10_mul_32s_bkb_U190                                                 |cifar_10_mul_32s_bkb_630                                              |     1|
|233   |          cifar_10_mul_32s_bkb_U191                                                 |cifar_10_mul_32s_bkb_631                                              |     1|
|234   |          cifar_10_mul_32s_bkb_U192                                                 |cifar_10_mul_32s_bkb_632                                              |     1|
|235   |        SCIG_1_U0                                                                   |SCIG_1                                                                |  3573|
|236   |          cifar_10_mul_32s_bXr_U110                                                 |cifar_10_mul_32s_bXr                                                  |    56|
|237   |            cifar_10_mul_32s_bXr_Mul_LUT_3_U                                        |cifar_10_mul_32s_bXr_Mul_LUT_3                                        |    56|
|238   |          cifar_10_mul_32s_bkb_U109                                                 |cifar_10_mul_32s_bkb_589                                              |     1|
|239   |          cifar_10_mul_32s_bkb_U111                                                 |cifar_10_mul_32s_bkb_590                                              |     1|
|240   |          cifar_10_mul_32s_bkb_U112                                                 |cifar_10_mul_32s_bkb_591                                              |     1|
|241   |          inElem_V_U                                                                |SCIG_inElem_V_592                                                     |   161|
|242   |            SCIG_inElem_V_ram_U                                                     |SCIG_inElem_V_ram_595                                                 |   161|
|243   |          inputBuf_V_U                                                              |SCIG_2_inputBuf_V_593                                                 |   183|
|244   |            SCIG_2_inputBuf_V_ram_U                                                 |SCIG_2_inputBuf_V_ram_594                                             |   183|
|245   |        SCIG_2_U0                                                                   |SCIG_2                                                                |  3643|
|246   |          cifar_10_mul_32s_6jw_U64                                                  |cifar_10_mul_32s_6jw                                                  |   120|
|247   |            cifar_10_mul_32s_6jw_Mul_LUT_2_U                                        |cifar_10_mul_32s_6jw_Mul_LUT_2                                        |   120|
|248   |          cifar_10_mul_32s_bkb_U63                                                  |cifar_10_mul_32s_bkb_584                                              |     1|
|249   |          cifar_10_mul_32s_bkb_U65                                                  |cifar_10_mul_32s_bkb_585                                              |     1|
|250   |          cifar_10_mul_32s_bkb_U66                                                  |cifar_10_mul_32s_bkb_586                                              |     1|
|251   |          inElem_V_U                                                                |SCIG_inElem_V_587                                                     |   154|
|252   |            SCIG_inElem_V_ram_U                                                     |SCIG_inElem_V_ram_588                                                 |   154|
|253   |          inputBuf_V_U                                                              |SCIG_2_inputBuf_V                                                     |   163|
|254   |            SCIG_2_inputBuf_V_ram_U                                                 |SCIG_2_inputBuf_V_ram                                                 |   163|
|255   |        SCIG_U0                                                                     |SCIG                                                                  |  3596|
|256   |          cifar_10_mul_32s_bkb_U11                                                  |cifar_10_mul_32s_bkb_581                                              |     1|
|257   |          cifar_10_mul_32s_bkb_U13                                                  |cifar_10_mul_32s_bkb_582                                              |     1|
|258   |          cifar_10_mul_32s_bkb_U14                                                  |cifar_10_mul_32s_bkb_583                                              |     1|
|259   |          cifar_10_mul_32s_cud_U12                                                  |cifar_10_mul_32s_cud                                                  |   179|
|260   |            cifar_10_mul_32s_cud_Mul_LUT_1_U                                        |cifar_10_mul_32s_cud_Mul_LUT_1                                        |   179|
|261   |          inElem_V_U                                                                |SCIG_inElem_V                                                         |    45|
|262   |            SCIG_inElem_V_ram_U                                                     |SCIG_inElem_V_ram                                                     |    45|
|263   |          inputBuf_V_U                                                              |SCIG_inputBuf_V                                                       |   139|
|264   |            SCIG_inputBuf_V_ram_U                                                   |SCIG_inputBuf_V_ram                                                   |   139|
|265   |        SMM_1u_75u_32u_U0                                                           |SMM_1u_75u_32u_s                                                      |  4993|
|266   |          A_V_2_0_U                                                                 |SMM_1u_75u_32u_s_dEe                                                  |     9|
|267   |            SMM_1u_75u_32u_s_dEe_ram_U                                              |SMM_1u_75u_32u_s_dEe_ram_580                                          |     9|
|268   |          A_V_2_10_U                                                                |SMM_1u_75u_32u_s_dEe_468                                              |     7|
|269   |            SMM_1u_75u_32u_s_dEe_ram_U                                              |SMM_1u_75u_32u_s_dEe_ram_579                                          |     7|
|270   |          A_V_2_11_U                                                                |SMM_1u_75u_32u_s_dEe_469                                              |     7|
|271   |            SMM_1u_75u_32u_s_dEe_ram_U                                              |SMM_1u_75u_32u_s_dEe_ram_578                                          |     7|
|272   |          A_V_2_12_U                                                                |SMM_1u_75u_32u_s_dEe_470                                              |     7|
|273   |            SMM_1u_75u_32u_s_dEe_ram_U                                              |SMM_1u_75u_32u_s_dEe_ram_577                                          |     7|
|274   |          A_V_2_13_U                                                                |SMM_1u_75u_32u_s_dEe_471                                              |     7|
|275   |            SMM_1u_75u_32u_s_dEe_ram_U                                              |SMM_1u_75u_32u_s_dEe_ram_576                                          |     7|
|276   |          A_V_2_14_U                                                                |SMM_1u_75u_32u_s_dEe_472                                              |     7|
|277   |            SMM_1u_75u_32u_s_dEe_ram_U                                              |SMM_1u_75u_32u_s_dEe_ram_575                                          |     7|
|278   |          A_V_2_15_U                                                                |SMM_1u_75u_32u_s_dEe_473                                              |     8|
|279   |            SMM_1u_75u_32u_s_dEe_ram_U                                              |SMM_1u_75u_32u_s_dEe_ram_574                                          |     8|
|280   |          A_V_2_16_U                                                                |SMM_1u_75u_32u_s_dEe_474                                              |     7|
|281   |            SMM_1u_75u_32u_s_dEe_ram_U                                              |SMM_1u_75u_32u_s_dEe_ram_573                                          |     7|
|282   |          A_V_2_17_U                                                                |SMM_1u_75u_32u_s_dEe_475                                              |     7|
|283   |            SMM_1u_75u_32u_s_dEe_ram_U                                              |SMM_1u_75u_32u_s_dEe_ram_572                                          |     7|
|284   |          A_V_2_18_U                                                                |SMM_1u_75u_32u_s_dEe_476                                              |     7|
|285   |            SMM_1u_75u_32u_s_dEe_ram_U                                              |SMM_1u_75u_32u_s_dEe_ram_571                                          |     7|
|286   |          A_V_2_19_U                                                                |SMM_1u_75u_32u_s_dEe_477                                              |     7|
|287   |            SMM_1u_75u_32u_s_dEe_ram_U                                              |SMM_1u_75u_32u_s_dEe_ram_570                                          |     7|
|288   |          A_V_2_1_U                                                                 |SMM_1u_75u_32u_s_dEe_478                                              |     7|
|289   |            SMM_1u_75u_32u_s_dEe_ram_U                                              |SMM_1u_75u_32u_s_dEe_ram_569                                          |     7|
|290   |          A_V_2_20_U                                                                |SMM_1u_75u_32u_s_dEe_479                                              |     7|
|291   |            SMM_1u_75u_32u_s_dEe_ram_U                                              |SMM_1u_75u_32u_s_dEe_ram_568                                          |     7|
|292   |          A_V_2_21_U                                                                |SMM_1u_75u_32u_s_dEe_480                                              |     7|
|293   |            SMM_1u_75u_32u_s_dEe_ram_U                                              |SMM_1u_75u_32u_s_dEe_ram_567                                          |     7|
|294   |          A_V_2_22_U                                                                |SMM_1u_75u_32u_s_dEe_481                                              |     7|
|295   |            SMM_1u_75u_32u_s_dEe_ram_U                                              |SMM_1u_75u_32u_s_dEe_ram_566                                          |     7|
|296   |          A_V_2_23_U                                                                |SMM_1u_75u_32u_s_dEe_482                                              |     7|
|297   |            SMM_1u_75u_32u_s_dEe_ram_U                                              |SMM_1u_75u_32u_s_dEe_ram_565                                          |     7|
|298   |          A_V_2_24_U                                                                |SMM_1u_75u_32u_s_dEe_483                                              |    23|
|299   |            SMM_1u_75u_32u_s_dEe_ram_U                                              |SMM_1u_75u_32u_s_dEe_ram_564                                          |    23|
|300   |          A_V_2_2_U                                                                 |SMM_1u_75u_32u_s_dEe_484                                              |     7|
|301   |            SMM_1u_75u_32u_s_dEe_ram_U                                              |SMM_1u_75u_32u_s_dEe_ram_563                                          |     7|
|302   |          A_V_2_3_U                                                                 |SMM_1u_75u_32u_s_dEe_485                                              |     8|
|303   |            SMM_1u_75u_32u_s_dEe_ram_U                                              |SMM_1u_75u_32u_s_dEe_ram_562                                          |     8|
|304   |          A_V_2_4_U                                                                 |SMM_1u_75u_32u_s_dEe_486                                              |     7|
|305   |            SMM_1u_75u_32u_s_dEe_ram_U                                              |SMM_1u_75u_32u_s_dEe_ram_561                                          |     7|
|306   |          A_V_2_5_U                                                                 |SMM_1u_75u_32u_s_dEe_487                                              |     7|
|307   |            SMM_1u_75u_32u_s_dEe_ram_U                                              |SMM_1u_75u_32u_s_dEe_ram_560                                          |     7|
|308   |          A_V_2_6_U                                                                 |SMM_1u_75u_32u_s_dEe_488                                              |     7|
|309   |            SMM_1u_75u_32u_s_dEe_ram_U                                              |SMM_1u_75u_32u_s_dEe_ram_559                                          |     7|
|310   |          A_V_2_7_U                                                                 |SMM_1u_75u_32u_s_dEe_489                                              |     7|
|311   |            SMM_1u_75u_32u_s_dEe_ram_U                                              |SMM_1u_75u_32u_s_dEe_ram_558                                          |     7|
|312   |          A_V_2_8_U                                                                 |SMM_1u_75u_32u_s_dEe_490                                              |     7|
|313   |            SMM_1u_75u_32u_s_dEe_ram_U                                              |SMM_1u_75u_32u_s_dEe_ram_557                                          |     7|
|314   |          A_V_2_9_U                                                                 |SMM_1u_75u_32u_s_dEe_491                                              |     8|
|315   |            SMM_1u_75u_32u_s_dEe_ram_U                                              |SMM_1u_75u_32u_s_dEe_ram                                              |     8|
|316   |          B_V_2_0_U                                                                 |SMM_1u_75u_32u_s_eOg                                                  |    41|
|317   |            SMM_1u_75u_32u_s_eOg_ram_U                                              |SMM_1u_75u_32u_s_eOg_ram_556                                          |    41|
|318   |          B_V_2_10_U                                                                |SMM_1u_75u_32u_s_eOg_492                                              |    25|
|319   |            SMM_1u_75u_32u_s_eOg_ram_U                                              |SMM_1u_75u_32u_s_eOg_ram_555                                          |    25|
|320   |          B_V_2_11_U                                                                |SMM_1u_75u_32u_s_eOg_493                                              |    25|
|321   |            SMM_1u_75u_32u_s_eOg_ram_U                                              |SMM_1u_75u_32u_s_eOg_ram_554                                          |    25|
|322   |          B_V_2_12_U                                                                |SMM_1u_75u_32u_s_eOg_494                                              |    26|
|323   |            SMM_1u_75u_32u_s_eOg_ram_U                                              |SMM_1u_75u_32u_s_eOg_ram_553                                          |    26|
|324   |          B_V_2_13_U                                                                |SMM_1u_75u_32u_s_eOg_495                                              |    25|
|325   |            SMM_1u_75u_32u_s_eOg_ram_U                                              |SMM_1u_75u_32u_s_eOg_ram_552                                          |    25|
|326   |          B_V_2_14_U                                                                |SMM_1u_75u_32u_s_eOg_496                                              |    25|
|327   |            SMM_1u_75u_32u_s_eOg_ram_U                                              |SMM_1u_75u_32u_s_eOg_ram_551                                          |    25|
|328   |          B_V_2_15_U                                                                |SMM_1u_75u_32u_s_eOg_497                                              |    29|
|329   |            SMM_1u_75u_32u_s_eOg_ram_U                                              |SMM_1u_75u_32u_s_eOg_ram_550                                          |    29|
|330   |          B_V_2_16_U                                                                |SMM_1u_75u_32u_s_eOg_498                                              |    25|
|331   |            SMM_1u_75u_32u_s_eOg_ram_U                                              |SMM_1u_75u_32u_s_eOg_ram_549                                          |    25|
|332   |          B_V_2_17_U                                                                |SMM_1u_75u_32u_s_eOg_499                                              |    26|
|333   |            SMM_1u_75u_32u_s_eOg_ram_U                                              |SMM_1u_75u_32u_s_eOg_ram_548                                          |    26|
|334   |          B_V_2_18_U                                                                |SMM_1u_75u_32u_s_eOg_500                                              |    26|
|335   |            SMM_1u_75u_32u_s_eOg_ram_U                                              |SMM_1u_75u_32u_s_eOg_ram_547                                          |    26|
|336   |          B_V_2_19_U                                                                |SMM_1u_75u_32u_s_eOg_501                                              |    25|
|337   |            SMM_1u_75u_32u_s_eOg_ram_U                                              |SMM_1u_75u_32u_s_eOg_ram_546                                          |    25|
|338   |          B_V_2_1_U                                                                 |SMM_1u_75u_32u_s_eOg_502                                              |    25|
|339   |            SMM_1u_75u_32u_s_eOg_ram_U                                              |SMM_1u_75u_32u_s_eOg_ram_545                                          |    25|
|340   |          B_V_2_20_U                                                                |SMM_1u_75u_32u_s_eOg_503                                              |    25|
|341   |            SMM_1u_75u_32u_s_eOg_ram_U                                              |SMM_1u_75u_32u_s_eOg_ram_544                                          |    25|
|342   |          B_V_2_21_U                                                                |SMM_1u_75u_32u_s_eOg_504                                              |    27|
|343   |            SMM_1u_75u_32u_s_eOg_ram_U                                              |SMM_1u_75u_32u_s_eOg_ram_543                                          |    27|
|344   |          B_V_2_22_U                                                                |SMM_1u_75u_32u_s_eOg_505                                              |    27|
|345   |            SMM_1u_75u_32u_s_eOg_ram_U                                              |SMM_1u_75u_32u_s_eOg_ram_542                                          |    27|
|346   |          B_V_2_23_U                                                                |SMM_1u_75u_32u_s_eOg_506                                              |    26|
|347   |            SMM_1u_75u_32u_s_eOg_ram_U                                              |SMM_1u_75u_32u_s_eOg_ram_541                                          |    26|
|348   |          B_V_2_24_U                                                                |SMM_1u_75u_32u_s_eOg_507                                              |    81|
|349   |            SMM_1u_75u_32u_s_eOg_ram_U                                              |SMM_1u_75u_32u_s_eOg_ram_540                                          |    81|
|350   |          B_V_2_2_U                                                                 |SMM_1u_75u_32u_s_eOg_508                                              |    25|
|351   |            SMM_1u_75u_32u_s_eOg_ram_U                                              |SMM_1u_75u_32u_s_eOg_ram_539                                          |    25|
|352   |          B_V_2_3_U                                                                 |SMM_1u_75u_32u_s_eOg_509                                              |    28|
|353   |            SMM_1u_75u_32u_s_eOg_ram_U                                              |SMM_1u_75u_32u_s_eOg_ram_538                                          |    28|
|354   |          B_V_2_4_U                                                                 |SMM_1u_75u_32u_s_eOg_510                                              |    25|
|355   |            SMM_1u_75u_32u_s_eOg_ram_U                                              |SMM_1u_75u_32u_s_eOg_ram_537                                          |    25|
|356   |          B_V_2_5_U                                                                 |SMM_1u_75u_32u_s_eOg_511                                              |    25|
|357   |            SMM_1u_75u_32u_s_eOg_ram_U                                              |SMM_1u_75u_32u_s_eOg_ram_536                                          |    25|
|358   |          B_V_2_6_U                                                                 |SMM_1u_75u_32u_s_eOg_512                                              |    40|
|359   |            SMM_1u_75u_32u_s_eOg_ram_U                                              |SMM_1u_75u_32u_s_eOg_ram_535                                          |    40|
|360   |          B_V_2_7_U                                                                 |SMM_1u_75u_32u_s_eOg_513                                              |    25|
|361   |            SMM_1u_75u_32u_s_eOg_ram_U                                              |SMM_1u_75u_32u_s_eOg_ram_534                                          |    25|
|362   |          B_V_2_8_U                                                                 |SMM_1u_75u_32u_s_eOg_514                                              |    25|
|363   |            SMM_1u_75u_32u_s_eOg_ram_U                                              |SMM_1u_75u_32u_s_eOg_ram_533                                          |    25|
|364   |          B_V_2_9_U                                                                 |SMM_1u_75u_32u_s_eOg_515                                              |    26|
|365   |            SMM_1u_75u_32u_s_eOg_ram_U                                              |SMM_1u_75u_32u_s_eOg_ram                                              |    26|
|366   |          cifar_10_mac_mula3i2_U36                                                  |cifar_10_mac_mula3i2_516                                              |     1|
|367   |            cifar_10_mac_mula3i2_DSP48_1_U                                          |cifar_10_mac_mula3i2_DSP48_1_532                                      |     1|
|368   |          cifar_10_mac_mula3i2_U38                                                  |cifar_10_mac_mula3i2_517                                              |     1|
|369   |            cifar_10_mac_mula3i2_DSP48_1_U                                          |cifar_10_mac_mula3i2_DSP48_1_531                                      |     1|
|370   |          cifar_10_mac_mula3i2_U42                                                  |cifar_10_mac_mula3i2_518                                              |     2|
|371   |            cifar_10_mac_mula3i2_DSP48_1_U                                          |cifar_10_mac_mula3i2_DSP48_1_530                                      |     2|
|372   |          cifar_10_mac_mula3i2_U45                                                  |cifar_10_mac_mula3i2_519                                              |     1|
|373   |            cifar_10_mac_mula3i2_DSP48_1_U                                          |cifar_10_mac_mula3i2_DSP48_1_529                                      |     1|
|374   |          cifar_10_mac_mula3i2_U46                                                  |cifar_10_mac_mula3i2_520                                              |    41|
|375   |            cifar_10_mac_mula3i2_DSP48_1_U                                          |cifar_10_mac_mula3i2_DSP48_1_528                                      |    41|
|376   |          cifar_10_mac_mula3i2_U47                                                  |cifar_10_mac_mula3i2_521                                              |     1|
|377   |            cifar_10_mac_mula3i2_DSP48_1_U                                          |cifar_10_mac_mula3i2_DSP48_1_527                                      |     1|
|378   |          cifar_10_mac_mula3i2_U48                                                  |cifar_10_mac_mula3i2_522                                              |    42|
|379   |            cifar_10_mac_mula3i2_DSP48_1_U                                          |cifar_10_mac_mula3i2_DSP48_1_526                                      |    42|
|380   |          cifar_10_mul_32s_bkb_U21                                                  |cifar_10_mul_32s_bkb_523                                              |     1|
|381   |          cifar_10_mul_32s_bkb_U22                                                  |cifar_10_mul_32s_bkb_524                                              |     1|
|382   |          cifar_10_mul_32s_bkb_U23                                                  |cifar_10_mul_32s_bkb_525                                              |     1|
|383   |          cifar_10_urem_7ns1iI_U20                                                  |cifar_10_urem_7ns1iI                                                  |    98|
|384   |            cifar_10_urem_7ns1iI_div_U                                              |cifar_10_urem_7ns1iI_div                                              |    98|
|385   |              cifar_10_urem_7ns1iI_div_u_0                                          |cifar_10_urem_7ns1iI_div_u                                            |    79|
|386   |        SMM_1u_800u_32u_U0                                                          |SMM_1u_800u_32u_s                                                     |  4085|
|387   |          A_V_3_0_U                                                                 |SMM_1u_800u_32u_s7jG_353                                              |    25|
|388   |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_467                                          |    25|
|389   |          A_V_3_10_U                                                                |SMM_1u_800u_32u_s7jG_354                                              |     4|
|390   |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_466                                          |     4|
|391   |          A_V_3_11_U                                                                |SMM_1u_800u_32u_s7jG_355                                              |     4|
|392   |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_465                                          |     4|
|393   |          A_V_3_12_U                                                                |SMM_1u_800u_32u_s7jG_356                                              |     5|
|394   |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_464                                          |     5|
|395   |          A_V_3_13_U                                                                |SMM_1u_800u_32u_s7jG_357                                              |     4|
|396   |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_463                                          |     4|
|397   |          A_V_3_14_U                                                                |SMM_1u_800u_32u_s7jG_358                                              |     4|
|398   |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_462                                          |     4|
|399   |          A_V_3_15_U                                                                |SMM_1u_800u_32u_s7jG_359                                              |     4|
|400   |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_461                                          |     4|
|401   |          A_V_3_16_U                                                                |SMM_1u_800u_32u_s7jG_360                                              |     4|
|402   |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_460                                          |     4|
|403   |          A_V_3_17_U                                                                |SMM_1u_800u_32u_s7jG_361                                              |     4|
|404   |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_459                                          |     4|
|405   |          A_V_3_18_U                                                                |SMM_1u_800u_32u_s7jG_362                                              |     4|
|406   |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_458                                          |     4|
|407   |          A_V_3_19_U                                                                |SMM_1u_800u_32u_s7jG_363                                              |     4|
|408   |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_457                                          |     4|
|409   |          A_V_3_1_U                                                                 |SMM_1u_800u_32u_s7jG_364                                              |     4|
|410   |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_456                                          |     4|
|411   |          A_V_3_20_U                                                                |SMM_1u_800u_32u_s7jG_365                                              |     4|
|412   |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_455                                          |     4|
|413   |          A_V_3_21_U                                                                |SMM_1u_800u_32u_s7jG_366                                              |     4|
|414   |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_454                                          |     4|
|415   |          A_V_3_22_U                                                                |SMM_1u_800u_32u_s7jG_367                                              |     4|
|416   |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_453                                          |     4|
|417   |          A_V_3_23_U                                                                |SMM_1u_800u_32u_s7jG_368                                              |     5|
|418   |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_452                                          |     5|
|419   |          A_V_3_24_U                                                                |SMM_1u_800u_32u_s7jG_369                                              |    25|
|420   |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_451                                          |    25|
|421   |          A_V_3_2_U                                                                 |SMM_1u_800u_32u_s7jG_370                                              |     4|
|422   |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_450                                          |     4|
|423   |          A_V_3_3_U                                                                 |SMM_1u_800u_32u_s7jG_371                                              |     4|
|424   |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_449                                          |     4|
|425   |          A_V_3_4_U                                                                 |SMM_1u_800u_32u_s7jG_372                                              |     4|
|426   |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_448                                          |     4|
|427   |          A_V_3_5_U                                                                 |SMM_1u_800u_32u_s7jG_373                                              |     4|
|428   |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_447                                          |     4|
|429   |          A_V_3_6_U                                                                 |SMM_1u_800u_32u_s7jG_374                                              |     4|
|430   |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_446                                          |     4|
|431   |          A_V_3_7_U                                                                 |SMM_1u_800u_32u_s7jG_375                                              |     4|
|432   |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_445                                          |     4|
|433   |          A_V_3_8_U                                                                 |SMM_1u_800u_32u_s7jG_376                                              |     4|
|434   |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_444                                          |     4|
|435   |          A_V_3_9_U                                                                 |SMM_1u_800u_32u_s7jG_377                                              |     4|
|436   |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_443                                          |     4|
|437   |          B_V_3_0_U                                                                 |SMM_1u_800u_32u_s8jQ                                                  |     2|
|438   |            SMM_1u_800u_32u_s8jQ_ram_U                                              |SMM_1u_800u_32u_s8jQ_ram_442                                          |     2|
|439   |          B_V_3_10_U                                                                |SMM_1u_800u_32u_s8jQ_378                                              |     2|
|440   |            SMM_1u_800u_32u_s8jQ_ram_U                                              |SMM_1u_800u_32u_s8jQ_ram_441                                          |     2|
|441   |          B_V_3_11_U                                                                |SMM_1u_800u_32u_s8jQ_379                                              |     2|
|442   |            SMM_1u_800u_32u_s8jQ_ram_U                                              |SMM_1u_800u_32u_s8jQ_ram_440                                          |     2|
|443   |          B_V_3_12_U                                                                |SMM_1u_800u_32u_s8jQ_380                                              |     3|
|444   |            SMM_1u_800u_32u_s8jQ_ram_U                                              |SMM_1u_800u_32u_s8jQ_ram_439                                          |     3|
|445   |          B_V_3_13_U                                                                |SMM_1u_800u_32u_s8jQ_381                                              |     2|
|446   |            SMM_1u_800u_32u_s8jQ_ram_U                                              |SMM_1u_800u_32u_s8jQ_ram_438                                          |     2|
|447   |          B_V_3_14_U                                                                |SMM_1u_800u_32u_s8jQ_382                                              |     2|
|448   |            SMM_1u_800u_32u_s8jQ_ram_U                                              |SMM_1u_800u_32u_s8jQ_ram_437                                          |     2|
|449   |          B_V_3_15_U                                                                |SMM_1u_800u_32u_s8jQ_383                                              |     2|
|450   |            SMM_1u_800u_32u_s8jQ_ram_U                                              |SMM_1u_800u_32u_s8jQ_ram_436                                          |     2|
|451   |          B_V_3_16_U                                                                |SMM_1u_800u_32u_s8jQ_384                                              |     2|
|452   |            SMM_1u_800u_32u_s8jQ_ram_U                                              |SMM_1u_800u_32u_s8jQ_ram_435                                          |     2|
|453   |          B_V_3_17_U                                                                |SMM_1u_800u_32u_s8jQ_385                                              |     2|
|454   |            SMM_1u_800u_32u_s8jQ_ram_U                                              |SMM_1u_800u_32u_s8jQ_ram_434                                          |     2|
|455   |          B_V_3_18_U                                                                |SMM_1u_800u_32u_s8jQ_386                                              |     3|
|456   |            SMM_1u_800u_32u_s8jQ_ram_U                                              |SMM_1u_800u_32u_s8jQ_ram_433                                          |     3|
|457   |          B_V_3_19_U                                                                |SMM_1u_800u_32u_s8jQ_387                                              |     2|
|458   |            SMM_1u_800u_32u_s8jQ_ram_U                                              |SMM_1u_800u_32u_s8jQ_ram_432                                          |     2|
|459   |          B_V_3_1_U                                                                 |SMM_1u_800u_32u_s8jQ_388                                              |     2|
|460   |            SMM_1u_800u_32u_s8jQ_ram_U                                              |SMM_1u_800u_32u_s8jQ_ram_431                                          |     2|
|461   |          B_V_3_20_U                                                                |SMM_1u_800u_32u_s8jQ_389                                              |     2|
|462   |            SMM_1u_800u_32u_s8jQ_ram_U                                              |SMM_1u_800u_32u_s8jQ_ram_430                                          |     2|
|463   |          B_V_3_21_U                                                                |SMM_1u_800u_32u_s8jQ_390                                              |     2|
|464   |            SMM_1u_800u_32u_s8jQ_ram_U                                              |SMM_1u_800u_32u_s8jQ_ram_429                                          |     2|
|465   |          B_V_3_22_U                                                                |SMM_1u_800u_32u_s8jQ_391                                              |     2|
|466   |            SMM_1u_800u_32u_s8jQ_ram_U                                              |SMM_1u_800u_32u_s8jQ_ram_428                                          |     2|
|467   |          B_V_3_23_U                                                                |SMM_1u_800u_32u_s8jQ_392                                              |    20|
|468   |            SMM_1u_800u_32u_s8jQ_ram_U                                              |SMM_1u_800u_32u_s8jQ_ram_427                                          |    20|
|469   |          B_V_3_24_U                                                                |SMM_1u_800u_32u_s8jQ_393                                              |    34|
|470   |            SMM_1u_800u_32u_s8jQ_ram_U                                              |SMM_1u_800u_32u_s8jQ_ram_426                                          |    34|
|471   |          B_V_3_2_U                                                                 |SMM_1u_800u_32u_s8jQ_394                                              |     2|
|472   |            SMM_1u_800u_32u_s8jQ_ram_U                                              |SMM_1u_800u_32u_s8jQ_ram_425                                          |     2|
|473   |          B_V_3_3_U                                                                 |SMM_1u_800u_32u_s8jQ_395                                              |     2|
|474   |            SMM_1u_800u_32u_s8jQ_ram_U                                              |SMM_1u_800u_32u_s8jQ_ram_424                                          |     2|
|475   |          B_V_3_4_U                                                                 |SMM_1u_800u_32u_s8jQ_396                                              |     2|
|476   |            SMM_1u_800u_32u_s8jQ_ram_U                                              |SMM_1u_800u_32u_s8jQ_ram_423                                          |     2|
|477   |          B_V_3_5_U                                                                 |SMM_1u_800u_32u_s8jQ_397                                              |     2|
|478   |            SMM_1u_800u_32u_s8jQ_ram_U                                              |SMM_1u_800u_32u_s8jQ_ram_422                                          |     2|
|479   |          B_V_3_6_U                                                                 |SMM_1u_800u_32u_s8jQ_398                                              |     2|
|480   |            SMM_1u_800u_32u_s8jQ_ram_U                                              |SMM_1u_800u_32u_s8jQ_ram_421                                          |     2|
|481   |          B_V_3_7_U                                                                 |SMM_1u_800u_32u_s8jQ_399                                              |     2|
|482   |            SMM_1u_800u_32u_s8jQ_ram_U                                              |SMM_1u_800u_32u_s8jQ_ram_420                                          |     2|
|483   |          B_V_3_8_U                                                                 |SMM_1u_800u_32u_s8jQ_400                                              |     2|
|484   |            SMM_1u_800u_32u_s8jQ_ram_U                                              |SMM_1u_800u_32u_s8jQ_ram_419                                          |     2|
|485   |          B_V_3_9_U                                                                 |SMM_1u_800u_32u_s8jQ_401                                              |     2|
|486   |            SMM_1u_800u_32u_s8jQ_ram_U                                              |SMM_1u_800u_32u_s8jQ_ram                                              |     2|
|487   |          cifar_10_mac_mula3i2_U84                                                  |cifar_10_mac_mula3i2_402                                              |     2|
|488   |            cifar_10_mac_mula3i2_DSP48_1_U                                          |cifar_10_mac_mula3i2_DSP48_1_418                                      |     2|
|489   |          cifar_10_mac_mula3i2_U86                                                  |cifar_10_mac_mula3i2_403                                              |     1|
|490   |            cifar_10_mac_mula3i2_DSP48_1_U                                          |cifar_10_mac_mula3i2_DSP48_1_417                                      |     1|
|491   |          cifar_10_mac_mula3i2_U90                                                  |cifar_10_mac_mula3i2_404                                              |     1|
|492   |            cifar_10_mac_mula3i2_DSP48_1_U                                          |cifar_10_mac_mula3i2_DSP48_1_416                                      |     1|
|493   |          cifar_10_mac_mula3i2_U92                                                  |cifar_10_mac_mula3i2_405                                              |     1|
|494   |            cifar_10_mac_mula3i2_DSP48_1_U                                          |cifar_10_mac_mula3i2_DSP48_1_415                                      |     1|
|495   |          cifar_10_mac_mula3i2_U96                                                  |cifar_10_mac_mula3i2_406                                              |    42|
|496   |            cifar_10_mac_mula3i2_DSP48_1_U                                          |cifar_10_mac_mula3i2_DSP48_1_414                                      |    42|
|497   |          cifar_10_mac_mula3i2_U97                                                  |cifar_10_mac_mula3i2_407                                              |     1|
|498   |            cifar_10_mac_mula3i2_DSP48_1_U                                          |cifar_10_mac_mula3i2_DSP48_1_413                                      |     1|
|499   |          cifar_10_mac_mula3i2_U98                                                  |cifar_10_mac_mula3i2_408                                              |    71|
|500   |            cifar_10_mac_mula3i2_DSP48_1_U                                          |cifar_10_mac_mula3i2_DSP48_1_412                                      |    71|
|501   |          cifar_10_mul_32s_bkb_U71                                                  |cifar_10_mul_32s_bkb_409                                              |     1|
|502   |          cifar_10_mul_32s_bkb_U72                                                  |cifar_10_mul_32s_bkb_410                                              |     1|
|503   |          cifar_10_mul_32s_bkb_U73                                                  |cifar_10_mul_32s_bkb_411                                              |     1|
|504   |        SMM_1u_800u_64u_U0                                                          |SMM_1u_800u_64u_s                                                     |  4098|
|505   |          A_V_4_0_U                                                                 |SMM_1u_800u_32u_s7jG                                                  |    25|
|506   |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_352                                          |    25|
|507   |          A_V_4_10_U                                                                |SMM_1u_800u_32u_s7jG_242                                              |     4|
|508   |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_351                                          |     4|
|509   |          A_V_4_11_U                                                                |SMM_1u_800u_32u_s7jG_243                                              |     4|
|510   |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_350                                          |     4|
|511   |          A_V_4_12_U                                                                |SMM_1u_800u_32u_s7jG_244                                              |     5|
|512   |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_349                                          |     5|
|513   |          A_V_4_13_U                                                                |SMM_1u_800u_32u_s7jG_245                                              |     4|
|514   |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_348                                          |     4|
|515   |          A_V_4_14_U                                                                |SMM_1u_800u_32u_s7jG_246                                              |     4|
|516   |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_347                                          |     4|
|517   |          A_V_4_15_U                                                                |SMM_1u_800u_32u_s7jG_247                                              |     4|
|518   |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_346                                          |     4|
|519   |          A_V_4_16_U                                                                |SMM_1u_800u_32u_s7jG_248                                              |     4|
|520   |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_345                                          |     4|
|521   |          A_V_4_17_U                                                                |SMM_1u_800u_32u_s7jG_249                                              |     4|
|522   |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_344                                          |     4|
|523   |          A_V_4_18_U                                                                |SMM_1u_800u_32u_s7jG_250                                              |     4|
|524   |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_343                                          |     4|
|525   |          A_V_4_19_U                                                                |SMM_1u_800u_32u_s7jG_251                                              |     4|
|526   |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_342                                          |     4|
|527   |          A_V_4_1_U                                                                 |SMM_1u_800u_32u_s7jG_252                                              |     4|
|528   |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_341                                          |     4|
|529   |          A_V_4_20_U                                                                |SMM_1u_800u_32u_s7jG_253                                              |     4|
|530   |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_340                                          |     4|
|531   |          A_V_4_21_U                                                                |SMM_1u_800u_32u_s7jG_254                                              |     4|
|532   |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_339                                          |     4|
|533   |          A_V_4_22_U                                                                |SMM_1u_800u_32u_s7jG_255                                              |     4|
|534   |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_338                                          |     4|
|535   |          A_V_4_23_U                                                                |SMM_1u_800u_32u_s7jG_256                                              |     5|
|536   |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_337                                          |     5|
|537   |          A_V_4_24_U                                                                |SMM_1u_800u_32u_s7jG_257                                              |    25|
|538   |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_336                                          |    25|
|539   |          A_V_4_2_U                                                                 |SMM_1u_800u_32u_s7jG_258                                              |     4|
|540   |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_335                                          |     4|
|541   |          A_V_4_3_U                                                                 |SMM_1u_800u_32u_s7jG_259                                              |     4|
|542   |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_334                                          |     4|
|543   |          A_V_4_4_U                                                                 |SMM_1u_800u_32u_s7jG_260                                              |     4|
|544   |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_333                                          |     4|
|545   |          A_V_4_5_U                                                                 |SMM_1u_800u_32u_s7jG_261                                              |     4|
|546   |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_332                                          |     4|
|547   |          A_V_4_6_U                                                                 |SMM_1u_800u_32u_s7jG_262                                              |     4|
|548   |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_331                                          |     4|
|549   |          A_V_4_7_U                                                                 |SMM_1u_800u_32u_s7jG_263                                              |     4|
|550   |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_330                                          |     4|
|551   |          A_V_4_8_U                                                                 |SMM_1u_800u_32u_s7jG_264                                              |     4|
|552   |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram_329                                          |     4|
|553   |          A_V_4_9_U                                                                 |SMM_1u_800u_32u_s7jG_265                                              |     4|
|554   |            SMM_1u_800u_32u_s7jG_ram_U                                              |SMM_1u_800u_32u_s7jG_ram                                              |     4|
|555   |          B_V_4_0_U                                                                 |SMM_1u_800u_64u_sbZs                                                  |     2|
|556   |            SMM_1u_800u_64u_sbZs_ram_U                                              |SMM_1u_800u_64u_sbZs_ram_328                                          |     2|
|557   |          B_V_4_10_U                                                                |SMM_1u_800u_64u_sbZs_266                                              |     2|
|558   |            SMM_1u_800u_64u_sbZs_ram_U                                              |SMM_1u_800u_64u_sbZs_ram_327                                          |     2|
|559   |          B_V_4_11_U                                                                |SMM_1u_800u_64u_sbZs_267                                              |     2|
|560   |            SMM_1u_800u_64u_sbZs_ram_U                                              |SMM_1u_800u_64u_sbZs_ram_326                                          |     2|
|561   |          B_V_4_12_U                                                                |SMM_1u_800u_64u_sbZs_268                                              |     3|
|562   |            SMM_1u_800u_64u_sbZs_ram_U                                              |SMM_1u_800u_64u_sbZs_ram_325                                          |     3|
|563   |          B_V_4_13_U                                                                |SMM_1u_800u_64u_sbZs_269                                              |     2|
|564   |            SMM_1u_800u_64u_sbZs_ram_U                                              |SMM_1u_800u_64u_sbZs_ram_324                                          |     2|
|565   |          B_V_4_14_U                                                                |SMM_1u_800u_64u_sbZs_270                                              |     2|
|566   |            SMM_1u_800u_64u_sbZs_ram_U                                              |SMM_1u_800u_64u_sbZs_ram_323                                          |     2|
|567   |          B_V_4_15_U                                                                |SMM_1u_800u_64u_sbZs_271                                              |     2|
|568   |            SMM_1u_800u_64u_sbZs_ram_U                                              |SMM_1u_800u_64u_sbZs_ram_322                                          |     2|
|569   |          B_V_4_16_U                                                                |SMM_1u_800u_64u_sbZs_272                                              |     2|
|570   |            SMM_1u_800u_64u_sbZs_ram_U                                              |SMM_1u_800u_64u_sbZs_ram_321                                          |     2|
|571   |          B_V_4_17_U                                                                |SMM_1u_800u_64u_sbZs_273                                              |     2|
|572   |            SMM_1u_800u_64u_sbZs_ram_U                                              |SMM_1u_800u_64u_sbZs_ram_320                                          |     2|
|573   |          B_V_4_18_U                                                                |SMM_1u_800u_64u_sbZs_274                                              |     3|
|574   |            SMM_1u_800u_64u_sbZs_ram_U                                              |SMM_1u_800u_64u_sbZs_ram_319                                          |     3|
|575   |          B_V_4_19_U                                                                |SMM_1u_800u_64u_sbZs_275                                              |     2|
|576   |            SMM_1u_800u_64u_sbZs_ram_U                                              |SMM_1u_800u_64u_sbZs_ram_318                                          |     2|
|577   |          B_V_4_1_U                                                                 |SMM_1u_800u_64u_sbZs_276                                              |     2|
|578   |            SMM_1u_800u_64u_sbZs_ram_U                                              |SMM_1u_800u_64u_sbZs_ram_317                                          |     2|
|579   |          B_V_4_20_U                                                                |SMM_1u_800u_64u_sbZs_277                                              |     2|
|580   |            SMM_1u_800u_64u_sbZs_ram_U                                              |SMM_1u_800u_64u_sbZs_ram_316                                          |     2|
|581   |          B_V_4_21_U                                                                |SMM_1u_800u_64u_sbZs_278                                              |     2|
|582   |            SMM_1u_800u_64u_sbZs_ram_U                                              |SMM_1u_800u_64u_sbZs_ram_315                                          |     2|
|583   |          B_V_4_22_U                                                                |SMM_1u_800u_64u_sbZs_279                                              |     2|
|584   |            SMM_1u_800u_64u_sbZs_ram_U                                              |SMM_1u_800u_64u_sbZs_ram_314                                          |     2|
|585   |          B_V_4_23_U                                                                |SMM_1u_800u_64u_sbZs_280                                              |    20|
|586   |            SMM_1u_800u_64u_sbZs_ram_U                                              |SMM_1u_800u_64u_sbZs_ram_313                                          |    20|
|587   |          B_V_4_24_U                                                                |SMM_1u_800u_64u_sbZs_281                                              |    34|
|588   |            SMM_1u_800u_64u_sbZs_ram_U                                              |SMM_1u_800u_64u_sbZs_ram_312                                          |    34|
|589   |          B_V_4_2_U                                                                 |SMM_1u_800u_64u_sbZs_282                                              |     2|
|590   |            SMM_1u_800u_64u_sbZs_ram_U                                              |SMM_1u_800u_64u_sbZs_ram_311                                          |     2|
|591   |          B_V_4_3_U                                                                 |SMM_1u_800u_64u_sbZs_283                                              |     2|
|592   |            SMM_1u_800u_64u_sbZs_ram_U                                              |SMM_1u_800u_64u_sbZs_ram_310                                          |     2|
|593   |          B_V_4_4_U                                                                 |SMM_1u_800u_64u_sbZs_284                                              |     2|
|594   |            SMM_1u_800u_64u_sbZs_ram_U                                              |SMM_1u_800u_64u_sbZs_ram_309                                          |     2|
|595   |          B_V_4_5_U                                                                 |SMM_1u_800u_64u_sbZs_285                                              |     2|
|596   |            SMM_1u_800u_64u_sbZs_ram_U                                              |SMM_1u_800u_64u_sbZs_ram_308                                          |     2|
|597   |          B_V_4_6_U                                                                 |SMM_1u_800u_64u_sbZs_286                                              |     2|
|598   |            SMM_1u_800u_64u_sbZs_ram_U                                              |SMM_1u_800u_64u_sbZs_ram_307                                          |     2|
|599   |          B_V_4_7_U                                                                 |SMM_1u_800u_64u_sbZs_287                                              |     2|
|600   |            SMM_1u_800u_64u_sbZs_ram_U                                              |SMM_1u_800u_64u_sbZs_ram_306                                          |     2|
|601   |          B_V_4_8_U                                                                 |SMM_1u_800u_64u_sbZs_288                                              |     2|
|602   |            SMM_1u_800u_64u_sbZs_ram_U                                              |SMM_1u_800u_64u_sbZs_ram_305                                          |     2|
|603   |          B_V_4_9_U                                                                 |SMM_1u_800u_64u_sbZs_289                                              |     2|
|604   |            SMM_1u_800u_64u_sbZs_ram_U                                              |SMM_1u_800u_64u_sbZs_ram                                              |     2|
|605   |          cifar_10_mac_mula3i2_U129                                                 |cifar_10_mac_mula3i2                                                  |     2|
|606   |            cifar_10_mac_mula3i2_DSP48_1_U                                          |cifar_10_mac_mula3i2_DSP48_1_304                                      |     2|
|607   |          cifar_10_mac_mula3i2_U131                                                 |cifar_10_mac_mula3i2_290                                              |     1|
|608   |            cifar_10_mac_mula3i2_DSP48_1_U                                          |cifar_10_mac_mula3i2_DSP48_1_303                                      |     1|
|609   |          cifar_10_mac_mula3i2_U135                                                 |cifar_10_mac_mula3i2_291                                              |     1|
|610   |            cifar_10_mac_mula3i2_DSP48_1_U                                          |cifar_10_mac_mula3i2_DSP48_1_302                                      |     1|
|611   |          cifar_10_mac_mula3i2_U137                                                 |cifar_10_mac_mula3i2_292                                              |     1|
|612   |            cifar_10_mac_mula3i2_DSP48_1_U                                          |cifar_10_mac_mula3i2_DSP48_1_301                                      |     1|
|613   |          cifar_10_mac_mula3i2_U141                                                 |cifar_10_mac_mula3i2_293                                              |    42|
|614   |            cifar_10_mac_mula3i2_DSP48_1_U                                          |cifar_10_mac_mula3i2_DSP48_1_300                                      |    42|
|615   |          cifar_10_mac_mula3i2_U142                                                 |cifar_10_mac_mula3i2_294                                              |     1|
|616   |            cifar_10_mac_mula3i2_DSP48_1_U                                          |cifar_10_mac_mula3i2_DSP48_1_299                                      |     1|
|617   |          cifar_10_mac_mula3i2_U143                                                 |cifar_10_mac_mula3i2_295                                              |    71|
|618   |            cifar_10_mac_mula3i2_DSP48_1_U                                          |cifar_10_mac_mula3i2_DSP48_1                                          |    71|
|619   |          cifar_10_mul_32s_bkb_U116                                                 |cifar_10_mul_32s_bkb_296                                              |     1|
|620   |          cifar_10_mul_32s_bkb_U117                                                 |cifar_10_mul_32s_bkb_297                                              |     1|
|621   |          cifar_10_mul_32s_bkb_U118                                                 |cifar_10_mul_32s_bkb_298                                              |     1|
|622   |        connect_0_V_V_U                                                             |fifo_w32_d50_A                                                        |   167|
|623   |        connect_10_V_V_U                                                            |fifo_w32_d50_A_218                                                    |   155|
|624   |        connect_11_V_V_U                                                            |fifo_w32_d50_A_219                                                    |   165|
|625   |        connect_1_V_V_U                                                             |fifo_w32_d50_A_220                                                    |   542|
|626   |        connect_2_V_V_U                                                             |fifo_w32_d2_A                                                         |   107|
|627   |          U_fifo_w32_d2_A_ram                                                       |fifo_w32_d2_A_shiftReg_241                                            |    97|
|628   |        connect_3_V_V_U                                                             |fifo_w32_d50_A_221                                                    |   165|
|629   |        connect_4_V_V_U                                                             |fifo_w32_d50_A_222                                                    |   158|
|630   |        connect_5_V_V_U                                                             |fifo_w32_d2_A_223                                                     |   106|
|631   |          U_fifo_w32_d2_A_ram                                                       |fifo_w32_d2_A_shiftReg_240                                            |    97|
|632   |        connect_6_V_V_U                                                             |fifo_w32_d50_A_224                                                    |   164|
|633   |        connect_7_V_V_U                                                             |fifo_w32_d50_A_225                                                    |   156|
|634   |        connect_8_V_V_U                                                             |fifo_w32_d2_A_226                                                     |   109|
|635   |          U_fifo_w32_d2_A_ram                                                       |fifo_w32_d2_A_shiftReg                                                |    98|
|636   |        connect_9_V_V_U                                                             |fifo_w32_d50_A_227                                                    |   155|
|637   |        pool_2u_32u_16u_U0                                                          |pool_2u_32u_16u_s                                                     |  3930|
|638   |          acc_U                                                                     |pool_2u_32u_32u_s5jm_233                                              |   353|
|639   |            pool_2u_32u_32u_s5jm_ram_U                                              |pool_2u_32u_32u_s5jm_ram_239                                          |   353|
|640   |          buf_U                                                                     |pool_2u_32u_16u_sbVr_234                                              |   197|
|641   |            pool_2u_32u_16u_sbVr_ram_U                                              |pool_2u_32u_16u_sbVr_ram_238                                          |   197|
|642   |          cifar_10_mul_32s_bkb_U103                                                 |cifar_10_mul_32s_bkb_235                                              |     1|
|643   |          cifar_10_mul_32s_bkb_U104                                                 |cifar_10_mul_32s_bkb_236                                              |     1|
|644   |          cifar_10_mul_32s_bkb_U105                                                 |cifar_10_mul_32s_bkb_237                                              |     1|
|645   |        pool_2u_32u_32u_U0                                                          |pool_2u_32u_32u_s                                                     |  4321|
|646   |          acc_U                                                                     |pool_2u_32u_32u_s5jm                                                  |   237|
|647   |            pool_2u_32u_32u_s5jm_ram_U                                              |pool_2u_32u_32u_s5jm_ram                                              |   237|
|648   |          buf_U                                                                     |pool_2u_32u_32u_s4jc                                                  |   361|
|649   |            pool_2u_32u_32u_s4jc_ram_U                                              |pool_2u_32u_32u_s4jc_ram                                              |   361|
|650   |          cifar_10_mul_32s_bkb_U56                                                  |cifar_10_mul_32s_bkb_230                                              |     1|
|651   |          cifar_10_mul_32s_bkb_U57                                                  |cifar_10_mul_32s_bkb_231                                              |     1|
|652   |          cifar_10_mul_32s_bkb_U58                                                  |cifar_10_mul_32s_bkb_232                                              |     1|
|653   |        pool_2u_64u_8u_U0                                                           |pool_2u_64u_8u_s                                                      |  4029|
|654   |          acc_U                                                                     |pool_2u_64u_8u_s_cNA                                                  |   408|
|655   |            pool_2u_64u_8u_s_cNA_ram_U                                              |pool_2u_64u_8u_s_cNA_ram                                              |   408|
|656   |          buf_U                                                                     |pool_2u_32u_16u_sbVr                                                  |   202|
|657   |            pool_2u_32u_16u_sbVr_ram_U                                              |pool_2u_32u_16u_sbVr_ram                                              |   202|
|658   |          cifar_10_mul_32s_bkb_U147                                                 |cifar_10_mul_32s_bkb                                                  |     1|
|659   |          cifar_10_mul_32s_bkb_U148                                                 |cifar_10_mul_32s_bkb_228                                              |     1|
|660   |          cifar_10_mul_32s_bkb_U149                                                 |cifar_10_mul_32s_bkb_229                                              |     1|
|661   |        start_for_AXI_DMAeuR_U                                                      |start_for_AXI_DMAeuR                                                  |    10|
|662   |        start_for_FC_1u_1esQ_U                                                      |start_for_FC_1u_1esQ                                                  |    10|
|663   |        start_for_FC_1u_6etR_U                                                      |start_for_FC_1u_6etR                                                  |    10|
|664   |        start_for_SCIG_1_U0_U                                                       |start_for_SCIG_1_U0                                                   |     8|
|665   |        start_for_SCIG_2_U0_U                                                       |start_for_SCIG_2_U0                                                   |     8|
|666   |        start_for_SCIG_U0_U                                                         |start_for_SCIG_U0                                                     |     8|
|667   |        start_for_SMM_1u_emP_U                                                      |start_for_SMM_1u_emP                                                  |     8|
|668   |        start_for_SMM_1u_eoQ_U                                                      |start_for_SMM_1u_eoQ                                                  |    10|
|669   |        start_for_SMM_1u_eqQ_U                                                      |start_for_SMM_1u_eqQ                                                  |    10|
|670   |        start_for_pool_2uenQ_U                                                      |start_for_pool_2uenQ                                                  |    10|
|671   |        start_for_pool_2uepQ_U                                                      |start_for_pool_2uepQ                                                  |    10|
|672   |        start_for_pool_2uerQ_U                                                      |start_for_pool_2uerQ                                                  |    10|
|673   |    axi_dma_0                                                                       |base_axi_dma_0_0                                                      |  4069|
|674   |      U0                                                                            |axi_dma__xdcDup__1                                                    |  4069|
|675   |        \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                             |axi_dma_mm2s_mngr_105                                                 |    91|
|676   |          \GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM                  |axi_dma_smple_sm_215                                                  |    71|
|677   |          \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                       |axi_dma_mm2s_cmdsts_if_216                                            |    14|
|678   |          \GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                     |axi_dma_mm2s_sts_mngr_217                                             |     5|
|679   |        \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN                           |axi_dma_sofeof_gen_106                                                |    12|
|680   |        \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                             |axi_dma_s2mm_mngr_107                                                 |   139|
|681   |          \GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM                  |axi_dma_smple_sm_212                                                  |    71|
|682   |          \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                       |axi_dma_s2mm_cmdsts_if_213                                            |    62|
|683   |          \GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                     |axi_dma_s2mm_sts_mngr_214                                             |     5|
|684   |        \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN                           |axi_dma_sofeof_gen_108                                                |    12|
|685   |        I_AXI_DMA_REG_MODULE                                                        |axi_dma_reg_module_109                                                |   432|
|686   |          \GEN_AXI_LITE_IF.AXI_LITE_IF_I                                            |axi_dma_lite_if_209                                                   |   219|
|687   |          \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                   |axi_dma_register_210                                                  |   103|
|688   |          \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                   |axi_dma_register_s2mm_211                                             |   110|
|689   |        I_PRMRY_DATAMOVER                                                           |axi_datamover__xdcDup__1                                              |  3315|
|690   |          \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                        |axi_datamover_mm2s_full_wrap__xdcDup__1                               |  1076|
|691   |            \ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                       |axi_datamover_skid_buf_177                                            |   128|
|692   |            \GEN_INCLUDE_MM2S_SF.I_RD_SF                                            |axi_datamover_rd_sf__xdcDup__1                                        |   255|
|693   |              I_DATA_FIFO                                                           |axi_datamover_sfifo_autord__xdcDup__1                                 |   231|
|694   |                \BLK_MEM.I_SYNC_FIFOGEN_FIFO                                        |sync_fifo_fg__xdcDup__1                                               |   231|
|695   |                  \xpm_fifo_instance.xpm_fifo_sync_inst                             |xpm_fifo_sync                                                         |   222|
|696   |                    xpm_fifo_base_inst                                              |xpm_fifo_base                                                         |   222|
|697   |                      \gen_sdpram.xpm_memory_base_inst                              |xpm_memory_base                                                       |     1|
|698   |                      \gen_fwft.rdpp1_inst                                          |xpm_counter_updn__parameterized1_201                                  |     8|
|699   |                      rdp_inst                                                      |xpm_counter_updn__parameterized2_202                                  |    50|
|700   |                      rdpp1_inst                                                    |xpm_counter_updn__parameterized3_203                                  |    18|
|701   |                      rst_d1_inst                                                   |xpm_fifo_reg_bit_204                                                  |    12|
|702   |                      wrp_inst                                                      |xpm_counter_updn__parameterized2_205                                  |    26|
|703   |                      wrpp1_inst                                                    |xpm_counter_updn__parameterized3_206                                  |    25|
|704   |                      wrpp2_inst                                                    |xpm_counter_updn__parameterized0_207                                  |    19|
|705   |                      xpm_fifo_rst_inst                                             |xpm_fifo_rst_208                                                      |    10|
|706   |              \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                        |axi_datamover_fifo__parameterized3_197                                |    12|
|707   |                \USE_SRL_FIFO.I_SYNC_FIFO                                           |srl_fifo_f__parameterized1_198                                        |     9|
|708   |                  I_SRL_FIFO_RBU_F                                                  |srl_fifo_rbu_f__parameterized1_199                                    |     9|
|709   |                    CNTR_INCR_DECR_ADDN_F_I                                         |cntr_incr_decr_addn_f_200                                             |     8|
|710   |            I_ADDR_CNTL                                                             |axi_datamover_addr_cntl_178                                           |   106|
|711   |              \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                       |axi_datamover_fifo__parameterized1_192                                |    61|
|712   |                \USE_SRL_FIFO.I_SYNC_FIFO                                           |srl_fifo_f_193                                                        |    52|
|713   |                  I_SRL_FIFO_RBU_F                                                  |srl_fifo_rbu_f_194                                                    |    52|
|714   |                    CNTR_INCR_DECR_ADDN_F_I                                         |cntr_incr_decr_addn_f_195                                             |     9|
|715   |                    DYNSHREG_F_I                                                    |dynshreg_f_196                                                        |    41|
|716   |            I_CMD_STATUS                                                            |axi_datamover_cmd_status_179                                          |    77|
|717   |              \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                   |axi_datamover_fifo__parameterized0_190                                |    14|
|718   |              I_CMD_FIFO                                                            |axi_datamover_fifo_191                                                |    63|
|719   |            I_MSTR_PCC                                                              |axi_datamover_pcc_180                                                 |   382|
|720   |              I_STRT_STRB_GEN                                                       |axi_datamover_strb_gen2_189                                           |     2|
|721   |            I_RD_DATA_CNTL                                                          |axi_datamover_rddata_cntl_181                                         |   115|
|722   |              \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                  |axi_datamover_fifo__parameterized2_184                                |    48|
|723   |                \USE_SRL_FIFO.I_SYNC_FIFO                                           |srl_fifo_f__parameterized0_185                                        |    45|
|724   |                  I_SRL_FIFO_RBU_F                                                  |srl_fifo_rbu_f__parameterized0_186                                    |    45|
|725   |                    CNTR_INCR_DECR_ADDN_F_I                                         |cntr_incr_decr_addn_f_187                                             |    20|
|726   |                    DYNSHREG_F_I                                                    |dynshreg_f__parameterized0_188                                        |    23|
|727   |            I_RD_STATUS_CNTLR                                                       |axi_datamover_rd_status_cntl_182                                      |     8|
|728   |            I_RESET                                                                 |axi_datamover_reset_183                                               |     5|
|729   |          \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                        |axi_datamover_s2mm_full_wrap__xdcDup__1                               |  2239|
|730   |            \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                  |axi_datamover_skid_buf_115                                            |   131|
|731   |            \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                    |axi_datamover_indet_btt__xdcDup__1                                    |   578|
|732   |              \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                |axi_datamover_skid_buf__parameterized0_160                            |   133|
|733   |              I_DATA_FIFO                                                           |axi_datamover_sfifo_autord__parameterized1__xdcDup__1                 |   228|
|734   |                \BLK_MEM.I_SYNC_FIFOGEN_FIFO                                        |sync_fifo_fg__parameterized1__xdcDup__1                               |   228|
|735   |                  \xpm_fifo_instance.xpm_fifo_sync_inst                             |xpm_fifo_sync__parameterized3                                         |   222|
|736   |                    xpm_fifo_base_inst                                              |xpm_fifo_base__parameterized1                                         |   222|
|737   |                      \gen_sdpram.xpm_memory_base_inst                              |xpm_memory_base__parameterized1                                       |     1|
|738   |                      \gen_fwft.rdpp1_inst                                          |xpm_counter_updn__parameterized1_169                                  |     8|
|739   |                      rdp_inst                                                      |xpm_counter_updn__parameterized2_170                                  |    50|
|740   |                      rdpp1_inst                                                    |xpm_counter_updn__parameterized3_171                                  |    18|
|741   |                      rst_d1_inst                                                   |xpm_fifo_reg_bit_172                                                  |    12|
|742   |                      wrp_inst                                                      |xpm_counter_updn__parameterized2_173                                  |    26|
|743   |                      wrpp1_inst                                                    |xpm_counter_updn__parameterized3_174                                  |    25|
|744   |                      wrpp2_inst                                                    |xpm_counter_updn__parameterized0_175                                  |    19|
|745   |                      xpm_fifo_rst_inst                                             |xpm_fifo_rst_176                                                      |    10|
|746   |              I_XD_FIFO                                                             |axi_datamover_sfifo_autord__parameterized0__xdcDup__1                 |   186|
|747   |                \NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                    |sync_fifo_fg__parameterized0__xdcDup__1                               |   186|
|748   |                  \xpm_fifo_instance.xpm_fifo_sync_inst                             |xpm_fifo_sync__parameterized1                                         |   166|
|749   |                    xpm_fifo_base_inst                                              |xpm_fifo_base__parameterized0                                         |   166|
|750   |                      \gen_sdpram.xpm_memory_base_inst                              |xpm_memory_base__parameterized0                                       |    20|
|751   |                      \gen_fwft.rdpp1_inst                                          |xpm_counter_updn__parameterized1_161                                  |     9|
|752   |                      rdp_inst                                                      |xpm_counter_updn__parameterized6_162                                  |    17|
|753   |                      rdpp1_inst                                                    |xpm_counter_updn__parameterized7_163                                  |    10|
|754   |                      rst_d1_inst                                                   |xpm_fifo_reg_bit_164                                                  |    13|
|755   |                      wrp_inst                                                      |xpm_counter_updn__parameterized6_165                                  |    22|
|756   |                      wrpp1_inst                                                    |xpm_counter_updn__parameterized7_166                                  |    12|
|757   |                      wrpp2_inst                                                    |xpm_counter_updn__parameterized5_167                                  |    11|
|758   |                      xpm_fifo_rst_inst                                             |xpm_fifo_rst_168                                                      |    10|
|759   |            \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                  |axi_datamover_ibttcc_116                                              |   462|
|760   |            \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                 |axi_datamover_s2mm_realign_117                                        |   431|
|761   |              \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                   |axi_datamover_s2mm_scatter_147                                        |   377|
|762   |                I_MSSAI_SKID_BUF                                                    |axi_datamover_mssai_skid_buf_153                                      |   151|
|763   |                I_TSTRB_FIFO                                                        |axi_datamover_fifo__parameterized8_154                                |    38|
|764   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                         |srl_fifo_f__parameterized5_156                                        |    32|
|765   |                    I_SRL_FIFO_RBU_F                                                |srl_fifo_rbu_f__parameterized5_157                                    |    32|
|766   |                      CNTR_INCR_DECR_ADDN_F_I                                       |cntr_incr_decr_addn_f__parameterized1_158                             |    16|
|767   |                      DYNSHREG_F_I                                                  |dynshreg_f__parameterized5_159                                        |    15|
|768   |                SLICE_INSERTION                                                     |axi_datamover_slice_155                                               |    49|
|769   |              I_DRE_CNTL_FIFO                                                       |axi_datamover_fifo__parameterized7_148                                |    47|
|770   |                \USE_SRL_FIFO.I_SYNC_FIFO                                           |srl_fifo_f__parameterized4_149                                        |    44|
|771   |                  I_SRL_FIFO_RBU_F                                                  |srl_fifo_rbu_f__parameterized4_150                                    |    44|
|772   |                    CNTR_INCR_DECR_ADDN_F_I                                         |cntr_incr_decr_addn_f_151                                             |    11|
|773   |                    DYNSHREG_F_I                                                    |dynshreg_f__parameterized4_152                                        |    32|
|774   |            I_ADDR_CNTL                                                             |axi_datamover_addr_cntl__parameterized0_118                           |   101|
|775   |              \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                       |axi_datamover_fifo__parameterized1_142                                |    55|
|776   |                \USE_SRL_FIFO.I_SYNC_FIFO                                           |srl_fifo_f_143                                                        |    52|
|777   |                  I_SRL_FIFO_RBU_F                                                  |srl_fifo_rbu_f_144                                                    |    52|
|778   |                    CNTR_INCR_DECR_ADDN_F_I                                         |cntr_incr_decr_addn_f_145                                             |     9|
|779   |                    DYNSHREG_F_I                                                    |dynshreg_f_146                                                        |    42|
|780   |            I_CMD_STATUS                                                            |axi_datamover_cmd_status__parameterized0_119                          |   134|
|781   |              \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                   |axi_datamover_fifo__parameterized4_140                                |    62|
|782   |              I_CMD_FIFO                                                            |axi_datamover_fifo_141                                                |    72|
|783   |            I_RESET                                                                 |axi_datamover_reset_120                                               |     5|
|784   |            I_S2MM_MMAP_SKID_BUF                                                    |axi_datamover_skid2mm_buf_121                                         |   113|
|785   |            I_WR_DATA_CNTL                                                          |axi_datamover_wrdata_cntl_122                                         |   164|
|786   |              \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                  |axi_datamover_fifo__parameterized9_134                                |    45|
|787   |                \USE_SRL_FIFO.I_SYNC_FIFO                                           |srl_fifo_f__parameterized6_136                                        |    42|
|788   |                  I_SRL_FIFO_RBU_F                                                  |srl_fifo_rbu_f__parameterized6_137                                    |    42|
|789   |                    CNTR_INCR_DECR_ADDN_F_I                                         |cntr_incr_decr_addn_f_138                                             |    19|
|790   |                    DYNSHREG_F_I                                                    |dynshreg_f__parameterized6_139                                        |    22|
|791   |              \GEN_INDET_BTT.I_STRT_STRB_GEN                                        |axi_datamover_strb_gen2_135                                           |     1|
|792   |            I_WR_STATUS_CNTLR                                                       |axi_datamover_wr_status_cntl_123                                      |   120|
|793   |              \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                      |axi_datamover_fifo__parameterized6_124                                |    48|
|794   |                \USE_SRL_FIFO.I_SYNC_FIFO                                           |srl_fifo_f__parameterized3_130                                        |    45|
|795   |                  I_SRL_FIFO_RBU_F                                                  |srl_fifo_rbu_f__parameterized3_131                                    |    45|
|796   |                    CNTR_INCR_DECR_ADDN_F_I                                         |cntr_incr_decr_addn_f__parameterized0_132                             |    15|
|797   |                    DYNSHREG_F_I                                                    |dynshreg_f__parameterized3_133                                        |    29|
|798   |              I_WRESP_STATUS_FIFO                                                   |axi_datamover_fifo__parameterized5_125                                |    25|
|799   |                \USE_SRL_FIFO.I_SYNC_FIFO                                           |srl_fifo_f__parameterized2_126                                        |    22|
|800   |                  I_SRL_FIFO_RBU_F                                                  |srl_fifo_rbu_f__parameterized2_127                                    |    22|
|801   |                    CNTR_INCR_DECR_ADDN_F_I                                         |cntr_incr_decr_addn_f__parameterized0_128                             |    11|
|802   |                    DYNSHREG_F_I                                                    |dynshreg_f__parameterized2_129                                        |     5|
|803   |        I_RST_MODULE                                                                |axi_dma_rst_module_110                                                |    68|
|804   |          \GEN_RESET_FOR_MM2S.RESET_I                                               |axi_dma_reset_111                                                     |    28|
|805   |          \GEN_RESET_FOR_S2MM.RESET_I                                               |axi_dma_reset_112                                                     |    29|
|806   |          REG_HRD_RST                                                               |cdc_sync_113                                                          |     4|
|807   |          REG_HRD_RST_OUT                                                           |cdc_sync_114                                                          |     4|
|808   |    axi_dma_1                                                                       |base_axi_dma_1_0                                                      |  4069|
|809   |      U0                                                                            |axi_dma                                                               |  4069|
|810   |        \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                             |axi_dma_mm2s_mngr                                                     |    91|
|811   |          \GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM                  |axi_dma_smple_sm_104                                                  |    71|
|812   |          \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                       |axi_dma_mm2s_cmdsts_if                                                |    14|
|813   |          \GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                     |axi_dma_mm2s_sts_mngr                                                 |     5|
|814   |        \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN                           |axi_dma_sofeof_gen                                                    |    12|
|815   |        \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                             |axi_dma_s2mm_mngr                                                     |   139|
|816   |          \GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM                  |axi_dma_smple_sm                                                      |    71|
|817   |          \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                       |axi_dma_s2mm_cmdsts_if                                                |    62|
|818   |          \GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                     |axi_dma_s2mm_sts_mngr                                                 |     5|
|819   |        \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN                           |axi_dma_sofeof_gen_72                                                 |    12|
|820   |        I_AXI_DMA_REG_MODULE                                                        |axi_dma_reg_module                                                    |   432|
|821   |          \GEN_AXI_LITE_IF.AXI_LITE_IF_I                                            |axi_dma_lite_if                                                       |   219|
|822   |          \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                   |axi_dma_register                                                      |   103|
|823   |          \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                   |axi_dma_register_s2mm                                                 |   110|
|824   |        I_PRMRY_DATAMOVER                                                           |axi_datamover                                                         |  3315|
|825   |          \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                        |axi_datamover_mm2s_full_wrap                                          |  1076|
|826   |            \ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                       |axi_datamover_skid_buf_85                                             |   128|
|827   |            \GEN_INCLUDE_MM2S_SF.I_RD_SF                                            |axi_datamover_rd_sf                                                   |   255|
|828   |              I_DATA_FIFO                                                           |axi_datamover_sfifo_autord                                            |   231|
|829   |                \BLK_MEM.I_SYNC_FIFOGEN_FIFO                                        |sync_fifo_fg                                                          |   231|
|830   |                  \xpm_fifo_instance.xpm_fifo_sync_inst                             |xpm_fifo_sync__2                                                      |   222|
|831   |                    xpm_fifo_base_inst                                              |xpm_fifo_base__2                                                      |   222|
|832   |                      \gen_sdpram.xpm_memory_base_inst                              |xpm_memory_base__2                                                    |     1|
|833   |                      \gen_fwft.rdpp1_inst                                          |xpm_counter_updn__parameterized1_96                                   |     8|
|834   |                      rdp_inst                                                      |xpm_counter_updn__parameterized2_97                                   |    50|
|835   |                      rdpp1_inst                                                    |xpm_counter_updn__parameterized3_98                                   |    18|
|836   |                      rst_d1_inst                                                   |xpm_fifo_reg_bit_99                                                   |    12|
|837   |                      wrp_inst                                                      |xpm_counter_updn__parameterized2_100                                  |    26|
|838   |                      wrpp1_inst                                                    |xpm_counter_updn__parameterized3_101                                  |    25|
|839   |                      wrpp2_inst                                                    |xpm_counter_updn__parameterized0_102                                  |    19|
|840   |                      xpm_fifo_rst_inst                                             |xpm_fifo_rst_103                                                      |    10|
|841   |              \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                        |axi_datamover_fifo__parameterized3                                    |    12|
|842   |                \USE_SRL_FIFO.I_SYNC_FIFO                                           |srl_fifo_f__parameterized1                                            |     9|
|843   |                  I_SRL_FIFO_RBU_F                                                  |srl_fifo_rbu_f__parameterized1                                        |     9|
|844   |                    CNTR_INCR_DECR_ADDN_F_I                                         |cntr_incr_decr_addn_f_95                                              |     8|
|845   |            I_ADDR_CNTL                                                             |axi_datamover_addr_cntl                                               |   106|
|846   |              \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                       |axi_datamover_fifo__parameterized1_90                                 |    61|
|847   |                \USE_SRL_FIFO.I_SYNC_FIFO                                           |srl_fifo_f_91                                                         |    52|
|848   |                  I_SRL_FIFO_RBU_F                                                  |srl_fifo_rbu_f_92                                                     |    52|
|849   |                    CNTR_INCR_DECR_ADDN_F_I                                         |cntr_incr_decr_addn_f_93                                              |     9|
|850   |                    DYNSHREG_F_I                                                    |dynshreg_f_94                                                         |    41|
|851   |            I_CMD_STATUS                                                            |axi_datamover_cmd_status                                              |    77|
|852   |              \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                   |axi_datamover_fifo__parameterized0                                    |    14|
|853   |              I_CMD_FIFO                                                            |axi_datamover_fifo_89                                                 |    63|
|854   |            I_MSTR_PCC                                                              |axi_datamover_pcc                                                     |   382|
|855   |              I_STRT_STRB_GEN                                                       |axi_datamover_strb_gen2_88                                            |     2|
|856   |            I_RD_DATA_CNTL                                                          |axi_datamover_rddata_cntl                                             |   115|
|857   |              \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                  |axi_datamover_fifo__parameterized2                                    |    48|
|858   |                \USE_SRL_FIFO.I_SYNC_FIFO                                           |srl_fifo_f__parameterized0                                            |    45|
|859   |                  I_SRL_FIFO_RBU_F                                                  |srl_fifo_rbu_f__parameterized0                                        |    45|
|860   |                    CNTR_INCR_DECR_ADDN_F_I                                         |cntr_incr_decr_addn_f_87                                              |    20|
|861   |                    DYNSHREG_F_I                                                    |dynshreg_f__parameterized0                                            |    23|
|862   |            I_RD_STATUS_CNTLR                                                       |axi_datamover_rd_status_cntl                                          |     8|
|863   |            I_RESET                                                                 |axi_datamover_reset_86                                                |     5|
|864   |          \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                        |axi_datamover_s2mm_full_wrap                                          |  2239|
|865   |            \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                  |axi_datamover_skid_buf                                                |   131|
|866   |            \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                    |axi_datamover_indet_btt                                               |   578|
|867   |              \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                |axi_datamover_skid_buf__parameterized0                                |   133|
|868   |              I_DATA_FIFO                                                           |axi_datamover_sfifo_autord__parameterized1                            |   228|
|869   |                \BLK_MEM.I_SYNC_FIFOGEN_FIFO                                        |sync_fifo_fg__parameterized1                                          |   228|
|870   |                  \xpm_fifo_instance.xpm_fifo_sync_inst                             |xpm_fifo_sync__parameterized3__2                                      |   222|
|871   |                    xpm_fifo_base_inst                                              |xpm_fifo_base__parameterized1__2                                      |   222|
|872   |                      \gen_sdpram.xpm_memory_base_inst                              |xpm_memory_base__parameterized1__2                                    |     1|
|873   |                      \gen_fwft.rdpp1_inst                                          |xpm_counter_updn__parameterized1_80                                   |     8|
|874   |                      rdp_inst                                                      |xpm_counter_updn__parameterized2                                      |    50|
|875   |                      rdpp1_inst                                                    |xpm_counter_updn__parameterized3                                      |    18|
|876   |                      rst_d1_inst                                                   |xpm_fifo_reg_bit_81                                                   |    12|
|877   |                      wrp_inst                                                      |xpm_counter_updn__parameterized2_82                                   |    26|
|878   |                      wrpp1_inst                                                    |xpm_counter_updn__parameterized3_83                                   |    25|
|879   |                      wrpp2_inst                                                    |xpm_counter_updn__parameterized0                                      |    19|
|880   |                      xpm_fifo_rst_inst                                             |xpm_fifo_rst_84                                                       |    10|
|881   |              I_XD_FIFO                                                             |axi_datamover_sfifo_autord__parameterized0                            |   186|
|882   |                \NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                    |sync_fifo_fg__parameterized0                                          |   186|
|883   |                  \xpm_fifo_instance.xpm_fifo_sync_inst                             |xpm_fifo_sync__parameterized1__2                                      |   166|
|884   |                    xpm_fifo_base_inst                                              |xpm_fifo_base__parameterized0__2                                      |   166|
|885   |                      \gen_sdpram.xpm_memory_base_inst                              |xpm_memory_base__parameterized0__2                                    |    20|
|886   |                      \gen_fwft.rdpp1_inst                                          |xpm_counter_updn__parameterized1                                      |     9|
|887   |                      rdp_inst                                                      |xpm_counter_updn__parameterized6                                      |    17|
|888   |                      rdpp1_inst                                                    |xpm_counter_updn__parameterized7                                      |    10|
|889   |                      rst_d1_inst                                                   |xpm_fifo_reg_bit                                                      |    13|
|890   |                      wrp_inst                                                      |xpm_counter_updn__parameterized6_78                                   |    22|
|891   |                      wrpp1_inst                                                    |xpm_counter_updn__parameterized7_79                                   |    12|
|892   |                      wrpp2_inst                                                    |xpm_counter_updn__parameterized5                                      |    11|
|893   |                      xpm_fifo_rst_inst                                             |xpm_fifo_rst                                                          |    10|
|894   |            \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                  |axi_datamover_ibttcc                                                  |   462|
|895   |            \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                 |axi_datamover_s2mm_realign                                            |   431|
|896   |              \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                   |axi_datamover_s2mm_scatter                                            |   377|
|897   |                I_MSSAI_SKID_BUF                                                    |axi_datamover_mssai_skid_buf                                          |   151|
|898   |                I_TSTRB_FIFO                                                        |axi_datamover_fifo__parameterized8                                    |    38|
|899   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                         |srl_fifo_f__parameterized5                                            |    32|
|900   |                    I_SRL_FIFO_RBU_F                                                |srl_fifo_rbu_f__parameterized5                                        |    32|
|901   |                      CNTR_INCR_DECR_ADDN_F_I                                       |cntr_incr_decr_addn_f__parameterized1                                 |    16|
|902   |                      DYNSHREG_F_I                                                  |dynshreg_f__parameterized5                                            |    15|
|903   |                SLICE_INSERTION                                                     |axi_datamover_slice                                                   |    49|
|904   |              I_DRE_CNTL_FIFO                                                       |axi_datamover_fifo__parameterized7                                    |    47|
|905   |                \USE_SRL_FIFO.I_SYNC_FIFO                                           |srl_fifo_f__parameterized4                                            |    44|
|906   |                  I_SRL_FIFO_RBU_F                                                  |srl_fifo_rbu_f__parameterized4                                        |    44|
|907   |                    CNTR_INCR_DECR_ADDN_F_I                                         |cntr_incr_decr_addn_f_77                                              |    11|
|908   |                    DYNSHREG_F_I                                                    |dynshreg_f__parameterized4                                            |    32|
|909   |            I_ADDR_CNTL                                                             |axi_datamover_addr_cntl__parameterized0                               |   101|
|910   |              \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                       |axi_datamover_fifo__parameterized1                                    |    55|
|911   |                \USE_SRL_FIFO.I_SYNC_FIFO                                           |srl_fifo_f                                                            |    52|
|912   |                  I_SRL_FIFO_RBU_F                                                  |srl_fifo_rbu_f                                                        |    52|
|913   |                    CNTR_INCR_DECR_ADDN_F_I                                         |cntr_incr_decr_addn_f_76                                              |     9|
|914   |                    DYNSHREG_F_I                                                    |dynshreg_f                                                            |    42|
|915   |            I_CMD_STATUS                                                            |axi_datamover_cmd_status__parameterized0                              |   134|
|916   |              \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                   |axi_datamover_fifo__parameterized4                                    |    62|
|917   |              I_CMD_FIFO                                                            |axi_datamover_fifo                                                    |    72|
|918   |            I_RESET                                                                 |axi_datamover_reset                                                   |     5|
|919   |            I_S2MM_MMAP_SKID_BUF                                                    |axi_datamover_skid2mm_buf                                             |   113|
|920   |            I_WR_DATA_CNTL                                                          |axi_datamover_wrdata_cntl                                             |   164|
|921   |              \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                  |axi_datamover_fifo__parameterized9                                    |    45|
|922   |                \USE_SRL_FIFO.I_SYNC_FIFO                                           |srl_fifo_f__parameterized6                                            |    42|
|923   |                  I_SRL_FIFO_RBU_F                                                  |srl_fifo_rbu_f__parameterized6                                        |    42|
|924   |                    CNTR_INCR_DECR_ADDN_F_I                                         |cntr_incr_decr_addn_f                                                 |    19|
|925   |                    DYNSHREG_F_I                                                    |dynshreg_f__parameterized6                                            |    22|
|926   |              \GEN_INDET_BTT.I_STRT_STRB_GEN                                        |axi_datamover_strb_gen2                                               |     1|
|927   |            I_WR_STATUS_CNTLR                                                       |axi_datamover_wr_status_cntl                                          |   120|
|928   |              \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                      |axi_datamover_fifo__parameterized6                                    |    48|
|929   |                \USE_SRL_FIFO.I_SYNC_FIFO                                           |srl_fifo_f__parameterized3                                            |    45|
|930   |                  I_SRL_FIFO_RBU_F                                                  |srl_fifo_rbu_f__parameterized3                                        |    45|
|931   |                    CNTR_INCR_DECR_ADDN_F_I                                         |cntr_incr_decr_addn_f__parameterized0_75                              |    15|
|932   |                    DYNSHREG_F_I                                                    |dynshreg_f__parameterized3                                            |    29|
|933   |              I_WRESP_STATUS_FIFO                                                   |axi_datamover_fifo__parameterized5                                    |    25|
|934   |                \USE_SRL_FIFO.I_SYNC_FIFO                                           |srl_fifo_f__parameterized2                                            |    22|
|935   |                  I_SRL_FIFO_RBU_F                                                  |srl_fifo_rbu_f__parameterized2                                        |    22|
|936   |                    CNTR_INCR_DECR_ADDN_F_I                                         |cntr_incr_decr_addn_f__parameterized0                                 |    11|
|937   |                    DYNSHREG_F_I                                                    |dynshreg_f__parameterized2                                            |     5|
|938   |        I_RST_MODULE                                                                |axi_dma_rst_module                                                    |    68|
|939   |          \GEN_RESET_FOR_MM2S.RESET_I                                               |axi_dma_reset                                                         |    28|
|940   |          \GEN_RESET_FOR_S2MM.RESET_I                                               |axi_dma_reset_73                                                      |    29|
|941   |          REG_HRD_RST                                                               |cdc_sync                                                              |     4|
|942   |          REG_HRD_RST_OUT                                                           |cdc_sync_74                                                           |     4|
|943   |    axi_mem_intercon                                                                |base_axi_mem_intercon_0                                               |  4330|
|944   |      xbar                                                                          |base_xbar_1                                                           |  1101|
|945   |        inst                                                                        |axi_crossbar_v2_1_19_axi_crossbar                                     |  1101|
|946   |          \gen_samd.crossbar_samd                                                   |axi_crossbar_v2_1_19_crossbar                                         |  1078|
|947   |            addr_arbiter_ar                                                         |axi_crossbar_v2_1_19_addr_arbiter                                     |   160|
|948   |            addr_arbiter_aw                                                         |axi_crossbar_v2_1_19_addr_arbiter_59                                  |   168|
|949   |            \gen_decerr_slave.decerr_slave_inst                                     |axi_crossbar_v2_1_19_decerr_slave                                     |    40|
|950   |            \gen_master_slots[0].gen_mi_write.wdata_mux_w                           |axi_crossbar_v2_1_19_wdata_mux                                        |   104|
|951   |              \gen_wmux.wmux_aw_fifo                                                |axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized0               |   104|
|952   |                \gen_srls[0].gen_rep[0].srl_nx1                                     |axi_data_fifo_v2_1_17_ndeep_srl__parameterized0_70                    |     2|
|953   |                \gen_srls[0].gen_rep[1].srl_nx1                                     |axi_data_fifo_v2_1_17_ndeep_srl__parameterized0_71                    |     6|
|954   |            \gen_master_slots[0].reg_slice_mi                                       |axi_register_slice_v2_1_18_axi_register_slice__parameterized2         |   304|
|955   |              \b.b_pipe                                                             |axi_register_slice_v2_1_18_axic_register_slice__parameterized8_68     |    20|
|956   |              \r.r_pipe                                                             |axi_register_slice_v2_1_18_axic_register_slice__parameterized9_69     |   284|
|957   |            \gen_master_slots[1].gen_mi_write.wdata_mux_w                           |axi_crossbar_v2_1_19_wdata_mux__parameterized0                        |    28|
|958   |              \gen_wmux.wmux_aw_fifo                                                |axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized1               |    28|
|959   |                \gen_srls[0].gen_rep[0].srl_nx1                                     |axi_data_fifo_v2_1_17_ndeep_srl__parameterized1                       |     2|
|960   |                \gen_srls[0].gen_rep[1].srl_nx1                                     |axi_data_fifo_v2_1_17_ndeep_srl__parameterized1_67                    |     6|
|961   |            \gen_master_slots[1].reg_slice_mi                                       |axi_register_slice_v2_1_18_axi_register_slice__parameterized2_60      |    37|
|962   |              \b.b_pipe                                                             |axi_register_slice_v2_1_18_axic_register_slice__parameterized8        |    16|
|963   |              \r.r_pipe                                                             |axi_register_slice_v2_1_18_axic_register_slice__parameterized9        |    21|
|964   |            \gen_slave_slots[0].gen_si_read.si_transactor_ar                        |axi_crossbar_v2_1_19_si_transactor                                    |    53|
|965   |            \gen_slave_slots[1].gen_si_read.si_transactor_ar                        |axi_crossbar_v2_1_19_si_transactor__parameterized0                    |    55|
|966   |            \gen_slave_slots[2].gen_si_write.si_transactor_aw                       |axi_crossbar_v2_1_19_si_transactor__parameterized1                    |    18|
|967   |            \gen_slave_slots[2].gen_si_write.splitter_aw_si                         |axi_crossbar_v2_1_19_splitter_61                                      |     7|
|968   |            \gen_slave_slots[2].gen_si_write.wdata_router_w                         |axi_crossbar_v2_1_19_wdata_router                                     |    29|
|969   |              wrouter_aw_fifo                                                       |axi_data_fifo_v2_1_17_axic_reg_srl_fifo_65                            |    29|
|970   |                \gen_srls[0].gen_rep[0].srl_nx1                                     |axi_data_fifo_v2_1_17_ndeep_srl__parameterized0_66                    |     5|
|971   |            \gen_slave_slots[3].gen_si_write.si_transactor_aw                       |axi_crossbar_v2_1_19_si_transactor__parameterized2                    |    18|
|972   |            \gen_slave_slots[3].gen_si_write.splitter_aw_si                         |axi_crossbar_v2_1_19_splitter_62                                      |     7|
|973   |            \gen_slave_slots[3].gen_si_write.wdata_router_w                         |axi_crossbar_v2_1_19_wdata_router_63                                  |    32|
|974   |              wrouter_aw_fifo                                                       |axi_data_fifo_v2_1_17_axic_reg_srl_fifo                               |    32|
|975   |                \gen_srls[0].gen_rep[0].srl_nx1                                     |axi_data_fifo_v2_1_17_ndeep_srl__parameterized0                       |     5|
|976   |            splitter_aw_mi                                                          |axi_crossbar_v2_1_19_splitter_64                                      |     5|
|977   |      m00_couplers                                                                  |m00_couplers_imp_1UXCXRT                                              |   891|
|978   |        auto_pc                                                                     |base_auto_pc_0                                                        |   891|
|979   |          inst                                                                      |axi_protocol_converter_v2_1_18_axi_protocol_converter                 |   891|
|980   |            \gen_axi4_axi3.axi3_conv_inst                                           |axi_protocol_converter_v2_1_18_axi3_conv                              |   891|
|981   |              \USE_READ.USE_SPLIT_R.read_addr_inst                                  |axi_protocol_converter_v2_1_18_a_axi3_conv__parameterized0            |   368|
|982   |                \USE_R_CHANNEL.cmd_queue                                            |axi_data_fifo_v2_1_17_axic_fifo__parameterized1                       |   102|
|983   |                  inst                                                              |axi_data_fifo_v2_1_17_fifo_gen__parameterized1                        |   102|
|984   |                    fifo_gen_inst                                                   |fifo_generator_v13_2_3__parameterized1                                |    69|
|985   |                      inst_fifo_gen                                                 |fifo_generator_v13_2_3_synth__parameterized1                          |    69|
|986   |                        \gconvfifo.rf                                               |fifo_generator_top__parameterized1                                    |    69|
|987   |                          \grf.rf                                                   |fifo_generator_ramfifo__parameterized1                                |    69|
|988   |                            \gntv_or_sync_fifo.gl0.rd                               |rd_logic_52                                                           |    32|
|989   |                              \gr1.gr1_int.rfwft                                    |rd_fwft_56                                                            |    15|
|990   |                              \grss.rsts                                            |rd_status_flags_ss_57                                                 |     2|
|991   |                              rpntr                                                 |rd_bin_cntr_58                                                        |    15|
|992   |                            \gntv_or_sync_fifo.gl0.wr                               |wr_logic_53                                                           |    28|
|993   |                              \gwss.wsts                                            |wr_status_flags_ss_54                                                 |     5|
|994   |                              wpntr                                                 |wr_bin_cntr_55                                                        |    23|
|995   |                            \gntv_or_sync_fifo.mem                                  |memory__parameterized1                                                |     4|
|996   |                              \gdm.dm_gen.dm                                        |dmem__parameterized1                                                  |     3|
|997   |                            rstblk                                                  |reset_blk_ramfifo                                                     |     5|
|998   |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst  |xpm_cdc_async_rst__3                                                  |     2|
|999   |              \USE_WRITE.USE_SPLIT_W.write_resp_inst                                |axi_protocol_converter_v2_1_18_b_downsizer                            |    17|
|1000  |              \USE_WRITE.write_addr_inst                                            |axi_protocol_converter_v2_1_18_a_axi3_conv                            |   480|
|1001  |                \USE_BURSTS.cmd_queue                                               |axi_data_fifo_v2_1_17_axic_fifo                                       |   116|
|1002  |                  inst                                                              |axi_data_fifo_v2_1_17_fifo_gen                                        |   116|
|1003  |                    fifo_gen_inst                                                   |fifo_generator_v13_2_3                                                |    79|
|1004  |                      inst_fifo_gen                                                 |fifo_generator_v13_2_3_synth                                          |    79|
|1005  |                        \gconvfifo.rf                                               |fifo_generator_top                                                    |    79|
|1006  |                          \grf.rf                                                   |fifo_generator_ramfifo                                                |    79|
|1007  |                            \gntv_or_sync_fifo.gl0.rd                               |rd_logic_45                                                           |    32|
|1008  |                              \gr1.gr1_int.rfwft                                    |rd_fwft_49                                                            |    15|
|1009  |                              \grss.rsts                                            |rd_status_flags_ss_50                                                 |     2|
|1010  |                              rpntr                                                 |rd_bin_cntr_51                                                        |    15|
|1011  |                            \gntv_or_sync_fifo.gl0.wr                               |wr_logic_46                                                           |    28|
|1012  |                              \gwss.wsts                                            |wr_status_flags_ss_47                                                 |     5|
|1013  |                              wpntr                                                 |wr_bin_cntr_48                                                        |    23|
|1014  |                            \gntv_or_sync_fifo.mem                                  |memory                                                                |    13|
|1015  |                              \gdm.dm_gen.dm                                        |dmem                                                                  |     7|
|1016  |                            rstblk                                                  |reset_blk_ramfifo__xdcDup__1                                          |     6|
|1017  |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst  |xpm_cdc_async_rst                                                     |     2|
|1018  |                \USE_B_CHANNEL.cmd_b_queue                                          |axi_data_fifo_v2_1_17_axic_fifo__parameterized0                       |    87|
|1019  |                  inst                                                              |axi_data_fifo_v2_1_17_fifo_gen__parameterized0                        |    87|
|1020  |                    fifo_gen_inst                                                   |fifo_generator_v13_2_3__parameterized0                                |    77|
|1021  |                      inst_fifo_gen                                                 |fifo_generator_v13_2_3_synth__parameterized0                          |    77|
|1022  |                        \gconvfifo.rf                                               |fifo_generator_top__parameterized0                                    |    77|
|1023  |                          \grf.rf                                                   |fifo_generator_ramfifo__parameterized0                                |    77|
|1024  |                            \gntv_or_sync_fifo.gl0.rd                               |rd_logic                                                              |    32|
|1025  |                              \gr1.gr1_int.rfwft                                    |rd_fwft                                                               |    15|
|1026  |                              \grss.rsts                                            |rd_status_flags_ss                                                    |     2|
|1027  |                              rpntr                                                 |rd_bin_cntr                                                           |    15|
|1028  |                            \gntv_or_sync_fifo.gl0.wr                               |wr_logic                                                              |    28|
|1029  |                              \gwss.wsts                                            |wr_status_flags_ss                                                    |     5|
|1030  |                              wpntr                                                 |wr_bin_cntr                                                           |    23|
|1031  |                            \gntv_or_sync_fifo.mem                                  |memory__parameterized0                                                |    11|
|1032  |                              \gdm.dm_gen.dm                                        |dmem__parameterized0                                                  |     6|
|1033  |                            rstblk                                                  |reset_blk_ramfifo__xdcDup__2                                          |     6|
|1034  |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst  |xpm_cdc_async_rst__4                                                  |     2|
|1035  |              \USE_WRITE.write_data_inst                                            |axi_protocol_converter_v2_1_18_w_axi3_conv                            |    26|
|1036  |      s00_couplers                                                                  |s00_couplers_imp_FF1AKS                                               |   618|
|1037  |        auto_us                                                                     |base_auto_us_0                                                        |   618|
|1038  |          inst                                                                      |axi_dwidth_converter_v2_1_18_top                                      |   618|
|1039  |            \gen_upsizer.gen_full_upsizer.axi_upsizer_inst                          |axi_dwidth_converter_v2_1_18_axi_upsizer_37                           |   618|
|1040  |              \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst               |axi_register_slice_v2_1_18_axi_register_slice_38                      |   206|
|1041  |                \r.r_pipe                                                           |axi_register_slice_v2_1_18_axic_register_slice__parameterized2_44     |   206|
|1042  |              \USE_READ.gen_non_fifo_r_upsizer.read_data_inst                       |axi_dwidth_converter_v2_1_18_r_upsizer_39                             |   147|
|1043  |              \USE_READ.read_addr_inst                                              |axi_dwidth_converter_v2_1_18_a_upsizer_40                             |   101|
|1044  |                \GEN_CMD_QUEUE.cmd_queue                                            |generic_baseblocks_v2_1_0_command_fifo_43                             |   100|
|1045  |              si_register_slice_inst                                                |axi_register_slice_v2_1_18_axi_register_slice__parameterized0_41      |   164|
|1046  |                \ar.ar_pipe                                                         |axi_register_slice_v2_1_18_axic_register_slice_42                     |   164|
|1047  |      s01_couplers                                                                  |s01_couplers_imp_1BCAG1M                                              |   618|
|1048  |        auto_us                                                                     |base_auto_us_1                                                        |   618|
|1049  |          inst                                                                      |axi_dwidth_converter_v2_1_18_top__1                                   |   618|
|1050  |            \gen_upsizer.gen_full_upsizer.axi_upsizer_inst                          |axi_dwidth_converter_v2_1_18_axi_upsizer                              |   618|
|1051  |              \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst               |axi_register_slice_v2_1_18_axi_register_slice                         |   206|
|1052  |                \r.r_pipe                                                           |axi_register_slice_v2_1_18_axic_register_slice__parameterized2        |   206|
|1053  |              \USE_READ.gen_non_fifo_r_upsizer.read_data_inst                       |axi_dwidth_converter_v2_1_18_r_upsizer                                |   147|
|1054  |              \USE_READ.read_addr_inst                                              |axi_dwidth_converter_v2_1_18_a_upsizer                                |   101|
|1055  |                \GEN_CMD_QUEUE.cmd_queue                                            |generic_baseblocks_v2_1_0_command_fifo_36                             |   100|
|1056  |              si_register_slice_inst                                                |axi_register_slice_v2_1_18_axi_register_slice__parameterized0         |   164|
|1057  |                \ar.ar_pipe                                                         |axi_register_slice_v2_1_18_axic_register_slice_35                     |   164|
|1058  |      s02_couplers                                                                  |s02_couplers_imp_1NNI63L                                              |   551|
|1059  |        auto_us                                                                     |base_auto_us_2                                                        |   551|
|1060  |          inst                                                                      |axi_dwidth_converter_v2_1_18_top__parameterized0                      |   551|
|1061  |            \gen_upsizer.gen_full_upsizer.axi_upsizer_inst                          |axi_dwidth_converter_v2_1_18_axi_upsizer__parameterized0_29           |   551|
|1062  |              \USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                     |axi_dwidth_converter_v2_1_18_w_upsizer_30                             |   275|
|1063  |              \USE_WRITE.write_addr_inst                                            |axi_dwidth_converter_v2_1_18_a_upsizer__parameterized0_31             |   123|
|1064  |                \GEN_CMD_QUEUE.cmd_queue                                            |generic_baseblocks_v2_1_0_command_fifo_34                             |   122|
|1065  |              si_register_slice_inst                                                |axi_register_slice_v2_1_18_axi_register_slice__parameterized1_32      |   153|
|1066  |                \aw.aw_pipe                                                         |axi_register_slice_v2_1_18_axic_register_slice_33                     |   153|
|1067  |      s03_couplers                                                                  |s03_couplers_imp_L2L89J                                               |   551|
|1068  |        auto_us                                                                     |base_auto_us_3                                                        |   551|
|1069  |          inst                                                                      |axi_dwidth_converter_v2_1_18_top__parameterized0__1                   |   551|
|1070  |            \gen_upsizer.gen_full_upsizer.axi_upsizer_inst                          |axi_dwidth_converter_v2_1_18_axi_upsizer__parameterized0              |   551|
|1071  |              \USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                     |axi_dwidth_converter_v2_1_18_w_upsizer                                |   275|
|1072  |              \USE_WRITE.write_addr_inst                                            |axi_dwidth_converter_v2_1_18_a_upsizer__parameterized0                |   123|
|1073  |                \GEN_CMD_QUEUE.cmd_queue                                            |generic_baseblocks_v2_1_0_command_fifo                                |   122|
|1074  |              si_register_slice_inst                                                |axi_register_slice_v2_1_18_axi_register_slice__parameterized1         |   153|
|1075  |                \aw.aw_pipe                                                         |axi_register_slice_v2_1_18_axic_register_slice                        |   153|
|1076  |    ps7_axi_periph                                                                  |base_ps7_axi_periph_0                                                 |  1855|
|1077  |      s00_mmu                                                                       |base_s00_mmu_0                                                        |   366|
|1078  |        inst                                                                        |axi_mmu_v2_1_16_top                                                   |   366|
|1079  |          decerr_slave_inst                                                         |axi_mmu_v2_1_16_decerr_slave                                          |   101|
|1080  |          register_slice_inst                                                       |axi_register_slice_v2_1_18_axi_register_slice__parameterized5         |   184|
|1081  |            \ar.ar_pipe                                                             |axi_register_slice_v2_1_18_axic_register_slice__parameterized18       |    90|
|1082  |            \aw.aw_pipe                                                             |axi_register_slice_v2_1_18_axic_register_slice__parameterized18_28    |    94|
|1083  |      xbar                                                                          |base_xbar_0                                                           |   353|
|1084  |        inst                                                                        |axi_crossbar_v2_1_19_axi_crossbar__parameterized0                     |   353|
|1085  |          \gen_sasd.crossbar_sasd_0                                                 |axi_crossbar_v2_1_19_crossbar_sasd                                    |   353|
|1086  |            addr_arbiter_inst                                                       |axi_crossbar_v2_1_19_addr_arbiter_sasd                                |   136|
|1087  |            \gen_decerr.decerr_slave_inst                                           |axi_crossbar_v2_1_19_decerr_slave__parameterized0                     |    13|
|1088  |            reg_slice_r                                                             |axi_register_slice_v2_1_18_axic_register_slice__parameterized5        |   178|
|1089  |            splitter_ar                                                             |axi_crossbar_v2_1_19_splitter                                         |     5|
|1090  |            splitter_aw                                                             |axi_crossbar_v2_1_19_splitter__parameterized0                         |     8|
|1091  |      s00_couplers                                                                  |s00_couplers_imp_109RRX4                                              |  1136|
|1092  |        auto_pc                                                                     |base_auto_pc_1                                                        |  1136|
|1093  |          inst                                                                      |axi_protocol_converter_v2_1_18_axi_protocol_converter__parameterized0 |  1136|
|1094  |            \gen_axilite.gen_b2s_conv.axilite_b2s                                   |axi_protocol_converter_v2_1_18_b2s                                    |  1136|
|1095  |              \RD.ar_channel_0                                                      |axi_protocol_converter_v2_1_18_b2s_ar_channel                         |   177|
|1096  |                ar_cmd_fsm_0                                                        |axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm                         |    32|
|1097  |                cmd_translator_0                                                    |axi_protocol_converter_v2_1_18_b2s_cmd_translator_25                  |   133|
|1098  |                  incr_cmd_0                                                        |axi_protocol_converter_v2_1_18_b2s_incr_cmd_26                        |    67|
|1099  |                  wrap_cmd_0                                                        |axi_protocol_converter_v2_1_18_b2s_wrap_cmd_27                        |    61|
|1100  |              \RD.r_channel_0                                                       |axi_protocol_converter_v2_1_18_b2s_r_channel                          |    92|
|1101  |                rd_data_fifo_0                                                      |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1        |    50|
|1102  |                transaction_fifo_0                                                  |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2        |    28|
|1103  |              SI_REG                                                                |axi_register_slice_v2_1_18_axi_register_slice__parameterized3         |   632|
|1104  |                \ar.ar_pipe                                                         |axi_register_slice_v2_1_18_axic_register_slice__parameterized10       |   217|
|1105  |                \aw.aw_pipe                                                         |axi_register_slice_v2_1_18_axic_register_slice__parameterized10_24    |   221|
|1106  |                \b.b_pipe                                                           |axi_register_slice_v2_1_18_axic_register_slice__parameterized12       |    48|
|1107  |                \r.r_pipe                                                           |axi_register_slice_v2_1_18_axic_register_slice__parameterized13       |   146|
|1108  |              \WR.aw_channel_0                                                      |axi_protocol_converter_v2_1_18_b2s_aw_channel                         |   173|
|1109  |                aw_cmd_fsm_0                                                        |axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm                         |    16|
|1110  |                cmd_translator_0                                                    |axi_protocol_converter_v2_1_18_b2s_cmd_translator                     |   141|
|1111  |                  incr_cmd_0                                                        |axi_protocol_converter_v2_1_18_b2s_incr_cmd                           |    64|
|1112  |                  wrap_cmd_0                                                        |axi_protocol_converter_v2_1_18_b2s_wrap_cmd                           |    73|
|1113  |              \WR.b_channel_0                                                       |axi_protocol_converter_v2_1_18_b2s_b_channel                          |    60|
|1114  |                bid_fifo_0                                                          |axi_protocol_converter_v2_1_18_b2s_simple_fifo                        |    26|
|1115  |                bresp_fifo_0                                                        |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0        |    10|
|1116  |    ps7                                                                             |base_ps7_0                                                            |   244|
|1117  |      inst                                                                          |processing_system7_v5_5_processing_system7                            |   244|
|1118  |    mult_constant_0                                                                 |base_mult_constant_0_0                                                |   260|
|1119  |      inst                                                                          |mult_constant                                                         |   260|
|1120  |        mult_constant_AXILiteS_s_axi_U                                              |mult_constant_AXILiteS_s_axi                                          |   116|
|1121  |        mult_constant_mul_32s_32s_32_6_U0                                           |mult_constant_mul_32s_32s_32_6                                        |    53|
|1122  |          mult_constant_mul_32s_32s_32_6_MulnS_0_U                                  |mult_constant_mul_32s_32s_32_6_MulnS_0                                |    53|
|1123  |    axis_switch_0                                                                   |base_axis_switch_0_0                                                  |  3741|
|1124  |      inst                                                                          |axis_switch_v1_1_18_axis_switch                                       |  3741|
|1125  |        \gen_decoder[0].axisc_decoder_0                                             |axis_switch_v1_1_18_axisc_decoder                                     |   143|
|1126  |          \gen_static_routing.inst_decoder_pipeline                                 |axis_register_slice_v1_1_18_axisc_register_slice_23                   |   143|
|1127  |        \gen_decoder[1].axisc_decoder_0                                             |axis_switch_v1_1_18_axisc_decoder_1                                   |   143|
|1128  |          \gen_static_routing.inst_decoder_pipeline                                 |axis_register_slice_v1_1_18_axisc_register_slice_22                   |   143|
|1129  |        \gen_decoder[2].axisc_decoder_0                                             |axis_switch_v1_1_18_axisc_decoder_2                                   |   144|
|1130  |          \gen_static_routing.inst_decoder_pipeline                                 |axis_register_slice_v1_1_18_axisc_register_slice_21                   |   144|
|1131  |        \gen_decoder[3].axisc_decoder_0                                             |axis_switch_v1_1_18_axisc_decoder_3                                   |   767|
|1132  |          \gen_static_routing.inst_decoder_pipeline                                 |axis_register_slice_v1_1_18_axisc_register_slice_20                   |   767|
|1133  |        \gen_decoder[4].axisc_decoder_0                                             |axis_switch_v1_1_18_axisc_decoder_4                                   |   144|
|1134  |          \gen_static_routing.inst_decoder_pipeline                                 |axis_register_slice_v1_1_18_axisc_register_slice_19                   |   144|
|1135  |        \gen_decoder[5].axisc_decoder_0                                             |axis_switch_v1_1_18_axisc_decoder_5                                   |   414|
|1136  |          \gen_static_routing.inst_decoder_pipeline                                 |axis_register_slice_v1_1_18_axisc_register_slice_18                   |   414|
|1137  |        \gen_static_router.gen_synch.inst_cdc_handshake                             |axis_infrastructure_v1_1_0_cdc_handshake                              |   143|
|1138  |          inst_xpm_cdc_handshake                                                    |xpm_cdc_handshake                                                     |   143|
|1139  |            xpm_cdc_single_src2dest_inst                                            |xpm_cdc_single__2                                                     |     4|
|1140  |            xpm_cdc_single_dest2src_inst                                            |xpm_cdc_single__3                                                     |     4|
|1141  |        \gen_static_router.gen_synch.inst_rst_synch                                 |axis_infrastructure_v1_1_0_clock_synchronizer                         |     5|
|1142  |          inst_xpm_cdc_single                                                       |xpm_cdc_single                                                        |     4|
|1143  |        \gen_static_router.inst_static_router                                       |axis_switch_v1_1_18_static_router                                     |   720|
|1144  |          inst_axi_ctrl_top                                                         |axis_switch_v1_1_18_axi_ctrl_top                                      |   490|
|1145  |            inst_axi_ctrl_read                                                      |axis_switch_v1_1_18_axi_ctrl_read                                     |    79|
|1146  |            inst_axi_ctrl_write                                                     |axis_switch_v1_1_18_axi_ctrl_write                                    |    84|
|1147  |            inst_reg_bank_0                                                         |axis_switch_v1_1_18_reg_bank_16x32                                    |    32|
|1148  |            inst_reg_bank_1                                                         |axis_switch_v1_1_18_reg_bank_16x32__parameterized0                    |   295|
|1149  |          inst_start_router_config                                                  |axis_switch_v1_1_18_static_router_config                              |   230|
|1150  |            inst_start_router_config_dp                                             |axis_switch_v1_1_18_static_router_config_dp                           |   155|
|1151  |        \gen_transfer_mux[0].axisc_transfer_mux_0                                   |axis_switch_v1_1_18_axisc_transfer_mux                                |   159|
|1152  |          axisc_register_slice_0                                                    |axis_register_slice_v1_1_18_axisc_register_slice_17                   |   159|
|1153  |        \gen_transfer_mux[1].axisc_transfer_mux_0                                   |axis_switch_v1_1_18_axisc_transfer_mux_6                              |   158|
|1154  |          axisc_register_slice_0                                                    |axis_register_slice_v1_1_18_axisc_register_slice_16                   |   158|
|1155  |        \gen_transfer_mux[2].axisc_transfer_mux_0                                   |axis_switch_v1_1_18_axisc_transfer_mux_7                              |   151|
|1156  |          axisc_register_slice_0                                                    |axis_register_slice_v1_1_18_axisc_register_slice_15                   |   151|
|1157  |        \gen_transfer_mux[3].axisc_transfer_mux_0                                   |axis_switch_v1_1_18_axisc_transfer_mux_8                              |   152|
|1158  |          axisc_register_slice_0                                                    |axis_register_slice_v1_1_18_axisc_register_slice_14                   |   152|
|1159  |        \gen_transfer_mux[4].axisc_transfer_mux_0                                   |axis_switch_v1_1_18_axisc_transfer_mux_9                              |   151|
|1160  |          axisc_register_slice_0                                                    |axis_register_slice_v1_1_18_axisc_register_slice_13                   |   151|
|1161  |        \gen_transfer_mux[5].axisc_transfer_mux_0                                   |axis_switch_v1_1_18_axisc_transfer_mux_10                             |   152|
|1162  |          axisc_register_slice_0                                                    |axis_register_slice_v1_1_18_axisc_register_slice_12                   |   152|
|1163  |        \gen_transfer_mux[6].axisc_transfer_mux_0                                   |axis_switch_v1_1_18_axisc_transfer_mux_11                             |   151|
|1164  |          axisc_register_slice_0                                                    |axis_register_slice_v1_1_18_axisc_register_slice                      |   151|
|1165  |    rst_ps7_100M                                                                    |base_rst_ps7_100M_0                                                   |    66|
|1166  |      U0                                                                            |proc_sys_reset                                                        |    66|
|1167  |        EXT_LPF                                                                     |lpf                                                                   |    23|
|1168  |          \ACTIVE_LOW_AUX.ACT_LO_AUX                                                |cdc_sync__parameterized0                                              |     6|
|1169  |          \ACTIVE_LOW_EXT.ACT_LO_EXT                                                |cdc_sync__parameterized0_0                                            |     6|
|1170  |        SEQ                                                                         |sequence_psr                                                          |    38|
|1171  |          SEQ_COUNTER                                                               |upcnt_n                                                               |    13|
|1172  |    simple_sum_0                                                                    |base_simple_sum_0_0                                                   |   123|
|1173  |      inst                                                                          |simple_sum                                                            |   123|
|1174  |    stream_mult_0                                                                   |base_stream_mult_0_0                                                  |    70|
|1175  |      inst                                                                          |stream_mult                                                           |    70|
|1176  |        stream_mult_mul_32s_32s_32_6_U0                                             |stream_mult_mul_32s_32s_32_6                                          |    53|
|1177  |          stream_mult_mul_32s_32s_32_6_MulnS_0_U                                    |stream_mult_mul_32s_32s_32_6_MulnS_0                                  |    53|
+------+------------------------------------------------------------------------------------+----------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:09:15 ; elapsed = 00:09:25 . Memory (MB): peak = 1661.836 ; gain = 1269.719
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1340 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:52 ; elapsed = 00:09:01 . Memory (MB): peak = 1661.836 ; gain = 873.512
Synthesis Optimization Complete : Time (s): cpu = 00:09:15 ; elapsed = 00:09:26 . Memory (MB): peak = 1661.836 ; gain = 1269.719
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6636 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1728.066 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 625 instances were transformed.
  FDR => FDRE: 24 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 396 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 171 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 32 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
1547 Infos, 652 Warnings, 84 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:09:37 ; elapsed = 00:09:48 . Memory (MB): peak = 1728.066 ; gain = 1344.395
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1728.066 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/08_Verilog/pro/PYNQ-Classification-master/hw/base_project/PYNQ_ARCH/PYNQ_ARCH.runs/synth_1/base_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1728.066 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jan  6 16:37:33 2020...
