Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Jan  4 16:50:07 2025
| Host         : DESKTOP-0S0F0DE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopModule_timing_summary_routed.rpt -pb TopModule_timing_summary_routed.pb -rpx TopModule_timing_summary_routed.rpx -warn_on_violation
| Design       : TopModule
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (9)
7. checking multiple_clock (81)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (81)
-------------------------------
 There are 81 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.621        0.000                      0                  163        0.043        0.000                      0                  163        3.000        0.000                       0                    89  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          4.621        0.000                      0                   67        0.191        0.000                      0                   67        4.500        0.000                       0                    37  
  clk_out2_clk_wiz_0          4.837        0.000                      0                   96        0.118        0.000                      0                   96        4.500        0.000                       0                    48  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        4.622        0.000                      0                   67        0.191        0.000                      0                   67        4.500        0.000                       0                    37  
  clk_out2_clk_wiz_0_1        4.838        0.000                      0                   96        0.118        0.000                      0                   96        4.500        0.000                       0                    48  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          4.621        0.000                      0                   67        0.117        0.000                      0                   67  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0          4.837        0.000                      0                   96        0.043        0.000                      0                   96  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        4.621        0.000                      0                   67        0.117        0.000                      0                   67  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1        4.837        0.000                      0                   96        0.043        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_core/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_core/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_core/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_core/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_core/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_core/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.621ns  (required time - arrival time)
  Source:                 ss_drive/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.876ns  (logic 1.692ns (34.703%)  route 3.184ns (65.297%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.723    -0.817    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  ss_drive/cnt_reg[9]/Q
                         net (fo=3, routed)           0.964     0.603    ss_drive/cnt_reg[9]
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     0.727 r  ss_drive/cnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.727    ss_drive/cnt1_carry_i_5_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.125 r  ss_drive/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.125    ss_drive/cnt1_carry_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  ss_drive/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.239    ss_drive/cnt1_carry__0_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.353 r  ss_drive/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.353    ss_drive/cnt1_carry__1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.510 f  ss_drive/cnt1_carry__2/CO[1]
                         net (fo=4, routed)           1.026     2.536    ss_drive/cnt1
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.329     2.865 r  ss_drive/cnt[0]_i_1/O
                         net (fo=32, routed)          1.194     4.059    ss_drive/cnt[0]_i_1_n_0
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.603     8.583    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[10]/C
                         clock pessimism              0.600     9.183    
                         clock uncertainty           -0.074     9.109    
    SLICE_X1Y90          FDRE (Setup_fdre_C_R)       -0.429     8.680    ss_drive/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          8.680    
                         arrival time                          -4.059    
  -------------------------------------------------------------------
                         slack                                  4.621    

Slack (MET) :             4.621ns  (required time - arrival time)
  Source:                 ss_drive/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.876ns  (logic 1.692ns (34.703%)  route 3.184ns (65.297%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.723    -0.817    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  ss_drive/cnt_reg[9]/Q
                         net (fo=3, routed)           0.964     0.603    ss_drive/cnt_reg[9]
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     0.727 r  ss_drive/cnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.727    ss_drive/cnt1_carry_i_5_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.125 r  ss_drive/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.125    ss_drive/cnt1_carry_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  ss_drive/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.239    ss_drive/cnt1_carry__0_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.353 r  ss_drive/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.353    ss_drive/cnt1_carry__1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.510 f  ss_drive/cnt1_carry__2/CO[1]
                         net (fo=4, routed)           1.026     2.536    ss_drive/cnt1
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.329     2.865 r  ss_drive/cnt[0]_i_1/O
                         net (fo=32, routed)          1.194     4.059    ss_drive/cnt[0]_i_1_n_0
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.603     8.583    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[11]/C
                         clock pessimism              0.600     9.183    
                         clock uncertainty           -0.074     9.109    
    SLICE_X1Y90          FDRE (Setup_fdre_C_R)       -0.429     8.680    ss_drive/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          8.680    
                         arrival time                          -4.059    
  -------------------------------------------------------------------
                         slack                                  4.621    

Slack (MET) :             4.621ns  (required time - arrival time)
  Source:                 ss_drive/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.876ns  (logic 1.692ns (34.703%)  route 3.184ns (65.297%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.723    -0.817    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  ss_drive/cnt_reg[9]/Q
                         net (fo=3, routed)           0.964     0.603    ss_drive/cnt_reg[9]
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     0.727 r  ss_drive/cnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.727    ss_drive/cnt1_carry_i_5_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.125 r  ss_drive/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.125    ss_drive/cnt1_carry_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  ss_drive/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.239    ss_drive/cnt1_carry__0_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.353 r  ss_drive/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.353    ss_drive/cnt1_carry__1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.510 f  ss_drive/cnt1_carry__2/CO[1]
                         net (fo=4, routed)           1.026     2.536    ss_drive/cnt1
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.329     2.865 r  ss_drive/cnt[0]_i_1/O
                         net (fo=32, routed)          1.194     4.059    ss_drive/cnt[0]_i_1_n_0
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.603     8.583    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[8]/C
                         clock pessimism              0.600     9.183    
                         clock uncertainty           -0.074     9.109    
    SLICE_X1Y90          FDRE (Setup_fdre_C_R)       -0.429     8.680    ss_drive/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          8.680    
                         arrival time                          -4.059    
  -------------------------------------------------------------------
                         slack                                  4.621    

Slack (MET) :             4.621ns  (required time - arrival time)
  Source:                 ss_drive/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.876ns  (logic 1.692ns (34.703%)  route 3.184ns (65.297%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.723    -0.817    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  ss_drive/cnt_reg[9]/Q
                         net (fo=3, routed)           0.964     0.603    ss_drive/cnt_reg[9]
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     0.727 r  ss_drive/cnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.727    ss_drive/cnt1_carry_i_5_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.125 r  ss_drive/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.125    ss_drive/cnt1_carry_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  ss_drive/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.239    ss_drive/cnt1_carry__0_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.353 r  ss_drive/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.353    ss_drive/cnt1_carry__1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.510 f  ss_drive/cnt1_carry__2/CO[1]
                         net (fo=4, routed)           1.026     2.536    ss_drive/cnt1
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.329     2.865 r  ss_drive/cnt[0]_i_1/O
                         net (fo=32, routed)          1.194     4.059    ss_drive/cnt[0]_i_1_n_0
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.603     8.583    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[9]/C
                         clock pessimism              0.600     9.183    
                         clock uncertainty           -0.074     9.109    
    SLICE_X1Y90          FDRE (Setup_fdre_C_R)       -0.429     8.680    ss_drive/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          8.680    
                         arrival time                          -4.059    
  -------------------------------------------------------------------
                         slack                                  4.621    

Slack (MET) :             4.738ns  (required time - arrival time)
  Source:                 ss_drive/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 1.692ns (35.736%)  route 3.043ns (64.264%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.723    -0.817    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  ss_drive/cnt_reg[9]/Q
                         net (fo=3, routed)           0.964     0.603    ss_drive/cnt_reg[9]
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     0.727 r  ss_drive/cnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.727    ss_drive/cnt1_carry_i_5_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.125 r  ss_drive/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.125    ss_drive/cnt1_carry_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  ss_drive/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.239    ss_drive/cnt1_carry__0_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.353 r  ss_drive/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.353    ss_drive/cnt1_carry__1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.510 f  ss_drive/cnt1_carry__2/CO[1]
                         net (fo=4, routed)           1.026     2.536    ss_drive/cnt1
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.329     2.865 r  ss_drive/cnt[0]_i_1/O
                         net (fo=32, routed)          1.053     3.918    ss_drive/cnt[0]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  ss_drive/cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.604     8.584    ss_drive/clk_out1
    SLICE_X1Y91          FDRE                                         r  ss_drive/cnt_reg[12]/C
                         clock pessimism              0.575     9.159    
                         clock uncertainty           -0.074     9.085    
    SLICE_X1Y91          FDRE (Setup_fdre_C_R)       -0.429     8.656    ss_drive/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          8.656    
                         arrival time                          -3.918    
  -------------------------------------------------------------------
                         slack                                  4.738    

Slack (MET) :             4.738ns  (required time - arrival time)
  Source:                 ss_drive/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 1.692ns (35.736%)  route 3.043ns (64.264%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.723    -0.817    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  ss_drive/cnt_reg[9]/Q
                         net (fo=3, routed)           0.964     0.603    ss_drive/cnt_reg[9]
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     0.727 r  ss_drive/cnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.727    ss_drive/cnt1_carry_i_5_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.125 r  ss_drive/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.125    ss_drive/cnt1_carry_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  ss_drive/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.239    ss_drive/cnt1_carry__0_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.353 r  ss_drive/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.353    ss_drive/cnt1_carry__1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.510 f  ss_drive/cnt1_carry__2/CO[1]
                         net (fo=4, routed)           1.026     2.536    ss_drive/cnt1
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.329     2.865 r  ss_drive/cnt[0]_i_1/O
                         net (fo=32, routed)          1.053     3.918    ss_drive/cnt[0]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  ss_drive/cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.604     8.584    ss_drive/clk_out1
    SLICE_X1Y91          FDRE                                         r  ss_drive/cnt_reg[13]/C
                         clock pessimism              0.575     9.159    
                         clock uncertainty           -0.074     9.085    
    SLICE_X1Y91          FDRE (Setup_fdre_C_R)       -0.429     8.656    ss_drive/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          8.656    
                         arrival time                          -3.918    
  -------------------------------------------------------------------
                         slack                                  4.738    

Slack (MET) :             4.738ns  (required time - arrival time)
  Source:                 ss_drive/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 1.692ns (35.736%)  route 3.043ns (64.264%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.723    -0.817    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  ss_drive/cnt_reg[9]/Q
                         net (fo=3, routed)           0.964     0.603    ss_drive/cnt_reg[9]
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     0.727 r  ss_drive/cnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.727    ss_drive/cnt1_carry_i_5_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.125 r  ss_drive/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.125    ss_drive/cnt1_carry_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  ss_drive/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.239    ss_drive/cnt1_carry__0_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.353 r  ss_drive/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.353    ss_drive/cnt1_carry__1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.510 f  ss_drive/cnt1_carry__2/CO[1]
                         net (fo=4, routed)           1.026     2.536    ss_drive/cnt1
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.329     2.865 r  ss_drive/cnt[0]_i_1/O
                         net (fo=32, routed)          1.053     3.918    ss_drive/cnt[0]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  ss_drive/cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.604     8.584    ss_drive/clk_out1
    SLICE_X1Y91          FDRE                                         r  ss_drive/cnt_reg[14]/C
                         clock pessimism              0.575     9.159    
                         clock uncertainty           -0.074     9.085    
    SLICE_X1Y91          FDRE (Setup_fdre_C_R)       -0.429     8.656    ss_drive/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          8.656    
                         arrival time                          -3.918    
  -------------------------------------------------------------------
                         slack                                  4.738    

Slack (MET) :             4.738ns  (required time - arrival time)
  Source:                 ss_drive/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 1.692ns (35.736%)  route 3.043ns (64.264%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.723    -0.817    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  ss_drive/cnt_reg[9]/Q
                         net (fo=3, routed)           0.964     0.603    ss_drive/cnt_reg[9]
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     0.727 r  ss_drive/cnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.727    ss_drive/cnt1_carry_i_5_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.125 r  ss_drive/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.125    ss_drive/cnt1_carry_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  ss_drive/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.239    ss_drive/cnt1_carry__0_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.353 r  ss_drive/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.353    ss_drive/cnt1_carry__1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.510 f  ss_drive/cnt1_carry__2/CO[1]
                         net (fo=4, routed)           1.026     2.536    ss_drive/cnt1
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.329     2.865 r  ss_drive/cnt[0]_i_1/O
                         net (fo=32, routed)          1.053     3.918    ss_drive/cnt[0]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  ss_drive/cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.604     8.584    ss_drive/clk_out1
    SLICE_X1Y91          FDRE                                         r  ss_drive/cnt_reg[15]/C
                         clock pessimism              0.575     9.159    
                         clock uncertainty           -0.074     9.085    
    SLICE_X1Y91          FDRE (Setup_fdre_C_R)       -0.429     8.656    ss_drive/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          8.656    
                         arrival time                          -3.918    
  -------------------------------------------------------------------
                         slack                                  4.738    

Slack (MET) :             4.835ns  (required time - arrival time)
  Source:                 ss_drive/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.636ns  (logic 1.692ns (36.498%)  route 2.944ns (63.502%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.723    -0.817    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  ss_drive/cnt_reg[9]/Q
                         net (fo=3, routed)           0.964     0.603    ss_drive/cnt_reg[9]
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     0.727 r  ss_drive/cnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.727    ss_drive/cnt1_carry_i_5_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.125 r  ss_drive/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.125    ss_drive/cnt1_carry_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  ss_drive/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.239    ss_drive/cnt1_carry__0_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.353 r  ss_drive/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.353    ss_drive/cnt1_carry__1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.510 f  ss_drive/cnt1_carry__2/CO[1]
                         net (fo=4, routed)           1.026     2.536    ss_drive/cnt1
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.329     2.865 r  ss_drive/cnt[0]_i_1/O
                         net (fo=32, routed)          0.954     3.819    ss_drive/cnt[0]_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  ss_drive/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.602     8.582    ss_drive/clk_out1
    SLICE_X1Y88          FDRE                                         r  ss_drive/cnt_reg[0]/C
                         clock pessimism              0.575     9.157    
                         clock uncertainty           -0.074     9.083    
    SLICE_X1Y88          FDRE (Setup_fdre_C_R)       -0.429     8.654    ss_drive/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.654    
                         arrival time                          -3.819    
  -------------------------------------------------------------------
                         slack                                  4.835    

Slack (MET) :             4.835ns  (required time - arrival time)
  Source:                 ss_drive/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.636ns  (logic 1.692ns (36.498%)  route 2.944ns (63.502%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.723    -0.817    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  ss_drive/cnt_reg[9]/Q
                         net (fo=3, routed)           0.964     0.603    ss_drive/cnt_reg[9]
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     0.727 r  ss_drive/cnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.727    ss_drive/cnt1_carry_i_5_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.125 r  ss_drive/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.125    ss_drive/cnt1_carry_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  ss_drive/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.239    ss_drive/cnt1_carry__0_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.353 r  ss_drive/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.353    ss_drive/cnt1_carry__1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.510 f  ss_drive/cnt1_carry__2/CO[1]
                         net (fo=4, routed)           1.026     2.536    ss_drive/cnt1
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.329     2.865 r  ss_drive/cnt[0]_i_1/O
                         net (fo=32, routed)          0.954     3.819    ss_drive/cnt[0]_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  ss_drive/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.602     8.582    ss_drive/clk_out1
    SLICE_X1Y88          FDRE                                         r  ss_drive/cnt_reg[1]/C
                         clock pessimism              0.575     9.157    
                         clock uncertainty           -0.074     9.083    
    SLICE_X1Y88          FDRE (Setup_fdre_C_R)       -0.429     8.654    ss_drive/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.654    
                         arrival time                          -3.819    
  -------------------------------------------------------------------
                         slack                                  4.835    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 ss_drive/sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/sel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.190ns (61.073%)  route 0.121ns (38.928%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.599    -0.565    ss_drive/clk_out1
    SLICE_X1Y102         FDRE                                         r  ss_drive/sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  ss_drive/sel_reg[0]/Q
                         net (fo=9, routed)           0.121    -0.303    ss_drive/sel_reg_n_0_[0]
    SLICE_X0Y102         LUT5 (Prop_lut5_I3_O)        0.049    -0.254 r  ss_drive/sel[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    ss_drive/sel[2]_i_1_n_0
    SLICE_X0Y102         FDRE                                         r  ss_drive/sel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.872    -0.801    ss_drive/clk_out1
    SLICE_X0Y102         FDRE                                         r  ss_drive/sel_reg[2]/C
                         clock pessimism              0.249    -0.552    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.107    -0.445    ss_drive/sel_reg[2]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 ss_drive/sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/sel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.565%)  route 0.121ns (39.435%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.599    -0.565    ss_drive/clk_out1
    SLICE_X1Y102         FDRE                                         r  ss_drive/sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  ss_drive/sel_reg[0]/Q
                         net (fo=9, routed)           0.121    -0.303    ss_drive/sel_reg_n_0_[0]
    SLICE_X0Y102         LUT4 (Prop_lut4_I2_O)        0.045    -0.258 r  ss_drive/sel[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    ss_drive/sel[1]_i_1_n_0
    SLICE_X0Y102         FDRE                                         r  ss_drive/sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.872    -0.801    ss_drive/clk_out1
    SLICE_X0Y102         FDRE                                         r  ss_drive/sel_reg[1]/C
                         clock pessimism              0.249    -0.552    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.092    -0.460    ss_drive/sel_reg[1]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ss_drive/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.602    -0.562    ss_drive/clk_out1
    SLICE_X1Y88          FDRE                                         r  ss_drive/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  ss_drive/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.313    ss_drive/cnt_reg_n_0_[3]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.205 r  ss_drive/cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.205    ss_drive/cnt_reg[0]_i_2_n_4
    SLICE_X1Y88          FDRE                                         r  ss_drive/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.875    -0.798    ss_drive/clk_out1
    SLICE_X1Y88          FDRE                                         r  ss_drive/cnt_reg[3]/C
                         clock pessimism              0.236    -0.562    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.105    -0.457    ss_drive/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ss_drive/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.602    -0.562    ss_drive/clk_out1
    SLICE_X1Y88          FDRE                                         r  ss_drive/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  ss_drive/cnt_reg[2]/Q
                         net (fo=1, routed)           0.109    -0.312    ss_drive/cnt_reg_n_0_[2]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.201 r  ss_drive/cnt_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.201    ss_drive/cnt_reg[0]_i_2_n_5
    SLICE_X1Y88          FDRE                                         r  ss_drive/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.875    -0.798    ss_drive/clk_out1
    SLICE_X1Y88          FDRE                                         r  ss_drive/cnt_reg[2]/C
                         clock pessimism              0.236    -0.562    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.105    -0.457    ss_drive/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ss_drive/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.604    -0.560    ss_drive/clk_out1
    SLICE_X1Y94          FDRE                                         r  ss_drive/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  ss_drive/cnt_reg[27]/Q
                         net (fo=2, routed)           0.119    -0.300    ss_drive/cnt_reg[27]
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.192 r  ss_drive/cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.192    ss_drive/cnt_reg[24]_i_1_n_4
    SLICE_X1Y94          FDRE                                         r  ss_drive/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.877    -0.796    ss_drive/clk_out1
    SLICE_X1Y94          FDRE                                         r  ss_drive/cnt_reg[27]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X1Y94          FDRE (Hold_fdre_C_D)         0.105    -0.455    ss_drive/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ss_drive/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.603    -0.561    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  ss_drive/cnt_reg[11]/Q
                         net (fo=3, routed)           0.120    -0.300    ss_drive/cnt_reg[11]
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.192 r  ss_drive/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.192    ss_drive/cnt_reg[8]_i_1_n_4
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.876    -0.797    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[11]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X1Y90          FDRE (Hold_fdre_C_D)         0.105    -0.456    ss_drive/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ss_drive/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.603    -0.561    ss_drive/clk_out1
    SLICE_X1Y92          FDRE                                         r  ss_drive/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  ss_drive/cnt_reg[19]/Q
                         net (fo=2, routed)           0.120    -0.300    ss_drive/cnt_reg[19]
    SLICE_X1Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.192 r  ss_drive/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.192    ss_drive/cnt_reg[16]_i_1_n_4
    SLICE_X1Y92          FDRE                                         r  ss_drive/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.876    -0.797    ss_drive/clk_out1
    SLICE_X1Y92          FDRE                                         r  ss_drive/cnt_reg[19]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X1Y92          FDRE (Hold_fdre_C_D)         0.105    -0.456    ss_drive/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ss_drive/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.604    -0.560    ss_drive/clk_out1
    SLICE_X1Y93          FDRE                                         r  ss_drive/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  ss_drive/cnt_reg[23]/Q
                         net (fo=2, routed)           0.120    -0.299    ss_drive/cnt_reg[23]
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.191 r  ss_drive/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.191    ss_drive/cnt_reg[20]_i_1_n_4
    SLICE_X1Y93          FDRE                                         r  ss_drive/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.877    -0.796    ss_drive/clk_out1
    SLICE_X1Y93          FDRE                                         r  ss_drive/cnt_reg[23]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.105    -0.455    ss_drive/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ss_drive/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.603    -0.561    ss_drive/clk_out1
    SLICE_X1Y91          FDRE                                         r  ss_drive/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  ss_drive/cnt_reg[15]/Q
                         net (fo=3, routed)           0.120    -0.300    ss_drive/cnt_reg[15]
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.192 r  ss_drive/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.192    ss_drive/cnt_reg[12]_i_1_n_4
    SLICE_X1Y91          FDRE                                         r  ss_drive/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.876    -0.797    ss_drive/clk_out1
    SLICE_X1Y91          FDRE                                         r  ss_drive/cnt_reg[15]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.105    -0.456    ss_drive/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ss_drive/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.602    -0.562    ss_drive/clk_out1
    SLICE_X1Y89          FDRE                                         r  ss_drive/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  ss_drive/cnt_reg[7]/Q
                         net (fo=2, routed)           0.120    -0.301    ss_drive/cnt_reg[7]
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.193 r  ss_drive/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.193    ss_drive/cnt_reg[4]_i_1_n_4
    SLICE_X1Y89          FDRE                                         r  ss_drive/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.875    -0.798    ss_drive/clk_out1
    SLICE_X1Y89          FDRE                                         r  ss_drive/cnt_reg[7]/C
                         clock pessimism              0.236    -0.562    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.105    -0.457    ss_drive/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_core/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_core/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_core/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y88      ss_drive/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y90      ss_drive/cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y90      ss_drive/cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y91      ss_drive/cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y91      ss_drive/cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y91      ss_drive/cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y91      ss_drive/cnt_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y92      ss_drive/cnt_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_core/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y93      ss_drive/cnt_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y93      ss_drive/cnt_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y93      ss_drive/cnt_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y93      ss_drive/cnt_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y94      ss_drive/cnt_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y94      ss_drive/cnt_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y94      ss_drive/cnt_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y94      ss_drive/cnt_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y95      ss_drive/cnt_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y95      ss_drive/cnt_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y90      ss_drive/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y90      ss_drive/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y90      ss_drive/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y90      ss_drive/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y91      ss_drive/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y91      ss_drive/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y91      ss_drive/cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y91      ss_drive/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y91      ss_drive/cnt_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y91      ss_drive/cnt_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.837ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.837ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/hold_extended_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.144ns  (logic 1.155ns (22.456%)  route 3.989ns (77.544%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.708    -0.832    ps2_kbd/ps2/CLK
    SLICE_X7Y103         FDRE                                         r  ps2_kbd/ps2/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  ps2_kbd/ps2/q_reg[2]/Q
                         net (fo=55, routed)          2.004     1.628    ps2_kbd/ps2/p_0_in_0[1]
    SLICE_X5Y104         LUT6 (Prop_lut6_I1_O)        0.124     1.752 f  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.650     2.402    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X5Y103         LUT6 (Prop_lut6_I2_O)        0.124     2.526 f  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=10, routed)          0.738     3.264    ps2_kbd/ps2/output_strobe
    SLICE_X1Y102         LUT2 (Prop_lut2_I0_O)        0.119     3.383 f  ps2_kbd/ps2/hold_extended_i_3/O
                         net (fo=2, routed)           0.596     3.979    ps2_kbd/ps2/hold_release0
    SLICE_X6Y103         LUT6 (Prop_lut6_I5_O)        0.332     4.311 r  ps2_kbd/ps2/hold_extended_i_1/O
                         net (fo=1, routed)           0.000     4.311    ps2_kbd/ps2/hold_extended_i_1_n_0
    SLICE_X6Y103         FDRE                                         r  ps2_kbd/ps2/hold_extended_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.587     8.566    ps2_kbd/ps2/CLK
    SLICE_X6Y103         FDRE                                         r  ps2_kbd/ps2/hold_extended_reg/C
                         clock pessimism              0.580     9.146    
                         clock uncertainty           -0.074     9.071    
    SLICE_X6Y103         FDRE (Setup_fdre_C_D)        0.077     9.148    ps2_kbd/ps2/hold_extended_reg
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -4.311    
  -------------------------------------------------------------------
                         slack                                  4.837    

Slack (MET) :             4.844ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/hold_release_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.141ns  (logic 1.155ns (22.469%)  route 3.986ns (77.531%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.708    -0.832    ps2_kbd/ps2/CLK
    SLICE_X7Y103         FDRE                                         r  ps2_kbd/ps2/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  ps2_kbd/ps2/q_reg[2]/Q
                         net (fo=55, routed)          2.004     1.628    ps2_kbd/ps2/p_0_in_0[1]
    SLICE_X5Y104         LUT6 (Prop_lut6_I1_O)        0.124     1.752 f  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.650     2.402    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X5Y103         LUT6 (Prop_lut6_I2_O)        0.124     2.526 f  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=10, routed)          0.738     3.264    ps2_kbd/ps2/output_strobe
    SLICE_X1Y102         LUT2 (Prop_lut2_I0_O)        0.119     3.383 f  ps2_kbd/ps2/hold_extended_i_3/O
                         net (fo=2, routed)           0.593     3.976    ps2_kbd/ps2/hold_release0
    SLICE_X6Y103         LUT6 (Prop_lut6_I5_O)        0.332     4.308 r  ps2_kbd/ps2/hold_release_i_1/O
                         net (fo=1, routed)           0.000     4.308    ps2_kbd/ps2/hold_release_i_1_n_0
    SLICE_X6Y103         FDRE                                         r  ps2_kbd/ps2/hold_release_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.587     8.566    ps2_kbd/ps2/CLK
    SLICE_X6Y103         FDRE                                         r  ps2_kbd/ps2/hold_release_reg/C
                         clock pessimism              0.580     9.146    
                         clock uncertainty           -0.074     9.071    
    SLICE_X6Y103         FDRE (Setup_fdre_C_D)        0.081     9.152    ps2_kbd/ps2/hold_release_reg
  -------------------------------------------------------------------
                         required time                          9.152    
                         arrival time                          -4.308    
  -------------------------------------------------------------------
                         slack                                  4.844    

Slack (MET) :             5.569ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/timer_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 0.952ns (25.766%)  route 2.743ns (74.234%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.725    -0.815    ps2_kbd/ps2/CLK
    SLICE_X7Y98          FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  ps2_kbd/ps2/timer_cnt_reg[3]/Q
                         net (fo=3, routed)           0.832     0.474    ps2_kbd/ps2/timer_cnt_reg[3]
    SLICE_X6Y99          LUT6 (Prop_lut6_I0_O)        0.124     0.598 r  ps2_kbd/ps2/bit_cnt[3]_i_6/O
                         net (fo=1, routed)           0.452     1.050    ps2_kbd/ps2/bit_cnt[3]_i_6_n_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I2_O)        0.124     1.174 r  ps2_kbd/ps2/bit_cnt[3]_i_5/O
                         net (fo=1, routed)           0.671     1.845    ps2_kbd/ps2/bit_cnt[3]_i_5_n_0
    SLICE_X6Y101         LUT6 (Prop_lut6_I5_O)        0.124     1.969 r  ps2_kbd/ps2/bit_cnt[3]_i_3/O
                         net (fo=1, routed)           0.162     2.131    ps2_kbd/ps2/bit_cnt[3]_i_3_n_0
    SLICE_X6Y101         LUT6 (Prop_lut6_I2_O)        0.124     2.255 r  ps2_kbd/ps2/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.625     2.880    ps2_kbd/ps2/bit_cnt[3]_i_1_n_0
    SLICE_X6Y101         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.588     8.567    ps2_kbd/ps2/CLK
    SLICE_X6Y101         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[3]/C
                         clock pessimism              0.480     9.048    
                         clock uncertainty           -0.074     8.973    
    SLICE_X6Y101         FDRE (Setup_fdre_C_R)       -0.524     8.449    ps2_kbd/ps2/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.449    
                         arrival time                          -2.880    
  -------------------------------------------------------------------
                         slack                                  5.569    

Slack (MET) :             5.642ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.038ns  (logic 0.704ns (17.433%)  route 3.334ns (82.567%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.708    -0.832    ps2_kbd/ps2/CLK
    SLICE_X7Y103         FDRE                                         r  ps2_kbd/ps2/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  ps2_kbd/ps2/q_reg[2]/Q
                         net (fo=55, routed)          2.004     1.628    ps2_kbd/ps2/p_0_in_0[1]
    SLICE_X5Y104         LUT6 (Prop_lut6_I1_O)        0.124     1.752 r  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.650     2.402    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X5Y103         LUT6 (Prop_lut6_I2_O)        0.124     2.526 r  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=10, routed)          0.680     3.206    ps2_kbd/ps2/output_strobe
    SLICE_X1Y103         FDRE                                         r  ps2_kbd/ps2/scancode_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.589     8.568    ps2_kbd/ps2/CLK
    SLICE_X1Y103         FDRE                                         r  ps2_kbd/ps2/scancode_reg[4]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.074     9.053    
    SLICE_X1Y103         FDRE (Setup_fdre_C_CE)      -0.205     8.848    ps2_kbd/ps2/scancode_reg[4]
  -------------------------------------------------------------------
                         required time                          8.848    
                         arrival time                          -3.206    
  -------------------------------------------------------------------
                         slack                                  5.642    

Slack (MET) :             5.642ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.038ns  (logic 0.704ns (17.433%)  route 3.334ns (82.567%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.708    -0.832    ps2_kbd/ps2/CLK
    SLICE_X7Y103         FDRE                                         r  ps2_kbd/ps2/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  ps2_kbd/ps2/q_reg[2]/Q
                         net (fo=55, routed)          2.004     1.628    ps2_kbd/ps2/p_0_in_0[1]
    SLICE_X5Y104         LUT6 (Prop_lut6_I1_O)        0.124     1.752 r  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.650     2.402    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X5Y103         LUT6 (Prop_lut6_I2_O)        0.124     2.526 r  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=10, routed)          0.680     3.206    ps2_kbd/ps2/output_strobe
    SLICE_X1Y103         FDRE                                         r  ps2_kbd/ps2/scancode_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.589     8.568    ps2_kbd/ps2/CLK
    SLICE_X1Y103         FDRE                                         r  ps2_kbd/ps2/scancode_reg[6]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.074     9.053    
    SLICE_X1Y103         FDRE (Setup_fdre_C_CE)      -0.205     8.848    ps2_kbd/ps2/scancode_reg[6]
  -------------------------------------------------------------------
                         required time                          8.848    
                         arrival time                          -3.206    
  -------------------------------------------------------------------
                         slack                                  5.642    

Slack (MET) :             5.650ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 0.704ns (17.397%)  route 3.343ns (82.603%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.708    -0.832    ps2_kbd/ps2/CLK
    SLICE_X7Y103         FDRE                                         r  ps2_kbd/ps2/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  ps2_kbd/ps2/q_reg[2]/Q
                         net (fo=55, routed)          2.004     1.628    ps2_kbd/ps2/p_0_in_0[1]
    SLICE_X5Y104         LUT6 (Prop_lut6_I1_O)        0.124     1.752 r  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.650     2.402    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X5Y103         LUT6 (Prop_lut6_I2_O)        0.124     2.526 r  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=10, routed)          0.689     3.215    ps2_kbd/ps2/output_strobe
    SLICE_X5Y102         FDRE                                         r  ps2_kbd/ps2/scancode_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.588     8.567    ps2_kbd/ps2/CLK
    SLICE_X5Y102         FDRE                                         r  ps2_kbd/ps2/scancode_reg[5]/C
                         clock pessimism              0.577     9.144    
                         clock uncertainty           -0.074     9.069    
    SLICE_X5Y102         FDRE (Setup_fdre_C_CE)      -0.205     8.864    ps2_kbd/ps2/scancode_reg[5]
  -------------------------------------------------------------------
                         required time                          8.864    
                         arrival time                          -3.215    
  -------------------------------------------------------------------
                         slack                                  5.650    

Slack (MET) :             5.652ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.314ns  (logic 1.040ns (24.107%)  route 3.274ns (75.893%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.708    -0.832    ps2_kbd/ps2/CLK
    SLICE_X4Y104         FDRE                                         r  ps2_kbd/ps2/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  ps2_kbd/ps2/q_reg[5]/Q
                         net (fo=53, routed)          1.889     1.513    ps2_kbd/ps2/p_0_in_0[4]
    SLICE_X6Y104         LUT6 (Prop_lut6_I2_O)        0.124     1.637 r  ps2_kbd/ps2/scancode[5]_i_9/O
                         net (fo=1, routed)           0.830     2.468    ps2_kbd/ps2/scancode[5]_i_9_n_0
    SLICE_X6Y103         LUT6 (Prop_lut6_I3_O)        0.124     2.592 r  ps2_kbd/ps2/scancode[5]_i_5/O
                         net (fo=1, routed)           0.554     3.146    ps2_kbd/ps2/scancode[5]_i_5_n_0
    SLICE_X5Y102         LUT6 (Prop_lut6_I5_O)        0.124     3.270 r  ps2_kbd/ps2/scancode[5]_i_2/O
                         net (fo=1, routed)           0.000     3.270    ps2_kbd/ps2/scancode[5]_i_2_n_0
    SLICE_X5Y102         MUXF7 (Prop_muxf7_I0_O)      0.212     3.482 r  ps2_kbd/ps2/scancode_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     3.482    ps2_kbd/ps2/p_0_in__0[5]
    SLICE_X5Y102         FDRE                                         r  ps2_kbd/ps2/scancode_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.588     8.567    ps2_kbd/ps2/CLK
    SLICE_X5Y102         FDRE                                         r  ps2_kbd/ps2/scancode_reg[5]/C
                         clock pessimism              0.577     9.144    
                         clock uncertainty           -0.074     9.069    
    SLICE_X5Y102         FDRE (Setup_fdre_C_D)        0.064     9.133    ps2_kbd/ps2/scancode_reg[5]
  -------------------------------------------------------------------
                         required time                          9.133    
                         arrival time                          -3.482    
  -------------------------------------------------------------------
                         slack                                  5.652    

Slack (MET) :             5.652ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 0.704ns (17.411%)  route 3.339ns (82.589%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.708    -0.832    ps2_kbd/ps2/CLK
    SLICE_X7Y103         FDRE                                         r  ps2_kbd/ps2/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  ps2_kbd/ps2/q_reg[2]/Q
                         net (fo=55, routed)          2.004     1.628    ps2_kbd/ps2/p_0_in_0[1]
    SLICE_X5Y104         LUT6 (Prop_lut6_I1_O)        0.124     1.752 r  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.650     2.402    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X5Y103         LUT6 (Prop_lut6_I2_O)        0.124     2.526 r  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=10, routed)          0.685     3.211    ps2_kbd/ps2/output_strobe
    SLICE_X5Y103         FDRE                                         r  ps2_kbd/ps2/scancode_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.587     8.566    ps2_kbd/ps2/CLK
    SLICE_X5Y103         FDRE                                         r  ps2_kbd/ps2/scancode_reg[3]/C
                         clock pessimism              0.577     9.143    
                         clock uncertainty           -0.074     9.068    
    SLICE_X5Y103         FDRE (Setup_fdre_C_CE)      -0.205     8.863    ps2_kbd/ps2/scancode_reg[3]
  -------------------------------------------------------------------
                         required time                          8.863    
                         arrival time                          -3.211    
  -------------------------------------------------------------------
                         slack                                  5.652    

Slack (MET) :             5.659ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/shift_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 0.828ns (19.389%)  route 3.443ns (80.611%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.708    -0.832    ps2_kbd/ps2/CLK
    SLICE_X7Y103         FDRE                                         r  ps2_kbd/ps2/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  ps2_kbd/ps2/q_reg[2]/Q
                         net (fo=55, routed)          2.004     1.628    ps2_kbd/ps2/p_0_in_0[1]
    SLICE_X5Y104         LUT6 (Prop_lut6_I1_O)        0.124     1.752 f  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.650     2.402    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X5Y103         LUT6 (Prop_lut6_I2_O)        0.124     2.526 f  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=10, routed)          0.789     3.314    ps2_kbd/ps2/output_strobe
    SLICE_X5Y104         LUT5 (Prop_lut5_I1_O)        0.124     3.438 r  ps2_kbd/ps2/shift_flag_i_1/O
                         net (fo=1, routed)           0.000     3.438    ps2_kbd/ps2/shift_flag_i_1_n_0
    SLICE_X5Y104         FDRE                                         r  ps2_kbd/ps2/shift_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.587     8.566    ps2_kbd/ps2/CLK
    SLICE_X5Y104         FDRE                                         r  ps2_kbd/ps2/shift_flag_reg/C
                         clock pessimism              0.577     9.143    
                         clock uncertainty           -0.074     9.068    
    SLICE_X5Y104         FDRE (Setup_fdre_C_D)        0.029     9.097    ps2_kbd/ps2/shift_flag_reg
  -------------------------------------------------------------------
                         required time                          9.097    
                         arrival time                          -3.438    
  -------------------------------------------------------------------
                         slack                                  5.659    

Slack (MET) :             5.660ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/timer_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 0.952ns (26.418%)  route 2.652ns (73.582%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.725    -0.815    ps2_kbd/ps2/CLK
    SLICE_X7Y98          FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  ps2_kbd/ps2/timer_cnt_reg[3]/Q
                         net (fo=3, routed)           0.832     0.474    ps2_kbd/ps2/timer_cnt_reg[3]
    SLICE_X6Y99          LUT6 (Prop_lut6_I0_O)        0.124     0.598 r  ps2_kbd/ps2/bit_cnt[3]_i_6/O
                         net (fo=1, routed)           0.452     1.050    ps2_kbd/ps2/bit_cnt[3]_i_6_n_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I2_O)        0.124     1.174 r  ps2_kbd/ps2/bit_cnt[3]_i_5/O
                         net (fo=1, routed)           0.671     1.845    ps2_kbd/ps2/bit_cnt[3]_i_5_n_0
    SLICE_X6Y101         LUT6 (Prop_lut6_I5_O)        0.124     1.969 r  ps2_kbd/ps2/bit_cnt[3]_i_3/O
                         net (fo=1, routed)           0.162     2.131    ps2_kbd/ps2/bit_cnt[3]_i_3_n_0
    SLICE_X6Y101         LUT6 (Prop_lut6_I2_O)        0.124     2.255 r  ps2_kbd/ps2/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.534     2.789    ps2_kbd/ps2/bit_cnt[3]_i_1_n_0
    SLICE_X6Y102         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.588     8.567    ps2_kbd/ps2/CLK
    SLICE_X6Y102         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
                         clock pessimism              0.480     9.048    
                         clock uncertainty           -0.074     8.973    
    SLICE_X6Y102         FDRE (Setup_fdre_C_R)       -0.524     8.449    ps2_kbd/ps2/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.449    
                         arrival time                          -2.789    
  -------------------------------------------------------------------
                         slack                                  5.660    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/timer_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/timer_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.797%)  route 0.133ns (27.203%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.604    -0.560    ps2_kbd/ps2/CLK
    SLICE_X7Y99          FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  ps2_kbd/ps2/timer_cnt_reg[6]/Q
                         net (fo=3, routed)           0.132    -0.287    ps2_kbd/ps2/timer_cnt_reg[6]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.127 r  ps2_kbd/ps2/timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.127    ps2_kbd/ps2/timer_cnt_reg[4]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.073 r  ps2_kbd/ps2/timer_cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.073    ps2_kbd/ps2/timer_cnt_reg[8]_i_1_n_7
    SLICE_X7Y100         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.868    -0.804    ps2_kbd/ps2/CLK
    SLICE_X7Y100         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[8]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105    -0.190    ps2_kbd/ps2/timer_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/timer_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/timer_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.397%)  route 0.133ns (26.603%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.604    -0.560    ps2_kbd/ps2/CLK
    SLICE_X7Y99          FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  ps2_kbd/ps2/timer_cnt_reg[6]/Q
                         net (fo=3, routed)           0.132    -0.287    ps2_kbd/ps2/timer_cnt_reg[6]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.127 r  ps2_kbd/ps2/timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.127    ps2_kbd/ps2/timer_cnt_reg[4]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.062 r  ps2_kbd/ps2/timer_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.062    ps2_kbd/ps2/timer_cnt_reg[8]_i_1_n_5
    SLICE_X7Y100         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.868    -0.804    ps2_kbd/ps2/CLK
    SLICE_X7Y100         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[10]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105    -0.190    ps2_kbd/ps2/timer_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/timer_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/timer_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.667%)  route 0.133ns (25.333%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.604    -0.560    ps2_kbd/ps2/CLK
    SLICE_X7Y99          FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  ps2_kbd/ps2/timer_cnt_reg[6]/Q
                         net (fo=3, routed)           0.132    -0.287    ps2_kbd/ps2/timer_cnt_reg[6]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.127 r  ps2_kbd/ps2/timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.127    ps2_kbd/ps2/timer_cnt_reg[4]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.037 r  ps2_kbd/ps2/timer_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.037    ps2_kbd/ps2/timer_cnt_reg[8]_i_1_n_4
    SLICE_X7Y100         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.868    -0.804    ps2_kbd/ps2/CLK
    SLICE_X7Y100         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[11]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105    -0.190    ps2_kbd/ps2/timer_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/timer_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/timer_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.667%)  route 0.133ns (25.333%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.604    -0.560    ps2_kbd/ps2/CLK
    SLICE_X7Y99          FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  ps2_kbd/ps2/timer_cnt_reg[6]/Q
                         net (fo=3, routed)           0.132    -0.287    ps2_kbd/ps2/timer_cnt_reg[6]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.127 r  ps2_kbd/ps2/timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.127    ps2_kbd/ps2/timer_cnt_reg[4]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.037 r  ps2_kbd/ps2/timer_cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.037    ps2_kbd/ps2/timer_cnt_reg[8]_i_1_n_6
    SLICE_X7Y100         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.868    -0.804    ps2_kbd/ps2/CLK
    SLICE_X7Y100         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[9]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105    -0.190    ps2_kbd/ps2/timer_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/timer_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/timer_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.394ns (74.811%)  route 0.133ns (25.189%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.604    -0.560    ps2_kbd/ps2/CLK
    SLICE_X7Y99          FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  ps2_kbd/ps2/timer_cnt_reg[6]/Q
                         net (fo=3, routed)           0.132    -0.287    ps2_kbd/ps2/timer_cnt_reg[6]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.127 r  ps2_kbd/ps2/timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.127    ps2_kbd/ps2/timer_cnt_reg[4]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.088 r  ps2_kbd/ps2/timer_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.088    ps2_kbd/ps2/timer_cnt_reg[8]_i_1_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.034 r  ps2_kbd/ps2/timer_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.034    ps2_kbd/ps2/timer_cnt_reg[12]_i_1_n_7
    SLICE_X7Y101         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.868    -0.804    ps2_kbd/ps2/CLK
    SLICE_X7Y101         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[12]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X7Y101         FDRE (Hold_fdre_C_D)         0.105    -0.190    ps2_kbd/ps2/timer_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_data_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.597    -0.567    ps2_kbd/ps2/CLK
    SLICE_X6Y104         FDPE                                         r  ps2_kbd/ps2/ps2_data_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDPE (Prop_fdpe_C_Q)         0.164    -0.403 r  ps2_kbd/ps2/ps2_data_s_reg/Q
                         net (fo=1, routed)           0.116    -0.287    ps2_kbd/ps2/ps2_data_s
    SLICE_X7Y104         FDRE                                         r  ps2_kbd/ps2/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.867    -0.805    ps2_kbd/ps2/CLK
    SLICE_X7Y104         FDRE                                         r  ps2_kbd/ps2/q_reg[10]/C
                         clock pessimism              0.251    -0.554    
    SLICE_X7Y104         FDRE (Hold_fdre_C_D)         0.070    -0.484    ps2_kbd/ps2/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (76.997%)  route 0.068ns (23.003%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.598    -0.566    ps2_kbd/ps2/CLK
    SLICE_X7Y102         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/Q
                         net (fo=2, routed)           0.068    -0.370    ps2_kbd/ps2/FSM_onehot_st_reg_n_0_[3]
    SLICE_X7Y102         LUT4 (Prop_lut4_I3_O)        0.099    -0.271 r  ps2_kbd/ps2/FSM_onehot_st[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    ps2_kbd/ps2/FSM_onehot_st[0]_i_1_n_0
    SLICE_X7Y102         FDSE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.868    -0.804    ps2_kbd/ps2/CLK
    SLICE_X7Y102         FDSE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[0]/C
                         clock pessimism              0.238    -0.566    
    SLICE_X7Y102         FDSE (Hold_fdse_C_D)         0.092    -0.474    ps2_kbd/ps2/FSM_onehot_st_reg[0]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.344%)  route 0.157ns (52.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.597    -0.567    ps2_kbd/ps2/CLK
    SLICE_X7Y104         FDRE                                         r  ps2_kbd/ps2/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  ps2_kbd/ps2/q_reg[10]/Q
                         net (fo=1, routed)           0.157    -0.269    ps2_kbd/ps2/p_9_in
    SLICE_X4Y104         FDRE                                         r  ps2_kbd/ps2/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.867    -0.805    ps2_kbd/ps2/CLK
    SLICE_X4Y104         FDRE                                         r  ps2_kbd/ps2/q_reg[9]/C
                         clock pessimism              0.254    -0.551    
    SLICE_X4Y104         FDRE (Hold_fdre_C_D)         0.072    -0.479    ps2_kbd/ps2/q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_clk_d_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.480%)  route 0.126ns (43.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.569    -0.595    ps2_kbd/ps2/CLK
    SLICE_X8Y104         FDPE                                         r  ps2_kbd/ps2/ps2_clk_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDPE (Prop_fdpe_C_Q)         0.164    -0.431 r  ps2_kbd/ps2/ps2_clk_d_reg/Q
                         net (fo=5, routed)           0.126    -0.305    ps2_kbd/ps2/ps2_clk_d
    SLICE_X8Y102         FDPE                                         r  ps2_kbd/ps2/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.841    -0.832    ps2_kbd/ps2/CLK
    SLICE_X8Y102         FDPE                                         r  ps2_kbd/ps2/ps2_clk_s_reg/C
                         clock pessimism              0.254    -0.578    
    SLICE_X8Y102         FDPE (Hold_fdpe_C_D)         0.059    -0.519    ps2_kbd/ps2/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.598    -0.566    ps2_kbd/ps2/CLK
    SLICE_X7Y102         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  ps2_kbd/ps2/FSM_onehot_st_reg[2]/Q
                         net (fo=2, routed)           0.156    -0.269    ps2_kbd/ps2/FSM_onehot_st_reg_n_0_[2]
    SLICE_X7Y102         LUT3 (Prop_lut3_I1_O)        0.042    -0.227 r  ps2_kbd/ps2/FSM_onehot_st[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    ps2_kbd/ps2/FSM_onehot_st[3]_i_1_n_0
    SLICE_X7Y102         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.868    -0.804    ps2_kbd/ps2/CLK
    SLICE_X7Y102         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
                         clock pessimism              0.238    -0.566    
    SLICE_X7Y102         FDRE (Hold_fdre_C_D)         0.107    -0.459    ps2_kbd/ps2/FSM_onehot_st_reg[3]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_core/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_core/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_core/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X7Y102     ps2_kbd/ps2/FSM_onehot_st_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y102     ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y102     ps2_kbd/ps2/FSM_onehot_st_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y102     ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y102     ps2_kbd/ps2/bit_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y102     ps2_kbd/ps2/bit_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y102     ps2_kbd/ps2/bit_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y103     ps2_kbd/ps2/hold_release_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_core/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X8Y104     ps2_kbd/ps2/ps2_clk_d_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X8Y102     ps2_kbd/ps2/ps2_clk_s_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X7Y102     ps2_kbd/ps2/FSM_onehot_st_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X7Y102     ps2_kbd/ps2/FSM_onehot_st_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y102     ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y102     ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y102     ps2_kbd/ps2/FSM_onehot_st_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y102     ps2_kbd/ps2/FSM_onehot_st_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y102     ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y102     ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X7Y102     ps2_kbd/ps2/FSM_onehot_st_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y102     ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y102     ps2_kbd/ps2/FSM_onehot_st_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y102     ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y102     ps2_kbd/ps2/bit_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y102     ps2_kbd/ps2/bit_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y102     ps2_kbd/ps2/bit_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y103     ps2_kbd/ps2/hold_release_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X8Y104     ps2_kbd/ps2/ps2_clk_d_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X8Y102     ps2_kbd/ps2/ps2_clk_s_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_core/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_core/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_core/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_core/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_core/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_core/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_core/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_core/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_core/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_core/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_core/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_core/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.622ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.622ns  (required time - arrival time)
  Source:                 ss_drive/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.876ns  (logic 1.692ns (34.703%)  route 3.184ns (65.297%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.723    -0.817    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  ss_drive/cnt_reg[9]/Q
                         net (fo=3, routed)           0.964     0.603    ss_drive/cnt_reg[9]
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     0.727 r  ss_drive/cnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.727    ss_drive/cnt1_carry_i_5_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.125 r  ss_drive/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.125    ss_drive/cnt1_carry_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  ss_drive/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.239    ss_drive/cnt1_carry__0_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.353 r  ss_drive/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.353    ss_drive/cnt1_carry__1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.510 f  ss_drive/cnt1_carry__2/CO[1]
                         net (fo=4, routed)           1.026     2.536    ss_drive/cnt1
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.329     2.865 r  ss_drive/cnt[0]_i_1/O
                         net (fo=32, routed)          1.194     4.059    ss_drive/cnt[0]_i_1_n_0
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.603     8.583    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[10]/C
                         clock pessimism              0.600     9.183    
                         clock uncertainty           -0.074     9.110    
    SLICE_X1Y90          FDRE (Setup_fdre_C_R)       -0.429     8.681    ss_drive/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          8.681    
                         arrival time                          -4.059    
  -------------------------------------------------------------------
                         slack                                  4.622    

Slack (MET) :             4.622ns  (required time - arrival time)
  Source:                 ss_drive/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.876ns  (logic 1.692ns (34.703%)  route 3.184ns (65.297%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.723    -0.817    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  ss_drive/cnt_reg[9]/Q
                         net (fo=3, routed)           0.964     0.603    ss_drive/cnt_reg[9]
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     0.727 r  ss_drive/cnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.727    ss_drive/cnt1_carry_i_5_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.125 r  ss_drive/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.125    ss_drive/cnt1_carry_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  ss_drive/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.239    ss_drive/cnt1_carry__0_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.353 r  ss_drive/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.353    ss_drive/cnt1_carry__1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.510 f  ss_drive/cnt1_carry__2/CO[1]
                         net (fo=4, routed)           1.026     2.536    ss_drive/cnt1
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.329     2.865 r  ss_drive/cnt[0]_i_1/O
                         net (fo=32, routed)          1.194     4.059    ss_drive/cnt[0]_i_1_n_0
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.603     8.583    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[11]/C
                         clock pessimism              0.600     9.183    
                         clock uncertainty           -0.074     9.110    
    SLICE_X1Y90          FDRE (Setup_fdre_C_R)       -0.429     8.681    ss_drive/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          8.681    
                         arrival time                          -4.059    
  -------------------------------------------------------------------
                         slack                                  4.622    

Slack (MET) :             4.622ns  (required time - arrival time)
  Source:                 ss_drive/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.876ns  (logic 1.692ns (34.703%)  route 3.184ns (65.297%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.723    -0.817    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  ss_drive/cnt_reg[9]/Q
                         net (fo=3, routed)           0.964     0.603    ss_drive/cnt_reg[9]
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     0.727 r  ss_drive/cnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.727    ss_drive/cnt1_carry_i_5_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.125 r  ss_drive/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.125    ss_drive/cnt1_carry_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  ss_drive/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.239    ss_drive/cnt1_carry__0_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.353 r  ss_drive/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.353    ss_drive/cnt1_carry__1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.510 f  ss_drive/cnt1_carry__2/CO[1]
                         net (fo=4, routed)           1.026     2.536    ss_drive/cnt1
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.329     2.865 r  ss_drive/cnt[0]_i_1/O
                         net (fo=32, routed)          1.194     4.059    ss_drive/cnt[0]_i_1_n_0
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.603     8.583    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[8]/C
                         clock pessimism              0.600     9.183    
                         clock uncertainty           -0.074     9.110    
    SLICE_X1Y90          FDRE (Setup_fdre_C_R)       -0.429     8.681    ss_drive/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          8.681    
                         arrival time                          -4.059    
  -------------------------------------------------------------------
                         slack                                  4.622    

Slack (MET) :             4.622ns  (required time - arrival time)
  Source:                 ss_drive/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.876ns  (logic 1.692ns (34.703%)  route 3.184ns (65.297%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.723    -0.817    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  ss_drive/cnt_reg[9]/Q
                         net (fo=3, routed)           0.964     0.603    ss_drive/cnt_reg[9]
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     0.727 r  ss_drive/cnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.727    ss_drive/cnt1_carry_i_5_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.125 r  ss_drive/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.125    ss_drive/cnt1_carry_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  ss_drive/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.239    ss_drive/cnt1_carry__0_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.353 r  ss_drive/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.353    ss_drive/cnt1_carry__1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.510 f  ss_drive/cnt1_carry__2/CO[1]
                         net (fo=4, routed)           1.026     2.536    ss_drive/cnt1
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.329     2.865 r  ss_drive/cnt[0]_i_1/O
                         net (fo=32, routed)          1.194     4.059    ss_drive/cnt[0]_i_1_n_0
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.603     8.583    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[9]/C
                         clock pessimism              0.600     9.183    
                         clock uncertainty           -0.074     9.110    
    SLICE_X1Y90          FDRE (Setup_fdre_C_R)       -0.429     8.681    ss_drive/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          8.681    
                         arrival time                          -4.059    
  -------------------------------------------------------------------
                         slack                                  4.622    

Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 ss_drive/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 1.692ns (35.736%)  route 3.043ns (64.264%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.723    -0.817    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  ss_drive/cnt_reg[9]/Q
                         net (fo=3, routed)           0.964     0.603    ss_drive/cnt_reg[9]
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     0.727 r  ss_drive/cnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.727    ss_drive/cnt1_carry_i_5_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.125 r  ss_drive/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.125    ss_drive/cnt1_carry_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  ss_drive/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.239    ss_drive/cnt1_carry__0_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.353 r  ss_drive/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.353    ss_drive/cnt1_carry__1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.510 f  ss_drive/cnt1_carry__2/CO[1]
                         net (fo=4, routed)           1.026     2.536    ss_drive/cnt1
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.329     2.865 r  ss_drive/cnt[0]_i_1/O
                         net (fo=32, routed)          1.053     3.918    ss_drive/cnt[0]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  ss_drive/cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.604     8.584    ss_drive/clk_out1
    SLICE_X1Y91          FDRE                                         r  ss_drive/cnt_reg[12]/C
                         clock pessimism              0.575     9.159    
                         clock uncertainty           -0.074     9.086    
    SLICE_X1Y91          FDRE (Setup_fdre_C_R)       -0.429     8.657    ss_drive/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          8.657    
                         arrival time                          -3.918    
  -------------------------------------------------------------------
                         slack                                  4.739    

Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 ss_drive/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 1.692ns (35.736%)  route 3.043ns (64.264%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.723    -0.817    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  ss_drive/cnt_reg[9]/Q
                         net (fo=3, routed)           0.964     0.603    ss_drive/cnt_reg[9]
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     0.727 r  ss_drive/cnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.727    ss_drive/cnt1_carry_i_5_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.125 r  ss_drive/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.125    ss_drive/cnt1_carry_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  ss_drive/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.239    ss_drive/cnt1_carry__0_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.353 r  ss_drive/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.353    ss_drive/cnt1_carry__1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.510 f  ss_drive/cnt1_carry__2/CO[1]
                         net (fo=4, routed)           1.026     2.536    ss_drive/cnt1
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.329     2.865 r  ss_drive/cnt[0]_i_1/O
                         net (fo=32, routed)          1.053     3.918    ss_drive/cnt[0]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  ss_drive/cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.604     8.584    ss_drive/clk_out1
    SLICE_X1Y91          FDRE                                         r  ss_drive/cnt_reg[13]/C
                         clock pessimism              0.575     9.159    
                         clock uncertainty           -0.074     9.086    
    SLICE_X1Y91          FDRE (Setup_fdre_C_R)       -0.429     8.657    ss_drive/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          8.657    
                         arrival time                          -3.918    
  -------------------------------------------------------------------
                         slack                                  4.739    

Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 ss_drive/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 1.692ns (35.736%)  route 3.043ns (64.264%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.723    -0.817    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  ss_drive/cnt_reg[9]/Q
                         net (fo=3, routed)           0.964     0.603    ss_drive/cnt_reg[9]
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     0.727 r  ss_drive/cnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.727    ss_drive/cnt1_carry_i_5_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.125 r  ss_drive/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.125    ss_drive/cnt1_carry_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  ss_drive/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.239    ss_drive/cnt1_carry__0_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.353 r  ss_drive/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.353    ss_drive/cnt1_carry__1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.510 f  ss_drive/cnt1_carry__2/CO[1]
                         net (fo=4, routed)           1.026     2.536    ss_drive/cnt1
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.329     2.865 r  ss_drive/cnt[0]_i_1/O
                         net (fo=32, routed)          1.053     3.918    ss_drive/cnt[0]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  ss_drive/cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.604     8.584    ss_drive/clk_out1
    SLICE_X1Y91          FDRE                                         r  ss_drive/cnt_reg[14]/C
                         clock pessimism              0.575     9.159    
                         clock uncertainty           -0.074     9.086    
    SLICE_X1Y91          FDRE (Setup_fdre_C_R)       -0.429     8.657    ss_drive/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          8.657    
                         arrival time                          -3.918    
  -------------------------------------------------------------------
                         slack                                  4.739    

Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 ss_drive/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 1.692ns (35.736%)  route 3.043ns (64.264%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.723    -0.817    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  ss_drive/cnt_reg[9]/Q
                         net (fo=3, routed)           0.964     0.603    ss_drive/cnt_reg[9]
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     0.727 r  ss_drive/cnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.727    ss_drive/cnt1_carry_i_5_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.125 r  ss_drive/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.125    ss_drive/cnt1_carry_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  ss_drive/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.239    ss_drive/cnt1_carry__0_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.353 r  ss_drive/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.353    ss_drive/cnt1_carry__1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.510 f  ss_drive/cnt1_carry__2/CO[1]
                         net (fo=4, routed)           1.026     2.536    ss_drive/cnt1
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.329     2.865 r  ss_drive/cnt[0]_i_1/O
                         net (fo=32, routed)          1.053     3.918    ss_drive/cnt[0]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  ss_drive/cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.604     8.584    ss_drive/clk_out1
    SLICE_X1Y91          FDRE                                         r  ss_drive/cnt_reg[15]/C
                         clock pessimism              0.575     9.159    
                         clock uncertainty           -0.074     9.086    
    SLICE_X1Y91          FDRE (Setup_fdre_C_R)       -0.429     8.657    ss_drive/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          8.657    
                         arrival time                          -3.918    
  -------------------------------------------------------------------
                         slack                                  4.739    

Slack (MET) :             4.836ns  (required time - arrival time)
  Source:                 ss_drive/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.636ns  (logic 1.692ns (36.498%)  route 2.944ns (63.502%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.723    -0.817    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  ss_drive/cnt_reg[9]/Q
                         net (fo=3, routed)           0.964     0.603    ss_drive/cnt_reg[9]
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     0.727 r  ss_drive/cnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.727    ss_drive/cnt1_carry_i_5_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.125 r  ss_drive/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.125    ss_drive/cnt1_carry_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  ss_drive/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.239    ss_drive/cnt1_carry__0_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.353 r  ss_drive/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.353    ss_drive/cnt1_carry__1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.510 f  ss_drive/cnt1_carry__2/CO[1]
                         net (fo=4, routed)           1.026     2.536    ss_drive/cnt1
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.329     2.865 r  ss_drive/cnt[0]_i_1/O
                         net (fo=32, routed)          0.954     3.819    ss_drive/cnt[0]_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  ss_drive/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.602     8.582    ss_drive/clk_out1
    SLICE_X1Y88          FDRE                                         r  ss_drive/cnt_reg[0]/C
                         clock pessimism              0.575     9.157    
                         clock uncertainty           -0.074     9.084    
    SLICE_X1Y88          FDRE (Setup_fdre_C_R)       -0.429     8.655    ss_drive/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.655    
                         arrival time                          -3.819    
  -------------------------------------------------------------------
                         slack                                  4.836    

Slack (MET) :             4.836ns  (required time - arrival time)
  Source:                 ss_drive/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.636ns  (logic 1.692ns (36.498%)  route 2.944ns (63.502%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.723    -0.817    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  ss_drive/cnt_reg[9]/Q
                         net (fo=3, routed)           0.964     0.603    ss_drive/cnt_reg[9]
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     0.727 r  ss_drive/cnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.727    ss_drive/cnt1_carry_i_5_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.125 r  ss_drive/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.125    ss_drive/cnt1_carry_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  ss_drive/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.239    ss_drive/cnt1_carry__0_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.353 r  ss_drive/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.353    ss_drive/cnt1_carry__1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.510 f  ss_drive/cnt1_carry__2/CO[1]
                         net (fo=4, routed)           1.026     2.536    ss_drive/cnt1
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.329     2.865 r  ss_drive/cnt[0]_i_1/O
                         net (fo=32, routed)          0.954     3.819    ss_drive/cnt[0]_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  ss_drive/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.602     8.582    ss_drive/clk_out1
    SLICE_X1Y88          FDRE                                         r  ss_drive/cnt_reg[1]/C
                         clock pessimism              0.575     9.157    
                         clock uncertainty           -0.074     9.084    
    SLICE_X1Y88          FDRE (Setup_fdre_C_R)       -0.429     8.655    ss_drive/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.655    
                         arrival time                          -3.819    
  -------------------------------------------------------------------
                         slack                                  4.836    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 ss_drive/sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/sel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.190ns (61.073%)  route 0.121ns (38.928%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.599    -0.565    ss_drive/clk_out1
    SLICE_X1Y102         FDRE                                         r  ss_drive/sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  ss_drive/sel_reg[0]/Q
                         net (fo=9, routed)           0.121    -0.303    ss_drive/sel_reg_n_0_[0]
    SLICE_X0Y102         LUT5 (Prop_lut5_I3_O)        0.049    -0.254 r  ss_drive/sel[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    ss_drive/sel[2]_i_1_n_0
    SLICE_X0Y102         FDRE                                         r  ss_drive/sel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.872    -0.801    ss_drive/clk_out1
    SLICE_X0Y102         FDRE                                         r  ss_drive/sel_reg[2]/C
                         clock pessimism              0.249    -0.552    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.107    -0.445    ss_drive/sel_reg[2]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 ss_drive/sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/sel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.565%)  route 0.121ns (39.435%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.599    -0.565    ss_drive/clk_out1
    SLICE_X1Y102         FDRE                                         r  ss_drive/sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  ss_drive/sel_reg[0]/Q
                         net (fo=9, routed)           0.121    -0.303    ss_drive/sel_reg_n_0_[0]
    SLICE_X0Y102         LUT4 (Prop_lut4_I2_O)        0.045    -0.258 r  ss_drive/sel[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    ss_drive/sel[1]_i_1_n_0
    SLICE_X0Y102         FDRE                                         r  ss_drive/sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.872    -0.801    ss_drive/clk_out1
    SLICE_X0Y102         FDRE                                         r  ss_drive/sel_reg[1]/C
                         clock pessimism              0.249    -0.552    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.092    -0.460    ss_drive/sel_reg[1]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ss_drive/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.602    -0.562    ss_drive/clk_out1
    SLICE_X1Y88          FDRE                                         r  ss_drive/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  ss_drive/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.313    ss_drive/cnt_reg_n_0_[3]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.205 r  ss_drive/cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.205    ss_drive/cnt_reg[0]_i_2_n_4
    SLICE_X1Y88          FDRE                                         r  ss_drive/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.875    -0.798    ss_drive/clk_out1
    SLICE_X1Y88          FDRE                                         r  ss_drive/cnt_reg[3]/C
                         clock pessimism              0.236    -0.562    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.105    -0.457    ss_drive/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ss_drive/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.602    -0.562    ss_drive/clk_out1
    SLICE_X1Y88          FDRE                                         r  ss_drive/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  ss_drive/cnt_reg[2]/Q
                         net (fo=1, routed)           0.109    -0.312    ss_drive/cnt_reg_n_0_[2]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.201 r  ss_drive/cnt_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.201    ss_drive/cnt_reg[0]_i_2_n_5
    SLICE_X1Y88          FDRE                                         r  ss_drive/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.875    -0.798    ss_drive/clk_out1
    SLICE_X1Y88          FDRE                                         r  ss_drive/cnt_reg[2]/C
                         clock pessimism              0.236    -0.562    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.105    -0.457    ss_drive/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ss_drive/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.604    -0.560    ss_drive/clk_out1
    SLICE_X1Y94          FDRE                                         r  ss_drive/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  ss_drive/cnt_reg[27]/Q
                         net (fo=2, routed)           0.119    -0.300    ss_drive/cnt_reg[27]
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.192 r  ss_drive/cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.192    ss_drive/cnt_reg[24]_i_1_n_4
    SLICE_X1Y94          FDRE                                         r  ss_drive/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.877    -0.796    ss_drive/clk_out1
    SLICE_X1Y94          FDRE                                         r  ss_drive/cnt_reg[27]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X1Y94          FDRE (Hold_fdre_C_D)         0.105    -0.455    ss_drive/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ss_drive/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.603    -0.561    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  ss_drive/cnt_reg[11]/Q
                         net (fo=3, routed)           0.120    -0.300    ss_drive/cnt_reg[11]
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.192 r  ss_drive/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.192    ss_drive/cnt_reg[8]_i_1_n_4
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.876    -0.797    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[11]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X1Y90          FDRE (Hold_fdre_C_D)         0.105    -0.456    ss_drive/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ss_drive/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.603    -0.561    ss_drive/clk_out1
    SLICE_X1Y92          FDRE                                         r  ss_drive/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  ss_drive/cnt_reg[19]/Q
                         net (fo=2, routed)           0.120    -0.300    ss_drive/cnt_reg[19]
    SLICE_X1Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.192 r  ss_drive/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.192    ss_drive/cnt_reg[16]_i_1_n_4
    SLICE_X1Y92          FDRE                                         r  ss_drive/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.876    -0.797    ss_drive/clk_out1
    SLICE_X1Y92          FDRE                                         r  ss_drive/cnt_reg[19]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X1Y92          FDRE (Hold_fdre_C_D)         0.105    -0.456    ss_drive/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ss_drive/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.604    -0.560    ss_drive/clk_out1
    SLICE_X1Y93          FDRE                                         r  ss_drive/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  ss_drive/cnt_reg[23]/Q
                         net (fo=2, routed)           0.120    -0.299    ss_drive/cnt_reg[23]
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.191 r  ss_drive/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.191    ss_drive/cnt_reg[20]_i_1_n_4
    SLICE_X1Y93          FDRE                                         r  ss_drive/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.877    -0.796    ss_drive/clk_out1
    SLICE_X1Y93          FDRE                                         r  ss_drive/cnt_reg[23]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.105    -0.455    ss_drive/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ss_drive/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.603    -0.561    ss_drive/clk_out1
    SLICE_X1Y91          FDRE                                         r  ss_drive/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  ss_drive/cnt_reg[15]/Q
                         net (fo=3, routed)           0.120    -0.300    ss_drive/cnt_reg[15]
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.192 r  ss_drive/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.192    ss_drive/cnt_reg[12]_i_1_n_4
    SLICE_X1Y91          FDRE                                         r  ss_drive/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.876    -0.797    ss_drive/clk_out1
    SLICE_X1Y91          FDRE                                         r  ss_drive/cnt_reg[15]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.105    -0.456    ss_drive/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ss_drive/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.602    -0.562    ss_drive/clk_out1
    SLICE_X1Y89          FDRE                                         r  ss_drive/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  ss_drive/cnt_reg[7]/Q
                         net (fo=2, routed)           0.120    -0.301    ss_drive/cnt_reg[7]
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.193 r  ss_drive/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.193    ss_drive/cnt_reg[4]_i_1_n_4
    SLICE_X1Y89          FDRE                                         r  ss_drive/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.875    -0.798    ss_drive/clk_out1
    SLICE_X1Y89          FDRE                                         r  ss_drive/cnt_reg[7]/C
                         clock pessimism              0.236    -0.562    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.105    -0.457    ss_drive/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_core/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_core/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_core/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y88      ss_drive/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y90      ss_drive/cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y90      ss_drive/cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y91      ss_drive/cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y91      ss_drive/cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y91      ss_drive/cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y91      ss_drive/cnt_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y92      ss_drive/cnt_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_core/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y93      ss_drive/cnt_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y93      ss_drive/cnt_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y93      ss_drive/cnt_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y93      ss_drive/cnt_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y94      ss_drive/cnt_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y94      ss_drive/cnt_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y94      ss_drive/cnt_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y94      ss_drive/cnt_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y95      ss_drive/cnt_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y95      ss_drive/cnt_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y90      ss_drive/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y90      ss_drive/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y90      ss_drive/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y90      ss_drive/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y91      ss_drive/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y91      ss_drive/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y91      ss_drive/cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y91      ss_drive/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y91      ss_drive/cnt_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y91      ss_drive/cnt_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.838ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.838ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/hold_extended_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.144ns  (logic 1.155ns (22.456%)  route 3.989ns (77.544%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.708    -0.832    ps2_kbd/ps2/CLK
    SLICE_X7Y103         FDRE                                         r  ps2_kbd/ps2/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  ps2_kbd/ps2/q_reg[2]/Q
                         net (fo=55, routed)          2.004     1.628    ps2_kbd/ps2/p_0_in_0[1]
    SLICE_X5Y104         LUT6 (Prop_lut6_I1_O)        0.124     1.752 f  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.650     2.402    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X5Y103         LUT6 (Prop_lut6_I2_O)        0.124     2.526 f  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=10, routed)          0.738     3.264    ps2_kbd/ps2/output_strobe
    SLICE_X1Y102         LUT2 (Prop_lut2_I0_O)        0.119     3.383 f  ps2_kbd/ps2/hold_extended_i_3/O
                         net (fo=2, routed)           0.596     3.979    ps2_kbd/ps2/hold_release0
    SLICE_X6Y103         LUT6 (Prop_lut6_I5_O)        0.332     4.311 r  ps2_kbd/ps2/hold_extended_i_1/O
                         net (fo=1, routed)           0.000     4.311    ps2_kbd/ps2/hold_extended_i_1_n_0
    SLICE_X6Y103         FDRE                                         r  ps2_kbd/ps2/hold_extended_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.587     8.566    ps2_kbd/ps2/CLK
    SLICE_X6Y103         FDRE                                         r  ps2_kbd/ps2/hold_extended_reg/C
                         clock pessimism              0.580     9.146    
                         clock uncertainty           -0.074     9.072    
    SLICE_X6Y103         FDRE (Setup_fdre_C_D)        0.077     9.149    ps2_kbd/ps2/hold_extended_reg
  -------------------------------------------------------------------
                         required time                          9.149    
                         arrival time                          -4.311    
  -------------------------------------------------------------------
                         slack                                  4.838    

Slack (MET) :             4.845ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/hold_release_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.141ns  (logic 1.155ns (22.469%)  route 3.986ns (77.531%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.708    -0.832    ps2_kbd/ps2/CLK
    SLICE_X7Y103         FDRE                                         r  ps2_kbd/ps2/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  ps2_kbd/ps2/q_reg[2]/Q
                         net (fo=55, routed)          2.004     1.628    ps2_kbd/ps2/p_0_in_0[1]
    SLICE_X5Y104         LUT6 (Prop_lut6_I1_O)        0.124     1.752 f  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.650     2.402    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X5Y103         LUT6 (Prop_lut6_I2_O)        0.124     2.526 f  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=10, routed)          0.738     3.264    ps2_kbd/ps2/output_strobe
    SLICE_X1Y102         LUT2 (Prop_lut2_I0_O)        0.119     3.383 f  ps2_kbd/ps2/hold_extended_i_3/O
                         net (fo=2, routed)           0.593     3.976    ps2_kbd/ps2/hold_release0
    SLICE_X6Y103         LUT6 (Prop_lut6_I5_O)        0.332     4.308 r  ps2_kbd/ps2/hold_release_i_1/O
                         net (fo=1, routed)           0.000     4.308    ps2_kbd/ps2/hold_release_i_1_n_0
    SLICE_X6Y103         FDRE                                         r  ps2_kbd/ps2/hold_release_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.587     8.566    ps2_kbd/ps2/CLK
    SLICE_X6Y103         FDRE                                         r  ps2_kbd/ps2/hold_release_reg/C
                         clock pessimism              0.580     9.146    
                         clock uncertainty           -0.074     9.072    
    SLICE_X6Y103         FDRE (Setup_fdre_C_D)        0.081     9.153    ps2_kbd/ps2/hold_release_reg
  -------------------------------------------------------------------
                         required time                          9.153    
                         arrival time                          -4.308    
  -------------------------------------------------------------------
                         slack                                  4.845    

Slack (MET) :             5.570ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/timer_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 0.952ns (25.766%)  route 2.743ns (74.234%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.725    -0.815    ps2_kbd/ps2/CLK
    SLICE_X7Y98          FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  ps2_kbd/ps2/timer_cnt_reg[3]/Q
                         net (fo=3, routed)           0.832     0.474    ps2_kbd/ps2/timer_cnt_reg[3]
    SLICE_X6Y99          LUT6 (Prop_lut6_I0_O)        0.124     0.598 r  ps2_kbd/ps2/bit_cnt[3]_i_6/O
                         net (fo=1, routed)           0.452     1.050    ps2_kbd/ps2/bit_cnt[3]_i_6_n_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I2_O)        0.124     1.174 r  ps2_kbd/ps2/bit_cnt[3]_i_5/O
                         net (fo=1, routed)           0.671     1.845    ps2_kbd/ps2/bit_cnt[3]_i_5_n_0
    SLICE_X6Y101         LUT6 (Prop_lut6_I5_O)        0.124     1.969 r  ps2_kbd/ps2/bit_cnt[3]_i_3/O
                         net (fo=1, routed)           0.162     2.131    ps2_kbd/ps2/bit_cnt[3]_i_3_n_0
    SLICE_X6Y101         LUT6 (Prop_lut6_I2_O)        0.124     2.255 r  ps2_kbd/ps2/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.625     2.880    ps2_kbd/ps2/bit_cnt[3]_i_1_n_0
    SLICE_X6Y101         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.588     8.567    ps2_kbd/ps2/CLK
    SLICE_X6Y101         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[3]/C
                         clock pessimism              0.480     9.048    
                         clock uncertainty           -0.074     8.974    
    SLICE_X6Y101         FDRE (Setup_fdre_C_R)       -0.524     8.450    ps2_kbd/ps2/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.450    
                         arrival time                          -2.880    
  -------------------------------------------------------------------
                         slack                                  5.570    

Slack (MET) :             5.643ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.038ns  (logic 0.704ns (17.433%)  route 3.334ns (82.567%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.708    -0.832    ps2_kbd/ps2/CLK
    SLICE_X7Y103         FDRE                                         r  ps2_kbd/ps2/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  ps2_kbd/ps2/q_reg[2]/Q
                         net (fo=55, routed)          2.004     1.628    ps2_kbd/ps2/p_0_in_0[1]
    SLICE_X5Y104         LUT6 (Prop_lut6_I1_O)        0.124     1.752 r  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.650     2.402    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X5Y103         LUT6 (Prop_lut6_I2_O)        0.124     2.526 r  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=10, routed)          0.680     3.206    ps2_kbd/ps2/output_strobe
    SLICE_X1Y103         FDRE                                         r  ps2_kbd/ps2/scancode_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.589     8.568    ps2_kbd/ps2/CLK
    SLICE_X1Y103         FDRE                                         r  ps2_kbd/ps2/scancode_reg[4]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.074     9.054    
    SLICE_X1Y103         FDRE (Setup_fdre_C_CE)      -0.205     8.849    ps2_kbd/ps2/scancode_reg[4]
  -------------------------------------------------------------------
                         required time                          8.849    
                         arrival time                          -3.206    
  -------------------------------------------------------------------
                         slack                                  5.643    

Slack (MET) :             5.643ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.038ns  (logic 0.704ns (17.433%)  route 3.334ns (82.567%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.708    -0.832    ps2_kbd/ps2/CLK
    SLICE_X7Y103         FDRE                                         r  ps2_kbd/ps2/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  ps2_kbd/ps2/q_reg[2]/Q
                         net (fo=55, routed)          2.004     1.628    ps2_kbd/ps2/p_0_in_0[1]
    SLICE_X5Y104         LUT6 (Prop_lut6_I1_O)        0.124     1.752 r  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.650     2.402    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X5Y103         LUT6 (Prop_lut6_I2_O)        0.124     2.526 r  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=10, routed)          0.680     3.206    ps2_kbd/ps2/output_strobe
    SLICE_X1Y103         FDRE                                         r  ps2_kbd/ps2/scancode_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.589     8.568    ps2_kbd/ps2/CLK
    SLICE_X1Y103         FDRE                                         r  ps2_kbd/ps2/scancode_reg[6]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.074     9.054    
    SLICE_X1Y103         FDRE (Setup_fdre_C_CE)      -0.205     8.849    ps2_kbd/ps2/scancode_reg[6]
  -------------------------------------------------------------------
                         required time                          8.849    
                         arrival time                          -3.206    
  -------------------------------------------------------------------
                         slack                                  5.643    

Slack (MET) :             5.651ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 0.704ns (17.397%)  route 3.343ns (82.603%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.708    -0.832    ps2_kbd/ps2/CLK
    SLICE_X7Y103         FDRE                                         r  ps2_kbd/ps2/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  ps2_kbd/ps2/q_reg[2]/Q
                         net (fo=55, routed)          2.004     1.628    ps2_kbd/ps2/p_0_in_0[1]
    SLICE_X5Y104         LUT6 (Prop_lut6_I1_O)        0.124     1.752 r  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.650     2.402    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X5Y103         LUT6 (Prop_lut6_I2_O)        0.124     2.526 r  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=10, routed)          0.689     3.215    ps2_kbd/ps2/output_strobe
    SLICE_X5Y102         FDRE                                         r  ps2_kbd/ps2/scancode_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.588     8.567    ps2_kbd/ps2/CLK
    SLICE_X5Y102         FDRE                                         r  ps2_kbd/ps2/scancode_reg[5]/C
                         clock pessimism              0.577     9.144    
                         clock uncertainty           -0.074     9.070    
    SLICE_X5Y102         FDRE (Setup_fdre_C_CE)      -0.205     8.865    ps2_kbd/ps2/scancode_reg[5]
  -------------------------------------------------------------------
                         required time                          8.865    
                         arrival time                          -3.215    
  -------------------------------------------------------------------
                         slack                                  5.651    

Slack (MET) :             5.652ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.314ns  (logic 1.040ns (24.107%)  route 3.274ns (75.893%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.708    -0.832    ps2_kbd/ps2/CLK
    SLICE_X4Y104         FDRE                                         r  ps2_kbd/ps2/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  ps2_kbd/ps2/q_reg[5]/Q
                         net (fo=53, routed)          1.889     1.513    ps2_kbd/ps2/p_0_in_0[4]
    SLICE_X6Y104         LUT6 (Prop_lut6_I2_O)        0.124     1.637 r  ps2_kbd/ps2/scancode[5]_i_9/O
                         net (fo=1, routed)           0.830     2.468    ps2_kbd/ps2/scancode[5]_i_9_n_0
    SLICE_X6Y103         LUT6 (Prop_lut6_I3_O)        0.124     2.592 r  ps2_kbd/ps2/scancode[5]_i_5/O
                         net (fo=1, routed)           0.554     3.146    ps2_kbd/ps2/scancode[5]_i_5_n_0
    SLICE_X5Y102         LUT6 (Prop_lut6_I5_O)        0.124     3.270 r  ps2_kbd/ps2/scancode[5]_i_2/O
                         net (fo=1, routed)           0.000     3.270    ps2_kbd/ps2/scancode[5]_i_2_n_0
    SLICE_X5Y102         MUXF7 (Prop_muxf7_I0_O)      0.212     3.482 r  ps2_kbd/ps2/scancode_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     3.482    ps2_kbd/ps2/p_0_in__0[5]
    SLICE_X5Y102         FDRE                                         r  ps2_kbd/ps2/scancode_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.588     8.567    ps2_kbd/ps2/CLK
    SLICE_X5Y102         FDRE                                         r  ps2_kbd/ps2/scancode_reg[5]/C
                         clock pessimism              0.577     9.144    
                         clock uncertainty           -0.074     9.070    
    SLICE_X5Y102         FDRE (Setup_fdre_C_D)        0.064     9.134    ps2_kbd/ps2/scancode_reg[5]
  -------------------------------------------------------------------
                         required time                          9.134    
                         arrival time                          -3.482    
  -------------------------------------------------------------------
                         slack                                  5.652    

Slack (MET) :             5.653ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 0.704ns (17.411%)  route 3.339ns (82.589%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.708    -0.832    ps2_kbd/ps2/CLK
    SLICE_X7Y103         FDRE                                         r  ps2_kbd/ps2/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  ps2_kbd/ps2/q_reg[2]/Q
                         net (fo=55, routed)          2.004     1.628    ps2_kbd/ps2/p_0_in_0[1]
    SLICE_X5Y104         LUT6 (Prop_lut6_I1_O)        0.124     1.752 r  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.650     2.402    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X5Y103         LUT6 (Prop_lut6_I2_O)        0.124     2.526 r  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=10, routed)          0.685     3.211    ps2_kbd/ps2/output_strobe
    SLICE_X5Y103         FDRE                                         r  ps2_kbd/ps2/scancode_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.587     8.566    ps2_kbd/ps2/CLK
    SLICE_X5Y103         FDRE                                         r  ps2_kbd/ps2/scancode_reg[3]/C
                         clock pessimism              0.577     9.143    
                         clock uncertainty           -0.074     9.069    
    SLICE_X5Y103         FDRE (Setup_fdre_C_CE)      -0.205     8.864    ps2_kbd/ps2/scancode_reg[3]
  -------------------------------------------------------------------
                         required time                          8.864    
                         arrival time                          -3.211    
  -------------------------------------------------------------------
                         slack                                  5.653    

Slack (MET) :             5.660ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/shift_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 0.828ns (19.389%)  route 3.443ns (80.611%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.708    -0.832    ps2_kbd/ps2/CLK
    SLICE_X7Y103         FDRE                                         r  ps2_kbd/ps2/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  ps2_kbd/ps2/q_reg[2]/Q
                         net (fo=55, routed)          2.004     1.628    ps2_kbd/ps2/p_0_in_0[1]
    SLICE_X5Y104         LUT6 (Prop_lut6_I1_O)        0.124     1.752 f  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.650     2.402    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X5Y103         LUT6 (Prop_lut6_I2_O)        0.124     2.526 f  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=10, routed)          0.789     3.314    ps2_kbd/ps2/output_strobe
    SLICE_X5Y104         LUT5 (Prop_lut5_I1_O)        0.124     3.438 r  ps2_kbd/ps2/shift_flag_i_1/O
                         net (fo=1, routed)           0.000     3.438    ps2_kbd/ps2/shift_flag_i_1_n_0
    SLICE_X5Y104         FDRE                                         r  ps2_kbd/ps2/shift_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.587     8.566    ps2_kbd/ps2/CLK
    SLICE_X5Y104         FDRE                                         r  ps2_kbd/ps2/shift_flag_reg/C
                         clock pessimism              0.577     9.143    
                         clock uncertainty           -0.074     9.069    
    SLICE_X5Y104         FDRE (Setup_fdre_C_D)        0.029     9.098    ps2_kbd/ps2/shift_flag_reg
  -------------------------------------------------------------------
                         required time                          9.098    
                         arrival time                          -3.438    
  -------------------------------------------------------------------
                         slack                                  5.660    

Slack (MET) :             5.661ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/timer_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 0.952ns (26.418%)  route 2.652ns (73.582%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.725    -0.815    ps2_kbd/ps2/CLK
    SLICE_X7Y98          FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  ps2_kbd/ps2/timer_cnt_reg[3]/Q
                         net (fo=3, routed)           0.832     0.474    ps2_kbd/ps2/timer_cnt_reg[3]
    SLICE_X6Y99          LUT6 (Prop_lut6_I0_O)        0.124     0.598 r  ps2_kbd/ps2/bit_cnt[3]_i_6/O
                         net (fo=1, routed)           0.452     1.050    ps2_kbd/ps2/bit_cnt[3]_i_6_n_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I2_O)        0.124     1.174 r  ps2_kbd/ps2/bit_cnt[3]_i_5/O
                         net (fo=1, routed)           0.671     1.845    ps2_kbd/ps2/bit_cnt[3]_i_5_n_0
    SLICE_X6Y101         LUT6 (Prop_lut6_I5_O)        0.124     1.969 r  ps2_kbd/ps2/bit_cnt[3]_i_3/O
                         net (fo=1, routed)           0.162     2.131    ps2_kbd/ps2/bit_cnt[3]_i_3_n_0
    SLICE_X6Y101         LUT6 (Prop_lut6_I2_O)        0.124     2.255 r  ps2_kbd/ps2/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.534     2.789    ps2_kbd/ps2/bit_cnt[3]_i_1_n_0
    SLICE_X6Y102         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.588     8.567    ps2_kbd/ps2/CLK
    SLICE_X6Y102         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
                         clock pessimism              0.480     9.048    
                         clock uncertainty           -0.074     8.974    
    SLICE_X6Y102         FDRE (Setup_fdre_C_R)       -0.524     8.450    ps2_kbd/ps2/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.450    
                         arrival time                          -2.789    
  -------------------------------------------------------------------
                         slack                                  5.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/timer_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/timer_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.797%)  route 0.133ns (27.203%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.604    -0.560    ps2_kbd/ps2/CLK
    SLICE_X7Y99          FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  ps2_kbd/ps2/timer_cnt_reg[6]/Q
                         net (fo=3, routed)           0.132    -0.287    ps2_kbd/ps2/timer_cnt_reg[6]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.127 r  ps2_kbd/ps2/timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.127    ps2_kbd/ps2/timer_cnt_reg[4]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.073 r  ps2_kbd/ps2/timer_cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.073    ps2_kbd/ps2/timer_cnt_reg[8]_i_1_n_7
    SLICE_X7Y100         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.868    -0.804    ps2_kbd/ps2/CLK
    SLICE_X7Y100         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[8]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105    -0.190    ps2_kbd/ps2/timer_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/timer_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/timer_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.397%)  route 0.133ns (26.603%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.604    -0.560    ps2_kbd/ps2/CLK
    SLICE_X7Y99          FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  ps2_kbd/ps2/timer_cnt_reg[6]/Q
                         net (fo=3, routed)           0.132    -0.287    ps2_kbd/ps2/timer_cnt_reg[6]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.127 r  ps2_kbd/ps2/timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.127    ps2_kbd/ps2/timer_cnt_reg[4]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.062 r  ps2_kbd/ps2/timer_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.062    ps2_kbd/ps2/timer_cnt_reg[8]_i_1_n_5
    SLICE_X7Y100         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.868    -0.804    ps2_kbd/ps2/CLK
    SLICE_X7Y100         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[10]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105    -0.190    ps2_kbd/ps2/timer_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/timer_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/timer_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.667%)  route 0.133ns (25.333%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.604    -0.560    ps2_kbd/ps2/CLK
    SLICE_X7Y99          FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  ps2_kbd/ps2/timer_cnt_reg[6]/Q
                         net (fo=3, routed)           0.132    -0.287    ps2_kbd/ps2/timer_cnt_reg[6]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.127 r  ps2_kbd/ps2/timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.127    ps2_kbd/ps2/timer_cnt_reg[4]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.037 r  ps2_kbd/ps2/timer_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.037    ps2_kbd/ps2/timer_cnt_reg[8]_i_1_n_4
    SLICE_X7Y100         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.868    -0.804    ps2_kbd/ps2/CLK
    SLICE_X7Y100         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[11]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105    -0.190    ps2_kbd/ps2/timer_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/timer_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/timer_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.667%)  route 0.133ns (25.333%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.604    -0.560    ps2_kbd/ps2/CLK
    SLICE_X7Y99          FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  ps2_kbd/ps2/timer_cnt_reg[6]/Q
                         net (fo=3, routed)           0.132    -0.287    ps2_kbd/ps2/timer_cnt_reg[6]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.127 r  ps2_kbd/ps2/timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.127    ps2_kbd/ps2/timer_cnt_reg[4]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.037 r  ps2_kbd/ps2/timer_cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.037    ps2_kbd/ps2/timer_cnt_reg[8]_i_1_n_6
    SLICE_X7Y100         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.868    -0.804    ps2_kbd/ps2/CLK
    SLICE_X7Y100         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[9]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105    -0.190    ps2_kbd/ps2/timer_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/timer_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/timer_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.394ns (74.811%)  route 0.133ns (25.189%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.604    -0.560    ps2_kbd/ps2/CLK
    SLICE_X7Y99          FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  ps2_kbd/ps2/timer_cnt_reg[6]/Q
                         net (fo=3, routed)           0.132    -0.287    ps2_kbd/ps2/timer_cnt_reg[6]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.127 r  ps2_kbd/ps2/timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.127    ps2_kbd/ps2/timer_cnt_reg[4]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.088 r  ps2_kbd/ps2/timer_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.088    ps2_kbd/ps2/timer_cnt_reg[8]_i_1_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.034 r  ps2_kbd/ps2/timer_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.034    ps2_kbd/ps2/timer_cnt_reg[12]_i_1_n_7
    SLICE_X7Y101         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.868    -0.804    ps2_kbd/ps2/CLK
    SLICE_X7Y101         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[12]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X7Y101         FDRE (Hold_fdre_C_D)         0.105    -0.190    ps2_kbd/ps2/timer_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_data_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.597    -0.567    ps2_kbd/ps2/CLK
    SLICE_X6Y104         FDPE                                         r  ps2_kbd/ps2/ps2_data_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDPE (Prop_fdpe_C_Q)         0.164    -0.403 r  ps2_kbd/ps2/ps2_data_s_reg/Q
                         net (fo=1, routed)           0.116    -0.287    ps2_kbd/ps2/ps2_data_s
    SLICE_X7Y104         FDRE                                         r  ps2_kbd/ps2/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.867    -0.805    ps2_kbd/ps2/CLK
    SLICE_X7Y104         FDRE                                         r  ps2_kbd/ps2/q_reg[10]/C
                         clock pessimism              0.251    -0.554    
    SLICE_X7Y104         FDRE (Hold_fdre_C_D)         0.070    -0.484    ps2_kbd/ps2/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (76.997%)  route 0.068ns (23.003%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.598    -0.566    ps2_kbd/ps2/CLK
    SLICE_X7Y102         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/Q
                         net (fo=2, routed)           0.068    -0.370    ps2_kbd/ps2/FSM_onehot_st_reg_n_0_[3]
    SLICE_X7Y102         LUT4 (Prop_lut4_I3_O)        0.099    -0.271 r  ps2_kbd/ps2/FSM_onehot_st[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    ps2_kbd/ps2/FSM_onehot_st[0]_i_1_n_0
    SLICE_X7Y102         FDSE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.868    -0.804    ps2_kbd/ps2/CLK
    SLICE_X7Y102         FDSE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[0]/C
                         clock pessimism              0.238    -0.566    
    SLICE_X7Y102         FDSE (Hold_fdse_C_D)         0.092    -0.474    ps2_kbd/ps2/FSM_onehot_st_reg[0]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.344%)  route 0.157ns (52.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.597    -0.567    ps2_kbd/ps2/CLK
    SLICE_X7Y104         FDRE                                         r  ps2_kbd/ps2/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  ps2_kbd/ps2/q_reg[10]/Q
                         net (fo=1, routed)           0.157    -0.269    ps2_kbd/ps2/p_9_in
    SLICE_X4Y104         FDRE                                         r  ps2_kbd/ps2/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.867    -0.805    ps2_kbd/ps2/CLK
    SLICE_X4Y104         FDRE                                         r  ps2_kbd/ps2/q_reg[9]/C
                         clock pessimism              0.254    -0.551    
    SLICE_X4Y104         FDRE (Hold_fdre_C_D)         0.072    -0.479    ps2_kbd/ps2/q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_clk_d_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.480%)  route 0.126ns (43.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.569    -0.595    ps2_kbd/ps2/CLK
    SLICE_X8Y104         FDPE                                         r  ps2_kbd/ps2/ps2_clk_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDPE (Prop_fdpe_C_Q)         0.164    -0.431 r  ps2_kbd/ps2/ps2_clk_d_reg/Q
                         net (fo=5, routed)           0.126    -0.305    ps2_kbd/ps2/ps2_clk_d
    SLICE_X8Y102         FDPE                                         r  ps2_kbd/ps2/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.841    -0.832    ps2_kbd/ps2/CLK
    SLICE_X8Y102         FDPE                                         r  ps2_kbd/ps2/ps2_clk_s_reg/C
                         clock pessimism              0.254    -0.578    
    SLICE_X8Y102         FDPE (Hold_fdpe_C_D)         0.059    -0.519    ps2_kbd/ps2/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.598    -0.566    ps2_kbd/ps2/CLK
    SLICE_X7Y102         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  ps2_kbd/ps2/FSM_onehot_st_reg[2]/Q
                         net (fo=2, routed)           0.156    -0.269    ps2_kbd/ps2/FSM_onehot_st_reg_n_0_[2]
    SLICE_X7Y102         LUT3 (Prop_lut3_I1_O)        0.042    -0.227 r  ps2_kbd/ps2/FSM_onehot_st[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    ps2_kbd/ps2/FSM_onehot_st[3]_i_1_n_0
    SLICE_X7Y102         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.868    -0.804    ps2_kbd/ps2/CLK
    SLICE_X7Y102         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
                         clock pessimism              0.238    -0.566    
    SLICE_X7Y102         FDRE (Hold_fdre_C_D)         0.107    -0.459    ps2_kbd/ps2/FSM_onehot_st_reg[3]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_core/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_core/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_core/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X7Y102     ps2_kbd/ps2/FSM_onehot_st_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y102     ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y102     ps2_kbd/ps2/FSM_onehot_st_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y102     ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y102     ps2_kbd/ps2/bit_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y102     ps2_kbd/ps2/bit_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y102     ps2_kbd/ps2/bit_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y103     ps2_kbd/ps2/hold_release_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_core/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X8Y104     ps2_kbd/ps2/ps2_clk_d_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X8Y102     ps2_kbd/ps2/ps2_clk_s_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X7Y102     ps2_kbd/ps2/FSM_onehot_st_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X7Y102     ps2_kbd/ps2/FSM_onehot_st_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y102     ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y102     ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y102     ps2_kbd/ps2/FSM_onehot_st_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y102     ps2_kbd/ps2/FSM_onehot_st_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y102     ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y102     ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X7Y102     ps2_kbd/ps2/FSM_onehot_st_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y102     ps2_kbd/ps2/FSM_onehot_st_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y102     ps2_kbd/ps2/FSM_onehot_st_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y102     ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y102     ps2_kbd/ps2/bit_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y102     ps2_kbd/ps2/bit_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y102     ps2_kbd/ps2/bit_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y103     ps2_kbd/ps2/hold_release_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X8Y104     ps2_kbd/ps2/ps2_clk_d_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X8Y102     ps2_kbd/ps2/ps2_clk_s_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_core/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_core/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_core/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_core/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_core/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_core/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.621ns  (required time - arrival time)
  Source:                 ss_drive/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.876ns  (logic 1.692ns (34.703%)  route 3.184ns (65.297%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.723    -0.817    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  ss_drive/cnt_reg[9]/Q
                         net (fo=3, routed)           0.964     0.603    ss_drive/cnt_reg[9]
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     0.727 r  ss_drive/cnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.727    ss_drive/cnt1_carry_i_5_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.125 r  ss_drive/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.125    ss_drive/cnt1_carry_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  ss_drive/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.239    ss_drive/cnt1_carry__0_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.353 r  ss_drive/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.353    ss_drive/cnt1_carry__1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.510 f  ss_drive/cnt1_carry__2/CO[1]
                         net (fo=4, routed)           1.026     2.536    ss_drive/cnt1
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.329     2.865 r  ss_drive/cnt[0]_i_1/O
                         net (fo=32, routed)          1.194     4.059    ss_drive/cnt[0]_i_1_n_0
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.603     8.583    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[10]/C
                         clock pessimism              0.600     9.183    
                         clock uncertainty           -0.074     9.109    
    SLICE_X1Y90          FDRE (Setup_fdre_C_R)       -0.429     8.680    ss_drive/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          8.680    
                         arrival time                          -4.059    
  -------------------------------------------------------------------
                         slack                                  4.621    

Slack (MET) :             4.621ns  (required time - arrival time)
  Source:                 ss_drive/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.876ns  (logic 1.692ns (34.703%)  route 3.184ns (65.297%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.723    -0.817    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  ss_drive/cnt_reg[9]/Q
                         net (fo=3, routed)           0.964     0.603    ss_drive/cnt_reg[9]
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     0.727 r  ss_drive/cnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.727    ss_drive/cnt1_carry_i_5_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.125 r  ss_drive/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.125    ss_drive/cnt1_carry_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  ss_drive/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.239    ss_drive/cnt1_carry__0_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.353 r  ss_drive/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.353    ss_drive/cnt1_carry__1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.510 f  ss_drive/cnt1_carry__2/CO[1]
                         net (fo=4, routed)           1.026     2.536    ss_drive/cnt1
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.329     2.865 r  ss_drive/cnt[0]_i_1/O
                         net (fo=32, routed)          1.194     4.059    ss_drive/cnt[0]_i_1_n_0
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.603     8.583    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[11]/C
                         clock pessimism              0.600     9.183    
                         clock uncertainty           -0.074     9.109    
    SLICE_X1Y90          FDRE (Setup_fdre_C_R)       -0.429     8.680    ss_drive/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          8.680    
                         arrival time                          -4.059    
  -------------------------------------------------------------------
                         slack                                  4.621    

Slack (MET) :             4.621ns  (required time - arrival time)
  Source:                 ss_drive/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.876ns  (logic 1.692ns (34.703%)  route 3.184ns (65.297%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.723    -0.817    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  ss_drive/cnt_reg[9]/Q
                         net (fo=3, routed)           0.964     0.603    ss_drive/cnt_reg[9]
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     0.727 r  ss_drive/cnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.727    ss_drive/cnt1_carry_i_5_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.125 r  ss_drive/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.125    ss_drive/cnt1_carry_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  ss_drive/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.239    ss_drive/cnt1_carry__0_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.353 r  ss_drive/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.353    ss_drive/cnt1_carry__1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.510 f  ss_drive/cnt1_carry__2/CO[1]
                         net (fo=4, routed)           1.026     2.536    ss_drive/cnt1
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.329     2.865 r  ss_drive/cnt[0]_i_1/O
                         net (fo=32, routed)          1.194     4.059    ss_drive/cnt[0]_i_1_n_0
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.603     8.583    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[8]/C
                         clock pessimism              0.600     9.183    
                         clock uncertainty           -0.074     9.109    
    SLICE_X1Y90          FDRE (Setup_fdre_C_R)       -0.429     8.680    ss_drive/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          8.680    
                         arrival time                          -4.059    
  -------------------------------------------------------------------
                         slack                                  4.621    

Slack (MET) :             4.621ns  (required time - arrival time)
  Source:                 ss_drive/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.876ns  (logic 1.692ns (34.703%)  route 3.184ns (65.297%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.723    -0.817    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  ss_drive/cnt_reg[9]/Q
                         net (fo=3, routed)           0.964     0.603    ss_drive/cnt_reg[9]
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     0.727 r  ss_drive/cnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.727    ss_drive/cnt1_carry_i_5_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.125 r  ss_drive/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.125    ss_drive/cnt1_carry_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  ss_drive/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.239    ss_drive/cnt1_carry__0_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.353 r  ss_drive/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.353    ss_drive/cnt1_carry__1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.510 f  ss_drive/cnt1_carry__2/CO[1]
                         net (fo=4, routed)           1.026     2.536    ss_drive/cnt1
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.329     2.865 r  ss_drive/cnt[0]_i_1/O
                         net (fo=32, routed)          1.194     4.059    ss_drive/cnt[0]_i_1_n_0
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.603     8.583    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[9]/C
                         clock pessimism              0.600     9.183    
                         clock uncertainty           -0.074     9.109    
    SLICE_X1Y90          FDRE (Setup_fdre_C_R)       -0.429     8.680    ss_drive/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          8.680    
                         arrival time                          -4.059    
  -------------------------------------------------------------------
                         slack                                  4.621    

Slack (MET) :             4.738ns  (required time - arrival time)
  Source:                 ss_drive/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 1.692ns (35.736%)  route 3.043ns (64.264%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.723    -0.817    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  ss_drive/cnt_reg[9]/Q
                         net (fo=3, routed)           0.964     0.603    ss_drive/cnt_reg[9]
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     0.727 r  ss_drive/cnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.727    ss_drive/cnt1_carry_i_5_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.125 r  ss_drive/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.125    ss_drive/cnt1_carry_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  ss_drive/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.239    ss_drive/cnt1_carry__0_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.353 r  ss_drive/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.353    ss_drive/cnt1_carry__1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.510 f  ss_drive/cnt1_carry__2/CO[1]
                         net (fo=4, routed)           1.026     2.536    ss_drive/cnt1
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.329     2.865 r  ss_drive/cnt[0]_i_1/O
                         net (fo=32, routed)          1.053     3.918    ss_drive/cnt[0]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  ss_drive/cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.604     8.584    ss_drive/clk_out1
    SLICE_X1Y91          FDRE                                         r  ss_drive/cnt_reg[12]/C
                         clock pessimism              0.575     9.159    
                         clock uncertainty           -0.074     9.085    
    SLICE_X1Y91          FDRE (Setup_fdre_C_R)       -0.429     8.656    ss_drive/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          8.656    
                         arrival time                          -3.918    
  -------------------------------------------------------------------
                         slack                                  4.738    

Slack (MET) :             4.738ns  (required time - arrival time)
  Source:                 ss_drive/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 1.692ns (35.736%)  route 3.043ns (64.264%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.723    -0.817    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  ss_drive/cnt_reg[9]/Q
                         net (fo=3, routed)           0.964     0.603    ss_drive/cnt_reg[9]
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     0.727 r  ss_drive/cnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.727    ss_drive/cnt1_carry_i_5_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.125 r  ss_drive/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.125    ss_drive/cnt1_carry_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  ss_drive/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.239    ss_drive/cnt1_carry__0_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.353 r  ss_drive/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.353    ss_drive/cnt1_carry__1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.510 f  ss_drive/cnt1_carry__2/CO[1]
                         net (fo=4, routed)           1.026     2.536    ss_drive/cnt1
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.329     2.865 r  ss_drive/cnt[0]_i_1/O
                         net (fo=32, routed)          1.053     3.918    ss_drive/cnt[0]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  ss_drive/cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.604     8.584    ss_drive/clk_out1
    SLICE_X1Y91          FDRE                                         r  ss_drive/cnt_reg[13]/C
                         clock pessimism              0.575     9.159    
                         clock uncertainty           -0.074     9.085    
    SLICE_X1Y91          FDRE (Setup_fdre_C_R)       -0.429     8.656    ss_drive/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          8.656    
                         arrival time                          -3.918    
  -------------------------------------------------------------------
                         slack                                  4.738    

Slack (MET) :             4.738ns  (required time - arrival time)
  Source:                 ss_drive/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 1.692ns (35.736%)  route 3.043ns (64.264%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.723    -0.817    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  ss_drive/cnt_reg[9]/Q
                         net (fo=3, routed)           0.964     0.603    ss_drive/cnt_reg[9]
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     0.727 r  ss_drive/cnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.727    ss_drive/cnt1_carry_i_5_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.125 r  ss_drive/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.125    ss_drive/cnt1_carry_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  ss_drive/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.239    ss_drive/cnt1_carry__0_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.353 r  ss_drive/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.353    ss_drive/cnt1_carry__1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.510 f  ss_drive/cnt1_carry__2/CO[1]
                         net (fo=4, routed)           1.026     2.536    ss_drive/cnt1
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.329     2.865 r  ss_drive/cnt[0]_i_1/O
                         net (fo=32, routed)          1.053     3.918    ss_drive/cnt[0]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  ss_drive/cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.604     8.584    ss_drive/clk_out1
    SLICE_X1Y91          FDRE                                         r  ss_drive/cnt_reg[14]/C
                         clock pessimism              0.575     9.159    
                         clock uncertainty           -0.074     9.085    
    SLICE_X1Y91          FDRE (Setup_fdre_C_R)       -0.429     8.656    ss_drive/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          8.656    
                         arrival time                          -3.918    
  -------------------------------------------------------------------
                         slack                                  4.738    

Slack (MET) :             4.738ns  (required time - arrival time)
  Source:                 ss_drive/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 1.692ns (35.736%)  route 3.043ns (64.264%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.723    -0.817    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  ss_drive/cnt_reg[9]/Q
                         net (fo=3, routed)           0.964     0.603    ss_drive/cnt_reg[9]
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     0.727 r  ss_drive/cnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.727    ss_drive/cnt1_carry_i_5_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.125 r  ss_drive/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.125    ss_drive/cnt1_carry_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  ss_drive/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.239    ss_drive/cnt1_carry__0_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.353 r  ss_drive/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.353    ss_drive/cnt1_carry__1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.510 f  ss_drive/cnt1_carry__2/CO[1]
                         net (fo=4, routed)           1.026     2.536    ss_drive/cnt1
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.329     2.865 r  ss_drive/cnt[0]_i_1/O
                         net (fo=32, routed)          1.053     3.918    ss_drive/cnt[0]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  ss_drive/cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.604     8.584    ss_drive/clk_out1
    SLICE_X1Y91          FDRE                                         r  ss_drive/cnt_reg[15]/C
                         clock pessimism              0.575     9.159    
                         clock uncertainty           -0.074     9.085    
    SLICE_X1Y91          FDRE (Setup_fdre_C_R)       -0.429     8.656    ss_drive/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          8.656    
                         arrival time                          -3.918    
  -------------------------------------------------------------------
                         slack                                  4.738    

Slack (MET) :             4.835ns  (required time - arrival time)
  Source:                 ss_drive/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.636ns  (logic 1.692ns (36.498%)  route 2.944ns (63.502%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.723    -0.817    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  ss_drive/cnt_reg[9]/Q
                         net (fo=3, routed)           0.964     0.603    ss_drive/cnt_reg[9]
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     0.727 r  ss_drive/cnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.727    ss_drive/cnt1_carry_i_5_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.125 r  ss_drive/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.125    ss_drive/cnt1_carry_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  ss_drive/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.239    ss_drive/cnt1_carry__0_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.353 r  ss_drive/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.353    ss_drive/cnt1_carry__1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.510 f  ss_drive/cnt1_carry__2/CO[1]
                         net (fo=4, routed)           1.026     2.536    ss_drive/cnt1
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.329     2.865 r  ss_drive/cnt[0]_i_1/O
                         net (fo=32, routed)          0.954     3.819    ss_drive/cnt[0]_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  ss_drive/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.602     8.582    ss_drive/clk_out1
    SLICE_X1Y88          FDRE                                         r  ss_drive/cnt_reg[0]/C
                         clock pessimism              0.575     9.157    
                         clock uncertainty           -0.074     9.083    
    SLICE_X1Y88          FDRE (Setup_fdre_C_R)       -0.429     8.654    ss_drive/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.654    
                         arrival time                          -3.819    
  -------------------------------------------------------------------
                         slack                                  4.835    

Slack (MET) :             4.835ns  (required time - arrival time)
  Source:                 ss_drive/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.636ns  (logic 1.692ns (36.498%)  route 2.944ns (63.502%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.723    -0.817    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  ss_drive/cnt_reg[9]/Q
                         net (fo=3, routed)           0.964     0.603    ss_drive/cnt_reg[9]
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     0.727 r  ss_drive/cnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.727    ss_drive/cnt1_carry_i_5_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.125 r  ss_drive/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.125    ss_drive/cnt1_carry_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  ss_drive/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.239    ss_drive/cnt1_carry__0_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.353 r  ss_drive/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.353    ss_drive/cnt1_carry__1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.510 f  ss_drive/cnt1_carry__2/CO[1]
                         net (fo=4, routed)           1.026     2.536    ss_drive/cnt1
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.329     2.865 r  ss_drive/cnt[0]_i_1/O
                         net (fo=32, routed)          0.954     3.819    ss_drive/cnt[0]_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  ss_drive/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.602     8.582    ss_drive/clk_out1
    SLICE_X1Y88          FDRE                                         r  ss_drive/cnt_reg[1]/C
                         clock pessimism              0.575     9.157    
                         clock uncertainty           -0.074     9.083    
    SLICE_X1Y88          FDRE (Setup_fdre_C_R)       -0.429     8.654    ss_drive/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.654    
                         arrival time                          -3.819    
  -------------------------------------------------------------------
                         slack                                  4.835    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 ss_drive/sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/sel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.190ns (61.073%)  route 0.121ns (38.928%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.599    -0.565    ss_drive/clk_out1
    SLICE_X1Y102         FDRE                                         r  ss_drive/sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  ss_drive/sel_reg[0]/Q
                         net (fo=9, routed)           0.121    -0.303    ss_drive/sel_reg_n_0_[0]
    SLICE_X0Y102         LUT5 (Prop_lut5_I3_O)        0.049    -0.254 r  ss_drive/sel[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    ss_drive/sel[2]_i_1_n_0
    SLICE_X0Y102         FDRE                                         r  ss_drive/sel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.872    -0.801    ss_drive/clk_out1
    SLICE_X0Y102         FDRE                                         r  ss_drive/sel_reg[2]/C
                         clock pessimism              0.249    -0.552    
                         clock uncertainty            0.074    -0.478    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.107    -0.371    ss_drive/sel_reg[2]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 ss_drive/sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/sel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.565%)  route 0.121ns (39.435%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.599    -0.565    ss_drive/clk_out1
    SLICE_X1Y102         FDRE                                         r  ss_drive/sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  ss_drive/sel_reg[0]/Q
                         net (fo=9, routed)           0.121    -0.303    ss_drive/sel_reg_n_0_[0]
    SLICE_X0Y102         LUT4 (Prop_lut4_I2_O)        0.045    -0.258 r  ss_drive/sel[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    ss_drive/sel[1]_i_1_n_0
    SLICE_X0Y102         FDRE                                         r  ss_drive/sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.872    -0.801    ss_drive/clk_out1
    SLICE_X0Y102         FDRE                                         r  ss_drive/sel_reg[1]/C
                         clock pessimism              0.249    -0.552    
                         clock uncertainty            0.074    -0.478    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.092    -0.386    ss_drive/sel_reg[1]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 ss_drive/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.602    -0.562    ss_drive/clk_out1
    SLICE_X1Y88          FDRE                                         r  ss_drive/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  ss_drive/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.313    ss_drive/cnt_reg_n_0_[3]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.205 r  ss_drive/cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.205    ss_drive/cnt_reg[0]_i_2_n_4
    SLICE_X1Y88          FDRE                                         r  ss_drive/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.875    -0.798    ss_drive/clk_out1
    SLICE_X1Y88          FDRE                                         r  ss_drive/cnt_reg[3]/C
                         clock pessimism              0.236    -0.562    
                         clock uncertainty            0.074    -0.488    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.105    -0.383    ss_drive/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 ss_drive/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.602    -0.562    ss_drive/clk_out1
    SLICE_X1Y88          FDRE                                         r  ss_drive/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  ss_drive/cnt_reg[2]/Q
                         net (fo=1, routed)           0.109    -0.312    ss_drive/cnt_reg_n_0_[2]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.201 r  ss_drive/cnt_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.201    ss_drive/cnt_reg[0]_i_2_n_5
    SLICE_X1Y88          FDRE                                         r  ss_drive/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.875    -0.798    ss_drive/clk_out1
    SLICE_X1Y88          FDRE                                         r  ss_drive/cnt_reg[2]/C
                         clock pessimism              0.236    -0.562    
                         clock uncertainty            0.074    -0.488    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.105    -0.383    ss_drive/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ss_drive/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.604    -0.560    ss_drive/clk_out1
    SLICE_X1Y94          FDRE                                         r  ss_drive/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  ss_drive/cnt_reg[27]/Q
                         net (fo=2, routed)           0.119    -0.300    ss_drive/cnt_reg[27]
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.192 r  ss_drive/cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.192    ss_drive/cnt_reg[24]_i_1_n_4
    SLICE_X1Y94          FDRE                                         r  ss_drive/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.877    -0.796    ss_drive/clk_out1
    SLICE_X1Y94          FDRE                                         r  ss_drive/cnt_reg[27]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.074    -0.486    
    SLICE_X1Y94          FDRE (Hold_fdre_C_D)         0.105    -0.381    ss_drive/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ss_drive/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.603    -0.561    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  ss_drive/cnt_reg[11]/Q
                         net (fo=3, routed)           0.120    -0.300    ss_drive/cnt_reg[11]
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.192 r  ss_drive/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.192    ss_drive/cnt_reg[8]_i_1_n_4
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.876    -0.797    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[11]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X1Y90          FDRE (Hold_fdre_C_D)         0.105    -0.382    ss_drive/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ss_drive/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.603    -0.561    ss_drive/clk_out1
    SLICE_X1Y92          FDRE                                         r  ss_drive/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  ss_drive/cnt_reg[19]/Q
                         net (fo=2, routed)           0.120    -0.300    ss_drive/cnt_reg[19]
    SLICE_X1Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.192 r  ss_drive/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.192    ss_drive/cnt_reg[16]_i_1_n_4
    SLICE_X1Y92          FDRE                                         r  ss_drive/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.876    -0.797    ss_drive/clk_out1
    SLICE_X1Y92          FDRE                                         r  ss_drive/cnt_reg[19]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X1Y92          FDRE (Hold_fdre_C_D)         0.105    -0.382    ss_drive/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ss_drive/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.604    -0.560    ss_drive/clk_out1
    SLICE_X1Y93          FDRE                                         r  ss_drive/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  ss_drive/cnt_reg[23]/Q
                         net (fo=2, routed)           0.120    -0.299    ss_drive/cnt_reg[23]
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.191 r  ss_drive/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.191    ss_drive/cnt_reg[20]_i_1_n_4
    SLICE_X1Y93          FDRE                                         r  ss_drive/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.877    -0.796    ss_drive/clk_out1
    SLICE_X1Y93          FDRE                                         r  ss_drive/cnt_reg[23]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.074    -0.486    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.105    -0.381    ss_drive/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ss_drive/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.603    -0.561    ss_drive/clk_out1
    SLICE_X1Y91          FDRE                                         r  ss_drive/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  ss_drive/cnt_reg[15]/Q
                         net (fo=3, routed)           0.120    -0.300    ss_drive/cnt_reg[15]
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.192 r  ss_drive/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.192    ss_drive/cnt_reg[12]_i_1_n_4
    SLICE_X1Y91          FDRE                                         r  ss_drive/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.876    -0.797    ss_drive/clk_out1
    SLICE_X1Y91          FDRE                                         r  ss_drive/cnt_reg[15]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.105    -0.382    ss_drive/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ss_drive/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.602    -0.562    ss_drive/clk_out1
    SLICE_X1Y89          FDRE                                         r  ss_drive/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  ss_drive/cnt_reg[7]/Q
                         net (fo=2, routed)           0.120    -0.301    ss_drive/cnt_reg[7]
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.193 r  ss_drive/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.193    ss_drive/cnt_reg[4]_i_1_n_4
    SLICE_X1Y89          FDRE                                         r  ss_drive/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.875    -0.798    ss_drive/clk_out1
    SLICE_X1Y89          FDRE                                         r  ss_drive/cnt_reg[7]/C
                         clock pessimism              0.236    -0.562    
                         clock uncertainty            0.074    -0.488    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.105    -0.383    ss_drive/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.190    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.837ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.837ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/hold_extended_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.144ns  (logic 1.155ns (22.456%)  route 3.989ns (77.544%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.708    -0.832    ps2_kbd/ps2/CLK
    SLICE_X7Y103         FDRE                                         r  ps2_kbd/ps2/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  ps2_kbd/ps2/q_reg[2]/Q
                         net (fo=55, routed)          2.004     1.628    ps2_kbd/ps2/p_0_in_0[1]
    SLICE_X5Y104         LUT6 (Prop_lut6_I1_O)        0.124     1.752 f  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.650     2.402    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X5Y103         LUT6 (Prop_lut6_I2_O)        0.124     2.526 f  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=10, routed)          0.738     3.264    ps2_kbd/ps2/output_strobe
    SLICE_X1Y102         LUT2 (Prop_lut2_I0_O)        0.119     3.383 f  ps2_kbd/ps2/hold_extended_i_3/O
                         net (fo=2, routed)           0.596     3.979    ps2_kbd/ps2/hold_release0
    SLICE_X6Y103         LUT6 (Prop_lut6_I5_O)        0.332     4.311 r  ps2_kbd/ps2/hold_extended_i_1/O
                         net (fo=1, routed)           0.000     4.311    ps2_kbd/ps2/hold_extended_i_1_n_0
    SLICE_X6Y103         FDRE                                         r  ps2_kbd/ps2/hold_extended_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.587     8.566    ps2_kbd/ps2/CLK
    SLICE_X6Y103         FDRE                                         r  ps2_kbd/ps2/hold_extended_reg/C
                         clock pessimism              0.580     9.146    
                         clock uncertainty           -0.074     9.071    
    SLICE_X6Y103         FDRE (Setup_fdre_C_D)        0.077     9.148    ps2_kbd/ps2/hold_extended_reg
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -4.311    
  -------------------------------------------------------------------
                         slack                                  4.837    

Slack (MET) :             4.844ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/hold_release_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.141ns  (logic 1.155ns (22.469%)  route 3.986ns (77.531%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.708    -0.832    ps2_kbd/ps2/CLK
    SLICE_X7Y103         FDRE                                         r  ps2_kbd/ps2/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  ps2_kbd/ps2/q_reg[2]/Q
                         net (fo=55, routed)          2.004     1.628    ps2_kbd/ps2/p_0_in_0[1]
    SLICE_X5Y104         LUT6 (Prop_lut6_I1_O)        0.124     1.752 f  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.650     2.402    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X5Y103         LUT6 (Prop_lut6_I2_O)        0.124     2.526 f  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=10, routed)          0.738     3.264    ps2_kbd/ps2/output_strobe
    SLICE_X1Y102         LUT2 (Prop_lut2_I0_O)        0.119     3.383 f  ps2_kbd/ps2/hold_extended_i_3/O
                         net (fo=2, routed)           0.593     3.976    ps2_kbd/ps2/hold_release0
    SLICE_X6Y103         LUT6 (Prop_lut6_I5_O)        0.332     4.308 r  ps2_kbd/ps2/hold_release_i_1/O
                         net (fo=1, routed)           0.000     4.308    ps2_kbd/ps2/hold_release_i_1_n_0
    SLICE_X6Y103         FDRE                                         r  ps2_kbd/ps2/hold_release_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.587     8.566    ps2_kbd/ps2/CLK
    SLICE_X6Y103         FDRE                                         r  ps2_kbd/ps2/hold_release_reg/C
                         clock pessimism              0.580     9.146    
                         clock uncertainty           -0.074     9.071    
    SLICE_X6Y103         FDRE (Setup_fdre_C_D)        0.081     9.152    ps2_kbd/ps2/hold_release_reg
  -------------------------------------------------------------------
                         required time                          9.152    
                         arrival time                          -4.308    
  -------------------------------------------------------------------
                         slack                                  4.844    

Slack (MET) :             5.569ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/timer_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 0.952ns (25.766%)  route 2.743ns (74.234%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.725    -0.815    ps2_kbd/ps2/CLK
    SLICE_X7Y98          FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  ps2_kbd/ps2/timer_cnt_reg[3]/Q
                         net (fo=3, routed)           0.832     0.474    ps2_kbd/ps2/timer_cnt_reg[3]
    SLICE_X6Y99          LUT6 (Prop_lut6_I0_O)        0.124     0.598 r  ps2_kbd/ps2/bit_cnt[3]_i_6/O
                         net (fo=1, routed)           0.452     1.050    ps2_kbd/ps2/bit_cnt[3]_i_6_n_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I2_O)        0.124     1.174 r  ps2_kbd/ps2/bit_cnt[3]_i_5/O
                         net (fo=1, routed)           0.671     1.845    ps2_kbd/ps2/bit_cnt[3]_i_5_n_0
    SLICE_X6Y101         LUT6 (Prop_lut6_I5_O)        0.124     1.969 r  ps2_kbd/ps2/bit_cnt[3]_i_3/O
                         net (fo=1, routed)           0.162     2.131    ps2_kbd/ps2/bit_cnt[3]_i_3_n_0
    SLICE_X6Y101         LUT6 (Prop_lut6_I2_O)        0.124     2.255 r  ps2_kbd/ps2/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.625     2.880    ps2_kbd/ps2/bit_cnt[3]_i_1_n_0
    SLICE_X6Y101         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.588     8.567    ps2_kbd/ps2/CLK
    SLICE_X6Y101         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[3]/C
                         clock pessimism              0.480     9.048    
                         clock uncertainty           -0.074     8.973    
    SLICE_X6Y101         FDRE (Setup_fdre_C_R)       -0.524     8.449    ps2_kbd/ps2/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.449    
                         arrival time                          -2.880    
  -------------------------------------------------------------------
                         slack                                  5.569    

Slack (MET) :             5.642ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.038ns  (logic 0.704ns (17.433%)  route 3.334ns (82.567%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.708    -0.832    ps2_kbd/ps2/CLK
    SLICE_X7Y103         FDRE                                         r  ps2_kbd/ps2/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  ps2_kbd/ps2/q_reg[2]/Q
                         net (fo=55, routed)          2.004     1.628    ps2_kbd/ps2/p_0_in_0[1]
    SLICE_X5Y104         LUT6 (Prop_lut6_I1_O)        0.124     1.752 r  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.650     2.402    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X5Y103         LUT6 (Prop_lut6_I2_O)        0.124     2.526 r  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=10, routed)          0.680     3.206    ps2_kbd/ps2/output_strobe
    SLICE_X1Y103         FDRE                                         r  ps2_kbd/ps2/scancode_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.589     8.568    ps2_kbd/ps2/CLK
    SLICE_X1Y103         FDRE                                         r  ps2_kbd/ps2/scancode_reg[4]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.074     9.053    
    SLICE_X1Y103         FDRE (Setup_fdre_C_CE)      -0.205     8.848    ps2_kbd/ps2/scancode_reg[4]
  -------------------------------------------------------------------
                         required time                          8.848    
                         arrival time                          -3.206    
  -------------------------------------------------------------------
                         slack                                  5.642    

Slack (MET) :             5.642ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.038ns  (logic 0.704ns (17.433%)  route 3.334ns (82.567%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.708    -0.832    ps2_kbd/ps2/CLK
    SLICE_X7Y103         FDRE                                         r  ps2_kbd/ps2/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  ps2_kbd/ps2/q_reg[2]/Q
                         net (fo=55, routed)          2.004     1.628    ps2_kbd/ps2/p_0_in_0[1]
    SLICE_X5Y104         LUT6 (Prop_lut6_I1_O)        0.124     1.752 r  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.650     2.402    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X5Y103         LUT6 (Prop_lut6_I2_O)        0.124     2.526 r  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=10, routed)          0.680     3.206    ps2_kbd/ps2/output_strobe
    SLICE_X1Y103         FDRE                                         r  ps2_kbd/ps2/scancode_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.589     8.568    ps2_kbd/ps2/CLK
    SLICE_X1Y103         FDRE                                         r  ps2_kbd/ps2/scancode_reg[6]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.074     9.053    
    SLICE_X1Y103         FDRE (Setup_fdre_C_CE)      -0.205     8.848    ps2_kbd/ps2/scancode_reg[6]
  -------------------------------------------------------------------
                         required time                          8.848    
                         arrival time                          -3.206    
  -------------------------------------------------------------------
                         slack                                  5.642    

Slack (MET) :             5.650ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 0.704ns (17.397%)  route 3.343ns (82.603%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.708    -0.832    ps2_kbd/ps2/CLK
    SLICE_X7Y103         FDRE                                         r  ps2_kbd/ps2/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  ps2_kbd/ps2/q_reg[2]/Q
                         net (fo=55, routed)          2.004     1.628    ps2_kbd/ps2/p_0_in_0[1]
    SLICE_X5Y104         LUT6 (Prop_lut6_I1_O)        0.124     1.752 r  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.650     2.402    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X5Y103         LUT6 (Prop_lut6_I2_O)        0.124     2.526 r  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=10, routed)          0.689     3.215    ps2_kbd/ps2/output_strobe
    SLICE_X5Y102         FDRE                                         r  ps2_kbd/ps2/scancode_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.588     8.567    ps2_kbd/ps2/CLK
    SLICE_X5Y102         FDRE                                         r  ps2_kbd/ps2/scancode_reg[5]/C
                         clock pessimism              0.577     9.144    
                         clock uncertainty           -0.074     9.069    
    SLICE_X5Y102         FDRE (Setup_fdre_C_CE)      -0.205     8.864    ps2_kbd/ps2/scancode_reg[5]
  -------------------------------------------------------------------
                         required time                          8.864    
                         arrival time                          -3.215    
  -------------------------------------------------------------------
                         slack                                  5.650    

Slack (MET) :             5.652ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.314ns  (logic 1.040ns (24.107%)  route 3.274ns (75.893%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.708    -0.832    ps2_kbd/ps2/CLK
    SLICE_X4Y104         FDRE                                         r  ps2_kbd/ps2/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  ps2_kbd/ps2/q_reg[5]/Q
                         net (fo=53, routed)          1.889     1.513    ps2_kbd/ps2/p_0_in_0[4]
    SLICE_X6Y104         LUT6 (Prop_lut6_I2_O)        0.124     1.637 r  ps2_kbd/ps2/scancode[5]_i_9/O
                         net (fo=1, routed)           0.830     2.468    ps2_kbd/ps2/scancode[5]_i_9_n_0
    SLICE_X6Y103         LUT6 (Prop_lut6_I3_O)        0.124     2.592 r  ps2_kbd/ps2/scancode[5]_i_5/O
                         net (fo=1, routed)           0.554     3.146    ps2_kbd/ps2/scancode[5]_i_5_n_0
    SLICE_X5Y102         LUT6 (Prop_lut6_I5_O)        0.124     3.270 r  ps2_kbd/ps2/scancode[5]_i_2/O
                         net (fo=1, routed)           0.000     3.270    ps2_kbd/ps2/scancode[5]_i_2_n_0
    SLICE_X5Y102         MUXF7 (Prop_muxf7_I0_O)      0.212     3.482 r  ps2_kbd/ps2/scancode_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     3.482    ps2_kbd/ps2/p_0_in__0[5]
    SLICE_X5Y102         FDRE                                         r  ps2_kbd/ps2/scancode_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.588     8.567    ps2_kbd/ps2/CLK
    SLICE_X5Y102         FDRE                                         r  ps2_kbd/ps2/scancode_reg[5]/C
                         clock pessimism              0.577     9.144    
                         clock uncertainty           -0.074     9.069    
    SLICE_X5Y102         FDRE (Setup_fdre_C_D)        0.064     9.133    ps2_kbd/ps2/scancode_reg[5]
  -------------------------------------------------------------------
                         required time                          9.133    
                         arrival time                          -3.482    
  -------------------------------------------------------------------
                         slack                                  5.652    

Slack (MET) :             5.652ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 0.704ns (17.411%)  route 3.339ns (82.589%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.708    -0.832    ps2_kbd/ps2/CLK
    SLICE_X7Y103         FDRE                                         r  ps2_kbd/ps2/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  ps2_kbd/ps2/q_reg[2]/Q
                         net (fo=55, routed)          2.004     1.628    ps2_kbd/ps2/p_0_in_0[1]
    SLICE_X5Y104         LUT6 (Prop_lut6_I1_O)        0.124     1.752 r  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.650     2.402    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X5Y103         LUT6 (Prop_lut6_I2_O)        0.124     2.526 r  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=10, routed)          0.685     3.211    ps2_kbd/ps2/output_strobe
    SLICE_X5Y103         FDRE                                         r  ps2_kbd/ps2/scancode_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.587     8.566    ps2_kbd/ps2/CLK
    SLICE_X5Y103         FDRE                                         r  ps2_kbd/ps2/scancode_reg[3]/C
                         clock pessimism              0.577     9.143    
                         clock uncertainty           -0.074     9.068    
    SLICE_X5Y103         FDRE (Setup_fdre_C_CE)      -0.205     8.863    ps2_kbd/ps2/scancode_reg[3]
  -------------------------------------------------------------------
                         required time                          8.863    
                         arrival time                          -3.211    
  -------------------------------------------------------------------
                         slack                                  5.652    

Slack (MET) :             5.659ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/shift_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 0.828ns (19.389%)  route 3.443ns (80.611%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.708    -0.832    ps2_kbd/ps2/CLK
    SLICE_X7Y103         FDRE                                         r  ps2_kbd/ps2/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  ps2_kbd/ps2/q_reg[2]/Q
                         net (fo=55, routed)          2.004     1.628    ps2_kbd/ps2/p_0_in_0[1]
    SLICE_X5Y104         LUT6 (Prop_lut6_I1_O)        0.124     1.752 f  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.650     2.402    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X5Y103         LUT6 (Prop_lut6_I2_O)        0.124     2.526 f  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=10, routed)          0.789     3.314    ps2_kbd/ps2/output_strobe
    SLICE_X5Y104         LUT5 (Prop_lut5_I1_O)        0.124     3.438 r  ps2_kbd/ps2/shift_flag_i_1/O
                         net (fo=1, routed)           0.000     3.438    ps2_kbd/ps2/shift_flag_i_1_n_0
    SLICE_X5Y104         FDRE                                         r  ps2_kbd/ps2/shift_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.587     8.566    ps2_kbd/ps2/CLK
    SLICE_X5Y104         FDRE                                         r  ps2_kbd/ps2/shift_flag_reg/C
                         clock pessimism              0.577     9.143    
                         clock uncertainty           -0.074     9.068    
    SLICE_X5Y104         FDRE (Setup_fdre_C_D)        0.029     9.097    ps2_kbd/ps2/shift_flag_reg
  -------------------------------------------------------------------
                         required time                          9.097    
                         arrival time                          -3.438    
  -------------------------------------------------------------------
                         slack                                  5.659    

Slack (MET) :             5.660ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/timer_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 0.952ns (26.418%)  route 2.652ns (73.582%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.725    -0.815    ps2_kbd/ps2/CLK
    SLICE_X7Y98          FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  ps2_kbd/ps2/timer_cnt_reg[3]/Q
                         net (fo=3, routed)           0.832     0.474    ps2_kbd/ps2/timer_cnt_reg[3]
    SLICE_X6Y99          LUT6 (Prop_lut6_I0_O)        0.124     0.598 r  ps2_kbd/ps2/bit_cnt[3]_i_6/O
                         net (fo=1, routed)           0.452     1.050    ps2_kbd/ps2/bit_cnt[3]_i_6_n_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I2_O)        0.124     1.174 r  ps2_kbd/ps2/bit_cnt[3]_i_5/O
                         net (fo=1, routed)           0.671     1.845    ps2_kbd/ps2/bit_cnt[3]_i_5_n_0
    SLICE_X6Y101         LUT6 (Prop_lut6_I5_O)        0.124     1.969 r  ps2_kbd/ps2/bit_cnt[3]_i_3/O
                         net (fo=1, routed)           0.162     2.131    ps2_kbd/ps2/bit_cnt[3]_i_3_n_0
    SLICE_X6Y101         LUT6 (Prop_lut6_I2_O)        0.124     2.255 r  ps2_kbd/ps2/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.534     2.789    ps2_kbd/ps2/bit_cnt[3]_i_1_n_0
    SLICE_X6Y102         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.588     8.567    ps2_kbd/ps2/CLK
    SLICE_X6Y102         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
                         clock pessimism              0.480     9.048    
                         clock uncertainty           -0.074     8.973    
    SLICE_X6Y102         FDRE (Setup_fdre_C_R)       -0.524     8.449    ps2_kbd/ps2/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.449    
                         arrival time                          -2.789    
  -------------------------------------------------------------------
                         slack                                  5.660    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/timer_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/timer_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.797%)  route 0.133ns (27.203%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.604    -0.560    ps2_kbd/ps2/CLK
    SLICE_X7Y99          FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  ps2_kbd/ps2/timer_cnt_reg[6]/Q
                         net (fo=3, routed)           0.132    -0.287    ps2_kbd/ps2/timer_cnt_reg[6]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.127 r  ps2_kbd/ps2/timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.127    ps2_kbd/ps2/timer_cnt_reg[4]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.073 r  ps2_kbd/ps2/timer_cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.073    ps2_kbd/ps2/timer_cnt_reg[8]_i_1_n_7
    SLICE_X7Y100         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.868    -0.804    ps2_kbd/ps2/CLK
    SLICE_X7Y100         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[8]/C
                         clock pessimism              0.509    -0.295    
                         clock uncertainty            0.074    -0.221    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105    -0.116    ps2_kbd/ps2/timer_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/timer_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/timer_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.397%)  route 0.133ns (26.603%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.604    -0.560    ps2_kbd/ps2/CLK
    SLICE_X7Y99          FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  ps2_kbd/ps2/timer_cnt_reg[6]/Q
                         net (fo=3, routed)           0.132    -0.287    ps2_kbd/ps2/timer_cnt_reg[6]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.127 r  ps2_kbd/ps2/timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.127    ps2_kbd/ps2/timer_cnt_reg[4]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.062 r  ps2_kbd/ps2/timer_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.062    ps2_kbd/ps2/timer_cnt_reg[8]_i_1_n_5
    SLICE_X7Y100         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.868    -0.804    ps2_kbd/ps2/CLK
    SLICE_X7Y100         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[10]/C
                         clock pessimism              0.509    -0.295    
                         clock uncertainty            0.074    -0.221    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105    -0.116    ps2_kbd/ps2/timer_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/timer_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/timer_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.667%)  route 0.133ns (25.333%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.604    -0.560    ps2_kbd/ps2/CLK
    SLICE_X7Y99          FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  ps2_kbd/ps2/timer_cnt_reg[6]/Q
                         net (fo=3, routed)           0.132    -0.287    ps2_kbd/ps2/timer_cnt_reg[6]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.127 r  ps2_kbd/ps2/timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.127    ps2_kbd/ps2/timer_cnt_reg[4]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.037 r  ps2_kbd/ps2/timer_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.037    ps2_kbd/ps2/timer_cnt_reg[8]_i_1_n_4
    SLICE_X7Y100         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.868    -0.804    ps2_kbd/ps2/CLK
    SLICE_X7Y100         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[11]/C
                         clock pessimism              0.509    -0.295    
                         clock uncertainty            0.074    -0.221    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105    -0.116    ps2_kbd/ps2/timer_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/timer_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/timer_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.667%)  route 0.133ns (25.333%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.604    -0.560    ps2_kbd/ps2/CLK
    SLICE_X7Y99          FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  ps2_kbd/ps2/timer_cnt_reg[6]/Q
                         net (fo=3, routed)           0.132    -0.287    ps2_kbd/ps2/timer_cnt_reg[6]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.127 r  ps2_kbd/ps2/timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.127    ps2_kbd/ps2/timer_cnt_reg[4]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.037 r  ps2_kbd/ps2/timer_cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.037    ps2_kbd/ps2/timer_cnt_reg[8]_i_1_n_6
    SLICE_X7Y100         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.868    -0.804    ps2_kbd/ps2/CLK
    SLICE_X7Y100         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[9]/C
                         clock pessimism              0.509    -0.295    
                         clock uncertainty            0.074    -0.221    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105    -0.116    ps2_kbd/ps2/timer_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/timer_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/timer_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.394ns (74.811%)  route 0.133ns (25.189%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.604    -0.560    ps2_kbd/ps2/CLK
    SLICE_X7Y99          FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  ps2_kbd/ps2/timer_cnt_reg[6]/Q
                         net (fo=3, routed)           0.132    -0.287    ps2_kbd/ps2/timer_cnt_reg[6]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.127 r  ps2_kbd/ps2/timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.127    ps2_kbd/ps2/timer_cnt_reg[4]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.088 r  ps2_kbd/ps2/timer_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.088    ps2_kbd/ps2/timer_cnt_reg[8]_i_1_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.034 r  ps2_kbd/ps2/timer_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.034    ps2_kbd/ps2/timer_cnt_reg[12]_i_1_n_7
    SLICE_X7Y101         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.868    -0.804    ps2_kbd/ps2/CLK
    SLICE_X7Y101         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[12]/C
                         clock pessimism              0.509    -0.295    
                         clock uncertainty            0.074    -0.221    
    SLICE_X7Y101         FDRE (Hold_fdre_C_D)         0.105    -0.116    ps2_kbd/ps2/timer_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_data_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.597    -0.567    ps2_kbd/ps2/CLK
    SLICE_X6Y104         FDPE                                         r  ps2_kbd/ps2/ps2_data_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDPE (Prop_fdpe_C_Q)         0.164    -0.403 r  ps2_kbd/ps2/ps2_data_s_reg/Q
                         net (fo=1, routed)           0.116    -0.287    ps2_kbd/ps2/ps2_data_s
    SLICE_X7Y104         FDRE                                         r  ps2_kbd/ps2/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.867    -0.805    ps2_kbd/ps2/CLK
    SLICE_X7Y104         FDRE                                         r  ps2_kbd/ps2/q_reg[10]/C
                         clock pessimism              0.251    -0.554    
                         clock uncertainty            0.074    -0.480    
    SLICE_X7Y104         FDRE (Hold_fdre_C_D)         0.070    -0.410    ps2_kbd/ps2/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (76.997%)  route 0.068ns (23.003%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.598    -0.566    ps2_kbd/ps2/CLK
    SLICE_X7Y102         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/Q
                         net (fo=2, routed)           0.068    -0.370    ps2_kbd/ps2/FSM_onehot_st_reg_n_0_[3]
    SLICE_X7Y102         LUT4 (Prop_lut4_I3_O)        0.099    -0.271 r  ps2_kbd/ps2/FSM_onehot_st[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    ps2_kbd/ps2/FSM_onehot_st[0]_i_1_n_0
    SLICE_X7Y102         FDSE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.868    -0.804    ps2_kbd/ps2/CLK
    SLICE_X7Y102         FDSE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[0]/C
                         clock pessimism              0.238    -0.566    
                         clock uncertainty            0.074    -0.492    
    SLICE_X7Y102         FDSE (Hold_fdse_C_D)         0.092    -0.400    ps2_kbd/ps2/FSM_onehot_st_reg[0]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.344%)  route 0.157ns (52.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.597    -0.567    ps2_kbd/ps2/CLK
    SLICE_X7Y104         FDRE                                         r  ps2_kbd/ps2/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  ps2_kbd/ps2/q_reg[10]/Q
                         net (fo=1, routed)           0.157    -0.269    ps2_kbd/ps2/p_9_in
    SLICE_X4Y104         FDRE                                         r  ps2_kbd/ps2/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.867    -0.805    ps2_kbd/ps2/CLK
    SLICE_X4Y104         FDRE                                         r  ps2_kbd/ps2/q_reg[9]/C
                         clock pessimism              0.254    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X4Y104         FDRE (Hold_fdre_C_D)         0.072    -0.405    ps2_kbd/ps2/q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_clk_d_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.480%)  route 0.126ns (43.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.569    -0.595    ps2_kbd/ps2/CLK
    SLICE_X8Y104         FDPE                                         r  ps2_kbd/ps2/ps2_clk_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDPE (Prop_fdpe_C_Q)         0.164    -0.431 r  ps2_kbd/ps2/ps2_clk_d_reg/Q
                         net (fo=5, routed)           0.126    -0.305    ps2_kbd/ps2/ps2_clk_d
    SLICE_X8Y102         FDPE                                         r  ps2_kbd/ps2/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.841    -0.832    ps2_kbd/ps2/CLK
    SLICE_X8Y102         FDPE                                         r  ps2_kbd/ps2/ps2_clk_s_reg/C
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.074    -0.504    
    SLICE_X8Y102         FDPE (Hold_fdpe_C_D)         0.059    -0.445    ps2_kbd/ps2/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.598    -0.566    ps2_kbd/ps2/CLK
    SLICE_X7Y102         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  ps2_kbd/ps2/FSM_onehot_st_reg[2]/Q
                         net (fo=2, routed)           0.156    -0.269    ps2_kbd/ps2/FSM_onehot_st_reg_n_0_[2]
    SLICE_X7Y102         LUT3 (Prop_lut3_I1_O)        0.042    -0.227 r  ps2_kbd/ps2/FSM_onehot_st[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    ps2_kbd/ps2/FSM_onehot_st[3]_i_1_n_0
    SLICE_X7Y102         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.868    -0.804    ps2_kbd/ps2/CLK
    SLICE_X7Y102         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
                         clock pessimism              0.238    -0.566    
                         clock uncertainty            0.074    -0.492    
    SLICE_X7Y102         FDRE (Hold_fdre_C_D)         0.107    -0.385    ps2_kbd/ps2/FSM_onehot_st_reg[3]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.158    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.621ns  (required time - arrival time)
  Source:                 ss_drive/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.876ns  (logic 1.692ns (34.703%)  route 3.184ns (65.297%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.723    -0.817    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  ss_drive/cnt_reg[9]/Q
                         net (fo=3, routed)           0.964     0.603    ss_drive/cnt_reg[9]
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     0.727 r  ss_drive/cnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.727    ss_drive/cnt1_carry_i_5_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.125 r  ss_drive/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.125    ss_drive/cnt1_carry_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  ss_drive/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.239    ss_drive/cnt1_carry__0_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.353 r  ss_drive/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.353    ss_drive/cnt1_carry__1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.510 f  ss_drive/cnt1_carry__2/CO[1]
                         net (fo=4, routed)           1.026     2.536    ss_drive/cnt1
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.329     2.865 r  ss_drive/cnt[0]_i_1/O
                         net (fo=32, routed)          1.194     4.059    ss_drive/cnt[0]_i_1_n_0
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.603     8.583    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[10]/C
                         clock pessimism              0.600     9.183    
                         clock uncertainty           -0.074     9.109    
    SLICE_X1Y90          FDRE (Setup_fdre_C_R)       -0.429     8.680    ss_drive/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          8.680    
                         arrival time                          -4.059    
  -------------------------------------------------------------------
                         slack                                  4.621    

Slack (MET) :             4.621ns  (required time - arrival time)
  Source:                 ss_drive/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.876ns  (logic 1.692ns (34.703%)  route 3.184ns (65.297%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.723    -0.817    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  ss_drive/cnt_reg[9]/Q
                         net (fo=3, routed)           0.964     0.603    ss_drive/cnt_reg[9]
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     0.727 r  ss_drive/cnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.727    ss_drive/cnt1_carry_i_5_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.125 r  ss_drive/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.125    ss_drive/cnt1_carry_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  ss_drive/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.239    ss_drive/cnt1_carry__0_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.353 r  ss_drive/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.353    ss_drive/cnt1_carry__1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.510 f  ss_drive/cnt1_carry__2/CO[1]
                         net (fo=4, routed)           1.026     2.536    ss_drive/cnt1
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.329     2.865 r  ss_drive/cnt[0]_i_1/O
                         net (fo=32, routed)          1.194     4.059    ss_drive/cnt[0]_i_1_n_0
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.603     8.583    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[11]/C
                         clock pessimism              0.600     9.183    
                         clock uncertainty           -0.074     9.109    
    SLICE_X1Y90          FDRE (Setup_fdre_C_R)       -0.429     8.680    ss_drive/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          8.680    
                         arrival time                          -4.059    
  -------------------------------------------------------------------
                         slack                                  4.621    

Slack (MET) :             4.621ns  (required time - arrival time)
  Source:                 ss_drive/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.876ns  (logic 1.692ns (34.703%)  route 3.184ns (65.297%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.723    -0.817    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  ss_drive/cnt_reg[9]/Q
                         net (fo=3, routed)           0.964     0.603    ss_drive/cnt_reg[9]
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     0.727 r  ss_drive/cnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.727    ss_drive/cnt1_carry_i_5_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.125 r  ss_drive/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.125    ss_drive/cnt1_carry_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  ss_drive/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.239    ss_drive/cnt1_carry__0_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.353 r  ss_drive/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.353    ss_drive/cnt1_carry__1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.510 f  ss_drive/cnt1_carry__2/CO[1]
                         net (fo=4, routed)           1.026     2.536    ss_drive/cnt1
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.329     2.865 r  ss_drive/cnt[0]_i_1/O
                         net (fo=32, routed)          1.194     4.059    ss_drive/cnt[0]_i_1_n_0
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.603     8.583    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[8]/C
                         clock pessimism              0.600     9.183    
                         clock uncertainty           -0.074     9.109    
    SLICE_X1Y90          FDRE (Setup_fdre_C_R)       -0.429     8.680    ss_drive/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          8.680    
                         arrival time                          -4.059    
  -------------------------------------------------------------------
                         slack                                  4.621    

Slack (MET) :             4.621ns  (required time - arrival time)
  Source:                 ss_drive/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.876ns  (logic 1.692ns (34.703%)  route 3.184ns (65.297%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.723    -0.817    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  ss_drive/cnt_reg[9]/Q
                         net (fo=3, routed)           0.964     0.603    ss_drive/cnt_reg[9]
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     0.727 r  ss_drive/cnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.727    ss_drive/cnt1_carry_i_5_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.125 r  ss_drive/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.125    ss_drive/cnt1_carry_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  ss_drive/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.239    ss_drive/cnt1_carry__0_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.353 r  ss_drive/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.353    ss_drive/cnt1_carry__1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.510 f  ss_drive/cnt1_carry__2/CO[1]
                         net (fo=4, routed)           1.026     2.536    ss_drive/cnt1
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.329     2.865 r  ss_drive/cnt[0]_i_1/O
                         net (fo=32, routed)          1.194     4.059    ss_drive/cnt[0]_i_1_n_0
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.603     8.583    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[9]/C
                         clock pessimism              0.600     9.183    
                         clock uncertainty           -0.074     9.109    
    SLICE_X1Y90          FDRE (Setup_fdre_C_R)       -0.429     8.680    ss_drive/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          8.680    
                         arrival time                          -4.059    
  -------------------------------------------------------------------
                         slack                                  4.621    

Slack (MET) :             4.738ns  (required time - arrival time)
  Source:                 ss_drive/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 1.692ns (35.736%)  route 3.043ns (64.264%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.723    -0.817    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  ss_drive/cnt_reg[9]/Q
                         net (fo=3, routed)           0.964     0.603    ss_drive/cnt_reg[9]
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     0.727 r  ss_drive/cnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.727    ss_drive/cnt1_carry_i_5_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.125 r  ss_drive/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.125    ss_drive/cnt1_carry_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  ss_drive/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.239    ss_drive/cnt1_carry__0_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.353 r  ss_drive/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.353    ss_drive/cnt1_carry__1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.510 f  ss_drive/cnt1_carry__2/CO[1]
                         net (fo=4, routed)           1.026     2.536    ss_drive/cnt1
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.329     2.865 r  ss_drive/cnt[0]_i_1/O
                         net (fo=32, routed)          1.053     3.918    ss_drive/cnt[0]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  ss_drive/cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.604     8.584    ss_drive/clk_out1
    SLICE_X1Y91          FDRE                                         r  ss_drive/cnt_reg[12]/C
                         clock pessimism              0.575     9.159    
                         clock uncertainty           -0.074     9.085    
    SLICE_X1Y91          FDRE (Setup_fdre_C_R)       -0.429     8.656    ss_drive/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          8.656    
                         arrival time                          -3.918    
  -------------------------------------------------------------------
                         slack                                  4.738    

Slack (MET) :             4.738ns  (required time - arrival time)
  Source:                 ss_drive/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 1.692ns (35.736%)  route 3.043ns (64.264%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.723    -0.817    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  ss_drive/cnt_reg[9]/Q
                         net (fo=3, routed)           0.964     0.603    ss_drive/cnt_reg[9]
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     0.727 r  ss_drive/cnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.727    ss_drive/cnt1_carry_i_5_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.125 r  ss_drive/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.125    ss_drive/cnt1_carry_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  ss_drive/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.239    ss_drive/cnt1_carry__0_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.353 r  ss_drive/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.353    ss_drive/cnt1_carry__1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.510 f  ss_drive/cnt1_carry__2/CO[1]
                         net (fo=4, routed)           1.026     2.536    ss_drive/cnt1
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.329     2.865 r  ss_drive/cnt[0]_i_1/O
                         net (fo=32, routed)          1.053     3.918    ss_drive/cnt[0]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  ss_drive/cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.604     8.584    ss_drive/clk_out1
    SLICE_X1Y91          FDRE                                         r  ss_drive/cnt_reg[13]/C
                         clock pessimism              0.575     9.159    
                         clock uncertainty           -0.074     9.085    
    SLICE_X1Y91          FDRE (Setup_fdre_C_R)       -0.429     8.656    ss_drive/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          8.656    
                         arrival time                          -3.918    
  -------------------------------------------------------------------
                         slack                                  4.738    

Slack (MET) :             4.738ns  (required time - arrival time)
  Source:                 ss_drive/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 1.692ns (35.736%)  route 3.043ns (64.264%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.723    -0.817    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  ss_drive/cnt_reg[9]/Q
                         net (fo=3, routed)           0.964     0.603    ss_drive/cnt_reg[9]
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     0.727 r  ss_drive/cnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.727    ss_drive/cnt1_carry_i_5_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.125 r  ss_drive/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.125    ss_drive/cnt1_carry_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  ss_drive/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.239    ss_drive/cnt1_carry__0_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.353 r  ss_drive/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.353    ss_drive/cnt1_carry__1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.510 f  ss_drive/cnt1_carry__2/CO[1]
                         net (fo=4, routed)           1.026     2.536    ss_drive/cnt1
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.329     2.865 r  ss_drive/cnt[0]_i_1/O
                         net (fo=32, routed)          1.053     3.918    ss_drive/cnt[0]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  ss_drive/cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.604     8.584    ss_drive/clk_out1
    SLICE_X1Y91          FDRE                                         r  ss_drive/cnt_reg[14]/C
                         clock pessimism              0.575     9.159    
                         clock uncertainty           -0.074     9.085    
    SLICE_X1Y91          FDRE (Setup_fdre_C_R)       -0.429     8.656    ss_drive/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          8.656    
                         arrival time                          -3.918    
  -------------------------------------------------------------------
                         slack                                  4.738    

Slack (MET) :             4.738ns  (required time - arrival time)
  Source:                 ss_drive/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 1.692ns (35.736%)  route 3.043ns (64.264%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.723    -0.817    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  ss_drive/cnt_reg[9]/Q
                         net (fo=3, routed)           0.964     0.603    ss_drive/cnt_reg[9]
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     0.727 r  ss_drive/cnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.727    ss_drive/cnt1_carry_i_5_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.125 r  ss_drive/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.125    ss_drive/cnt1_carry_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  ss_drive/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.239    ss_drive/cnt1_carry__0_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.353 r  ss_drive/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.353    ss_drive/cnt1_carry__1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.510 f  ss_drive/cnt1_carry__2/CO[1]
                         net (fo=4, routed)           1.026     2.536    ss_drive/cnt1
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.329     2.865 r  ss_drive/cnt[0]_i_1/O
                         net (fo=32, routed)          1.053     3.918    ss_drive/cnt[0]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  ss_drive/cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.604     8.584    ss_drive/clk_out1
    SLICE_X1Y91          FDRE                                         r  ss_drive/cnt_reg[15]/C
                         clock pessimism              0.575     9.159    
                         clock uncertainty           -0.074     9.085    
    SLICE_X1Y91          FDRE (Setup_fdre_C_R)       -0.429     8.656    ss_drive/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          8.656    
                         arrival time                          -3.918    
  -------------------------------------------------------------------
                         slack                                  4.738    

Slack (MET) :             4.835ns  (required time - arrival time)
  Source:                 ss_drive/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.636ns  (logic 1.692ns (36.498%)  route 2.944ns (63.502%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.723    -0.817    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  ss_drive/cnt_reg[9]/Q
                         net (fo=3, routed)           0.964     0.603    ss_drive/cnt_reg[9]
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     0.727 r  ss_drive/cnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.727    ss_drive/cnt1_carry_i_5_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.125 r  ss_drive/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.125    ss_drive/cnt1_carry_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  ss_drive/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.239    ss_drive/cnt1_carry__0_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.353 r  ss_drive/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.353    ss_drive/cnt1_carry__1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.510 f  ss_drive/cnt1_carry__2/CO[1]
                         net (fo=4, routed)           1.026     2.536    ss_drive/cnt1
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.329     2.865 r  ss_drive/cnt[0]_i_1/O
                         net (fo=32, routed)          0.954     3.819    ss_drive/cnt[0]_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  ss_drive/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.602     8.582    ss_drive/clk_out1
    SLICE_X1Y88          FDRE                                         r  ss_drive/cnt_reg[0]/C
                         clock pessimism              0.575     9.157    
                         clock uncertainty           -0.074     9.083    
    SLICE_X1Y88          FDRE (Setup_fdre_C_R)       -0.429     8.654    ss_drive/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.654    
                         arrival time                          -3.819    
  -------------------------------------------------------------------
                         slack                                  4.835    

Slack (MET) :             4.835ns  (required time - arrival time)
  Source:                 ss_drive/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.636ns  (logic 1.692ns (36.498%)  route 2.944ns (63.502%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.723    -0.817    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  ss_drive/cnt_reg[9]/Q
                         net (fo=3, routed)           0.964     0.603    ss_drive/cnt_reg[9]
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     0.727 r  ss_drive/cnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.727    ss_drive/cnt1_carry_i_5_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.125 r  ss_drive/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.125    ss_drive/cnt1_carry_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  ss_drive/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.239    ss_drive/cnt1_carry__0_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.353 r  ss_drive/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.353    ss_drive/cnt1_carry__1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.510 f  ss_drive/cnt1_carry__2/CO[1]
                         net (fo=4, routed)           1.026     2.536    ss_drive/cnt1
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.329     2.865 r  ss_drive/cnt[0]_i_1/O
                         net (fo=32, routed)          0.954     3.819    ss_drive/cnt[0]_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  ss_drive/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          1.602     8.582    ss_drive/clk_out1
    SLICE_X1Y88          FDRE                                         r  ss_drive/cnt_reg[1]/C
                         clock pessimism              0.575     9.157    
                         clock uncertainty           -0.074     9.083    
    SLICE_X1Y88          FDRE (Setup_fdre_C_R)       -0.429     8.654    ss_drive/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.654    
                         arrival time                          -3.819    
  -------------------------------------------------------------------
                         slack                                  4.835    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 ss_drive/sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/sel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.190ns (61.073%)  route 0.121ns (38.928%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.599    -0.565    ss_drive/clk_out1
    SLICE_X1Y102         FDRE                                         r  ss_drive/sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  ss_drive/sel_reg[0]/Q
                         net (fo=9, routed)           0.121    -0.303    ss_drive/sel_reg_n_0_[0]
    SLICE_X0Y102         LUT5 (Prop_lut5_I3_O)        0.049    -0.254 r  ss_drive/sel[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    ss_drive/sel[2]_i_1_n_0
    SLICE_X0Y102         FDRE                                         r  ss_drive/sel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.872    -0.801    ss_drive/clk_out1
    SLICE_X0Y102         FDRE                                         r  ss_drive/sel_reg[2]/C
                         clock pessimism              0.249    -0.552    
                         clock uncertainty            0.074    -0.478    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.107    -0.371    ss_drive/sel_reg[2]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 ss_drive/sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/sel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.565%)  route 0.121ns (39.435%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.599    -0.565    ss_drive/clk_out1
    SLICE_X1Y102         FDRE                                         r  ss_drive/sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  ss_drive/sel_reg[0]/Q
                         net (fo=9, routed)           0.121    -0.303    ss_drive/sel_reg_n_0_[0]
    SLICE_X0Y102         LUT4 (Prop_lut4_I2_O)        0.045    -0.258 r  ss_drive/sel[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    ss_drive/sel[1]_i_1_n_0
    SLICE_X0Y102         FDRE                                         r  ss_drive/sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.872    -0.801    ss_drive/clk_out1
    SLICE_X0Y102         FDRE                                         r  ss_drive/sel_reg[1]/C
                         clock pessimism              0.249    -0.552    
                         clock uncertainty            0.074    -0.478    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.092    -0.386    ss_drive/sel_reg[1]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 ss_drive/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.602    -0.562    ss_drive/clk_out1
    SLICE_X1Y88          FDRE                                         r  ss_drive/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  ss_drive/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.313    ss_drive/cnt_reg_n_0_[3]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.205 r  ss_drive/cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.205    ss_drive/cnt_reg[0]_i_2_n_4
    SLICE_X1Y88          FDRE                                         r  ss_drive/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.875    -0.798    ss_drive/clk_out1
    SLICE_X1Y88          FDRE                                         r  ss_drive/cnt_reg[3]/C
                         clock pessimism              0.236    -0.562    
                         clock uncertainty            0.074    -0.488    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.105    -0.383    ss_drive/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 ss_drive/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.602    -0.562    ss_drive/clk_out1
    SLICE_X1Y88          FDRE                                         r  ss_drive/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  ss_drive/cnt_reg[2]/Q
                         net (fo=1, routed)           0.109    -0.312    ss_drive/cnt_reg_n_0_[2]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.201 r  ss_drive/cnt_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.201    ss_drive/cnt_reg[0]_i_2_n_5
    SLICE_X1Y88          FDRE                                         r  ss_drive/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.875    -0.798    ss_drive/clk_out1
    SLICE_X1Y88          FDRE                                         r  ss_drive/cnt_reg[2]/C
                         clock pessimism              0.236    -0.562    
                         clock uncertainty            0.074    -0.488    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.105    -0.383    ss_drive/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ss_drive/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.604    -0.560    ss_drive/clk_out1
    SLICE_X1Y94          FDRE                                         r  ss_drive/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  ss_drive/cnt_reg[27]/Q
                         net (fo=2, routed)           0.119    -0.300    ss_drive/cnt_reg[27]
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.192 r  ss_drive/cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.192    ss_drive/cnt_reg[24]_i_1_n_4
    SLICE_X1Y94          FDRE                                         r  ss_drive/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.877    -0.796    ss_drive/clk_out1
    SLICE_X1Y94          FDRE                                         r  ss_drive/cnt_reg[27]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.074    -0.486    
    SLICE_X1Y94          FDRE (Hold_fdre_C_D)         0.105    -0.381    ss_drive/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ss_drive/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.603    -0.561    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  ss_drive/cnt_reg[11]/Q
                         net (fo=3, routed)           0.120    -0.300    ss_drive/cnt_reg[11]
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.192 r  ss_drive/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.192    ss_drive/cnt_reg[8]_i_1_n_4
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.876    -0.797    ss_drive/clk_out1
    SLICE_X1Y90          FDRE                                         r  ss_drive/cnt_reg[11]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X1Y90          FDRE (Hold_fdre_C_D)         0.105    -0.382    ss_drive/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ss_drive/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.603    -0.561    ss_drive/clk_out1
    SLICE_X1Y92          FDRE                                         r  ss_drive/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  ss_drive/cnt_reg[19]/Q
                         net (fo=2, routed)           0.120    -0.300    ss_drive/cnt_reg[19]
    SLICE_X1Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.192 r  ss_drive/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.192    ss_drive/cnt_reg[16]_i_1_n_4
    SLICE_X1Y92          FDRE                                         r  ss_drive/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.876    -0.797    ss_drive/clk_out1
    SLICE_X1Y92          FDRE                                         r  ss_drive/cnt_reg[19]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X1Y92          FDRE (Hold_fdre_C_D)         0.105    -0.382    ss_drive/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ss_drive/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.604    -0.560    ss_drive/clk_out1
    SLICE_X1Y93          FDRE                                         r  ss_drive/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  ss_drive/cnt_reg[23]/Q
                         net (fo=2, routed)           0.120    -0.299    ss_drive/cnt_reg[23]
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.191 r  ss_drive/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.191    ss_drive/cnt_reg[20]_i_1_n_4
    SLICE_X1Y93          FDRE                                         r  ss_drive/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.877    -0.796    ss_drive/clk_out1
    SLICE_X1Y93          FDRE                                         r  ss_drive/cnt_reg[23]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.074    -0.486    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.105    -0.381    ss_drive/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ss_drive/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.603    -0.561    ss_drive/clk_out1
    SLICE_X1Y91          FDRE                                         r  ss_drive/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  ss_drive/cnt_reg[15]/Q
                         net (fo=3, routed)           0.120    -0.300    ss_drive/cnt_reg[15]
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.192 r  ss_drive/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.192    ss_drive/cnt_reg[12]_i_1_n_4
    SLICE_X1Y91          FDRE                                         r  ss_drive/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.876    -0.797    ss_drive/clk_out1
    SLICE_X1Y91          FDRE                                         r  ss_drive/cnt_reg[15]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.105    -0.382    ss_drive/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ss_drive/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_drive/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.602    -0.562    ss_drive/clk_out1
    SLICE_X1Y89          FDRE                                         r  ss_drive/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  ss_drive/cnt_reg[7]/Q
                         net (fo=2, routed)           0.120    -0.301    ss_drive/cnt_reg[7]
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.193 r  ss_drive/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.193    ss_drive/cnt_reg[4]_i_1_n_4
    SLICE_X1Y89          FDRE                                         r  ss_drive/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout1_buf/O
                         net (fo=35, routed)          0.875    -0.798    ss_drive/clk_out1
    SLICE_X1Y89          FDRE                                         r  ss_drive/cnt_reg[7]/C
                         clock pessimism              0.236    -0.562    
                         clock uncertainty            0.074    -0.488    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.105    -0.383    ss_drive/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.190    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.837ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.837ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/hold_extended_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.144ns  (logic 1.155ns (22.456%)  route 3.989ns (77.544%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.708    -0.832    ps2_kbd/ps2/CLK
    SLICE_X7Y103         FDRE                                         r  ps2_kbd/ps2/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  ps2_kbd/ps2/q_reg[2]/Q
                         net (fo=55, routed)          2.004     1.628    ps2_kbd/ps2/p_0_in_0[1]
    SLICE_X5Y104         LUT6 (Prop_lut6_I1_O)        0.124     1.752 f  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.650     2.402    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X5Y103         LUT6 (Prop_lut6_I2_O)        0.124     2.526 f  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=10, routed)          0.738     3.264    ps2_kbd/ps2/output_strobe
    SLICE_X1Y102         LUT2 (Prop_lut2_I0_O)        0.119     3.383 f  ps2_kbd/ps2/hold_extended_i_3/O
                         net (fo=2, routed)           0.596     3.979    ps2_kbd/ps2/hold_release0
    SLICE_X6Y103         LUT6 (Prop_lut6_I5_O)        0.332     4.311 r  ps2_kbd/ps2/hold_extended_i_1/O
                         net (fo=1, routed)           0.000     4.311    ps2_kbd/ps2/hold_extended_i_1_n_0
    SLICE_X6Y103         FDRE                                         r  ps2_kbd/ps2/hold_extended_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.587     8.566    ps2_kbd/ps2/CLK
    SLICE_X6Y103         FDRE                                         r  ps2_kbd/ps2/hold_extended_reg/C
                         clock pessimism              0.580     9.146    
                         clock uncertainty           -0.074     9.071    
    SLICE_X6Y103         FDRE (Setup_fdre_C_D)        0.077     9.148    ps2_kbd/ps2/hold_extended_reg
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -4.311    
  -------------------------------------------------------------------
                         slack                                  4.837    

Slack (MET) :             4.844ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/hold_release_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.141ns  (logic 1.155ns (22.469%)  route 3.986ns (77.531%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.708    -0.832    ps2_kbd/ps2/CLK
    SLICE_X7Y103         FDRE                                         r  ps2_kbd/ps2/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  ps2_kbd/ps2/q_reg[2]/Q
                         net (fo=55, routed)          2.004     1.628    ps2_kbd/ps2/p_0_in_0[1]
    SLICE_X5Y104         LUT6 (Prop_lut6_I1_O)        0.124     1.752 f  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.650     2.402    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X5Y103         LUT6 (Prop_lut6_I2_O)        0.124     2.526 f  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=10, routed)          0.738     3.264    ps2_kbd/ps2/output_strobe
    SLICE_X1Y102         LUT2 (Prop_lut2_I0_O)        0.119     3.383 f  ps2_kbd/ps2/hold_extended_i_3/O
                         net (fo=2, routed)           0.593     3.976    ps2_kbd/ps2/hold_release0
    SLICE_X6Y103         LUT6 (Prop_lut6_I5_O)        0.332     4.308 r  ps2_kbd/ps2/hold_release_i_1/O
                         net (fo=1, routed)           0.000     4.308    ps2_kbd/ps2/hold_release_i_1_n_0
    SLICE_X6Y103         FDRE                                         r  ps2_kbd/ps2/hold_release_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.587     8.566    ps2_kbd/ps2/CLK
    SLICE_X6Y103         FDRE                                         r  ps2_kbd/ps2/hold_release_reg/C
                         clock pessimism              0.580     9.146    
                         clock uncertainty           -0.074     9.071    
    SLICE_X6Y103         FDRE (Setup_fdre_C_D)        0.081     9.152    ps2_kbd/ps2/hold_release_reg
  -------------------------------------------------------------------
                         required time                          9.152    
                         arrival time                          -4.308    
  -------------------------------------------------------------------
                         slack                                  4.844    

Slack (MET) :             5.569ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/timer_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 0.952ns (25.766%)  route 2.743ns (74.234%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.725    -0.815    ps2_kbd/ps2/CLK
    SLICE_X7Y98          FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  ps2_kbd/ps2/timer_cnt_reg[3]/Q
                         net (fo=3, routed)           0.832     0.474    ps2_kbd/ps2/timer_cnt_reg[3]
    SLICE_X6Y99          LUT6 (Prop_lut6_I0_O)        0.124     0.598 r  ps2_kbd/ps2/bit_cnt[3]_i_6/O
                         net (fo=1, routed)           0.452     1.050    ps2_kbd/ps2/bit_cnt[3]_i_6_n_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I2_O)        0.124     1.174 r  ps2_kbd/ps2/bit_cnt[3]_i_5/O
                         net (fo=1, routed)           0.671     1.845    ps2_kbd/ps2/bit_cnt[3]_i_5_n_0
    SLICE_X6Y101         LUT6 (Prop_lut6_I5_O)        0.124     1.969 r  ps2_kbd/ps2/bit_cnt[3]_i_3/O
                         net (fo=1, routed)           0.162     2.131    ps2_kbd/ps2/bit_cnt[3]_i_3_n_0
    SLICE_X6Y101         LUT6 (Prop_lut6_I2_O)        0.124     2.255 r  ps2_kbd/ps2/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.625     2.880    ps2_kbd/ps2/bit_cnt[3]_i_1_n_0
    SLICE_X6Y101         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.588     8.567    ps2_kbd/ps2/CLK
    SLICE_X6Y101         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[3]/C
                         clock pessimism              0.480     9.048    
                         clock uncertainty           -0.074     8.973    
    SLICE_X6Y101         FDRE (Setup_fdre_C_R)       -0.524     8.449    ps2_kbd/ps2/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.449    
                         arrival time                          -2.880    
  -------------------------------------------------------------------
                         slack                                  5.569    

Slack (MET) :             5.642ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.038ns  (logic 0.704ns (17.433%)  route 3.334ns (82.567%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.708    -0.832    ps2_kbd/ps2/CLK
    SLICE_X7Y103         FDRE                                         r  ps2_kbd/ps2/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  ps2_kbd/ps2/q_reg[2]/Q
                         net (fo=55, routed)          2.004     1.628    ps2_kbd/ps2/p_0_in_0[1]
    SLICE_X5Y104         LUT6 (Prop_lut6_I1_O)        0.124     1.752 r  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.650     2.402    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X5Y103         LUT6 (Prop_lut6_I2_O)        0.124     2.526 r  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=10, routed)          0.680     3.206    ps2_kbd/ps2/output_strobe
    SLICE_X1Y103         FDRE                                         r  ps2_kbd/ps2/scancode_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.589     8.568    ps2_kbd/ps2/CLK
    SLICE_X1Y103         FDRE                                         r  ps2_kbd/ps2/scancode_reg[4]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.074     9.053    
    SLICE_X1Y103         FDRE (Setup_fdre_C_CE)      -0.205     8.848    ps2_kbd/ps2/scancode_reg[4]
  -------------------------------------------------------------------
                         required time                          8.848    
                         arrival time                          -3.206    
  -------------------------------------------------------------------
                         slack                                  5.642    

Slack (MET) :             5.642ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.038ns  (logic 0.704ns (17.433%)  route 3.334ns (82.567%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.708    -0.832    ps2_kbd/ps2/CLK
    SLICE_X7Y103         FDRE                                         r  ps2_kbd/ps2/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  ps2_kbd/ps2/q_reg[2]/Q
                         net (fo=55, routed)          2.004     1.628    ps2_kbd/ps2/p_0_in_0[1]
    SLICE_X5Y104         LUT6 (Prop_lut6_I1_O)        0.124     1.752 r  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.650     2.402    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X5Y103         LUT6 (Prop_lut6_I2_O)        0.124     2.526 r  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=10, routed)          0.680     3.206    ps2_kbd/ps2/output_strobe
    SLICE_X1Y103         FDRE                                         r  ps2_kbd/ps2/scancode_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.589     8.568    ps2_kbd/ps2/CLK
    SLICE_X1Y103         FDRE                                         r  ps2_kbd/ps2/scancode_reg[6]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.074     9.053    
    SLICE_X1Y103         FDRE (Setup_fdre_C_CE)      -0.205     8.848    ps2_kbd/ps2/scancode_reg[6]
  -------------------------------------------------------------------
                         required time                          8.848    
                         arrival time                          -3.206    
  -------------------------------------------------------------------
                         slack                                  5.642    

Slack (MET) :             5.650ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 0.704ns (17.397%)  route 3.343ns (82.603%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.708    -0.832    ps2_kbd/ps2/CLK
    SLICE_X7Y103         FDRE                                         r  ps2_kbd/ps2/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  ps2_kbd/ps2/q_reg[2]/Q
                         net (fo=55, routed)          2.004     1.628    ps2_kbd/ps2/p_0_in_0[1]
    SLICE_X5Y104         LUT6 (Prop_lut6_I1_O)        0.124     1.752 r  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.650     2.402    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X5Y103         LUT6 (Prop_lut6_I2_O)        0.124     2.526 r  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=10, routed)          0.689     3.215    ps2_kbd/ps2/output_strobe
    SLICE_X5Y102         FDRE                                         r  ps2_kbd/ps2/scancode_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.588     8.567    ps2_kbd/ps2/CLK
    SLICE_X5Y102         FDRE                                         r  ps2_kbd/ps2/scancode_reg[5]/C
                         clock pessimism              0.577     9.144    
                         clock uncertainty           -0.074     9.069    
    SLICE_X5Y102         FDRE (Setup_fdre_C_CE)      -0.205     8.864    ps2_kbd/ps2/scancode_reg[5]
  -------------------------------------------------------------------
                         required time                          8.864    
                         arrival time                          -3.215    
  -------------------------------------------------------------------
                         slack                                  5.650    

Slack (MET) :             5.652ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.314ns  (logic 1.040ns (24.107%)  route 3.274ns (75.893%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.708    -0.832    ps2_kbd/ps2/CLK
    SLICE_X4Y104         FDRE                                         r  ps2_kbd/ps2/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  ps2_kbd/ps2/q_reg[5]/Q
                         net (fo=53, routed)          1.889     1.513    ps2_kbd/ps2/p_0_in_0[4]
    SLICE_X6Y104         LUT6 (Prop_lut6_I2_O)        0.124     1.637 r  ps2_kbd/ps2/scancode[5]_i_9/O
                         net (fo=1, routed)           0.830     2.468    ps2_kbd/ps2/scancode[5]_i_9_n_0
    SLICE_X6Y103         LUT6 (Prop_lut6_I3_O)        0.124     2.592 r  ps2_kbd/ps2/scancode[5]_i_5/O
                         net (fo=1, routed)           0.554     3.146    ps2_kbd/ps2/scancode[5]_i_5_n_0
    SLICE_X5Y102         LUT6 (Prop_lut6_I5_O)        0.124     3.270 r  ps2_kbd/ps2/scancode[5]_i_2/O
                         net (fo=1, routed)           0.000     3.270    ps2_kbd/ps2/scancode[5]_i_2_n_0
    SLICE_X5Y102         MUXF7 (Prop_muxf7_I0_O)      0.212     3.482 r  ps2_kbd/ps2/scancode_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     3.482    ps2_kbd/ps2/p_0_in__0[5]
    SLICE_X5Y102         FDRE                                         r  ps2_kbd/ps2/scancode_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.588     8.567    ps2_kbd/ps2/CLK
    SLICE_X5Y102         FDRE                                         r  ps2_kbd/ps2/scancode_reg[5]/C
                         clock pessimism              0.577     9.144    
                         clock uncertainty           -0.074     9.069    
    SLICE_X5Y102         FDRE (Setup_fdre_C_D)        0.064     9.133    ps2_kbd/ps2/scancode_reg[5]
  -------------------------------------------------------------------
                         required time                          9.133    
                         arrival time                          -3.482    
  -------------------------------------------------------------------
                         slack                                  5.652    

Slack (MET) :             5.652ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 0.704ns (17.411%)  route 3.339ns (82.589%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.708    -0.832    ps2_kbd/ps2/CLK
    SLICE_X7Y103         FDRE                                         r  ps2_kbd/ps2/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  ps2_kbd/ps2/q_reg[2]/Q
                         net (fo=55, routed)          2.004     1.628    ps2_kbd/ps2/p_0_in_0[1]
    SLICE_X5Y104         LUT6 (Prop_lut6_I1_O)        0.124     1.752 r  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.650     2.402    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X5Y103         LUT6 (Prop_lut6_I2_O)        0.124     2.526 r  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=10, routed)          0.685     3.211    ps2_kbd/ps2/output_strobe
    SLICE_X5Y103         FDRE                                         r  ps2_kbd/ps2/scancode_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.587     8.566    ps2_kbd/ps2/CLK
    SLICE_X5Y103         FDRE                                         r  ps2_kbd/ps2/scancode_reg[3]/C
                         clock pessimism              0.577     9.143    
                         clock uncertainty           -0.074     9.068    
    SLICE_X5Y103         FDRE (Setup_fdre_C_CE)      -0.205     8.863    ps2_kbd/ps2/scancode_reg[3]
  -------------------------------------------------------------------
                         required time                          8.863    
                         arrival time                          -3.211    
  -------------------------------------------------------------------
                         slack                                  5.652    

Slack (MET) :             5.659ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/shift_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 0.828ns (19.389%)  route 3.443ns (80.611%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.708    -0.832    ps2_kbd/ps2/CLK
    SLICE_X7Y103         FDRE                                         r  ps2_kbd/ps2/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.376 f  ps2_kbd/ps2/q_reg[2]/Q
                         net (fo=55, routed)          2.004     1.628    ps2_kbd/ps2/p_0_in_0[1]
    SLICE_X5Y104         LUT6 (Prop_lut6_I1_O)        0.124     1.752 f  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.650     2.402    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X5Y103         LUT6 (Prop_lut6_I2_O)        0.124     2.526 f  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=10, routed)          0.789     3.314    ps2_kbd/ps2/output_strobe
    SLICE_X5Y104         LUT5 (Prop_lut5_I1_O)        0.124     3.438 r  ps2_kbd/ps2/shift_flag_i_1/O
                         net (fo=1, routed)           0.000     3.438    ps2_kbd/ps2/shift_flag_i_1_n_0
    SLICE_X5Y104         FDRE                                         r  ps2_kbd/ps2/shift_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.587     8.566    ps2_kbd/ps2/CLK
    SLICE_X5Y104         FDRE                                         r  ps2_kbd/ps2/shift_flag_reg/C
                         clock pessimism              0.577     9.143    
                         clock uncertainty           -0.074     9.068    
    SLICE_X5Y104         FDRE (Setup_fdre_C_D)        0.029     9.097    ps2_kbd/ps2/shift_flag_reg
  -------------------------------------------------------------------
                         required time                          9.097    
                         arrival time                          -3.438    
  -------------------------------------------------------------------
                         slack                                  5.659    

Slack (MET) :             5.660ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/timer_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 0.952ns (26.418%)  route 2.652ns (73.582%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.725    -0.815    ps2_kbd/ps2/CLK
    SLICE_X7Y98          FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  ps2_kbd/ps2/timer_cnt_reg[3]/Q
                         net (fo=3, routed)           0.832     0.474    ps2_kbd/ps2/timer_cnt_reg[3]
    SLICE_X6Y99          LUT6 (Prop_lut6_I0_O)        0.124     0.598 r  ps2_kbd/ps2/bit_cnt[3]_i_6/O
                         net (fo=1, routed)           0.452     1.050    ps2_kbd/ps2/bit_cnt[3]_i_6_n_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I2_O)        0.124     1.174 r  ps2_kbd/ps2/bit_cnt[3]_i_5/O
                         net (fo=1, routed)           0.671     1.845    ps2_kbd/ps2/bit_cnt[3]_i_5_n_0
    SLICE_X6Y101         LUT6 (Prop_lut6_I5_O)        0.124     1.969 r  ps2_kbd/ps2/bit_cnt[3]_i_3/O
                         net (fo=1, routed)           0.162     2.131    ps2_kbd/ps2/bit_cnt[3]_i_3_n_0
    SLICE_X6Y101         LUT6 (Prop_lut6_I2_O)        0.124     2.255 r  ps2_kbd/ps2/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.534     2.789    ps2_kbd/ps2/bit_cnt[3]_i_1_n_0
    SLICE_X6Y102         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          1.588     8.567    ps2_kbd/ps2/CLK
    SLICE_X6Y102         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
                         clock pessimism              0.480     9.048    
                         clock uncertainty           -0.074     8.973    
    SLICE_X6Y102         FDRE (Setup_fdre_C_R)       -0.524     8.449    ps2_kbd/ps2/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.449    
                         arrival time                          -2.789    
  -------------------------------------------------------------------
                         slack                                  5.660    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/timer_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/timer_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.797%)  route 0.133ns (27.203%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.604    -0.560    ps2_kbd/ps2/CLK
    SLICE_X7Y99          FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  ps2_kbd/ps2/timer_cnt_reg[6]/Q
                         net (fo=3, routed)           0.132    -0.287    ps2_kbd/ps2/timer_cnt_reg[6]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.127 r  ps2_kbd/ps2/timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.127    ps2_kbd/ps2/timer_cnt_reg[4]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.073 r  ps2_kbd/ps2/timer_cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.073    ps2_kbd/ps2/timer_cnt_reg[8]_i_1_n_7
    SLICE_X7Y100         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.868    -0.804    ps2_kbd/ps2/CLK
    SLICE_X7Y100         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[8]/C
                         clock pessimism              0.509    -0.295    
                         clock uncertainty            0.074    -0.221    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105    -0.116    ps2_kbd/ps2/timer_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/timer_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/timer_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.397%)  route 0.133ns (26.603%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.604    -0.560    ps2_kbd/ps2/CLK
    SLICE_X7Y99          FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  ps2_kbd/ps2/timer_cnt_reg[6]/Q
                         net (fo=3, routed)           0.132    -0.287    ps2_kbd/ps2/timer_cnt_reg[6]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.127 r  ps2_kbd/ps2/timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.127    ps2_kbd/ps2/timer_cnt_reg[4]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.062 r  ps2_kbd/ps2/timer_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.062    ps2_kbd/ps2/timer_cnt_reg[8]_i_1_n_5
    SLICE_X7Y100         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.868    -0.804    ps2_kbd/ps2/CLK
    SLICE_X7Y100         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[10]/C
                         clock pessimism              0.509    -0.295    
                         clock uncertainty            0.074    -0.221    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105    -0.116    ps2_kbd/ps2/timer_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/timer_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/timer_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.667%)  route 0.133ns (25.333%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.604    -0.560    ps2_kbd/ps2/CLK
    SLICE_X7Y99          FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  ps2_kbd/ps2/timer_cnt_reg[6]/Q
                         net (fo=3, routed)           0.132    -0.287    ps2_kbd/ps2/timer_cnt_reg[6]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.127 r  ps2_kbd/ps2/timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.127    ps2_kbd/ps2/timer_cnt_reg[4]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.037 r  ps2_kbd/ps2/timer_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.037    ps2_kbd/ps2/timer_cnt_reg[8]_i_1_n_4
    SLICE_X7Y100         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.868    -0.804    ps2_kbd/ps2/CLK
    SLICE_X7Y100         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[11]/C
                         clock pessimism              0.509    -0.295    
                         clock uncertainty            0.074    -0.221    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105    -0.116    ps2_kbd/ps2/timer_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/timer_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/timer_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.667%)  route 0.133ns (25.333%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.604    -0.560    ps2_kbd/ps2/CLK
    SLICE_X7Y99          FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  ps2_kbd/ps2/timer_cnt_reg[6]/Q
                         net (fo=3, routed)           0.132    -0.287    ps2_kbd/ps2/timer_cnt_reg[6]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.127 r  ps2_kbd/ps2/timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.127    ps2_kbd/ps2/timer_cnt_reg[4]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.037 r  ps2_kbd/ps2/timer_cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.037    ps2_kbd/ps2/timer_cnt_reg[8]_i_1_n_6
    SLICE_X7Y100         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.868    -0.804    ps2_kbd/ps2/CLK
    SLICE_X7Y100         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[9]/C
                         clock pessimism              0.509    -0.295    
                         clock uncertainty            0.074    -0.221    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105    -0.116    ps2_kbd/ps2/timer_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/timer_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/timer_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.394ns (74.811%)  route 0.133ns (25.189%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.604    -0.560    ps2_kbd/ps2/CLK
    SLICE_X7Y99          FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  ps2_kbd/ps2/timer_cnt_reg[6]/Q
                         net (fo=3, routed)           0.132    -0.287    ps2_kbd/ps2/timer_cnt_reg[6]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.127 r  ps2_kbd/ps2/timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.127    ps2_kbd/ps2/timer_cnt_reg[4]_i_1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.088 r  ps2_kbd/ps2/timer_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.088    ps2_kbd/ps2/timer_cnt_reg[8]_i_1_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.034 r  ps2_kbd/ps2/timer_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.034    ps2_kbd/ps2/timer_cnt_reg[12]_i_1_n_7
    SLICE_X7Y101         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.868    -0.804    ps2_kbd/ps2/CLK
    SLICE_X7Y101         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[12]/C
                         clock pessimism              0.509    -0.295    
                         clock uncertainty            0.074    -0.221    
    SLICE_X7Y101         FDRE (Hold_fdre_C_D)         0.105    -0.116    ps2_kbd/ps2/timer_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_data_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.597    -0.567    ps2_kbd/ps2/CLK
    SLICE_X6Y104         FDPE                                         r  ps2_kbd/ps2/ps2_data_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDPE (Prop_fdpe_C_Q)         0.164    -0.403 r  ps2_kbd/ps2/ps2_data_s_reg/Q
                         net (fo=1, routed)           0.116    -0.287    ps2_kbd/ps2/ps2_data_s
    SLICE_X7Y104         FDRE                                         r  ps2_kbd/ps2/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.867    -0.805    ps2_kbd/ps2/CLK
    SLICE_X7Y104         FDRE                                         r  ps2_kbd/ps2/q_reg[10]/C
                         clock pessimism              0.251    -0.554    
                         clock uncertainty            0.074    -0.480    
    SLICE_X7Y104         FDRE (Hold_fdre_C_D)         0.070    -0.410    ps2_kbd/ps2/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (76.997%)  route 0.068ns (23.003%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.598    -0.566    ps2_kbd/ps2/CLK
    SLICE_X7Y102         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/Q
                         net (fo=2, routed)           0.068    -0.370    ps2_kbd/ps2/FSM_onehot_st_reg_n_0_[3]
    SLICE_X7Y102         LUT4 (Prop_lut4_I3_O)        0.099    -0.271 r  ps2_kbd/ps2/FSM_onehot_st[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    ps2_kbd/ps2/FSM_onehot_st[0]_i_1_n_0
    SLICE_X7Y102         FDSE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.868    -0.804    ps2_kbd/ps2/CLK
    SLICE_X7Y102         FDSE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[0]/C
                         clock pessimism              0.238    -0.566    
                         clock uncertainty            0.074    -0.492    
    SLICE_X7Y102         FDSE (Hold_fdse_C_D)         0.092    -0.400    ps2_kbd/ps2/FSM_onehot_st_reg[0]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.344%)  route 0.157ns (52.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.597    -0.567    ps2_kbd/ps2/CLK
    SLICE_X7Y104         FDRE                                         r  ps2_kbd/ps2/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  ps2_kbd/ps2/q_reg[10]/Q
                         net (fo=1, routed)           0.157    -0.269    ps2_kbd/ps2/p_9_in
    SLICE_X4Y104         FDRE                                         r  ps2_kbd/ps2/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.867    -0.805    ps2_kbd/ps2/CLK
    SLICE_X4Y104         FDRE                                         r  ps2_kbd/ps2/q_reg[9]/C
                         clock pessimism              0.254    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X4Y104         FDRE (Hold_fdre_C_D)         0.072    -0.405    ps2_kbd/ps2/q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_clk_d_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.480%)  route 0.126ns (43.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.569    -0.595    ps2_kbd/ps2/CLK
    SLICE_X8Y104         FDPE                                         r  ps2_kbd/ps2/ps2_clk_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDPE (Prop_fdpe_C_Q)         0.164    -0.431 r  ps2_kbd/ps2/ps2_clk_d_reg/Q
                         net (fo=5, routed)           0.126    -0.305    ps2_kbd/ps2/ps2_clk_d
    SLICE_X8Y102         FDPE                                         r  ps2_kbd/ps2/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.841    -0.832    ps2_kbd/ps2/CLK
    SLICE_X8Y102         FDPE                                         r  ps2_kbd/ps2/ps2_clk_s_reg/C
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.074    -0.504    
    SLICE_X8Y102         FDPE (Hold_fdpe_C_D)         0.059    -0.445    ps2_kbd/ps2/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.598    -0.566    ps2_kbd/ps2/CLK
    SLICE_X7Y102         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  ps2_kbd/ps2/FSM_onehot_st_reg[2]/Q
                         net (fo=2, routed)           0.156    -0.269    ps2_kbd/ps2/FSM_onehot_st_reg_n_0_[2]
    SLICE_X7Y102         LUT3 (Prop_lut3_I1_O)        0.042    -0.227 r  ps2_kbd/ps2/FSM_onehot_st[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    ps2_kbd/ps2/FSM_onehot_st[3]_i_1_n_0
    SLICE_X7Y102         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_core/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_core/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_core/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_core/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_core/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_core/inst/clkout2_buf/O
                         net (fo=46, routed)          0.868    -0.804    ps2_kbd/ps2/CLK
    SLICE_X7Y102         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
                         clock pessimism              0.238    -0.566    
                         clock uncertainty            0.074    -0.492    
    SLICE_X7Y102         FDRE (Hold_fdre_C_D)         0.107    -0.385    ps2_kbd/ps2/FSM_onehot_st_reg[3]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.158    





