Release 11.5 Map L.70 (lin64)
Xilinx Map Application Log File for Design 'QMFIR_uart_top'

Design Information
------------------
Command Line   : map -ise qmfir_uart.ise -intstyle ise -p xc5vfx130t-ff1738-1 -w
-logic_opt off -ol high -t 1 -register_duplication off -global_opt off -mt off
-cm area -ir off -pr off -lc off -power off -o QMFIR_uart_top_map.ncd
QMFIR_uart_top.ngd QMFIR_uart_top.pcf 
Target Device  : xc5vfx130t
Target Package : ff1738
Target Speed   : -1
Mapper Version : virtex5 -- $Revision: 1.51.18.1 $
Mapped Date    : Tue Apr 19 10:13:40 2011

vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2200@cae-lmgr1,2200@cae-lmgr2,2200@cae-lmgr3'.
INFO:Security:56 - Part 'xc5vfx130t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - No license file was found.
       Please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
WARNING:LIT:243 - Logical network uart_/uart_/rx_fifo/Mram_mem21/SPO has no
   load.
WARNING:LIT:395 - The above warning message is repeated 3 more times for the
   following (max. 5 shown):
   uart_/uart_/rx_fifo/Mram_mem22/SPO,
   uart_/uart_/tx_fifo/Mram_mem21/SPO,
   uart_/uart_/tx_fifo/Mram_mem22/SPO
   To see the details of these warning messages, please use the -detail switch.
Mapping design into LUTs...
WARNING:Pack:2874 - Trimming timing constraints from pin
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   bramin_/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.
   SINGLE_PRIM36.TDP_REGCLKBL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3158 - The DCM, DCM_BASE_inst, has the attribute CLK_FEEDBACK set
   to NONE.  No phase relationship exists between the input and output clocks of
   this DCM. Data paths between these clock domains must be constrained using
   FROM/TO constraints.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 45 secs 
Total CPU  time at the beginning of Placer: 45 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:d1795299) REAL time: 49 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:d1795299) REAL time: 49 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:d1795299) REAL time: 49 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:d1795299) REAL time: 49 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:d1795299) REAL time: 1 mins 10 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:d1795299) REAL time: 1 mins 11 secs 

Phase 7.2  Initial Clock and IO Placement

Phase 7.2  Initial Clock and IO Placement (Checksum:e929583c) REAL time: 1 mins 14 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:e929583c) REAL time: 1 mins 14 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:e929583c) REAL time: 1 mins 14 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:e929583c) REAL time: 1 mins 14 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:e929583c) REAL time: 1 mins 14 secs 

Phase 12.8  Global Placement
...............................................................
.......................................................................................................................................................
Phase 12.8  Global Placement (Checksum:b2d4f6fd) REAL time: 1 mins 43 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:b2d4f6fd) REAL time: 1 mins 43 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:b2d4f6fd) REAL time: 1 mins 44 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:1c9e9c9d) REAL time: 3 mins 18 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:1c9e9c9d) REAL time: 3 mins 19 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:1c9e9c9d) REAL time: 3 mins 19 secs 

Total REAL time to Placer completion: 3 mins 21 secs 
Total CPU  time to Placer completion: 3 mins 20 secs 
Running post-placement packing...
Writing output files...

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:   19
Slice Logic Utilization:
  Number of Slice Registers:                 9,915 out of  81,920   12%
    Number used as Flip Flops:               9,890
    Number used as Latches:                     24
    Number used as Latch-thrus:                  1
  Number of Slice LUTs:                     11,660 out of  81,920   14%
    Number used as logic:                   11,622 out of  81,920   14%
      Number using O6 output only:          11,588
      Number using O5 output only:              14
      Number using O5 and O6:                   20
    Number used as Memory:                      18 out of  25,280    1%
      Number used as Dual Port RAM:             16
        Number using O6 output only:             8
        Number using O5 and O6:                  8
      Number used as Shift Register:             2
        Number using O6 output only:             2
    Number used as exclusive route-thru:        20
  Number of route-thrus:                       140
    Number using O6 output only:                33
    Number using O5 output only:               107

Slice Logic Distribution:
  Number of occupied Slices:                 4,413 out of  20,480   21%
  Number of LUT Flip Flop pairs used:       13,371
    Number with an unused Flip Flop:         3,456 out of  13,371   25%
    Number with an unused LUT:               1,711 out of  13,371   12%
    Number of fully used LUT-FF pairs:       8,204 out of  13,371   61%
    Number of unique control sets:             285
    Number of slice register sites lost
      to control set restrictions:             480 out of  81,920    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         4 out of     840    1%
    Number of LOCed IOBs:                        4 out of       4  100%

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                       6 out of     298    2%
    Number using BlockRAM only:                  6
    Total primitives used:
      Number of 36k BlockRAM used:               4
      Number of 18k BlockRAM used:               3
    Total Memory used (KB):                    198 out of  10,728    1%
  Number of BUFG/BUFGCTRLs:                      3 out of      32    9%
    Number used as BUFGs:                        3
  Number of DCM_ADVs:                            1 out of      12    8%
  Number of DSP48Es:                            68 out of     320   21%

Average Fanout of Non-Clock Nets:                4.51

Peak Memory Usage:  1313 MB
Total REAL time to MAP completion:  3 mins 28 secs 
Total CPU time to MAP completion:   3 mins 27 secs 

Mapping completed.
See MAP report file "QMFIR_uart_top_map.mrp" for details.
