# Vivado timing paths data is represented in anytable format
# The data will be consumed by System Generator Timing Analyzer.

{
    'Data_Collection' => [
        {
            'Vivado_Stage' => 'Post Synthesis',
            'Top_Module' => 'cic',
            'HDL_Language' => 'vhdl',
            'Netlist_Crossprobe_File' => 'cic.vhd.at',
        }
    ],
    'setup' => [
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_57',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_57',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub3',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub3',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_1',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_48',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_48',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 10.377,
            'Delay' => 8.950,
            'Logic_Delay' => 5.171,
            'Routing_Delay' => 3.779,
            'Logic_Levels' => 11,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_57',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_57',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub3',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub3',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_1',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_48',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_48',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 10.393,
            'Delay' => 8.933,
            'Logic_Delay' => 5.165,
            'Routing_Delay' => 3.768,
            'Logic_Levels' => 11,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_57',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_57',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub3',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub3',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_1',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_48',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_48',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 10.652,
            'Delay' => 8.680,
            'Logic_Delay' => 5.090,
            'Routing_Delay' => 3.590,
            'Logic_Levels' => 11,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_57',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_57',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub3',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub3',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_1',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_48',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_48',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 10.684,
            'Delay' => 8.654,
            'Logic_Delay' => 5.066,
            'Routing_Delay' => 3.588,
            'Logic_Levels' => 11,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_57',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_57',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub3',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub3',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_1',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_48',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_48',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 10.742,
            'Delay' => 8.585,
            'Logic_Delay' => 5.112,
            'Routing_Delay' => 3.473,
            'Logic_Levels' => 10,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_57',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_57',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub3',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub3',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_1',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_48',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_48',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 10.752,
            'Delay' => 8.574,
            'Logic_Delay' => 5.106,
            'Routing_Delay' => 3.468,
            'Logic_Levels' => 10,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_57',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_57',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub3',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub3',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_1',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_48',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_48',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 11.007,
            'Delay' => 8.325,
            'Logic_Delay' => 5.041,
            'Routing_Delay' => 3.284,
            'Logic_Levels' => 10,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_57',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_57',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub3',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub3',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_1',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_48',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_48',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 11.049,
            'Delay' => 8.289,
            'Logic_Delay' => 5.007,
            'Routing_Delay' => 3.282,
            'Logic_Levels' => 10,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_57',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_57',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub3',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub3',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_1',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_48',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_48',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 11.204,
            'Delay' => 8.122,
            'Logic_Delay' => 4.654,
            'Routing_Delay' => 3.468,
            'Logic_Levels' => 9,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_57',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_57',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub3',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub3',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_1',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_48',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_48',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
            ],
            'Slack' => 11.228,
            'Delay' => 8.401,
            'Logic_Delay' => 5.171,
            'Routing_Delay' => 3.230,
            'Logic_Levels' => 11,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_57',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_57',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub3',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub3',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_1',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_48',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_48',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
            ],
            'Slack' => 11.234,
            'Delay' => 8.395,
            'Logic_Delay' => 5.165,
            'Routing_Delay' => 3.230,
            'Logic_Levels' => 11,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_57',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_57',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub3',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub3',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_1',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_48',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_48',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 11.281,
            'Delay' => 8.046,
            'Logic_Delay' => 4.267,
            'Routing_Delay' => 3.779,
            'Logic_Levels' => 9,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_57',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_57',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub3',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub3',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_1',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_48',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_48',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
            ],
            'Slack' => 11.309,
            'Delay' => 8.320,
            'Logic_Delay' => 5.090,
            'Routing_Delay' => 3.230,
            'Logic_Levels' => 11,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_57',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_57',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub3',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub3',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_1',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_48',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_48',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
            ],
            'Slack' => 11.333,
            'Delay' => 8.296,
            'Logic_Delay' => 5.066,
            'Routing_Delay' => 3.230,
            'Logic_Levels' => 11,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_57',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_57',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub3',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub3',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_1',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_48',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_48',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 11.459,
            'Delay' => 7.873,
            'Logic_Delay' => 4.589,
            'Routing_Delay' => 3.284,
            'Logic_Levels' => 9,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_57',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_57',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub3',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub3',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_1',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_48',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_48',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 11.588,
            'Delay' => 7.750,
            'Logic_Delay' => 4.162,
            'Routing_Delay' => 3.588,
            'Logic_Levels' => 9,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_57',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_57',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub3',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub3',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_1',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_48',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_48',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
            ],
            'Slack' => 11.593,
            'Delay' => 8.036,
            'Logic_Delay' => 5.112,
            'Routing_Delay' => 2.924,
            'Logic_Levels' => 10,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_57',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_57',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub3',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub3',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_1',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_48',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_48',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
            ],
            'Slack' => 11.599,
            'Delay' => 8.030,
            'Logic_Delay' => 5.106,
            'Routing_Delay' => 2.924,
            'Logic_Levels' => 10,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_57',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_57',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub3',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub3',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_1',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_48',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_48',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
            ],
            'Slack' => 11.664,
            'Delay' => 7.965,
            'Logic_Delay' => 5.041,
            'Routing_Delay' => 2.924,
            'Logic_Levels' => 10,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_57',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_57',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub3',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub3',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_1',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_48',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_48',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
            ],
            'Slack' => 11.698,
            'Delay' => 7.931,
            'Logic_Delay' => 5.007,
            'Routing_Delay' => 2.924,
            'Logic_Levels' => 10,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_57',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_57',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub3',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub3',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_1',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_48',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_48',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 11.752,
            'Delay' => 7.574,
            'Logic_Delay' => 3.809,
            'Routing_Delay' => 3.765,
            'Logic_Levels' => 8,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_57',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_57',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub3',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub3',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_1',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_48',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_48',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
            ],
            'Slack' => 12.051,
            'Delay' => 7.578,
            'Logic_Delay' => 4.654,
            'Routing_Delay' => 2.924,
            'Logic_Levels' => 9,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_57',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_57',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub3',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub3',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_1',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_48',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_48',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
            ],
            'Slack' => 12.116,
            'Delay' => 7.513,
            'Logic_Delay' => 4.589,
            'Routing_Delay' => 2.924,
            'Logic_Levels' => 9,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_57',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_57',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub3',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub3',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_1',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_48',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_48',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
            ],
            'Slack' => 12.132,
            'Delay' => 7.497,
            'Logic_Delay' => 4.267,
            'Routing_Delay' => 3.230,
            'Logic_Levels' => 9,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_57',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_57',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub3',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub3',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_1',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_48',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_48',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
            ],
            'Slack' => 12.237,
            'Delay' => 7.392,
            'Logic_Delay' => 4.162,
            'Routing_Delay' => 3.230,
            'Logic_Levels' => 9,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_57',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_57',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub3',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub3',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_1',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_48',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_48',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 12.536,
            'Delay' => 6.796,
            'Logic_Delay' => 3.713,
            'Routing_Delay' => 3.083,
            'Logic_Levels' => 8,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_57',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_57',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub3',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub3',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_1',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_48',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_48',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
            ],
            'Slack' => 12.599,
            'Delay' => 7.030,
            'Logic_Delay' => 3.809,
            'Routing_Delay' => 3.221,
            'Logic_Levels' => 8,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_57',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_57',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub3',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub3',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_1',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_48',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_48',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 13.166,
            'Delay' => 6.161,
            'Logic_Delay' => 3.426,
            'Routing_Delay' => 2.735,
            'Logic_Levels' => 8,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 13.177,
            'Delay' => 6.150,
            'Logic_Delay' => 3.655,
            'Routing_Delay' => 2.495,
            'Logic_Levels' => 8,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 13.193,
            'Delay' => 6.133,
            'Logic_Delay' => 3.649,
            'Routing_Delay' => 2.484,
            'Logic_Levels' => 8,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_57',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_57',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub3',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub3',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_1',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_48',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_48',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
            ],
            'Slack' => 13.193,
            'Delay' => 6.436,
            'Logic_Delay' => 3.713,
            'Routing_Delay' => 2.723,
            'Logic_Levels' => 8,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 13.359,
            'Delay' => 5.968,
            'Logic_Delay' => 3.436,
            'Routing_Delay' => 2.532,
            'Logic_Levels' => 7,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 13.369,
            'Delay' => 5.957,
            'Logic_Delay' => 3.430,
            'Routing_Delay' => 2.527,
            'Logic_Levels' => 7,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 13.452,
            'Delay' => 5.880,
            'Logic_Delay' => 3.574,
            'Routing_Delay' => 2.306,
            'Logic_Levels' => 8,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 13.484,
            'Delay' => 5.854,
            'Logic_Delay' => 3.550,
            'Routing_Delay' => 2.304,
            'Logic_Levels' => 8,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_57',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_57',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub3',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub3',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_1',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_48',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_48',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 13.611,
            'Delay' => 5.727,
            'Logic_Delay' => 3.399,
            'Routing_Delay' => 2.328,
            'Logic_Levels' => 9,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 13.634,
            'Delay' => 5.698,
            'Logic_Delay' => 3.355,
            'Routing_Delay' => 2.343,
            'Logic_Levels' => 7,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 13.665,
            'Delay' => 5.662,
            'Logic_Delay' => 3.143,
            'Routing_Delay' => 2.519,
            'Logic_Levels' => 5,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 13.666,
            'Delay' => 5.672,
            'Logic_Delay' => 3.331,
            'Routing_Delay' => 2.341,
            'Logic_Levels' => 7,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 13.675,
            'Delay' => 5.651,
            'Logic_Delay' => 3.137,
            'Routing_Delay' => 2.514,
            'Logic_Levels' => 5,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 13.940,
            'Delay' => 5.392,
            'Logic_Delay' => 3.062,
            'Routing_Delay' => 2.330,
            'Logic_Levels' => 5,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 13.972,
            'Delay' => 5.366,
            'Logic_Delay' => 3.038,
            'Routing_Delay' => 2.328,
            'Logic_Levels' => 5,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_57',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_57',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub3',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub3',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_1',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_48',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_48',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
            ],
            'Slack' => 14.017,
            'Delay' => 5.612,
            'Logic_Delay' => 3.426,
            'Routing_Delay' => 2.186,
            'Logic_Levels' => 8,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
            ],
            'Slack' => 14.028,
            'Delay' => 5.601,
            'Logic_Delay' => 3.655,
            'Routing_Delay' => 1.946,
            'Logic_Levels' => 8,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
            ],
            'Slack' => 14.034,
            'Delay' => 5.595,
            'Logic_Delay' => 3.649,
            'Routing_Delay' => 1.946,
            'Logic_Levels' => 8,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
            ],
            'Slack' => 14.109,
            'Delay' => 5.520,
            'Logic_Delay' => 3.574,
            'Routing_Delay' => 1.946,
            'Logic_Levels' => 8,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
            ],
            'Slack' => 14.133,
            'Delay' => 5.496,
            'Logic_Delay' => 3.550,
            'Routing_Delay' => 1.946,
            'Logic_Levels' => 8,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 14.136,
            'Delay' => 5.190,
            'Logic_Delay' => 2.685,
            'Routing_Delay' => 2.505,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
            ],
            'Slack' => 14.210,
            'Delay' => 5.419,
            'Logic_Delay' => 3.436,
            'Routing_Delay' => 1.983,
            'Logic_Levels' => 7,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
            ],
            'Slack' => 14.216,
            'Delay' => 5.413,
            'Logic_Delay' => 3.430,
            'Routing_Delay' => 1.983,
            'Logic_Levels' => 7,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_57',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_57',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub3',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub3',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_1',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_48',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_48',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
            ],
            'Slack' => 14.260,
            'Delay' => 5.369,
            'Logic_Delay' => 3.399,
            'Routing_Delay' => 1.970,
            'Logic_Levels' => 9,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 14.274,
            'Delay' => 4.722,
            'Logic_Delay' => 1.145,
            'Routing_Delay' => 3.577,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 14.274,
            'Delay' => 4.722,
            'Logic_Delay' => 1.145,
            'Routing_Delay' => 3.577,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 14.274,
            'Delay' => 4.722,
            'Logic_Delay' => 1.145,
            'Routing_Delay' => 3.577,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 14.274,
            'Delay' => 4.722,
            'Logic_Delay' => 1.145,
            'Routing_Delay' => 3.577,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 14.274,
            'Delay' => 4.722,
            'Logic_Delay' => 1.145,
            'Routing_Delay' => 3.577,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 14.274,
            'Delay' => 4.722,
            'Logic_Delay' => 1.145,
            'Routing_Delay' => 3.577,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 14.274,
            'Delay' => 4.722,
            'Logic_Delay' => 1.145,
            'Routing_Delay' => 3.577,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 14.274,
            'Delay' => 4.722,
            'Logic_Delay' => 1.145,
            'Routing_Delay' => 3.577,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
            ],
            'Slack' => 14.291,
            'Delay' => 5.338,
            'Logic_Delay' => 3.355,
            'Routing_Delay' => 1.983,
            'Logic_Levels' => 7,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
            ],
            'Slack' => 14.315,
            'Delay' => 5.314,
            'Logic_Delay' => 3.331,
            'Routing_Delay' => 1.983,
            'Logic_Levels' => 7,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
            ],
            'Slack' => 14.516,
            'Delay' => 5.113,
            'Logic_Delay' => 3.143,
            'Routing_Delay' => 1.970,
            'Logic_Levels' => 5,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
            ],
            'Slack' => 14.522,
            'Delay' => 5.107,
            'Logic_Delay' => 3.137,
            'Routing_Delay' => 1.970,
            'Logic_Levels' => 5,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 14.566,
            'Delay' => 4.766,
            'Logic_Delay' => 2.611,
            'Routing_Delay' => 2.155,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
            ],
            'Slack' => 14.597,
            'Delay' => 5.032,
            'Logic_Delay' => 3.062,
            'Routing_Delay' => 1.970,
            'Logic_Levels' => 5,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
            ],
            'Slack' => 14.621,
            'Delay' => 5.008,
            'Logic_Delay' => 3.038,
            'Routing_Delay' => 1.970,
            'Logic_Levels' => 5,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_6',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_1__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/s_axburst_eq0_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq0_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 14.735,
            'Delay' => 4.862,
            'Logic_Delay' => 1.145,
            'Routing_Delay' => 3.717,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[2]_i_2__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[2]_i_1__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/wrap_cnt_r[3]_i_2__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/wrap_cnt_r[3]_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 14.885,
            'Delay' => 4.712,
            'Logic_Delay' => 1.169,
            'Routing_Delay' => 3.543,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[2]_i_2',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[2]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_cnt_r[3]_i_2',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_cnt_r[3]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 14.885,
            'Delay' => 4.712,
            'Logic_Delay' => 1.169,
            'Routing_Delay' => 3.543,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 14.886,
            'Delay' => 4.441,
            'Logic_Delay' => 2.354,
            'Routing_Delay' => 2.087,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[2]_i_2__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[2]_i_1__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/wrap_cnt_r[3]_i_2__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/wrap_cnt_r[2]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 14.909,
            'Delay' => 4.688,
            'Logic_Delay' => 1.145,
            'Routing_Delay' => 3.543,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[2]_i_2',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[2]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_cnt_r[3]_i_2',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_cnt_r[2]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 14.909,
            'Delay' => 4.688,
            'Logic_Delay' => 1.145,
            'Routing_Delay' => 3.543,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 14.938,
            'Delay' => 4.659,
            'Logic_Delay' => 2.335,
            'Routing_Delay' => 2.324,
            'Logic_Levels' => 7,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
            ],
            'Slack' => 14.983,
            'Delay' => 4.646,
            'Logic_Delay' => 2.685,
            'Routing_Delay' => 1.961,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.063,
            'Delay' => 4.534,
            'Logic_Delay' => 2.210,
            'Routing_Delay' => 2.324,
            'Logic_Levels' => 6,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.078,
            'Delay' => 4.519,
            'Logic_Delay' => 1.269,
            'Routing_Delay' => 3.250,
            'Logic_Levels' => 5,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.078,
            'Delay' => 4.519,
            'Logic_Delay' => 1.269,
            'Routing_Delay' => 3.250,
            'Logic_Levels' => 5,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_6',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_1__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/s_axburst_eq1_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.188,
            'Delay' => 4.409,
            'Logic_Delay' => 1.145,
            'Routing_Delay' => 3.264,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.193,
            'Delay' => 4.404,
            'Logic_Delay' => 2.246,
            'Routing_Delay' => 2.158,
            'Logic_Levels' => 7,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
            ],
            'Slack' => 15.223,
            'Delay' => 4.406,
            'Logic_Delay' => 2.611,
            'Routing_Delay' => 1.795,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.247,
            'Delay' => 4.350,
            'Logic_Delay' => 2.332,
            'Routing_Delay' => 2.018,
            'Logic_Levels' => 7,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.285,
            'Delay' => 4.312,
            'Logic_Delay' => 1.997,
            'Routing_Delay' => 2.315,
            'Logic_Levels' => 5,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.310,
            'Delay' => 4.287,
            'Logic_Delay' => 2.129,
            'Routing_Delay' => 2.158,
            'Logic_Levels' => 6,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_4',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[8]_i_1',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.348,
            'Delay' => 3.648,
            'Logic_Delay' => 1.037,
            'Routing_Delay' => 2.611,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_4',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[8]_i_1',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.348,
            'Delay' => 3.648,
            'Logic_Delay' => 1.037,
            'Routing_Delay' => 2.611,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_4',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[8]_i_1',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.348,
            'Delay' => 3.648,
            'Logic_Delay' => 1.037,
            'Routing_Delay' => 2.611,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_4',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[8]_i_1',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.348,
            'Delay' => 3.648,
            'Logic_Delay' => 1.037,
            'Routing_Delay' => 2.611,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_4',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[8]_i_1',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.348,
            'Delay' => 3.648,
            'Logic_Delay' => 1.037,
            'Routing_Delay' => 2.611,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 15.351,
            'Delay' => 3.987,
            'Logic_Delay' => 2.305,
            'Routing_Delay' => 1.682,
            'Logic_Levels' => 5,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[2]_i_2__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[2]_i_1__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/wrap_second_len_r[1]_i_1__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/wrap_cnt_r[1]_i_1__0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.356,
            'Delay' => 4.241,
            'Logic_Delay' => 1.145,
            'Routing_Delay' => 3.096,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[2]_i_2',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[2]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_second_len_r[1]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_cnt_r[1]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.356,
            'Delay' => 4.241,
            'Logic_Delay' => 1.145,
            'Routing_Delay' => 3.096,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_5',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[8]_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.358,
            'Delay' => 3.638,
            'Logic_Delay' => 1.037,
            'Routing_Delay' => 2.601,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_5',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[8]_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.358,
            'Delay' => 3.638,
            'Logic_Delay' => 1.037,
            'Routing_Delay' => 2.601,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_5',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[8]_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.358,
            'Delay' => 3.638,
            'Logic_Delay' => 1.037,
            'Routing_Delay' => 2.601,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_5',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[8]_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.358,
            'Delay' => 3.638,
            'Logic_Delay' => 1.037,
            'Routing_Delay' => 2.601,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_5',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[8]_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.358,
            'Delay' => 3.638,
            'Logic_Delay' => 1.037,
            'Routing_Delay' => 2.601,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.364,
            'Delay' => 4.233,
            'Logic_Delay' => 2.215,
            'Routing_Delay' => 2.018,
            'Logic_Levels' => 6,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.364,
            'Delay' => 4.233,
            'Logic_Delay' => 2.216,
            'Routing_Delay' => 2.017,
            'Logic_Levels' => 7,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 15.378,
            'Delay' => 3.663,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.642,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 15.378,
            'Delay' => 3.663,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.642,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.473,
            'Delay' => 4.124,
            'Logic_Delay' => 2.107,
            'Routing_Delay' => 2.017,
            'Logic_Levels' => 6,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.522,
            'Delay' => 4.075,
            'Logic_Delay' => 1.926,
            'Routing_Delay' => 2.149,
            'Logic_Levels' => 5,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_5__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_3__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_1__2',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/s_axburst_eq1_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.671,
            'Delay' => 3.926,
            'Logic_Delay' => 1.145,
            'Routing_Delay' => 2.781,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read[0]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 15.694,
            'Delay' => 3.903,
            'Logic_Delay' => 1.145,
            'Routing_Delay' => 2.758,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_5__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_3__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_1__2',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/s_axburst_eq0_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq0_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.701,
            'Delay' => 3.896,
            'Logic_Delay' => 1.145,
            'Routing_Delay' => 2.751,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read[1]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 15.702,
            'Delay' => 3.895,
            'Logic_Delay' => 1.137,
            'Routing_Delay' => 2.758,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[36]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr[3]_i_6__0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[11]_i_3__0',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.722,
            'Delay' => 3.875,
            'Logic_Delay' => 2.079,
            'Routing_Delay' => 1.796,
            'Logic_Levels' => 5,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
            ],
            'Slack' => 15.737,
            'Delay' => 3.892,
            'Logic_Delay' => 2.354,
            'Routing_Delay' => 1.538,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_6',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_1__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.779,
            'Delay' => 3.818,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.797,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_11',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.808,
            'Delay' => 3.789,
            'Logic_Delay' => 1.780,
            'Routing_Delay' => 2.009,
            'Logic_Levels' => 5,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_6',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_5',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[11]_i_2',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[10]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.824,
            'Delay' => 3.773,
            'Logic_Delay' => 1.145,
            'Routing_Delay' => 2.628,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_6',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_5',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[11]_i_2',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[11]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.824,
            'Delay' => 3.773,
            'Logic_Delay' => 1.145,
            'Routing_Delay' => 2.628,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_6',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_5',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[11]_i_2',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[4]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.824,
            'Delay' => 3.773,
            'Logic_Delay' => 1.145,
            'Routing_Delay' => 2.628,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_6',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_5',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[11]_i_2',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[5]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.824,
            'Delay' => 3.773,
            'Logic_Delay' => 1.145,
            'Routing_Delay' => 2.628,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_6',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_5',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[11]_i_2',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[6]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.824,
            'Delay' => 3.773,
            'Logic_Delay' => 1.145,
            'Routing_Delay' => 2.628,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_6',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_5',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[11]_i_2',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[7]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.824,
            'Delay' => 3.773,
            'Logic_Delay' => 1.145,
            'Routing_Delay' => 2.628,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_6',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_5',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[11]_i_2',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[8]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.824,
            'Delay' => 3.773,
            'Logic_Delay' => 1.145,
            'Routing_Delay' => 2.628,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_6',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_5',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[11]_i_2',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[9]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.824,
            'Delay' => 3.773,
            'Logic_Delay' => 1.145,
            'Routing_Delay' => 2.628,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[36]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr[3]_i_6__0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.839,
            'Delay' => 3.758,
            'Logic_Delay' => 1.962,
            'Routing_Delay' => 1.796,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[36]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr[3]_i_6__0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[11]_i_3__0',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.943,
            'Delay' => 3.654,
            'Logic_Delay' => 2.048,
            'Routing_Delay' => 1.606,
            'Logic_Levels' => 5,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[2]_i_2__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[2]_i_1__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/wrap_second_len_r[1]_i_1__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.953,
            'Delay' => 3.644,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.623,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[2]_i_2__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[2]_i_1__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/wrap_second_len_r[2]_i_1__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.953,
            'Delay' => 3.644,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.623,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[2]_i_2',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[2]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_second_len_r[1]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.953,
            'Delay' => 3.644,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.623,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[2]_i_2',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[2]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_second_len_r[2]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.953,
            'Delay' => 3.644,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.623,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[1]_i_2__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[1]_i_1__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/wrap_cnt_r[0]_i_1__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.955,
            'Delay' => 3.642,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.621,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[1]_i_2',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[1]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_cnt_r[0]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.955,
            'Delay' => 3.642,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.621,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_3',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_3__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 15.967,
            'Delay' => 3.384,
            'Logic_Delay' => 1.047,
            'Routing_Delay' => 2.337,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_3',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_3__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 15.967,
            'Delay' => 3.384,
            'Logic_Delay' => 1.047,
            'Routing_Delay' => 2.337,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_3',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_3__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 15.967,
            'Delay' => 3.384,
            'Logic_Delay' => 1.047,
            'Routing_Delay' => 2.337,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_3',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_3__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 15.967,
            'Delay' => 3.384,
            'Logic_Delay' => 1.047,
            'Routing_Delay' => 2.337,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_3',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_3__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 15.967,
            'Delay' => 3.384,
            'Logic_Delay' => 1.047,
            'Routing_Delay' => 2.337,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_3',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_3__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 15.967,
            'Delay' => 3.384,
            'Logic_Delay' => 1.047,
            'Routing_Delay' => 2.337,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_3',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_3__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 15.967,
            'Delay' => 3.384,
            'Logic_Delay' => 1.047,
            'Routing_Delay' => 2.337,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_3',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_3__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 15.967,
            'Delay' => 3.384,
            'Logic_Delay' => 1.047,
            'Routing_Delay' => 2.337,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_3',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_3__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[3]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 15.967,
            'Delay' => 3.384,
            'Logic_Delay' => 1.047,
            'Routing_Delay' => 2.337,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_3',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_3__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[4]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 15.967,
            'Delay' => 3.384,
            'Logic_Delay' => 1.047,
            'Routing_Delay' => 2.337,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[36]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr[3]_i_6__0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[11]_i_3__0',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.979,
            'Delay' => 3.618,
            'Logic_Delay' => 1.963,
            'Routing_Delay' => 1.655,
            'Logic_Levels' => 5,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_11',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.995,
            'Delay' => 3.602,
            'Logic_Delay' => 1.594,
            'Routing_Delay' => 2.008,
            'Logic_Levels' => 5,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[36]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr[3]_i_6__0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[11]_i_3__0',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.997,
            'Delay' => 3.600,
            'Logic_Delay' => 1.993,
            'Routing_Delay' => 1.607,
            'Logic_Levels' => 5,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_39',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_39',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_75',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_75',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub6',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub6',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ce3e176f5e_3',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
            ],
            'Slack' => 16.000,
            'Delay' => 3.629,
            'Logic_Delay' => 2.305,
            'Routing_Delay' => 1.324,
            'Logic_Levels' => 5,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[36]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr[3]_i_6__0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.034,
            'Delay' => 3.563,
            'Logic_Delay' => 1.957,
            'Routing_Delay' => 1.606,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.048,
            'Delay' => 3.303,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.282,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.048,
            'Delay' => 3.303,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.282,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.048,
            'Delay' => 3.303,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.282,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[12]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.048,
            'Delay' => 3.303,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.282,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[13]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.048,
            'Delay' => 3.303,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.282,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[14]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.048,
            'Delay' => 3.303,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.282,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[15]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.048,
            'Delay' => 3.303,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.282,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[16]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.048,
            'Delay' => 3.303,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.282,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[17]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.048,
            'Delay' => 3.303,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.282,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[18]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.048,
            'Delay' => 3.303,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.282,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[19]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.048,
            'Delay' => 3.303,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.282,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.048,
            'Delay' => 3.303,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.282,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[20]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.048,
            'Delay' => 3.303,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.282,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[21]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.048,
            'Delay' => 3.303,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.282,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[22]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.048,
            'Delay' => 3.303,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.282,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[23]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.048,
            'Delay' => 3.303,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.282,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[24]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.048,
            'Delay' => 3.303,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.282,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.048,
            'Delay' => 3.303,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.282,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[26]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.048,
            'Delay' => 3.303,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.282,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.048,
            'Delay' => 3.303,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.282,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.048,
            'Delay' => 3.303,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.282,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[29]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.048,
            'Delay' => 3.303,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.282,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.048,
            'Delay' => 3.303,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.282,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[30]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.048,
            'Delay' => 3.303,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.282,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.048,
            'Delay' => 3.303,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.282,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[32]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.048,
            'Delay' => 3.303,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.282,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[33]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.048,
            'Delay' => 3.303,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.282,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[34]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.048,
            'Delay' => 3.303,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.282,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[35]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.048,
            'Delay' => 3.303,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.282,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[36]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.048,
            'Delay' => 3.303,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.282,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.048,
            'Delay' => 3.303,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.282,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.048,
            'Delay' => 3.303,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.282,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.048,
            'Delay' => 3.303,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.282,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[44]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.048,
            'Delay' => 3.303,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.282,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[45]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.048,
            'Delay' => 3.303,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.282,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.048,
            'Delay' => 3.303,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.282,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.048,
            'Delay' => 3.303,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.282,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.048,
            'Delay' => 3.303,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.282,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.048,
            'Delay' => 3.303,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.282,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.048,
            'Delay' => 3.303,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.282,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.048,
            'Delay' => 3.303,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.282,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.048,
            'Delay' => 3.303,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.282,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.048,
            'Delay' => 3.303,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.282,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.048,
            'Delay' => 3.303,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.282,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.048,
            'Delay' => 3.303,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.282,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.048,
            'Delay' => 3.303,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.282,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.048,
            'Delay' => 3.303,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.282,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.048,
            'Delay' => 3.303,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.282,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.048,
            'Delay' => 3.303,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.282,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.048,
            'Delay' => 3.303,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.282,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.048,
            'Delay' => 3.303,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.282,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.048,
            'Delay' => 3.303,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.282,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.048,
            'Delay' => 3.303,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.282,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.048,
            'Delay' => 3.303,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.282,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.048,
            'Delay' => 3.303,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.282,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[3]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.068,
            'Delay' => 3.283,
            'Logic_Delay' => 1.047,
            'Routing_Delay' => 2.236,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[3]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.068,
            'Delay' => 3.283,
            'Logic_Delay' => 1.047,
            'Routing_Delay' => 2.236,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[3]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.068,
            'Delay' => 3.283,
            'Logic_Delay' => 1.047,
            'Routing_Delay' => 2.236,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[3]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.068,
            'Delay' => 3.283,
            'Logic_Delay' => 1.047,
            'Routing_Delay' => 2.236,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[3]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.068,
            'Delay' => 3.283,
            'Logic_Delay' => 1.047,
            'Routing_Delay' => 2.236,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[3]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.068,
            'Delay' => 3.283,
            'Logic_Delay' => 1.047,
            'Routing_Delay' => 2.236,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[3]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.068,
            'Delay' => 3.283,
            'Logic_Delay' => 1.047,
            'Routing_Delay' => 2.236,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[3]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.068,
            'Delay' => 3.283,
            'Logic_Delay' => 1.047,
            'Routing_Delay' => 2.236,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[3]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.068,
            'Delay' => 3.283,
            'Logic_Delay' => 1.047,
            'Routing_Delay' => 2.236,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[3]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.068,
            'Delay' => 3.283,
            'Logic_Delay' => 1.047,
            'Routing_Delay' => 2.236,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[3]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.068,
            'Delay' => 3.283,
            'Logic_Delay' => 1.047,
            'Routing_Delay' => 2.236,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[3]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.068,
            'Delay' => 3.283,
            'Logic_Delay' => 1.047,
            'Routing_Delay' => 2.236,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[3]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.068,
            'Delay' => 3.283,
            'Logic_Delay' => 1.047,
            'Routing_Delay' => 2.236,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[3]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.068,
            'Delay' => 3.283,
            'Logic_Delay' => 1.047,
            'Routing_Delay' => 2.236,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[3]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.068,
            'Delay' => 3.283,
            'Logic_Delay' => 1.047,
            'Routing_Delay' => 2.236,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[3]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.068,
            'Delay' => 3.283,
            'Logic_Delay' => 1.047,
            'Routing_Delay' => 2.236,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[3]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.068,
            'Delay' => 3.283,
            'Logic_Delay' => 1.047,
            'Routing_Delay' => 2.236,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[3]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.068,
            'Delay' => 3.283,
            'Logic_Delay' => 1.047,
            'Routing_Delay' => 2.236,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[3]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.068,
            'Delay' => 3.283,
            'Logic_Delay' => 1.047,
            'Routing_Delay' => 2.236,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[3]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.068,
            'Delay' => 3.283,
            'Logic_Delay' => 1.047,
            'Routing_Delay' => 2.236,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[3]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.068,
            'Delay' => 3.283,
            'Logic_Delay' => 1.047,
            'Routing_Delay' => 2.236,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[3]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.068,
            'Delay' => 3.283,
            'Logic_Delay' => 1.047,
            'Routing_Delay' => 2.236,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[3]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.068,
            'Delay' => 3.283,
            'Logic_Delay' => 1.047,
            'Routing_Delay' => 2.236,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[3]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.068,
            'Delay' => 3.283,
            'Logic_Delay' => 1.047,
            'Routing_Delay' => 2.236,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[3]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.068,
            'Delay' => 3.283,
            'Logic_Delay' => 1.047,
            'Routing_Delay' => 2.236,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[3]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.068,
            'Delay' => 3.283,
            'Logic_Delay' => 1.047,
            'Routing_Delay' => 2.236,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.086,
            'Delay' => 3.265,
            'Logic_Delay' => 1.047,
            'Routing_Delay' => 2.218,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.086,
            'Delay' => 3.265,
            'Logic_Delay' => 1.047,
            'Routing_Delay' => 2.218,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.086,
            'Delay' => 3.265,
            'Logic_Delay' => 1.047,
            'Routing_Delay' => 2.218,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.086,
            'Delay' => 3.265,
            'Logic_Delay' => 1.047,
            'Routing_Delay' => 2.218,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.086,
            'Delay' => 3.265,
            'Logic_Delay' => 1.047,
            'Routing_Delay' => 2.218,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.086,
            'Delay' => 3.265,
            'Logic_Delay' => 1.047,
            'Routing_Delay' => 2.218,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.086,
            'Delay' => 3.265,
            'Logic_Delay' => 1.047,
            'Routing_Delay' => 2.218,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.086,
            'Delay' => 3.265,
            'Logic_Delay' => 1.047,
            'Routing_Delay' => 2.218,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.086,
            'Delay' => 3.265,
            'Logic_Delay' => 1.047,
            'Routing_Delay' => 2.218,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.086,
            'Delay' => 3.265,
            'Logic_Delay' => 1.047,
            'Routing_Delay' => 2.218,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.086,
            'Delay' => 3.265,
            'Logic_Delay' => 1.047,
            'Routing_Delay' => 2.218,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.086,
            'Delay' => 3.265,
            'Logic_Delay' => 1.047,
            'Routing_Delay' => 2.218,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[36]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr[3]_i_6__0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.114,
            'Delay' => 3.483,
            'Logic_Delay' => 1.876,
            'Routing_Delay' => 1.607,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[36]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr[3]_i_6__0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.122,
            'Delay' => 3.475,
            'Logic_Delay' => 1.820,
            'Routing_Delay' => 1.655,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_3',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_3__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_4',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_2',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 16.149,
            'Delay' => 3.448,
            'Logic_Delay' => 1.163,
            'Routing_Delay' => 2.285,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_3',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_3__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_3',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_2__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[4]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 16.149,
            'Delay' => 3.448,
            'Logic_Delay' => 1.163,
            'Routing_Delay' => 2.285,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[3]_i_5',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]_i_2',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]_i_2',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_i_3',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.150,
            'Delay' => 3.447,
            'Logic_Delay' => 2.061,
            'Routing_Delay' => 1.386,
            'Logic_Levels' => 5,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[3]_i_2__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[3]_i_1__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/wrap_second_len_r[0]_i_1__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.184,
            'Delay' => 3.413,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.392,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[3]_i_2',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[3]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_second_len_r[0]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.184,
            'Delay' => 3.413,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.392,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[1]_i_2__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[1]_i_1__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/wrap_second_len_r[3]_i_1__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.192,
            'Delay' => 3.405,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.384,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[1]_i_2',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[1]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_second_len_r[3]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.192,
            'Delay' => 3.405,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.384,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 16.235,
            'Delay' => 3.092,
            'Logic_Delay' => 1.857,
            'Routing_Delay' => 1.235,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 16.245,
            'Delay' => 3.081,
            'Logic_Delay' => 1.851,
            'Routing_Delay' => 1.230,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_5__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_3__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_1__2',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.262,
            'Delay' => 3.335,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.314,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[3]_i_5',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]_i_2',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]_i_2',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[7]_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.267,
            'Delay' => 3.330,
            'Logic_Delay' => 1.944,
            'Routing_Delay' => 1.386,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[3]_i_5',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]_i_2__0',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[2]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.281,
            'Delay' => 3.316,
            'Logic_Delay' => 1.652,
            'Routing_Delay' => 1.664,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_6',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_5',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[11]_i_4',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[0]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.285,
            'Delay' => 3.312,
            'Logic_Delay' => 1.137,
            'Routing_Delay' => 2.175,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_6',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_5',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[11]_i_4',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[1]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.285,
            'Delay' => 3.312,
            'Logic_Delay' => 1.137,
            'Routing_Delay' => 2.175,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_6',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_5',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[11]_i_4',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[3]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.285,
            'Delay' => 3.312,
            'Logic_Delay' => 1.137,
            'Routing_Delay' => 2.175,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[36]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr[3]_i_6__0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.291,
            'Delay' => 3.306,
            'Logic_Delay' => 1.709,
            'Routing_Delay' => 1.597,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/next_pending_r_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/next_pending_r_i_1',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/next_pending_r_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.323,
            'Delay' => 3.274,
            'Logic_Delay' => 1.045,
            'Routing_Delay' => 2.229,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 16.352,
            'Delay' => 2.975,
            'Logic_Delay' => 1.740,
            'Routing_Delay' => 1.235,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[36]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr[3]_i_6__0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.359,
            'Delay' => 3.238,
            'Logic_Delay' => 1.640,
            'Routing_Delay' => 1.598,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 16.362,
            'Delay' => 2.964,
            'Logic_Delay' => 1.734,
            'Routing_Delay' => 1.230,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr[3]_i_7__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.365,
            'Delay' => 3.232,
            'Logic_Delay' => 1.515,
            'Routing_Delay' => 1.717,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[3]_i_5',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]_i_2',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]_i_2',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_i_3',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[10]_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.397,
            'Delay' => 3.200,
            'Logic_Delay' => 1.980,
            'Routing_Delay' => 1.220,
            'Logic_Levels' => 5,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_4__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_2__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[0]_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.408,
            'Delay' => 3.189,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.168,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_4__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_2__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[1]_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.408,
            'Delay' => 3.189,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.168,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_4__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_2__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[2]_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.408,
            'Delay' => 3.189,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.168,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_4__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_2__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[3]_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.408,
            'Delay' => 3.189,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.168,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_4__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_2__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[4]_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.408,
            'Delay' => 3.189,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.168,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_4__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_2__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[5]_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.408,
            'Delay' => 3.189,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.168,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_4__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_2__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[6]_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.408,
            'Delay' => 3.189,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.168,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_4__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_2__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[8]_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.408,
            'Delay' => 3.189,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.168,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_4__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_2__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[9]_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.408,
            'Delay' => 3.189,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.168,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 16.431,
            'Delay' => 2.907,
            'Logic_Delay' => 1.869,
            'Routing_Delay' => 1.038,
            'Logic_Levels' => 5,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 16.469,
            'Delay' => 2.858,
            'Logic_Delay' => 1.623,
            'Routing_Delay' => 1.235,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 16.479,
            'Delay' => 2.847,
            'Logic_Delay' => 1.617,
            'Routing_Delay' => 1.230,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.490,
            'Delay' => 2.861,
            'Logic_Delay' => 1.550,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.490,
            'Delay' => 2.861,
            'Logic_Delay' => 1.550,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.490,
            'Delay' => 2.861,
            'Logic_Delay' => 1.550,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.490,
            'Delay' => 2.861,
            'Logic_Delay' => 1.550,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.490,
            'Delay' => 2.861,
            'Logic_Delay' => 1.550,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.490,
            'Delay' => 2.861,
            'Logic_Delay' => 1.550,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.490,
            'Delay' => 2.861,
            'Logic_Delay' => 1.550,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.490,
            'Delay' => 2.861,
            'Logic_Delay' => 1.550,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.490,
            'Delay' => 2.861,
            'Logic_Delay' => 1.550,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.490,
            'Delay' => 2.861,
            'Logic_Delay' => 1.550,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.490,
            'Delay' => 2.861,
            'Logic_Delay' => 1.550,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.490,
            'Delay' => 2.861,
            'Logic_Delay' => 1.550,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.490,
            'Delay' => 2.861,
            'Logic_Delay' => 1.550,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.490,
            'Delay' => 2.861,
            'Logic_Delay' => 1.550,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.490,
            'Delay' => 2.861,
            'Logic_Delay' => 1.550,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.490,
            'Delay' => 2.861,
            'Logic_Delay' => 1.550,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.490,
            'Delay' => 2.861,
            'Logic_Delay' => 1.550,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.490,
            'Delay' => 2.861,
            'Logic_Delay' => 1.550,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.490,
            'Delay' => 2.861,
            'Logic_Delay' => 1.550,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.490,
            'Delay' => 2.861,
            'Logic_Delay' => 1.550,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.490,
            'Delay' => 2.861,
            'Logic_Delay' => 1.550,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.490,
            'Delay' => 2.861,
            'Logic_Delay' => 1.550,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.490,
            'Delay' => 2.861,
            'Logic_Delay' => 1.550,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.490,
            'Delay' => 2.861,
            'Logic_Delay' => 1.550,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.493,
            'Delay' => 2.858,
            'Logic_Delay' => 1.550,
            'Routing_Delay' => 1.308,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.493,
            'Delay' => 2.858,
            'Logic_Delay' => 1.550,
            'Routing_Delay' => 1.308,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.493,
            'Delay' => 2.858,
            'Logic_Delay' => 1.550,
            'Routing_Delay' => 1.308,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.493,
            'Delay' => 2.858,
            'Logic_Delay' => 1.550,
            'Routing_Delay' => 1.308,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.493,
            'Delay' => 2.858,
            'Logic_Delay' => 1.550,
            'Routing_Delay' => 1.308,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.493,
            'Delay' => 2.858,
            'Logic_Delay' => 1.550,
            'Routing_Delay' => 1.308,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.493,
            'Delay' => 2.858,
            'Logic_Delay' => 1.550,
            'Routing_Delay' => 1.308,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 16.510,
            'Delay' => 2.822,
            'Logic_Delay' => 1.776,
            'Routing_Delay' => 1.046,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[13]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.513,
            'Delay' => 2.838,
            'Logic_Delay' => 1.514,
            'Routing_Delay' => 1.324,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[13]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.513,
            'Delay' => 2.838,
            'Logic_Delay' => 1.514,
            'Routing_Delay' => 1.324,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[13]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.513,
            'Delay' => 2.838,
            'Logic_Delay' => 1.514,
            'Routing_Delay' => 1.324,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[13]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.513,
            'Delay' => 2.838,
            'Logic_Delay' => 1.514,
            'Routing_Delay' => 1.324,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[13]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.513,
            'Delay' => 2.838,
            'Logic_Delay' => 1.514,
            'Routing_Delay' => 1.324,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[13]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.513,
            'Delay' => 2.838,
            'Logic_Delay' => 1.514,
            'Routing_Delay' => 1.324,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[13]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.513,
            'Delay' => 2.838,
            'Logic_Delay' => 1.514,
            'Routing_Delay' => 1.324,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[13]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.513,
            'Delay' => 2.838,
            'Logic_Delay' => 1.514,
            'Routing_Delay' => 1.324,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[13]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.513,
            'Delay' => 2.838,
            'Logic_Delay' => 1.514,
            'Routing_Delay' => 1.324,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[13]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.513,
            'Delay' => 2.838,
            'Logic_Delay' => 1.514,
            'Routing_Delay' => 1.324,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[13]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.513,
            'Delay' => 2.838,
            'Logic_Delay' => 1.514,
            'Routing_Delay' => 1.324,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[13]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.513,
            'Delay' => 2.838,
            'Logic_Delay' => 1.514,
            'Routing_Delay' => 1.324,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[13]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.513,
            'Delay' => 2.838,
            'Logic_Delay' => 1.514,
            'Routing_Delay' => 1.324,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[13]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.513,
            'Delay' => 2.838,
            'Logic_Delay' => 1.514,
            'Routing_Delay' => 1.324,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[12]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[13]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[14]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[15]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[16]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[17]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[18]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[19]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[20]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[21]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[22]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[23]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[24]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[25]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[26]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[27]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[28]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[29]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[30]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[31]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[32]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[33]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[34]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[35]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[36]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[37]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[38]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[39]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[40]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[41]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[42]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[43]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[44]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[45]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[46]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 16.536,
            'Delay' => 2.505,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.608,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 16.536,
            'Delay' => 2.505,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.608,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 16.536,
            'Delay' => 2.505,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.608,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 16.536,
            'Delay' => 2.505,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.608,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 16.536,
            'Delay' => 2.505,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.608,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 16.536,
            'Delay' => 2.505,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.608,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 16.536,
            'Delay' => 2.505,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.608,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 16.536,
            'Delay' => 2.505,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.608,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 16.536,
            'Delay' => 2.505,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.608,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 16.536,
            'Delay' => 2.505,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.608,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 16.536,
            'Delay' => 2.505,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.608,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 16.536,
            'Delay' => 2.505,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.608,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 16.536,
            'Delay' => 2.505,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.608,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 16.536,
            'Delay' => 2.505,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.608,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 16.536,
            'Delay' => 2.505,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.608,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 16.536,
            'Delay' => 2.505,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.608,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 16.542,
            'Delay' => 2.796,
            'Logic_Delay' => 1.752,
            'Routing_Delay' => 1.044,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 16.627,
            'Delay' => 2.705,
            'Logic_Delay' => 1.659,
            'Routing_Delay' => 1.046,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 16.659,
            'Delay' => 2.679,
            'Logic_Delay' => 1.635,
            'Routing_Delay' => 1.044,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/next_pending_r_i_1__1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/next_pending_r_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.688,
            'Delay' => 2.909,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.988,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.695,
            'Delay' => 2.902,
            'Logic_Delay' => 1.582,
            'Routing_Delay' => 1.320,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.695,
            'Delay' => 2.902,
            'Logic_Delay' => 1.582,
            'Routing_Delay' => 1.320,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.695,
            'Delay' => 2.902,
            'Logic_Delay' => 1.582,
            'Routing_Delay' => 1.320,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.695,
            'Delay' => 2.902,
            'Logic_Delay' => 1.582,
            'Routing_Delay' => 1.320,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.695,
            'Delay' => 2.902,
            'Logic_Delay' => 1.582,
            'Routing_Delay' => 1.320,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.695,
            'Delay' => 2.902,
            'Logic_Delay' => 1.582,
            'Routing_Delay' => 1.320,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.695,
            'Delay' => 2.902,
            'Logic_Delay' => 1.582,
            'Routing_Delay' => 1.320,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.695,
            'Delay' => 2.902,
            'Logic_Delay' => 1.582,
            'Routing_Delay' => 1.320,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.695,
            'Delay' => 2.902,
            'Logic_Delay' => 1.582,
            'Routing_Delay' => 1.320,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.695,
            'Delay' => 2.902,
            'Logic_Delay' => 1.582,
            'Routing_Delay' => 1.320,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.695,
            'Delay' => 2.902,
            'Logic_Delay' => 1.582,
            'Routing_Delay' => 1.320,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.695,
            'Delay' => 2.902,
            'Logic_Delay' => 1.582,
            'Routing_Delay' => 1.320,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.695,
            'Delay' => 2.902,
            'Logic_Delay' => 1.582,
            'Routing_Delay' => 1.320,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.695,
            'Delay' => 2.902,
            'Logic_Delay' => 1.582,
            'Routing_Delay' => 1.320,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.695,
            'Delay' => 2.902,
            'Logic_Delay' => 1.582,
            'Routing_Delay' => 1.320,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.695,
            'Delay' => 2.902,
            'Logic_Delay' => 1.582,
            'Routing_Delay' => 1.320,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.695,
            'Delay' => 2.902,
            'Logic_Delay' => 1.582,
            'Routing_Delay' => 1.320,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.703,
            'Delay' => 2.894,
            'Logic_Delay' => 1.574,
            'Routing_Delay' => 1.320,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.703,
            'Delay' => 2.894,
            'Logic_Delay' => 1.574,
            'Routing_Delay' => 1.320,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.703,
            'Delay' => 2.894,
            'Logic_Delay' => 1.574,
            'Routing_Delay' => 1.320,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.703,
            'Delay' => 2.894,
            'Logic_Delay' => 1.574,
            'Routing_Delay' => 1.320,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.703,
            'Delay' => 2.894,
            'Logic_Delay' => 1.574,
            'Routing_Delay' => 1.320,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.703,
            'Delay' => 2.894,
            'Logic_Delay' => 1.574,
            'Routing_Delay' => 1.320,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.703,
            'Delay' => 2.894,
            'Logic_Delay' => 1.574,
            'Routing_Delay' => 1.320,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.703,
            'Delay' => 2.894,
            'Logic_Delay' => 1.574,
            'Routing_Delay' => 1.320,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.703,
            'Delay' => 2.894,
            'Logic_Delay' => 1.574,
            'Routing_Delay' => 1.320,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.703,
            'Delay' => 2.894,
            'Logic_Delay' => 1.574,
            'Routing_Delay' => 1.320,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.703,
            'Delay' => 2.894,
            'Logic_Delay' => 1.574,
            'Routing_Delay' => 1.320,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.703,
            'Delay' => 2.894,
            'Logic_Delay' => 1.574,
            'Routing_Delay' => 1.320,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.703,
            'Delay' => 2.894,
            'Logic_Delay' => 1.574,
            'Routing_Delay' => 1.320,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.703,
            'Delay' => 2.894,
            'Logic_Delay' => 1.574,
            'Routing_Delay' => 1.320,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.703,
            'Delay' => 2.894,
            'Logic_Delay' => 1.574,
            'Routing_Delay' => 1.320,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_3',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_3__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[1]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 16.714,
            'Delay' => 2.883,
            'Logic_Delay' => 1.047,
            'Routing_Delay' => 1.836,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_3',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_3__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[2]_i_1',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 16.714,
            'Delay' => 2.883,
            'Logic_Delay' => 1.047,
            'Routing_Delay' => 1.836,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_3',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_3__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[3]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 16.714,
            'Delay' => 2.883,
            'Logic_Delay' => 1.047,
            'Routing_Delay' => 1.836,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_3',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_3__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[2]_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 16.714,
            'Delay' => 2.883,
            'Logic_Delay' => 1.047,
            'Routing_Delay' => 1.836,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_3',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_3__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[3]_i_1__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[3]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 16.714,
            'Delay' => 2.883,
            'Logic_Delay' => 1.047,
            'Routing_Delay' => 1.836,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_3',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_3__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[1]_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 16.722,
            'Delay' => 2.875,
            'Logic_Delay' => 1.039,
            'Routing_Delay' => 1.836,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 16.724,
            'Delay' => 2.602,
            'Logic_Delay' => 1.381,
            'Routing_Delay' => 1.221,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 16.744,
            'Delay' => 2.588,
            'Logic_Delay' => 1.542,
            'Routing_Delay' => 1.046,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_4',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[0]_i_1__1',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.745,
            'Delay' => 2.852,
            'Logic_Delay' => 1.045,
            'Routing_Delay' => 1.807,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_4',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[1]_i_1__2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.745,
            'Delay' => 2.852,
            'Logic_Delay' => 1.045,
            'Routing_Delay' => 1.807,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_4',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[2]_i_1__2',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.745,
            'Delay' => 2.852,
            'Logic_Delay' => 1.045,
            'Routing_Delay' => 1.807,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_4',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[3]_i_2__1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.745,
            'Delay' => 2.852,
            'Logic_Delay' => 1.045,
            'Routing_Delay' => 1.807,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_3',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_2',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_valid_i_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.746,
            'Delay' => 2.851,
            'Logic_Delay' => 1.047,
            'Routing_Delay' => 1.804,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_3',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_2',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.746,
            'Delay' => 2.851,
            'Logic_Delay' => 1.047,
            'Routing_Delay' => 1.804,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[3]_i_3__1',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[0]_i_1__2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.749,
            'Delay' => 2.848,
            'Logic_Delay' => 1.045,
            'Routing_Delay' => 1.803,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[3]_i_3__1',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[1]_i_1__1',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.749,
            'Delay' => 2.848,
            'Logic_Delay' => 1.045,
            'Routing_Delay' => 1.803,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[3]_i_3__1',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[2]_i_1__1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.749,
            'Delay' => 2.848,
            'Logic_Delay' => 1.045,
            'Routing_Delay' => 1.803,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[3]_i_3__1',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[3]_i_1__2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.749,
            'Delay' => 2.848,
            'Logic_Delay' => 1.045,
            'Routing_Delay' => 1.803,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_5',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[0]_i_1__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.755,
            'Delay' => 2.842,
            'Logic_Delay' => 1.045,
            'Routing_Delay' => 1.797,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_5',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[1]_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.755,
            'Delay' => 2.842,
            'Logic_Delay' => 1.045,
            'Routing_Delay' => 1.797,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_5',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[2]_i_1__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.755,
            'Delay' => 2.842,
            'Logic_Delay' => 1.045,
            'Routing_Delay' => 1.797,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_5',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[3]_i_2',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.755,
            'Delay' => 2.842,
            'Logic_Delay' => 1.045,
            'Routing_Delay' => 1.797,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[3]_i_3',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[0]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.763,
            'Delay' => 2.834,
            'Logic_Delay' => 1.045,
            'Routing_Delay' => 1.789,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[3]_i_3',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[1]_i_1',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.763,
            'Delay' => 2.834,
            'Logic_Delay' => 1.045,
            'Routing_Delay' => 1.789,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[3]_i_3',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[2]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.763,
            'Delay' => 2.834,
            'Logic_Delay' => 1.045,
            'Routing_Delay' => 1.789,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[3]_i_3',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[3]_i_1__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.763,
            'Delay' => 2.834,
            'Logic_Delay' => 1.045,
            'Routing_Delay' => 1.789,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 16.776,
            'Delay' => 2.562,
            'Logic_Delay' => 1.518,
            'Routing_Delay' => 1.044,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/FSM_sequential_state[1]_i_4',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/FSM_sequential_state[1]_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state[0]_i_1',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 16.785,
            'Delay' => 2.812,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 1.791,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/FSM_sequential_state[1]_i_4',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/FSM_sequential_state[1]_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state[1]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.785,
            'Delay' => 2.812,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 1.791,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_11',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.810,
            'Delay' => 2.787,
            'Logic_Delay' => 1.320,
            'Routing_Delay' => 1.467,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_i_1__1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.852,
            'Delay' => 2.745,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 1.724,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_i_2',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.852,
            'Delay' => 2.745,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 1.724,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[0]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 16.852,
            'Delay' => 2.745,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 1.724,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_i_1__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.853,
            'Delay' => 2.744,
            'Logic_Delay' => 1.047,
            'Routing_Delay' => 1.697,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_i_1__1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/sel_first_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.853,
            'Delay' => 2.744,
            'Logic_Delay' => 1.047,
            'Routing_Delay' => 1.697,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.853,
            'Delay' => 2.744,
            'Logic_Delay' => 1.047,
            'Routing_Delay' => 1.697,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 16.860,
            'Delay' => 2.737,
            'Logic_Delay' => 1.013,
            'Routing_Delay' => 1.724,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[12]_i_1__2',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[12]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.878,
            'Delay' => 2.719,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[14]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[14]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.878,
            'Delay' => 2.719,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[16]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[16]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.878,
            'Delay' => 2.719,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[18]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[18]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.878,
            'Delay' => 2.719,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[20]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[20]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.878,
            'Delay' => 2.719,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[22]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[22]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.878,
            'Delay' => 2.719,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[24]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[24]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.878,
            'Delay' => 2.719,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[26]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[26]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.878,
            'Delay' => 2.719,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[28]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[28]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.878,
            'Delay' => 2.719,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[2]_i_1__2',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.878,
            'Delay' => 2.719,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[30]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[30]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.878,
            'Delay' => 2.719,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[32]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[32]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.878,
            'Delay' => 2.719,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[4]_i_1__2',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.878,
            'Delay' => 2.719,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[6]_i_1__2',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.878,
            'Delay' => 2.719,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[8]_i_1__2',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.878,
            'Delay' => 2.719,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[9]_i_1__2',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.878,
            'Delay' => 2.719,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[12]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.895,
            'Delay' => 2.702,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.781,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[13]_i_2',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.895,
            'Delay' => 2.702,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.781,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[3]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.895,
            'Delay' => 2.702,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.781,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[5]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.895,
            'Delay' => 2.702,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.781,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[7]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.895,
            'Delay' => 2.702,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.781,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[9]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.895,
            'Delay' => 2.702,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.781,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[34]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[34]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.896,
            'Delay' => 2.701,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.780,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[36]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[36]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.896,
            'Delay' => 2.701,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.780,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[38]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[38]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.896,
            'Delay' => 2.701,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.780,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[40]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[40]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.896,
            'Delay' => 2.701,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.780,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[42]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[42]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.896,
            'Delay' => 2.701,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.780,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[45]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[45]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.896,
            'Delay' => 2.701,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.780,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_2',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[46]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.896,
            'Delay' => 2.701,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.780,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 16.901,
            'Delay' => 2.426,
            'Logic_Delay' => 1.200,
            'Routing_Delay' => 1.226,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[0]_i_1__2',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.902,
            'Delay' => 2.695,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[10]_i_1__2',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.902,
            'Delay' => 2.695,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[11]_i_1__2',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.902,
            'Delay' => 2.695,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[13]_i_1__2',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[13]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.902,
            'Delay' => 2.695,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[15]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[15]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.902,
            'Delay' => 2.695,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[17]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[17]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.902,
            'Delay' => 2.695,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[19]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[19]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.902,
            'Delay' => 2.695,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[1]_i_1__2',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.902,
            'Delay' => 2.695,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[21]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[21]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.902,
            'Delay' => 2.695,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[23]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[23]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.902,
            'Delay' => 2.695,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[25]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[25]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.902,
            'Delay' => 2.695,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[27]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[27]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.902,
            'Delay' => 2.695,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[29]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[29]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.902,
            'Delay' => 2.695,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[31]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[31]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.902,
            'Delay' => 2.695,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[33]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[33]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.902,
            'Delay' => 2.695,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[3]_i_1__2',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.902,
            'Delay' => 2.695,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[5]_i_1__2',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.902,
            'Delay' => 2.695,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[7]_i_1__2',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.902,
            'Delay' => 2.695,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[1]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.908,
            'Delay' => 2.689,
            'Logic_Delay' => 1.776,
            'Routing_Delay' => 0.913,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.910,
            'Delay' => 2.441,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.544,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.910,
            'Delay' => 2.441,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.544,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.910,
            'Delay' => 2.441,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.544,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.910,
            'Delay' => 2.441,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.544,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.910,
            'Delay' => 2.441,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.544,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.910,
            'Delay' => 2.441,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.544,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.910,
            'Delay' => 2.441,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.544,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.910,
            'Delay' => 2.441,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.544,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.910,
            'Delay' => 2.441,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.544,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.910,
            'Delay' => 2.441,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.544,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.910,
            'Delay' => 2.441,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.544,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.910,
            'Delay' => 2.441,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.544,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.910,
            'Delay' => 2.441,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.544,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.910,
            'Delay' => 2.441,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.544,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.910,
            'Delay' => 2.441,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.544,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.910,
            'Delay' => 2.441,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.544,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.910,
            'Delay' => 2.441,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.544,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.910,
            'Delay' => 2.441,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.544,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.910,
            'Delay' => 2.441,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.544,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.910,
            'Delay' => 2.441,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.544,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.910,
            'Delay' => 2.441,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.544,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.910,
            'Delay' => 2.441,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.544,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.910,
            'Delay' => 2.441,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.544,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.910,
            'Delay' => 2.441,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.544,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.910,
            'Delay' => 2.441,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.544,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.910,
            'Delay' => 2.441,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.544,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.910,
            'Delay' => 2.441,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.544,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.910,
            'Delay' => 2.441,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.544,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.910,
            'Delay' => 2.441,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.544,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.910,
            'Delay' => 2.441,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.544,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.910,
            'Delay' => 2.441,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.544,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 16.910,
            'Delay' => 2.441,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.544,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[10]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.919,
            'Delay' => 2.678,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.781,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[11]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.919,
            'Delay' => 2.678,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.781,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[2]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.919,
            'Delay' => 2.678,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.781,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[4]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.919,
            'Delay' => 2.678,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.781,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[6]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.919,
            'Delay' => 2.678,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.781,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[8]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.919,
            'Delay' => 2.678,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.781,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[35]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[35]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.920,
            'Delay' => 2.677,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.780,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[37]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[37]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.920,
            'Delay' => 2.677,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.780,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[39]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[39]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.920,
            'Delay' => 2.677,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.780,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[41]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[41]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.920,
            'Delay' => 2.677,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.780,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[43]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[43]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.920,
            'Delay' => 2.677,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.780,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[44]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[44]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.920,
            'Delay' => 2.677,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.780,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[0]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.932,
            'Delay' => 2.665,
            'Logic_Delay' => 1.752,
            'Routing_Delay' => 0.913,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 16.978,
            'Delay' => 2.354,
            'Logic_Delay' => 1.317,
            'Routing_Delay' => 1.037,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[2]_i_2__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[2]_i_1__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.014,
            'Delay' => 2.583,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.686,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[2]_i_2',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[2]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.014,
            'Delay' => 2.583,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.686,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 17.015,
            'Delay' => 1.981,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.208,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 17.015,
            'Delay' => 1.981,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.208,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 17.015,
            'Delay' => 1.981,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.208,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 17.015,
            'Delay' => 1.981,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.208,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 17.015,
            'Delay' => 1.981,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.208,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 17.015,
            'Delay' => 1.981,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.208,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 17.015,
            'Delay' => 1.981,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.208,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 17.015,
            'Delay' => 1.981,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.208,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 17.015,
            'Delay' => 1.981,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.208,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 17.015,
            'Delay' => 1.981,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.208,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 17.015,
            'Delay' => 1.981,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.208,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 17.015,
            'Delay' => 1.981,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.208,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 17.015,
            'Delay' => 1.981,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.208,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 17.015,
            'Delay' => 1.981,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.208,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 17.015,
            'Delay' => 1.981,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.208,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 17.015,
            'Delay' => 1.981,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.208,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 17.015,
            'Delay' => 1.981,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.208,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 17.015,
            'Delay' => 1.981,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.208,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 17.015,
            'Delay' => 1.981,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.208,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 17.015,
            'Delay' => 1.981,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.208,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 17.015,
            'Delay' => 1.981,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.208,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 17.015,
            'Delay' => 1.981,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.208,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 17.015,
            'Delay' => 1.981,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.208,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 17.015,
            'Delay' => 1.981,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.208,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 17.015,
            'Delay' => 1.981,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.208,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 17.015,
            'Delay' => 1.981,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.208,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 17.015,
            'Delay' => 1.981,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.208,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 17.015,
            'Delay' => 1.981,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.208,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 17.015,
            'Delay' => 1.981,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.208,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 17.015,
            'Delay' => 1.981,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.208,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 17.015,
            'Delay' => 1.981,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.208,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 17.015,
            'Delay' => 1.981,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.208,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 17.015,
            'Delay' => 1.981,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.208,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 17.015,
            'Delay' => 1.981,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.208,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 17.015,
            'Delay' => 1.981,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.208,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 17.015,
            'Delay' => 1.981,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.208,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 17.015,
            'Delay' => 1.981,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.208,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[1]_i_2__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[1]_i_1__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.016,
            'Delay' => 2.581,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.684,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[1]_i_2',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[1]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.016,
            'Delay' => 2.581,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.684,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_117',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_117',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register_x0',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register_x0',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister',
                },
            ],
            'Slack' => 17.074,
            'Delay' => 2.555,
            'Logic_Delay' => 1.869,
            'Routing_Delay' => 0.686,
            'Logic_Levels' => 5,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_117',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_117',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register_x0',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register_x0',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister',
                },
            ],
            'Slack' => 17.086,
            'Delay' => 2.543,
            'Logic_Delay' => 1.857,
            'Routing_Delay' => 0.686,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_117',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_117',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register_x0',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register_x0',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister',
                },
            ],
            'Slack' => 17.092,
            'Delay' => 2.537,
            'Logic_Delay' => 1.851,
            'Routing_Delay' => 0.686,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_i_1__1',
                     'Ref_Name' => 'LUT1',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.101,
            'Delay' => 1.895,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.122,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_i_1__1',
                     'Ref_Name' => 'LUT1',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.101,
            'Delay' => 1.895,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.122,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_i_1__1',
                     'Ref_Name' => 'LUT1',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.101,
            'Delay' => 1.895,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.122,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_i_1__1',
                     'Ref_Name' => 'LUT1',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.101,
            'Delay' => 1.895,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.122,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/seq_clr_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1',
                     'Ref_Name' => 'LUT1',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.104,
            'Delay' => 1.892,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.119,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/seq_clr_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1',
                     'Ref_Name' => 'LUT1',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.104,
            'Delay' => 1.892,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.119,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/seq_clr_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1',
                     'Ref_Name' => 'LUT1',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.104,
            'Delay' => 1.892,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.119,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/seq_clr_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1',
                     'Ref_Name' => 'LUT1',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.104,
            'Delay' => 1.892,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.119,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/seq_clr_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1',
                     'Ref_Name' => 'LUT1',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.104,
            'Delay' => 1.892,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.119,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/seq_clr_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1',
                     'Ref_Name' => 'LUT1',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.104,
            'Delay' => 1.892,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.119,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_117',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_117',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register_x0',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register_x0',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister',
                },
            ],
            'Slack' => 17.167,
            'Delay' => 2.462,
            'Logic_Delay' => 1.776,
            'Routing_Delay' => 0.686,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.189,
            'Delay' => 2.162,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.365,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.189,
            'Delay' => 2.162,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.365,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.189,
            'Delay' => 2.162,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.365,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[12]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.189,
            'Delay' => 2.162,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.365,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[13]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.189,
            'Delay' => 2.162,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.365,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[14]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.189,
            'Delay' => 2.162,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.365,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[15]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.189,
            'Delay' => 2.162,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.365,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[16]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.189,
            'Delay' => 2.162,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.365,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[17]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.189,
            'Delay' => 2.162,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.365,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[18]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.189,
            'Delay' => 2.162,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.365,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[19]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.189,
            'Delay' => 2.162,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.365,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.189,
            'Delay' => 2.162,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.365,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[20]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.189,
            'Delay' => 2.162,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.365,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[21]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.189,
            'Delay' => 2.162,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.365,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[22]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.189,
            'Delay' => 2.162,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.365,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[23]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.189,
            'Delay' => 2.162,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.365,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[24]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.189,
            'Delay' => 2.162,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.365,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[25]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.189,
            'Delay' => 2.162,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.365,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[26]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.189,
            'Delay' => 2.162,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.365,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[27]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.189,
            'Delay' => 2.162,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.365,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[28]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.189,
            'Delay' => 2.162,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.365,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[29]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.189,
            'Delay' => 2.162,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.365,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.189,
            'Delay' => 2.162,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.365,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[30]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.189,
            'Delay' => 2.162,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.365,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[31]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.189,
            'Delay' => 2.162,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.365,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[32]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.189,
            'Delay' => 2.162,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.365,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[33]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.189,
            'Delay' => 2.162,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.365,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[34]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.189,
            'Delay' => 2.162,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.365,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[35]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.189,
            'Delay' => 2.162,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.365,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[36]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.189,
            'Delay' => 2.162,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.365,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[38]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.189,
            'Delay' => 2.162,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.365,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.189,
            'Delay' => 2.162,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.365,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.189,
            'Delay' => 2.162,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.365,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[44]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.189,
            'Delay' => 2.162,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.365,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[45]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.189,
            'Delay' => 2.162,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.365,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[46]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.189,
            'Delay' => 2.162,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.365,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[47]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.189,
            'Delay' => 2.162,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.365,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.189,
            'Delay' => 2.162,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.365,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[50]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.189,
            'Delay' => 2.162,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.365,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[51]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.189,
            'Delay' => 2.162,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.365,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[52]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.189,
            'Delay' => 2.162,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.365,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[53]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.189,
            'Delay' => 2.162,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.365,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[54]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.189,
            'Delay' => 2.162,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.365,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[55]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.189,
            'Delay' => 2.162,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.365,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[56]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.189,
            'Delay' => 2.162,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.365,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[57]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.189,
            'Delay' => 2.162,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.365,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[58]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.189,
            'Delay' => 2.162,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.365,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[59]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.189,
            'Delay' => 2.162,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.365,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.189,
            'Delay' => 2.162,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.365,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[60]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.189,
            'Delay' => 2.162,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.365,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[61]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.189,
            'Delay' => 2.162,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.365,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.189,
            'Delay' => 2.162,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.365,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.189,
            'Delay' => 2.162,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.365,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.189,
            'Delay' => 2.162,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.365,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.189,
            'Delay' => 2.162,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.365,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_117',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_117',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register_x0',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register_x0',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister',
                },
            ],
            'Slack' => 17.191,
            'Delay' => 2.438,
            'Logic_Delay' => 1.752,
            'Routing_Delay' => 0.686,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[51]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.196,
            'Delay' => 2.401,
            'Logic_Delay' => 1.601,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[53]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.196,
            'Delay' => 2.401,
            'Logic_Delay' => 1.601,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[55]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.196,
            'Delay' => 2.401,
            'Logic_Delay' => 1.601,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[57]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.196,
            'Delay' => 2.401,
            'Logic_Delay' => 1.601,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[59]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.196,
            'Delay' => 2.401,
            'Logic_Delay' => 1.601,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[61]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.196,
            'Delay' => 2.401,
            'Logic_Delay' => 1.601,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[51]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[51]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.398,
            'Logic_Delay' => 1.598,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[53]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[53]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.398,
            'Logic_Delay' => 1.598,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[55]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[55]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.398,
            'Logic_Delay' => 1.598,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[57]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[57]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.398,
            'Logic_Delay' => 1.598,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[59]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[59]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.398,
            'Logic_Delay' => 1.598,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[61]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[61]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.398,
            'Logic_Delay' => 1.598,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[12]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[12]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.202,
            'Delay' => 2.395,
            'Logic_Delay' => 1.595,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[14]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[14]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.202,
            'Delay' => 2.395,
            'Logic_Delay' => 1.595,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[16]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[16]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.202,
            'Delay' => 2.395,
            'Logic_Delay' => 1.595,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[18]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[18]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.202,
            'Delay' => 2.395,
            'Logic_Delay' => 1.595,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[20]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[20]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.202,
            'Delay' => 2.395,
            'Logic_Delay' => 1.595,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[22]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[22]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.202,
            'Delay' => 2.395,
            'Logic_Delay' => 1.595,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[24]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[24]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.202,
            'Delay' => 2.395,
            'Logic_Delay' => 1.595,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[26]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[26]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.202,
            'Delay' => 2.395,
            'Logic_Delay' => 1.595,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[28]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.202,
            'Delay' => 2.395,
            'Logic_Delay' => 1.595,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[2]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.202,
            'Delay' => 2.395,
            'Logic_Delay' => 1.595,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[30]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[30]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.202,
            'Delay' => 2.395,
            'Logic_Delay' => 1.595,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[4]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.202,
            'Delay' => 2.395,
            'Logic_Delay' => 1.595,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[6]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.202,
            'Delay' => 2.395,
            'Logic_Delay' => 1.595,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[8]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.202,
            'Delay' => 2.395,
            'Logic_Delay' => 1.595,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[9]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.202,
            'Delay' => 2.395,
            'Logic_Delay' => 1.595,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_117',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_117',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register_x0',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register_x0',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister',
                },
            ],
            'Slack' => 17.203,
            'Delay' => 2.426,
            'Logic_Delay' => 1.740,
            'Routing_Delay' => 0.686,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[39]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.203,
            'Delay' => 2.394,
            'Logic_Delay' => 1.594,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.204,
            'Delay' => 2.147,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.350,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.204,
            'Delay' => 2.147,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.350,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.204,
            'Delay' => 2.147,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.350,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.204,
            'Delay' => 2.147,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.350,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.204,
            'Delay' => 2.147,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.350,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.204,
            'Delay' => 2.147,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.350,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.204,
            'Delay' => 2.147,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.350,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.204,
            'Delay' => 2.147,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.350,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.204,
            'Delay' => 2.147,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.350,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.204,
            'Delay' => 2.147,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.350,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.204,
            'Delay' => 2.147,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.350,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.204,
            'Delay' => 2.147,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.350,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_117',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_117',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register_x0',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register_x0',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister',
                },
            ],
            'Slack' => 17.209,
            'Delay' => 2.420,
            'Logic_Delay' => 1.734,
            'Routing_Delay' => 0.686,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[12]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[12]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.211,
            'Delay' => 2.386,
            'Logic_Delay' => 1.586,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[14]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[14]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.211,
            'Delay' => 2.386,
            'Logic_Delay' => 1.586,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[16]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[16]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.211,
            'Delay' => 2.386,
            'Logic_Delay' => 1.586,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[18]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[18]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.211,
            'Delay' => 2.386,
            'Logic_Delay' => 1.586,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[20]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[20]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.211,
            'Delay' => 2.386,
            'Logic_Delay' => 1.586,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[22]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[22]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.211,
            'Delay' => 2.386,
            'Logic_Delay' => 1.586,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[24]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[24]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.211,
            'Delay' => 2.386,
            'Logic_Delay' => 1.586,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[26]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[26]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.211,
            'Delay' => 2.386,
            'Logic_Delay' => 1.586,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[28]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[28]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.211,
            'Delay' => 2.386,
            'Logic_Delay' => 1.586,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[2]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.211,
            'Delay' => 2.386,
            'Logic_Delay' => 1.586,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[30]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[30]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.211,
            'Delay' => 2.386,
            'Logic_Delay' => 1.586,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[4]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.211,
            'Delay' => 2.386,
            'Logic_Delay' => 1.586,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[6]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.211,
            'Delay' => 2.386,
            'Logic_Delay' => 1.586,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[8]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.211,
            'Delay' => 2.386,
            'Logic_Delay' => 1.586,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[9]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.211,
            'Delay' => 2.386,
            'Logic_Delay' => 1.586,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.214,
            'Delay' => 2.137,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.340,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.214,
            'Delay' => 2.137,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.340,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.214,
            'Delay' => 2.137,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.340,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.214,
            'Delay' => 2.137,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.340,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.214,
            'Delay' => 2.137,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.340,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.214,
            'Delay' => 2.137,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.340,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.214,
            'Delay' => 2.137,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.340,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.214,
            'Delay' => 2.137,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.340,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.214,
            'Delay' => 2.137,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.340,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.214,
            'Delay' => 2.137,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.340,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.214,
            'Delay' => 2.137,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.340,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.214,
            'Delay' => 2.137,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.340,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[36]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[36]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.219,
            'Delay' => 2.378,
            'Logic_Delay' => 1.578,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[50]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.220,
            'Delay' => 2.377,
            'Logic_Delay' => 1.577,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[52]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.220,
            'Delay' => 2.377,
            'Logic_Delay' => 1.577,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[54]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.220,
            'Delay' => 2.377,
            'Logic_Delay' => 1.577,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[56]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.220,
            'Delay' => 2.377,
            'Logic_Delay' => 1.577,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[58]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.220,
            'Delay' => 2.377,
            'Logic_Delay' => 1.577,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[60]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.220,
            'Delay' => 2.377,
            'Logic_Delay' => 1.577,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[32]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[32]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.222,
            'Delay' => 2.375,
            'Logic_Delay' => 1.575,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[34]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[34]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.222,
            'Delay' => 2.375,
            'Logic_Delay' => 1.575,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[50]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[50]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.223,
            'Delay' => 2.374,
            'Logic_Delay' => 1.574,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[52]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[52]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.223,
            'Delay' => 2.374,
            'Logic_Delay' => 1.574,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[54]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[54]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.223,
            'Delay' => 2.374,
            'Logic_Delay' => 1.574,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[56]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[56]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.223,
            'Delay' => 2.374,
            'Logic_Delay' => 1.574,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[58]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[58]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.223,
            'Delay' => 2.374,
            'Logic_Delay' => 1.574,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[60]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[60]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.223,
            'Delay' => 2.374,
            'Logic_Delay' => 1.574,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[0]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.226,
            'Delay' => 2.371,
            'Logic_Delay' => 1.571,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[10]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.226,
            'Delay' => 2.371,
            'Logic_Delay' => 1.571,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[11]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.226,
            'Delay' => 2.371,
            'Logic_Delay' => 1.571,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[13]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[13]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.226,
            'Delay' => 2.371,
            'Logic_Delay' => 1.571,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[15]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[15]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.226,
            'Delay' => 2.371,
            'Logic_Delay' => 1.571,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[17]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[17]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.226,
            'Delay' => 2.371,
            'Logic_Delay' => 1.571,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[19]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[19]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.226,
            'Delay' => 2.371,
            'Logic_Delay' => 1.571,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[1]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.226,
            'Delay' => 2.371,
            'Logic_Delay' => 1.571,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[21]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[21]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.226,
            'Delay' => 2.371,
            'Logic_Delay' => 1.571,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[23]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[23]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.226,
            'Delay' => 2.371,
            'Logic_Delay' => 1.571,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[25]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.226,
            'Delay' => 2.371,
            'Logic_Delay' => 1.571,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[27]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.226,
            'Delay' => 2.371,
            'Logic_Delay' => 1.571,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[29]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[29]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.226,
            'Delay' => 2.371,
            'Logic_Delay' => 1.571,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[31]_i_2',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.226,
            'Delay' => 2.371,
            'Logic_Delay' => 1.571,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[3]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.226,
            'Delay' => 2.371,
            'Logic_Delay' => 1.571,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[5]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.226,
            'Delay' => 2.371,
            'Logic_Delay' => 1.571,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[7]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.226,
            'Delay' => 2.371,
            'Logic_Delay' => 1.571,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[38]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[38]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.227,
            'Delay' => 2.370,
            'Logic_Delay' => 1.570,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[45]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[45]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.233,
            'Delay' => 2.364,
            'Logic_Delay' => 1.564,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[47]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[47]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.233,
            'Delay' => 2.364,
            'Logic_Delay' => 1.564,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[8]_i_3__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[6]_i_1__0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.234,
            'Delay' => 2.363,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.466,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[8]_i_3__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[8]_i_2__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.234,
            'Delay' => 2.363,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.466,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[8]_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[6]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.234,
            'Delay' => 2.363,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.466,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[8]_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[8]_i_2',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.234,
            'Delay' => 2.363,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.466,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[0]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.235,
            'Delay' => 2.362,
            'Logic_Delay' => 1.562,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[10]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.235,
            'Delay' => 2.362,
            'Logic_Delay' => 1.562,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[11]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.235,
            'Delay' => 2.362,
            'Logic_Delay' => 1.562,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[13]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[13]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.235,
            'Delay' => 2.362,
            'Logic_Delay' => 1.562,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[15]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[15]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.235,
            'Delay' => 2.362,
            'Logic_Delay' => 1.562,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[17]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[17]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.235,
            'Delay' => 2.362,
            'Logic_Delay' => 1.562,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[19]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[19]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.235,
            'Delay' => 2.362,
            'Logic_Delay' => 1.562,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[1]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.235,
            'Delay' => 2.362,
            'Logic_Delay' => 1.562,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[21]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[21]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.235,
            'Delay' => 2.362,
            'Logic_Delay' => 1.562,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[23]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[23]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.235,
            'Delay' => 2.362,
            'Logic_Delay' => 1.562,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[25]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[25]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.235,
            'Delay' => 2.362,
            'Logic_Delay' => 1.562,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[27]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[27]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.235,
            'Delay' => 2.362,
            'Logic_Delay' => 1.562,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[29]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[29]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.235,
            'Delay' => 2.362,
            'Logic_Delay' => 1.562,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[31]_i_2__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[31]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.235,
            'Delay' => 2.362,
            'Logic_Delay' => 1.562,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[3]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.235,
            'Delay' => 2.362,
            'Logic_Delay' => 1.562,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[5]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.235,
            'Delay' => 2.362,
            'Logic_Delay' => 1.562,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[7]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.235,
            'Delay' => 2.362,
            'Logic_Delay' => 1.562,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[36]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[36]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.238,
            'Delay' => 2.359,
            'Logic_Delay' => 1.559,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[39]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.239,
            'Delay' => 2.358,
            'Logic_Delay' => 1.558,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[8]_i_3__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[7]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.242,
            'Delay' => 2.355,
            'Logic_Delay' => 0.889,
            'Routing_Delay' => 1.466,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[8]_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[7]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.242,
            'Delay' => 2.355,
            'Logic_Delay' => 0.889,
            'Routing_Delay' => 1.466,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[35]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[35]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.243,
            'Delay' => 2.354,
            'Logic_Delay' => 1.554,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[3]_i_1__1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.244,
            'Delay' => 2.107,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.334,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[3]_i_1__1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.244,
            'Delay' => 2.107,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.334,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[3]_i_1__1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.244,
            'Delay' => 2.107,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.334,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[3]_i_1__1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.244,
            'Delay' => 2.107,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.334,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[3]_i_1__1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.244,
            'Delay' => 2.107,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.334,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[3]_i_1__1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.244,
            'Delay' => 2.107,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.334,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[3]_i_1__1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.244,
            'Delay' => 2.107,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.334,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[3]_i_1__1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.244,
            'Delay' => 2.107,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.334,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[3]_i_1__1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.244,
            'Delay' => 2.107,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.334,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[3]_i_1__1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.244,
            'Delay' => 2.107,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.334,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[3]_i_1__1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.244,
            'Delay' => 2.107,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.334,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[3]_i_1__1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.244,
            'Delay' => 2.107,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.334,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[3]_i_1__1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.244,
            'Delay' => 2.107,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.334,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[3]_i_1__1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.244,
            'Delay' => 2.107,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.334,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[3]_i_1__1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.244,
            'Delay' => 2.107,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.334,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[3]_i_1__1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.244,
            'Delay' => 2.107,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.334,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[3]_i_1__1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.244,
            'Delay' => 2.107,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.334,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[3]_i_1__1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.244,
            'Delay' => 2.107,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.334,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[3]_i_1__1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.244,
            'Delay' => 2.107,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.334,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[3]_i_1__1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.244,
            'Delay' => 2.107,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.334,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[3]_i_1__1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.244,
            'Delay' => 2.107,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.334,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[3]_i_1__1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.244,
            'Delay' => 2.107,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.334,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[3]_i_1__1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.244,
            'Delay' => 2.107,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.334,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[3]_i_1__1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.244,
            'Delay' => 2.107,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.334,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[3]_i_1__1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.244,
            'Delay' => 2.107,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.334,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[3]_i_1__1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.244,
            'Delay' => 2.107,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.334,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[3]_i_2__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[3]_i_1__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.245,
            'Delay' => 2.352,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.455,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[3]_i_2',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[3]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.245,
            'Delay' => 2.352,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.455,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[33]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[33]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.246,
            'Delay' => 2.351,
            'Logic_Delay' => 1.551,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr[11]_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.253,
            'Delay' => 2.098,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.325,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr[11]_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.253,
            'Delay' => 2.098,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.325,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr[11]_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.253,
            'Delay' => 2.098,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.325,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr[11]_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.253,
            'Delay' => 2.098,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.325,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr[11]_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.253,
            'Delay' => 2.098,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.325,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr[11]_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.253,
            'Delay' => 2.098,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.325,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr[11]_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.253,
            'Delay' => 2.098,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.325,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr[11]_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.253,
            'Delay' => 2.098,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.325,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr[11]_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.253,
            'Delay' => 2.098,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.325,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr[11]_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.253,
            'Delay' => 2.098,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.325,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr[11]_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.253,
            'Delay' => 2.098,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.325,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr[11]_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.253,
            'Delay' => 2.098,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.325,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[0]_i_2__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[0]_i_1__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.254,
            'Delay' => 2.343,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.446,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[0]_i_2',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[0]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.254,
            'Delay' => 2.343,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.446,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt[7]_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt[6]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.257,
            'Delay' => 2.340,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.443,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[44]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[44]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.257,
            'Delay' => 2.340,
            'Logic_Delay' => 1.540,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[46]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[46]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.257,
            'Delay' => 2.340,
            'Logic_Delay' => 1.540,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[35]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[35]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.262,
            'Delay' => 2.335,
            'Logic_Delay' => 1.535,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[38]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.263,
            'Delay' => 2.334,
            'Logic_Delay' => 1.534,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt[7]_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt[7]_i_2',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.265,
            'Delay' => 2.332,
            'Logic_Delay' => 0.889,
            'Routing_Delay' => 1.443,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[50]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.267,
            'Delay' => 2.253,
            'Logic_Delay' => 1.453,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[51]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.267,
            'Delay' => 2.253,
            'Logic_Delay' => 1.453,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[52]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.267,
            'Delay' => 2.253,
            'Logic_Delay' => 1.453,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[53]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.267,
            'Delay' => 2.253,
            'Logic_Delay' => 1.453,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[54]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.267,
            'Delay' => 2.253,
            'Logic_Delay' => 1.453,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[55]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.267,
            'Delay' => 2.253,
            'Logic_Delay' => 1.453,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[56]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.267,
            'Delay' => 2.253,
            'Logic_Delay' => 1.453,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[57]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.267,
            'Delay' => 2.253,
            'Logic_Delay' => 1.453,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[58]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.267,
            'Delay' => 2.253,
            'Logic_Delay' => 1.453,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[59]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.267,
            'Delay' => 2.253,
            'Logic_Delay' => 1.453,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[60]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.267,
            'Delay' => 2.253,
            'Logic_Delay' => 1.453,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[61]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.267,
            'Delay' => 2.253,
            'Logic_Delay' => 1.453,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[45]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[45]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.269,
            'Delay' => 2.328,
            'Logic_Delay' => 1.528,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[47]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.269,
            'Delay' => 2.328,
            'Logic_Delay' => 1.528,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[50]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.270,
            'Delay' => 2.250,
            'Logic_Delay' => 1.450,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[51]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.270,
            'Delay' => 2.250,
            'Logic_Delay' => 1.450,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[52]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.270,
            'Delay' => 2.250,
            'Logic_Delay' => 1.450,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[53]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.270,
            'Delay' => 2.250,
            'Logic_Delay' => 1.450,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[54]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.270,
            'Delay' => 2.250,
            'Logic_Delay' => 1.450,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[55]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.270,
            'Delay' => 2.250,
            'Logic_Delay' => 1.450,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[56]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.270,
            'Delay' => 2.250,
            'Logic_Delay' => 1.450,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[57]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.270,
            'Delay' => 2.250,
            'Logic_Delay' => 1.450,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[58]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.270,
            'Delay' => 2.250,
            'Logic_Delay' => 1.450,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[59]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.270,
            'Delay' => 2.250,
            'Logic_Delay' => 1.450,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[60]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.270,
            'Delay' => 2.250,
            'Logic_Delay' => 1.450,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[61]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.270,
            'Delay' => 2.250,
            'Logic_Delay' => 1.450,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[32]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[32]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.270,
            'Delay' => 2.327,
            'Logic_Delay' => 1.527,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[34]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[34]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.270,
            'Delay' => 2.327,
            'Logic_Delay' => 1.527,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[12]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[13]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[14]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[15]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[16]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[17]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[18]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[19]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[20]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[21]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[22]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[23]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[24]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[25]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[26]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[27]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[28]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[29]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[30]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[31]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[38]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.274,
            'Delay' => 2.246,
            'Logic_Delay' => 1.446,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[39]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.274,
            'Delay' => 2.246,
            'Logic_Delay' => 1.446,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[12]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[13]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[14]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[15]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[16]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[17]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[18]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[19]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[20]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[21]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[22]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[23]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[24]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[25]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[26]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[27]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[28]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[29]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[30]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[31]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.283,
            'Delay' => 2.314,
            'Logic_Delay' => 1.514,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.283,
            'Delay' => 2.314,
            'Logic_Delay' => 1.514,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_117',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_117',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register_x0',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register_x0',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister',
                },
            ],
            'Slack' => 17.284,
            'Delay' => 2.345,
            'Logic_Delay' => 1.659,
            'Routing_Delay' => 0.686,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[35]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.290,
            'Delay' => 2.230,
            'Logic_Delay' => 1.430,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[36]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.290,
            'Delay' => 2.230,
            'Logic_Delay' => 1.430,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[32]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.293,
            'Delay' => 2.227,
            'Logic_Delay' => 1.427,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[33]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.293,
            'Delay' => 2.227,
            'Logic_Delay' => 1.427,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[34]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.293,
            'Delay' => 2.227,
            'Logic_Delay' => 1.427,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[44]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[44]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.293,
            'Delay' => 2.304,
            'Logic_Delay' => 1.504,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[46]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.293,
            'Delay' => 2.304,
            'Logic_Delay' => 1.504,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[33]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[33]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.294,
            'Delay' => 2.303,
            'Logic_Delay' => 1.503,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[44]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.304,
            'Delay' => 2.216,
            'Logic_Delay' => 1.416,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[45]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.304,
            'Delay' => 2.216,
            'Logic_Delay' => 1.416,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[46]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.304,
            'Delay' => 2.216,
            'Logic_Delay' => 1.416,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[47]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.304,
            'Delay' => 2.216,
            'Logic_Delay' => 1.416,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_117',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_117',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register_x0',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register_x0',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister',
                },
            ],
            'Slack' => 17.308,
            'Delay' => 2.321,
            'Logic_Delay' => 1.635,
            'Routing_Delay' => 0.686,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[35]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.309,
            'Delay' => 2.211,
            'Logic_Delay' => 1.411,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[36]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.309,
            'Delay' => 2.211,
            'Logic_Delay' => 1.411,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[38]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.310,
            'Delay' => 2.210,
            'Logic_Delay' => 1.410,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[39]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.310,
            'Delay' => 2.210,
            'Logic_Delay' => 1.410,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 17.315,
            'Delay' => 2.282,
            'Logic_Delay' => 1.482,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_117',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_117',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register_x0',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register_x0',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister',
                },
            ],
            'Slack' => 17.320,
            'Delay' => 2.309,
            'Logic_Delay' => 1.623,
            'Routing_Delay' => 0.686,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.322,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_117',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_117',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register_x0',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register_x0',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister',
                },
            ],
            'Slack' => 17.326,
            'Delay' => 2.303,
            'Logic_Delay' => 1.617,
            'Routing_Delay' => 0.686,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 17.339,
            'Delay' => 2.258,
            'Logic_Delay' => 1.458,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 17.339,
            'Delay' => 2.258,
            'Logic_Delay' => 1.458,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[44]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.340,
            'Delay' => 2.180,
            'Logic_Delay' => 1.380,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[45]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.340,
            'Delay' => 2.180,
            'Logic_Delay' => 1.380,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[46]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.340,
            'Delay' => 2.180,
            'Logic_Delay' => 1.380,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[47]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.340,
            'Delay' => 2.180,
            'Logic_Delay' => 1.380,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[32]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.341,
            'Delay' => 2.179,
            'Logic_Delay' => 1.379,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[33]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.341,
            'Delay' => 2.179,
            'Logic_Delay' => 1.379,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[34]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.341,
            'Delay' => 2.179,
            'Logic_Delay' => 1.379,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 17.349,
            'Delay' => 2.248,
            'Logic_Delay' => 0.915,
            'Routing_Delay' => 1.333,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[4]_i_1__1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.350,
            'Delay' => 2.247,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.326,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[4]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.360,
            'Delay' => 2.237,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.316,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/s_ready_i_i_1__2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.362,
            'Delay' => 2.235,
            'Logic_Delay' => 1.435,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.367,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_i_1__2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.388,
            'Delay' => 2.209,
            'Logic_Delay' => 1.409,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/POR_SRL_I',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/lpf_int0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/lpf_int_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.396,
            'Delay' => 2.201,
            'Logic_Delay' => 1.752,
            'Routing_Delay' => 0.449,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_117',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_117',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register_x0',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register_x0',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister',
                },
            ],
            'Slack' => 17.401,
            'Delay' => 2.228,
            'Logic_Delay' => 1.542,
            'Routing_Delay' => 0.686,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.421,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.421,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_117',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_117',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register_x0',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register_x0',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister',
                },
            ],
            'Slack' => 17.425,
            'Delay' => 2.204,
            'Logic_Delay' => 1.518,
            'Routing_Delay' => 0.686,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.441,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_boundary_axaddr_r[3]_i_2',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_boundary_axaddr_r[3]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.469,
            'Delay' => 2.128,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.231,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[46]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/wrap_boundary_axaddr_r[3]_i_2__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/wrap_boundary_axaddr_r[3]_i_1__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.472,
            'Delay' => 2.125,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.228,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state[1]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.486,
            'Delay' => 2.111,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.214,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[12]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[13]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[14]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[15]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[16]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[17]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[18]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[19]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[20]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[21]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[22]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[23]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[24]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[25]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[26]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[27]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[28]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[29]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[30]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[31]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[32]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[33]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state[0]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.516,
            'Delay' => 2.081,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.184,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.519,
            'Delay' => 1.985,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.212,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.519,
            'Delay' => 1.985,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.212,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[12]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.519,
            'Delay' => 1.985,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.212,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[13]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.519,
            'Delay' => 1.985,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.212,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.519,
            'Delay' => 1.985,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.212,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.519,
            'Delay' => 1.985,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.212,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.519,
            'Delay' => 1.985,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.212,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.519,
            'Delay' => 1.985,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.212,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.519,
            'Delay' => 1.985,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.212,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.519,
            'Delay' => 1.985,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.212,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.519,
            'Delay' => 1.985,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.212,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.519,
            'Delay' => 1.985,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.212,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[34]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.520,
            'Delay' => 1.984,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.211,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[35]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.520,
            'Delay' => 1.984,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.211,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[36]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.520,
            'Delay' => 1.984,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.211,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[37]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.520,
            'Delay' => 1.984,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.211,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[38]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.520,
            'Delay' => 1.984,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.211,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[39]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.520,
            'Delay' => 1.984,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.211,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[40]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.520,
            'Delay' => 1.984,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.211,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[41]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.520,
            'Delay' => 1.984,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.211,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[42]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.520,
            'Delay' => 1.984,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.211,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[43]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.520,
            'Delay' => 1.984,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.211,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[44]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.520,
            'Delay' => 1.984,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.211,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[45]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.520,
            'Delay' => 1.984,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.211,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[46]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.520,
            'Delay' => 1.984,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.211,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.532,
            'Delay' => 1.972,
            'Logic_Delay' => 1.628,
            'Routing_Delay' => 0.344,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.532,
            'Delay' => 1.972,
            'Logic_Delay' => 1.628,
            'Routing_Delay' => 0.344,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_117',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_117',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register_x0',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register_x0',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister',
                },
            ],
            'Slack' => 17.571,
            'Delay' => 2.058,
            'Logic_Delay' => 1.381,
            'Routing_Delay' => 0.677,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.634,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.634,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.634,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.634,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.634,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.634,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.634,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.634,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.634,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.634,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.634,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.634,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_117',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_117',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register_x0',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register_x0',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister',
                },
            ],
            'Slack' => 17.635,
            'Delay' => 1.994,
            'Logic_Delay' => 1.317,
            'Routing_Delay' => 0.677,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[35]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.635,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[45]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.635,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[46]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.635,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[36]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.635,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[37]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.635,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[38]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.635,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[39]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.635,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[40]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.635,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[41]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.635,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[42]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.635,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[43]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.635,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[44]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.635,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[12]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[13]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[14]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[15]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[16]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[17]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[18]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[19]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[20]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[21]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[22]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[23]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[24]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[25]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[26]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[27]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[28]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[29]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[30]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[31]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.689,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.689,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[32]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.689,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[33]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.689,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 17.700,
            'Delay' => 1.897,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.000,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[34]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.727,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/bvalid_i_i_3',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bvalid_i_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.746,
            'Delay' => 1.851,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 0.954,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_84',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_84',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/addsub7',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.addsub7',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_addsub_ecb5cf3cd9',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_117',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_117',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register_x0',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register_x0',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister',
                },
            ],
            'Slack' => 17.752,
            'Delay' => 1.877,
            'Logic_Delay' => 1.200,
            'Routing_Delay' => 0.677,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_i_1__3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.802,
            'Delay' => 1.795,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.022,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_i_1__4',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/sel_first_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.802,
            'Delay' => 1.795,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.022,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_i_1__2',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.802,
            'Delay' => 1.795,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.022,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/wrap_boundary_axaddr_r[2]_i_1__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.824,
            'Delay' => 1.773,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.000,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_boundary_axaddr_r[2]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.824,
            'Delay' => 1.773,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.000,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/wrap_boundary_axaddr_r[4]_i_1__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.827,
            'Delay' => 1.770,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.997,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_boundary_axaddr_r[4]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.827,
            'Delay' => 1.770,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.997,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int[5]_i_2',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.827,
            'Delay' => 1.770,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.997,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[5]_i_1__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.831,
            'Delay' => 1.766,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.993,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[5]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.831,
            'Delay' => 1.766,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.993,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt[5]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.831,
            'Delay' => 1.766,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.993,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 17.936,
            'Delay' => 0.889,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.411,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.936,
            'Delay' => 0.889,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.411,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 17.936,
            'Delay' => 0.889,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.411,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 17.936,
            'Delay' => 0.889,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.411,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 17.936,
            'Delay' => 0.889,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.411,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 17.936,
            'Delay' => 0.889,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.411,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 17.936,
            'Delay' => 0.889,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.411,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 17.936,
            'Delay' => 0.889,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.411,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 17.936,
            'Delay' => 0.889,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.411,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 17.936,
            'Delay' => 0.889,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.411,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[3]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 17.936,
            'Delay' => 0.889,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.411,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[4]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 17.936,
            'Delay' => 0.889,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.411,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.936,
            'Delay' => 0.889,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.411,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.936,
            'Delay' => 0.889,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.411,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 17.936,
            'Delay' => 0.889,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.411,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 17.936,
            'Delay' => 0.889,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.411,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 17.936,
            'Delay' => 0.889,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.411,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 17.936,
            'Delay' => 0.889,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.411,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.936,
            'Delay' => 0.889,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.411,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.936,
            'Delay' => 0.889,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.411,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 17.949,
            'Delay' => 0.921,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.443,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 17.949,
            'Delay' => 0.921,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.443,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 17.949,
            'Delay' => 0.921,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.443,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 17.949,
            'Delay' => 0.921,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.443,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 17.949,
            'Delay' => 0.921,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.443,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 17.949,
            'Delay' => 0.921,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.443,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 17.949,
            'Delay' => 0.921,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.443,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 17.949,
            'Delay' => 0.921,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.443,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 17.949,
            'Delay' => 0.921,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.443,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 17.949,
            'Delay' => 0.921,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.443,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 17.949,
            'Delay' => 0.921,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.443,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 17.949,
            'Delay' => 0.921,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.443,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 17.949,
            'Delay' => 0.921,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.443,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 17.949,
            'Delay' => 0.921,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.443,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 17.949,
            'Delay' => 0.921,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.443,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 17.949,
            'Delay' => 0.921,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.443,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 17.949,
            'Delay' => 0.921,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.443,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 17.949,
            'Delay' => 0.921,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.443,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 17.949,
            'Delay' => 0.921,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.443,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 17.949,
            'Delay' => 0.921,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.443,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 17.949,
            'Delay' => 0.921,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.443,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 17.949,
            'Delay' => 0.921,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.443,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 17.949,
            'Delay' => 0.921,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.443,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 17.949,
            'Delay' => 0.921,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.443,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 17.949,
            'Delay' => 0.921,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.443,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 17.949,
            'Delay' => 0.921,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.443,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 17.949,
            'Delay' => 0.921,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.443,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 17.949,
            'Delay' => 0.921,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.443,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 17.949,
            'Delay' => 0.921,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.443,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 17.949,
            'Delay' => 0.921,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.443,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 17.949,
            'Delay' => 0.921,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.443,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 17.949,
            'Delay' => 0.921,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.443,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 17.949,
            'Delay' => 0.921,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.443,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 17.949,
            'Delay' => 0.921,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.443,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 17.949,
            'Delay' => 0.921,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.443,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 17.949,
            'Delay' => 0.921,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.443,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 17.949,
            'Delay' => 0.921,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.443,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 17.949,
            'Delay' => 0.921,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.443,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 17.949,
            'Delay' => 0.921,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.443,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 17.949,
            'Delay' => 0.921,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.443,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 17.949,
            'Delay' => 0.921,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.443,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 17.949,
            'Delay' => 0.921,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.443,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 17.949,
            'Delay' => 0.921,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.443,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 17.949,
            'Delay' => 0.921,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.443,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 17.949,
            'Delay' => 0.921,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.443,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 17.949,
            'Delay' => 0.921,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.443,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 17.949,
            'Delay' => 0.921,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.443,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 17.949,
            'Delay' => 0.921,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.443,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_boundary_axaddr_r[5]_i_1',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.951,
            'Delay' => 1.646,
            'Logic_Delay' => 0.799,
            'Routing_Delay' => 0.847,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[46]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/wrap_boundary_axaddr_r[5]_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.954,
            'Delay' => 1.643,
            'Logic_Delay' => 0.799,
            'Routing_Delay' => 0.844,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt[4]_i_1',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.960,
            'Delay' => 1.637,
            'Logic_Delay' => 0.799,
            'Routing_Delay' => 0.838,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int[4]_i_1',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.964,
            'Delay' => 1.633,
            'Logic_Delay' => 0.799,
            'Routing_Delay' => 0.834,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/lpf_int_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/Core_reg',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 17.976,
            'Delay' => 0.849,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.371,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/lpf_int_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/bsr_reg',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 17.976,
            'Delay' => 0.849,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.371,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/lpf_int_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/from_sys_reg',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 17.976,
            'Delay' => 0.849,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.371,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/lpf_int_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/pr_reg',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 17.976,
            'Delay' => 0.849,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.371,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/lpf_int_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/seq_clr_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.976,
            'Delay' => 0.849,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.371,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[44]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_boundary_axaddr_r[1]_i_1',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.977,
            'Delay' => 1.620,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.847,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.980,
            'Delay' => 0.845,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.367,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.980,
            'Delay' => 0.845,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.367,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.980,
            'Delay' => 0.845,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.367,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.980,
            'Delay' => 0.845,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.367,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[44]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/wrap_boundary_axaddr_r[1]_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.980,
            'Delay' => 1.617,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.844,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[4]_i_1__2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.986,
            'Delay' => 1.611,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.838,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[4]_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.986,
            'Delay' => 1.611,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.838,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.001,
            'Delay' => 0.869,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.391,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.001,
            'Delay' => 0.869,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.391,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.001,
            'Delay' => 0.869,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.391,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.001,
            'Delay' => 0.869,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.391,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.001,
            'Delay' => 0.869,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.391,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.001,
            'Delay' => 0.869,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.391,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.001,
            'Delay' => 0.869,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.391,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.001,
            'Delay' => 0.869,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.391,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.001,
            'Delay' => 0.869,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.391,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.001,
            'Delay' => 0.869,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.391,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.001,
            'Delay' => 0.869,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.391,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.001,
            'Delay' => 0.869,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.391,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.001,
            'Delay' => 0.869,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.391,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/r_push_r_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.002,
            'Delay' => 1.595,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 0.798,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/lpf_asr_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/lpf_asr_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.007,
            'Delay' => 1.590,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.817,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/lpf_exr_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/lpf_exr_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.007,
            'Delay' => 1.590,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.817,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[35]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/wrap_boundary_axaddr_r[0]_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.017,
            'Delay' => 1.580,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.807,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[35]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/wrap_boundary_axaddr_r[6]_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.017,
            'Delay' => 1.580,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.807,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[35]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_boundary_axaddr_r[0]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.017,
            'Delay' => 1.580,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.807,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[35]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_boundary_axaddr_r[6]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.017,
            'Delay' => 1.580,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.807,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt[2]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.021,
            'Delay' => 1.576,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 0.779,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int[2]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.024,
            'Delay' => 1.573,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 0.776,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/pr_dec[0]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/pr_dec_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.027,
            'Delay' => 1.570,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 0.773,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt[3]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.045,
            'Delay' => 1.552,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.779,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq0_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/r_rlast_r_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.048,
            'Delay' => 1.549,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 0.752,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.048,
            'Delay' => 1.549,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 0.752,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int[3]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.048,
            'Delay' => 1.549,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.776,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/pr_dec0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/core_dec_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.048,
            'Delay' => 1.549,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.776,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/bsr_dec[0]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/bsr_dec_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.055,
            'Delay' => 1.542,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.769,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/core_dec[0]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/core_dec_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.055,
            'Delay' => 1.542,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.769,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_130',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_130',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register1',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_143',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_143',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register2',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister__parameterized0_6',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_117',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_117',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register_x0',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register_x0',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_117',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_117',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register_x0',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register_x0',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_117',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_117',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register_x0',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register_x0',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_117',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_117',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register_x0',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register_x0',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_117',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_117',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register_x0',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register_x0',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_117',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_117',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register_x0',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register_x0',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_117',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_117',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register_x0',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register_x0',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_117',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_117',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register_x0',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register_x0',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_117',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_117',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register_x0',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register_x0',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_117',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_117',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register_x0',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register_x0',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_117',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_117',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register_x0',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register_x0',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_117',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_117',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register_x0',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register_x0',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_117',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_117',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register_x0',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register_x0',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_117',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_117',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register_x0',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register_x0',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_117',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_117',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register_x0',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register_x0',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_117',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_117',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/register_x0',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.register_x0',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_xlregister',
                },
            ],
            'Slack' => 18.258,
            'Delay' => 0.922,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.444,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[12]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[13]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[14]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[15]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[16]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[17]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[18]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[19]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[20]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[21]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[22]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[23]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[24]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[25]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[26]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[27]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[28]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[29]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[30]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[31]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[32]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[33]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[34]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[35]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[36]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[38]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[39]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[44]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[45]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[46]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[47]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[50]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[51]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[52]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[53]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[54]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[55]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[56]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[57]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[58]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[59]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[60]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[61]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[12]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[13]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[14]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[15]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[16]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[17]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[18]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[19]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[20]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[21]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[22]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[23]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[24]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[25]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[26]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[27]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[28]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[29]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[30]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[31]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[32]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[33]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[34]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[35]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[36]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[38]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[39]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[44]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[45]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[46]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[47]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[50]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[51]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[52]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[53]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[54]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[55]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[56]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[57]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[58]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[59]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[60]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[61]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[12]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[13]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[14]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[15]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[16]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[17]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[18]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[19]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[20]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[21]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[22]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[23]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[24]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[25]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[26]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[27]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[28]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[29]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[30]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[31]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[32]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[33]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[34]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[35]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[36]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[37]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[38]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[39]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[40]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[41]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[42]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[43]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[44]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[45]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[46]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.296,
            'Delay' => 0.884,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.406,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.296,
            'Delay' => 0.884,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.406,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.296,
            'Delay' => 0.884,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.406,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[12]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.296,
            'Delay' => 0.884,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.406,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[13]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.296,
            'Delay' => 0.884,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.406,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.296,
            'Delay' => 0.884,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.406,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.296,
            'Delay' => 0.884,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.406,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.296,
            'Delay' => 0.884,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.406,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.296,
            'Delay' => 0.884,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.406,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.296,
            'Delay' => 0.884,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.406,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.296,
            'Delay' => 0.884,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.406,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.296,
            'Delay' => 0.884,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.406,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.296,
            'Delay' => 0.884,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.406,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.296,
            'Delay' => 0.884,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.406,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/bsr_reg',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/bsr_reg',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 18.310,
            'Delay' => 1.287,
            'Logic_Delay' => 0.799,
            'Routing_Delay' => 0.488,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/core_dec_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/core_dec[2]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/core_dec_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.310,
            'Delay' => 1.287,
            'Logic_Delay' => 0.799,
            'Routing_Delay' => 0.488,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/Core_reg',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/from_sys_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/from_sys_reg',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 18.310,
            'Delay' => 1.287,
            'Logic_Delay' => 0.799,
            'Routing_Delay' => 0.488,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/pr_reg',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/pr_reg',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 18.310,
            'Delay' => 1.287,
            'Logic_Delay' => 0.799,
            'Routing_Delay' => 0.488,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt[1]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.316,
            'Delay' => 1.281,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.508,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int[1]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.319,
            'Delay' => 1.278,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.505,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.321,
            'Delay' => 0.859,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.381,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.321,
            'Delay' => 0.859,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.381,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.321,
            'Delay' => 0.859,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.381,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.321,
            'Delay' => 0.859,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.381,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.321,
            'Delay' => 0.859,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.381,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.321,
            'Delay' => 0.859,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.381,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.321,
            'Delay' => 0.859,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.381,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.321,
            'Delay' => 0.859,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.381,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/from_sys_reg',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.321,
            'Delay' => 0.859,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.381,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/from_sys_reg',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.321,
            'Delay' => 0.859,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.381,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/from_sys_reg',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.321,
            'Delay' => 0.859,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.381,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/from_sys_reg',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.321,
            'Delay' => 0.859,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.381,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/from_sys_reg',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.321,
            'Delay' => 0.859,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.381,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/from_sys_reg',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.321,
            'Delay' => 0.859,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.381,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.330,
            'Delay' => 1.267,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.494,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/Core_reg',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/Core_reg',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 18.336,
            'Delay' => 1.261,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.488,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/core_dec_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/bsr_dec[2]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/bsr_dec_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.336,
            'Delay' => 1.261,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.488,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/core_dec_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/pr_dec[2]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/pr_dec_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.336,
            'Delay' => 1.261,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.488,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d[1]_inv_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.343,
            'Delay' => 1.254,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.481,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 18.434,
            'Delay' => 1.163,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.390,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 18.452,
            'Delay' => 1.145,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.372,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_i_1',
                     'Ref_Name' => 'LUT1',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.467,
            'Delay' => 1.130,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.357,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.475,
            'Delay' => 0.858,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.380,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.475,
            'Delay' => 1.122,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.349,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.478,
            'Delay' => 1.119,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.346,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[44]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.480,
            'Delay' => 0.853,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.375,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[45]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.480,
            'Delay' => 0.853,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.375,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.480,
            'Delay' => 0.853,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.375,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.480,
            'Delay' => 0.853,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.375,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 18.493,
            'Delay' => 0.840,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.362,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/bsr_reg',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_i_1',
                     'Ref_Name' => 'LUT1',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.495,
            'Delay' => 1.102,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.329,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/pr_reg',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1',
                     'Ref_Name' => 'LUT1',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.495,
            'Delay' => 1.102,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.329,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.497,
            'Delay' => 0.836,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.358,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.497,
            'Delay' => 0.836,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.358,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.497,
            'Delay' => 0.836,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.358,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.497,
            'Delay' => 0.836,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.358,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.497,
            'Delay' => 0.836,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.358,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.497,
            'Delay' => 0.836,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.358,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.497,
            'Delay' => 0.836,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.358,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.497,
            'Delay' => 0.836,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.358,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.497,
            'Delay' => 0.836,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.358,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.497,
            'Delay' => 0.836,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.358,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/bsr_reg',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/BSR_OUT_DFF[0].FDRE_BSR',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.503,
            'Delay' => 0.830,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.352,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/Core_reg',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/FDRE_inst',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.503,
            'Delay' => 0.830,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.352,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/SEQ/pr_reg',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/PR_OUT_DFF[0].FDRE_PER',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.503,
            'Delay' => 0.830,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.352,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 18.505,
            'Delay' => 0.830,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.352,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 18.510,
            'Delay' => 0.823,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.345,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 18.510,
            'Delay' => 0.823,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.345,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 18.510,
            'Delay' => 0.823,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.345,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 18.510,
            'Delay' => 0.823,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.345,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 18.510,
            'Delay' => 0.823,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.345,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 18.510,
            'Delay' => 0.823,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.345,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 18.510,
            'Delay' => 0.823,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.345,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 18.510,
            'Delay' => 0.823,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.345,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 18.510,
            'Delay' => 0.823,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.345,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 18.510,
            'Delay' => 0.823,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.345,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 18.510,
            'Delay' => 0.823,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.345,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 18.510,
            'Delay' => 0.823,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.345,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.510,
            'Delay' => 0.823,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.345,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.510,
            'Delay' => 0.823,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.345,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.510,
            'Delay' => 0.823,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.345,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.510,
            'Delay' => 0.823,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.345,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.510,
            'Delay' => 0.823,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.345,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.510,
            'Delay' => 0.823,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.345,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 18.512,
            'Delay' => 0.823,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.345,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
            ],
            'Slack' => 18.513,
            'Delay' => 1.084,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
            ],
            'Slack' => 18.513,
            'Delay' => 1.084,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_225',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_225',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_axi_lite_interface',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_axi_lite_interface',
                     'Ref_Name' => 'cic_bd_cic_1_0_cic_axi_lite_interface',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_173',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_173',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_default_clock_driver/clockdriver',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_default_clock_driver.clockdriver',
                     'Ref_Name' => 'cic_bd_cic_1_0_xlclockdriver',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[50]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[60]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[61]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[51]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[52]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[53]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[54]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[55]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[56]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[57]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[58]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[59]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 18.523,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 18.523,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 18.523,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 18.523,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 18.523,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 18.523,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 18.523,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 18.523,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 18.523,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 18.523,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 18.523,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 18.523,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 18.523,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 18.523,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 18.523,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 18.523,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.819,
            'Delay' => 0.670,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.192,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.819,
            'Delay' => 0.670,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.192,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.819,
            'Delay' => 0.670,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.192,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.819,
            'Delay' => 0.670,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.192,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.819,
            'Delay' => 0.670,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.192,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'cic_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.819,
            'Delay' => 0.670,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.192,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 38.021,
            'Delay' => 1.617,
            'Logic_Delay' => 1.617,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0, ce_2',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0, ce_2',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 40.000,
            'MultiCycle_Path' => '-setup 2  -hold 1',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 38.021,
            'Delay' => 1.617,
            'Logic_Delay' => 1.617,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0, ce_2',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0, ce_2',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 40.000,
            'MultiCycle_Path' => '-setup 2  -hold 1',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 38.021,
            'Delay' => 1.617,
            'Logic_Delay' => 1.617,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0, ce_2',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0, ce_2',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 40.000,
            'MultiCycle_Path' => '-setup 2  -hold 1',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 38.021,
            'Delay' => 1.617,
            'Logic_Delay' => 1.617,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0, ce_2',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0, ce_2',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 40.000,
            'MultiCycle_Path' => '-setup 2  -hold 1',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 38.021,
            'Delay' => 1.617,
            'Logic_Delay' => 1.617,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0, ce_2',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0, ce_2',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 40.000,
            'MultiCycle_Path' => '-setup 2  -hold 1',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 38.021,
            'Delay' => 1.617,
            'Logic_Delay' => 1.617,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0, ce_2',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0, ce_2',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 40.000,
            'MultiCycle_Path' => '-setup 2  -hold 1',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 38.021,
            'Delay' => 1.617,
            'Logic_Delay' => 1.617,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0, ce_2',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0, ce_2',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 40.000,
            'MultiCycle_Path' => '-setup 2  -hold 1',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 38.021,
            'Delay' => 1.617,
            'Logic_Delay' => 1.617,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0, ce_2',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0, ce_2',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 40.000,
            'MultiCycle_Path' => '-setup 2  -hold 1',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 38.021,
            'Delay' => 1.617,
            'Logic_Delay' => 1.617,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0, ce_2',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0, ce_2',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 40.000,
            'MultiCycle_Path' => '-setup 2  -hold 1',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 38.021,
            'Delay' => 1.617,
            'Logic_Delay' => 1.617,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0, ce_2',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0, ce_2',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 40.000,
            'MultiCycle_Path' => '-setup 2  -hold 1',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 38.021,
            'Delay' => 1.617,
            'Logic_Delay' => 1.617,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0, ce_2',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0, ce_2',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 40.000,
            'MultiCycle_Path' => '-setup 2  -hold 1',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 38.021,
            'Delay' => 1.617,
            'Logic_Delay' => 1.617,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0, ce_2',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0, ce_2',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 40.000,
            'MultiCycle_Path' => '-setup 2  -hold 1',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 38.021,
            'Delay' => 1.617,
            'Logic_Delay' => 1.617,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0, ce_2',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0, ce_2',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 40.000,
            'MultiCycle_Path' => '-setup 2  -hold 1',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 38.021,
            'Delay' => 1.617,
            'Logic_Delay' => 1.617,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0, ce_2',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0, ce_2',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 40.000,
            'MultiCycle_Path' => '-setup 2  -hold 1',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 38.021,
            'Delay' => 1.617,
            'Logic_Delay' => 1.617,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0, ce_2',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0, ce_2',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 40.000,
            'MultiCycle_Path' => '-setup 2  -hold 1',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_93',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_93',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113',
                },
            ],
            'Slack' => 38.021,
            'Delay' => 1.617,
            'Logic_Delay' => 1.617,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0, ce_2',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0, ce_2',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 40.000,
            'MultiCycle_Path' => '-setup 2  -hold 1',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 38.021,
            'Delay' => 1.617,
            'Logic_Delay' => 1.617,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0, ce_2',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0, ce_2',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 40.000,
            'MultiCycle_Path' => '-setup 2  -hold 1',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 38.021,
            'Delay' => 1.617,
            'Logic_Delay' => 1.617,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0, ce_2',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0, ce_2',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 40.000,
            'MultiCycle_Path' => '-setup 2  -hold 1',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 38.021,
            'Delay' => 1.617,
            'Logic_Delay' => 1.617,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0, ce_2',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0, ce_2',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 40.000,
            'MultiCycle_Path' => '-setup 2  -hold 1',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 38.021,
            'Delay' => 1.617,
            'Logic_Delay' => 1.617,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0, ce_2',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0, ce_2',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 40.000,
            'MultiCycle_Path' => '-setup 2  -hold 1',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 38.021,
            'Delay' => 1.617,
            'Logic_Delay' => 1.617,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0, ce_2',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0, ce_2',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 40.000,
            'MultiCycle_Path' => '-setup 2  -hold 1',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 38.021,
            'Delay' => 1.617,
            'Logic_Delay' => 1.617,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0, ce_2',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0, ce_2',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 40.000,
            'MultiCycle_Path' => '-setup 2  -hold 1',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 38.021,
            'Delay' => 1.617,
            'Logic_Delay' => 1.617,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0, ce_2',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0, ce_2',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 40.000,
            'MultiCycle_Path' => '-setup 2  -hold 1',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 38.021,
            'Delay' => 1.617,
            'Logic_Delay' => 1.617,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0, ce_2',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0, ce_2',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 40.000,
            'MultiCycle_Path' => '-setup 2  -hold 1',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 38.021,
            'Delay' => 1.617,
            'Logic_Delay' => 1.617,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0, ce_2',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0, ce_2',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 40.000,
            'MultiCycle_Path' => '-setup 2  -hold 1',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 38.021,
            'Delay' => 1.617,
            'Logic_Delay' => 1.617,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0, ce_2',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0, ce_2',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 40.000,
            'MultiCycle_Path' => '-setup 2  -hold 1',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 38.021,
            'Delay' => 1.617,
            'Logic_Delay' => 1.617,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0, ce_2',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0, ce_2',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 40.000,
            'MultiCycle_Path' => '-setup 2  -hold 1',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 38.021,
            'Delay' => 1.617,
            'Logic_Delay' => 1.617,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0, ce_2',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0, ce_2',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 40.000,
            'MultiCycle_Path' => '-setup 2  -hold 1',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 38.021,
            'Delay' => 1.617,
            'Logic_Delay' => 1.617,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0, ce_2',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0, ce_2',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 40.000,
            'MultiCycle_Path' => '-setup 2  -hold 1',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 38.021,
            'Delay' => 1.617,
            'Logic_Delay' => 1.617,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0, ce_2',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0, ce_2',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 40.000,
            'MultiCycle_Path' => '-setup 2  -hold 1',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 38.021,
            'Delay' => 1.617,
            'Logic_Delay' => 1.617,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0, ce_2',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0, ce_2',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 40.000,
            'MultiCycle_Path' => '-setup 2  -hold 1',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_101',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_101',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay1',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay1',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_4',
                },
            ],
            'Slack' => 38.021,
            'Delay' => 1.617,
            'Logic_Delay' => 1.617,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0, ce_2',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0, ce_2',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 40.000,
            'MultiCycle_Path' => '-setup 2  -hold 1',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 38.021,
            'Delay' => 1.617,
            'Logic_Delay' => 1.617,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0, ce_2',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0, ce_2',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 40.000,
            'MultiCycle_Path' => '-setup 2  -hold 1',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 38.021,
            'Delay' => 1.617,
            'Logic_Delay' => 1.617,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0, ce_2',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0, ce_2',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 40.000,
            'MultiCycle_Path' => '-setup 2  -hold 1',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 38.021,
            'Delay' => 1.617,
            'Logic_Delay' => 1.617,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0, ce_2',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0, ce_2',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 40.000,
            'MultiCycle_Path' => '-setup 2  -hold 1',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 38.021,
            'Delay' => 1.617,
            'Logic_Delay' => 1.617,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0, ce_2',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0, ce_2',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 40.000,
            'MultiCycle_Path' => '-setup 2  -hold 1',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 38.021,
            'Delay' => 1.617,
            'Logic_Delay' => 1.617,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0, ce_2',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0, ce_2',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 40.000,
            'MultiCycle_Path' => '-setup 2  -hold 1',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 38.021,
            'Delay' => 1.617,
            'Logic_Delay' => 1.617,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0, ce_2',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0, ce_2',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 40.000,
            'MultiCycle_Path' => '-setup 2  -hold 1',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 38.021,
            'Delay' => 1.617,
            'Logic_Delay' => 1.617,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0, ce_2',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0, ce_2',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 40.000,
            'MultiCycle_Path' => '-setup 2  -hold 1',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 38.021,
            'Delay' => 1.617,
            'Logic_Delay' => 1.617,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0, ce_2',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0, ce_2',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 40.000,
            'MultiCycle_Path' => '-setup 2  -hold 1',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 38.021,
            'Delay' => 1.617,
            'Logic_Delay' => 1.617,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0, ce_2',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0, ce_2',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 40.000,
            'MultiCycle_Path' => '-setup 2  -hold 1',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 38.021,
            'Delay' => 1.617,
            'Logic_Delay' => 1.617,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0, ce_2',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0, ce_2',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 40.000,
            'MultiCycle_Path' => '-setup 2  -hold 1',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 38.021,
            'Delay' => 1.617,
            'Logic_Delay' => 1.617,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0, ce_2',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0, ce_2',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 40.000,
            'MultiCycle_Path' => '-setup 2  -hold 1',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 38.021,
            'Delay' => 1.617,
            'Logic_Delay' => 1.617,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0, ce_2',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0, ce_2',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 40.000,
            'MultiCycle_Path' => '-setup 2  -hold 1',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 38.021,
            'Delay' => 1.617,
            'Logic_Delay' => 1.617,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0, ce_2',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0, ce_2',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 40.000,
            'MultiCycle_Path' => '-setup 2  -hold 1',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 38.021,
            'Delay' => 1.617,
            'Logic_Delay' => 1.617,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0, ce_2',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0, ce_2',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 40.000,
            'MultiCycle_Path' => '-setup 2  -hold 1',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 38.021,
            'Delay' => 1.617,
            'Logic_Delay' => 1.617,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0, ce_2',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0, ce_2',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 40.000,
            'MultiCycle_Path' => '-setup 2  -hold 1',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
                {
                     'HDL_File' => 'cic.vhd',
                     'Line_Num' => 'Line_109',
                     'HDL_Files' => 'cic.vhd',
                     'Line_Numbers' => 'Line_109',
                     'Block_Path' => 'cic_bd_i/cic_1/inst/cic_struct/delay2',
                     'Hier_Name' => 'cic_bd_wrapper.cic_bd_i.cic_1.inst.cic_struct.delay2',
                     'Ref_Name' => 'cic_bd_cic_1_0_sysgen_delay_6f6c75d113_5',
                },
            ],
            'Slack' => 38.021,
            'Delay' => 1.617,
            'Logic_Delay' => 1.617,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0, ce_2',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0, ce_2',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 40.000,
            'MultiCycle_Path' => '-setup 2  -hold 1',
        },
    ],
}
