Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date              : Sun Dec 25 14:21:41 2016
| Host              : EALAB01 running 64-bit Service Pack 1  (build 7601)
| Command           : report_clock_utilization -file MorseCode_clock_utilization_routed.rpt
| Design            : MorseCode
| Device            : 7a35t-cpg236
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
--------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X0Y0
9. Net wise resources used in clock region X0Y1

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    1 |        32 |         0 |
| BUFH  |    0 |        72 |         0 |
| BUFIO |    0 |        20 |         0 |
| MMCM  |    0 |         5 |         0 |
| PLL   |    0 |         5 |         0 |
| BUFR  |    0 |        20 |         0 |
| BUFMR |    0 |        10 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+--------------------+---------------+--------------+-------+
|       |                    |               |   Num Loads  |       |
+-------+--------------------+---------------+------+-------+-------+
| Index | BUFG Cell          | Net Name      | BELs | Sites | Fixed |
+-------+--------------------+---------------+------+-------+-------+
|     1 | clk_IBUF_BUFG_inst | clk_IBUF_BUFG |   98 |    27 |    no |
+-------+--------------------+---------------+------+-------+-------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+--------------------------------------------+------------------------------------------------+--------------+-------+
|       |                                            |                                                |   Num Loads  |       |
+-------+--------------------------------------------+------------------------------------------------+------+-------+-------+
| Index | Local Clk Src                              | Net Name                                       | BELs | Sites | Fixed |
+-------+--------------------------------------------+------------------------------------------------+------+-------+-------+
|     1 | deneme/o_reg_i_1                           | deneme/o_reg_i_1_n_0                           |    1 |     1 |    no |
|     2 | deneme/red_reg[3]_i_2                      | deneme/red[3]_0                                |    1 |     1 |    no |
|     3 | deneme/FSM_sequential_nextstate_reg[4]_i_2 | deneme/FSM_sequential_nextstate_reg[4]_i_2_n_0 |    5 |     4 |    no |
|     4 | deneme/o_reg                               | deneme/c_OBUF                                  |    5 |     3 |    no |
|     5 | deneme/harf_reg[4]_i_2                     | deneme/harf_reg[4]_i_2_n_0                     |    5 |     2 |    no |
|     6 | newClk/clk_out_reg                         | newClk/clk_out                                 |    5 |     2 |    no |
|     7 | sentence_reg[0][4]_i_1                     | sentence_reg[0][4]_i_1_n_0                     |    5 |     4 |    no |
|     8 | sentence_reg[10][4]_i_1                    | sentence_reg[10][4]_i_1_n_0                    |    5 |     4 |    no |
|     9 | sentence_reg[1][4]_i_1                     | sentence_reg[1][4]_i_1_n_0                     |    5 |     3 |    no |
|    10 | sentence_reg[2][4]_i_1                     | sentence_reg[2][4]_i_1_n_0                     |    5 |     3 |    no |
|    11 | sentence_reg[3][4]_i_1                     | sentence_reg[3][4]_i_1_n_0                     |    5 |     3 |    no |
|    12 | sentence_reg[4][4]_i_1                     | sentence_reg[4][4]_i_1_n_0                     |    5 |     3 |    no |
|    13 | sentence_reg[5][4]_i_1                     | sentence_reg[5][4]_i_1_n_0                     |    5 |     3 |    no |
|    14 | sentence_reg[6][4]_i_1                     | sentence_reg[6][4]_i_1_n_0                     |    5 |     2 |    no |
|    15 | sentence_reg[7][4]_i_1                     | sentence_reg[7][4]_i_1_n_0                     |    5 |     4 |    no |
|    16 | sentence_reg[8][4]_i_1                     | sentence_reg[8][4]_i_1_n_0                     |    5 |     2 |    no |
|    17 | sentence_reg[9][4]_i_1                     | sentence_reg[9][4]_i_1_n_0                     |    5 |     3 |    no |
|    18 | pxclk_reg[1]                               | pxclk[1]                                       |   21 |    11 |    no |
+-------+--------------------------------------------+------------------------------------------------+------+-------+-------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  105 |  9600 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 12000 |    0 |  1800 |    0 |    40 |    0 |    20 |    0 |    20 |
| X0Y1              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   89 |  9600 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 12000 |    0 |  1800 |    0 |    40 |    0 |    20 |    0 |    20 |
| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 14400 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |  7600 |    0 |  1200 |    0 |    10 |    0 |     5 |    0 |    20 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites.


8. Net wise resources used in clock region X0Y0
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | Clock Net Name |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| BUFG        | BUFHCE_X0Y8 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  93 |     0 |        0 | clk_IBUF_BUFG  |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+


9. Net wise resources used in clock region X0Y1
-----------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | Clock Net Name |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| BUFG        | BUFHCE_X0Y20 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   5 |     0 |        0 | clk_IBUF_BUFG  |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y0 [get_cells clk_IBUF_BUFG_inst]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine
set_property LOC IOB_X0Y3 [get_cells c_OBUF_inst]

# Location of clock ports
set_property LOC IOB_X1Y26 [get_ports clk]

# Clock net "clk_IBUF_BUFG" driven by instance "clk_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_clk_IBUF_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_clk_IBUF_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_IBUF_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_clk_IBUF_BUFG}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "deneme/FSM_sequential_nextstate_reg[4]_i_2_n_0" driven by instance "deneme/FSM_sequential_nextstate_reg[4]_i_2" located at site "SLICE_X7Y43"
#startgroup
create_pblock {CLKAG_deneme/FSM_sequential_nextstate_reg[4]_i_2_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_deneme/FSM_sequential_nextstate_reg[4]_i_2_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="deneme/FSM_sequential_nextstate_reg[4]_i_2_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_deneme/FSM_sequential_nextstate_reg[4]_i_2_n_0}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "deneme/c_OBUF" driven by instance "deneme/o_reg" located at site "SLICE_X6Y43"
#startgroup
create_pblock {CLKAG_deneme/c_OBUF}
add_cells_to_pblock [get_pblocks  {CLKAG_deneme/c_OBUF}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=c_OBUF_inst} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="deneme/c_OBUF"}]]]
resize_pblock [get_pblocks {CLKAG_deneme/c_OBUF}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "deneme/harf_reg[4]_i_2_n_0" driven by instance "deneme/harf_reg[4]_i_2" located at site "SLICE_X6Y43"
#startgroup
create_pblock {CLKAG_deneme/harf_reg[4]_i_2_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_deneme/harf_reg[4]_i_2_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="deneme/harf_reg[4]_i_2_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_deneme/harf_reg[4]_i_2_n_0}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "deneme/o_reg_i_1_n_0" driven by instance "deneme/o_reg_i_1" located at site "SLICE_X6Y43"
#startgroup
create_pblock {CLKAG_deneme/o_reg_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_deneme/o_reg_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="deneme/o_reg_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_deneme/o_reg_i_1_n_0}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "deneme/red[3]_0" driven by instance "deneme/red_reg[3]_i_2" located at site "SLICE_X4Y90"
#startgroup
create_pblock {CLKAG_deneme/red[3]_0}
add_cells_to_pblock [get_pblocks  {CLKAG_deneme/red[3]_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="deneme/red[3]_0"}]]]
resize_pblock [get_pblocks {CLKAG_deneme/red[3]_0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "newClk/clk_out" driven by instance "newClk/clk_out_reg" located at site "SLICE_X7Y40"
#startgroup
create_pblock {CLKAG_newClk/clk_out}
add_cells_to_pblock [get_pblocks  {CLKAG_newClk/clk_out}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="newClk/clk_out"}]]]
resize_pblock [get_pblocks {CLKAG_newClk/clk_out}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "pxclk[1]" driven by instance "pxclk_reg[1]" located at site "SLICE_X13Y90"
#startgroup
create_pblock {CLKAG_pxclk[1]}
add_cells_to_pblock [get_pblocks  {CLKAG_pxclk[1]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="pxclk[1]"}]]]
resize_pblock [get_pblocks {CLKAG_pxclk[1]}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "sentence_reg[0][4]_i_1_n_0" driven by instance "sentence_reg[0][4]_i_1" located at site "SLICE_X9Y83"
#startgroup
create_pblock {CLKAG_sentence_reg[0][4]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_sentence_reg[0][4]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="sentence_reg[0][4]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_sentence_reg[0][4]_i_1_n_0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "sentence_reg[10][4]_i_1_n_0" driven by instance "sentence_reg[10][4]_i_1" located at site "SLICE_X2Y84"
#startgroup
create_pblock {CLKAG_sentence_reg[10][4]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_sentence_reg[10][4]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="sentence_reg[10][4]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_sentence_reg[10][4]_i_1_n_0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "sentence_reg[1][4]_i_1_n_0" driven by instance "sentence_reg[1][4]_i_1" located at site "SLICE_X9Y83"
#startgroup
create_pblock {CLKAG_sentence_reg[1][4]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_sentence_reg[1][4]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="sentence_reg[1][4]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_sentence_reg[1][4]_i_1_n_0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "sentence_reg[2][4]_i_1_n_0" driven by instance "sentence_reg[2][4]_i_1" located at site "SLICE_X10Y66"
#startgroup
create_pblock {CLKAG_sentence_reg[2][4]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_sentence_reg[2][4]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="sentence_reg[2][4]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_sentence_reg[2][4]_i_1_n_0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "sentence_reg[3][4]_i_1_n_0" driven by instance "sentence_reg[3][4]_i_1" located at site "SLICE_X10Y66"
#startgroup
create_pblock {CLKAG_sentence_reg[3][4]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_sentence_reg[3][4]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="sentence_reg[3][4]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_sentence_reg[3][4]_i_1_n_0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "sentence_reg[4][4]_i_1_n_0" driven by instance "sentence_reg[4][4]_i_1" located at site "SLICE_X8Y66"
#startgroup
create_pblock {CLKAG_sentence_reg[4][4]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_sentence_reg[4][4]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="sentence_reg[4][4]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_sentence_reg[4][4]_i_1_n_0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "sentence_reg[5][4]_i_1_n_0" driven by instance "sentence_reg[5][4]_i_1" located at site "SLICE_X8Y66"
#startgroup
create_pblock {CLKAG_sentence_reg[5][4]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_sentence_reg[5][4]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="sentence_reg[5][4]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_sentence_reg[5][4]_i_1_n_0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "sentence_reg[6][4]_i_1_n_0" driven by instance "sentence_reg[6][4]_i_1" located at site "SLICE_X1Y67"
#startgroup
create_pblock {CLKAG_sentence_reg[6][4]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_sentence_reg[6][4]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="sentence_reg[6][4]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_sentence_reg[6][4]_i_1_n_0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "sentence_reg[7][4]_i_1_n_0" driven by instance "sentence_reg[7][4]_i_1" located at site "SLICE_X1Y67"
#startgroup
create_pblock {CLKAG_sentence_reg[7][4]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_sentence_reg[7][4]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="sentence_reg[7][4]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_sentence_reg[7][4]_i_1_n_0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "sentence_reg[8][4]_i_1_n_0" driven by instance "sentence_reg[8][4]_i_1" located at site "SLICE_X1Y84"
#startgroup
create_pblock {CLKAG_sentence_reg[8][4]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_sentence_reg[8][4]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="sentence_reg[8][4]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_sentence_reg[8][4]_i_1_n_0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "sentence_reg[9][4]_i_1_n_0" driven by instance "sentence_reg[9][4]_i_1" located at site "SLICE_X1Y84"
#startgroup
create_pblock {CLKAG_sentence_reg[9][4]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_sentence_reg[9][4]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="sentence_reg[9][4]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_sentence_reg[9][4]_i_1_n_0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup
