               ramulator.active_cycles_0             9069494                                      # Total active cycles for level _0
                 ramulator.busy_cycles_0             9069494                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0
            ramulator.serving_requests_0            19323680                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0
    ramulator.average_serving_requests_0            0.751207                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0
             ramulator.active_cycles_0_0             9069494                                      # Total active cycles for level _0_0
               ramulator.busy_cycles_0_0             9915014                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0
          ramulator.serving_requests_0_0            19323680                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0
  ramulator.average_serving_requests_0_0            0.751207                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0
           ramulator.active_cycles_0_0_0             2952500                                      # Total active cycles for level _0_0_0
             ramulator.busy_cycles_0_0_0             2952500                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0
        ramulator.serving_requests_0_0_0             4258681                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
ramulator.average_serving_requests_0_0_0            0.165556                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
         ramulator.active_cycles_0_0_0_0              861835                                      # Total active cycles for level _0_0_0_0
           ramulator.busy_cycles_0_0_0_0              861835                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_0
      ramulator.serving_requests_0_0_0_0             1077475                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_0
ramulator.average_serving_requests_0_0_0_0            0.041887                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_0
         ramulator.active_cycles_0_0_0_1             1049665                                      # Total active cycles for level _0_0_0_1
           ramulator.busy_cycles_0_0_0_1             1049665                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_1
      ramulator.serving_requests_0_0_0_1             1257850                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_1
ramulator.average_serving_requests_0_0_0_1            0.048899                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_1
         ramulator.active_cycles_0_0_0_2              907523                                      # Total active cycles for level _0_0_0_2
           ramulator.busy_cycles_0_0_0_2              907523                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_2
      ramulator.serving_requests_0_0_0_2             1148277                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_2
ramulator.average_serving_requests_0_0_0_2            0.044639                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_2
         ramulator.active_cycles_0_0_0_3              617520                                      # Total active cycles for level _0_0_0_3
           ramulator.busy_cycles_0_0_0_3              617520                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_3
      ramulator.serving_requests_0_0_0_3              775079                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_3
ramulator.average_serving_requests_0_0_0_3            0.030131                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_3
           ramulator.active_cycles_0_0_1             3505645                                      # Total active cycles for level _0_0_1
             ramulator.busy_cycles_0_0_1             3505645                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1
        ramulator.serving_requests_0_0_1             4882843                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
ramulator.average_serving_requests_0_0_1            0.189820                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
         ramulator.active_cycles_0_0_1_0             1206951                                      # Total active cycles for level _0_0_1_0
           ramulator.busy_cycles_0_0_1_0             1206951                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_0
      ramulator.serving_requests_0_0_1_0             1571791                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_0
ramulator.average_serving_requests_0_0_1_0            0.061103                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_0
         ramulator.active_cycles_0_0_1_1             1437038                                      # Total active cycles for level _0_0_1_1
           ramulator.busy_cycles_0_0_1_1             1437038                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_1
      ramulator.serving_requests_0_0_1_1             1650791                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_1
ramulator.average_serving_requests_0_0_1_1            0.064174                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_1
         ramulator.active_cycles_0_0_1_2              850465                                      # Total active cycles for level _0_0_1_2
           ramulator.busy_cycles_0_0_1_2              850465                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_2
      ramulator.serving_requests_0_0_1_2              997457                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_2
ramulator.average_serving_requests_0_0_1_2            0.038776                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_2
         ramulator.active_cycles_0_0_1_3              559149                                      # Total active cycles for level _0_0_1_3
           ramulator.busy_cycles_0_0_1_3              559149                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_3
      ramulator.serving_requests_0_0_1_3              662804                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_3
ramulator.average_serving_requests_0_0_1_3            0.025766                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_3
           ramulator.active_cycles_0_0_2             3473930                                      # Total active cycles for level _0_0_2
             ramulator.busy_cycles_0_0_2             3473930                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2
        ramulator.serving_requests_0_0_2             5137878                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2
ramulator.average_serving_requests_0_0_2            0.199735                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2
         ramulator.active_cycles_0_0_2_0             1055735                                      # Total active cycles for level _0_0_2_0
           ramulator.busy_cycles_0_0_2_0             1055735                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_0
      ramulator.serving_requests_0_0_2_0             1408430                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_0
ramulator.average_serving_requests_0_0_2_0            0.054753                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_0
         ramulator.active_cycles_0_0_2_1             1380812                                      # Total active cycles for level _0_0_2_1
           ramulator.busy_cycles_0_0_2_1             1380812                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_1
      ramulator.serving_requests_0_0_2_1             1641620                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_1
ramulator.average_serving_requests_0_0_2_1            0.063818                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_1
         ramulator.active_cycles_0_0_2_2              740126                                      # Total active cycles for level _0_0_2_2
           ramulator.busy_cycles_0_0_2_2              740126                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_2
      ramulator.serving_requests_0_0_2_2              925346                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_2
ramulator.average_serving_requests_0_0_2_2            0.035973                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_2
         ramulator.active_cycles_0_0_2_3              917184                                      # Total active cycles for level _0_0_2_3
           ramulator.busy_cycles_0_0_2_3              917184                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_3
      ramulator.serving_requests_0_0_2_3             1162482                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_3
ramulator.average_serving_requests_0_0_2_3            0.045191                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_3
           ramulator.active_cycles_0_0_3             3410965                                      # Total active cycles for level _0_0_3
             ramulator.busy_cycles_0_0_3             3410965                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3
        ramulator.serving_requests_0_0_3             5044278                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3
ramulator.average_serving_requests_0_0_3            0.196096                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3
         ramulator.active_cycles_0_0_3_0              946971                                      # Total active cycles for level _0_0_3_0
           ramulator.busy_cycles_0_0_3_0              946971                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_0
      ramulator.serving_requests_0_0_3_0             1110405                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_0
ramulator.average_serving_requests_0_0_3_0            0.043167                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_0
         ramulator.active_cycles_0_0_3_1             1040780                                      # Total active cycles for level _0_0_3_1
           ramulator.busy_cycles_0_0_3_1             1040780                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_1
      ramulator.serving_requests_0_0_3_1             1229423                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_1
ramulator.average_serving_requests_0_0_3_1            0.047794                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_1
         ramulator.active_cycles_0_0_3_2              999459                                      # Total active cycles for level _0_0_3_2
           ramulator.busy_cycles_0_0_3_2              999459                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_2
      ramulator.serving_requests_0_0_3_2             1293173                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_2
ramulator.average_serving_requests_0_0_3_2            0.050272                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_2
         ramulator.active_cycles_0_0_3_3             1107498                                      # Total active cycles for level _0_0_3_3
           ramulator.busy_cycles_0_0_3_3             1107498                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_3
      ramulator.serving_requests_0_0_3_3             1411277                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_3
ramulator.average_serving_requests_0_0_3_3            0.054863                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_3
      ramulator.read_transaction_bytes_0            40568064                                      # The total byte of read transaction per channel
     ramulator.write_transaction_bytes_0             1937856                                      # The total byte of write transaction per channel
       ramulator.row_hits_channel_0_core              291315                                      # Number of row hits per channel per core
     ramulator.row_misses_channel_0_core              354633                                      # Number of row misses per channel per core
  ramulator.row_conflicts_channel_0_core               18207                                      # Number of row conflicts per channel per core
  ramulator.read_row_hits_channel_0_core              288030                                      # Number of row hits for read requests per channel per core
                                     [0]            288030.0                                      # 
ramulator.read_row_misses_channel_0_core              330282                                      # Number of row misses for read requests per channel per core
                                     [0]            330282.0                                      # 
ramulator.read_row_conflicts_channel_0_core               15564                                      # Number of row conflicts for read requests per channel per core
                                     [0]             15564.0                                      # 
 ramulator.write_row_hits_channel_0_core                3285                                      # Number of row hits for write requests per channel per core
                                     [0]              3285.0                                      # 
ramulator.write_row_misses_channel_0_core               24351                                      # Number of row misses for write requests per channel per core
                                     [0]             24351.0                                      # 
ramulator.write_row_conflicts_channel_0_core                2643                                      # Number of row conflicts for write requests per channel per core
                                     [0]              2643.0                                      # 
      ramulator.useless_activates_0_core                1129                                      # Number of useless activations. E.g, ACT -> PRE w/o RD or WR
            ramulator.read_latency_avg_0           47.258630                                      # The average memory latency cycles (in memory time domain) per request for all read requests in this channel
            ramulator.read_latency_sum_0            29958994                                      # The memory latency cycles (in memory time domain) sum for all read requests in this channel
        ramulator.req_queue_length_avg_0            1.024112                                      # Average of read and write queue length per memory cycle per channel.
        ramulator.req_queue_length_sum_0            26343748                                      # Sum of read and write queue length per memory cycle per channel.
   ramulator.read_req_queue_length_avg_0            0.942615                                      # Read queue length average per memory cycle per channel.
   ramulator.read_req_queue_length_sum_0            24247344                                      # Read queue length sum per memory cycle per channel.
  ramulator.write_req_queue_length_avg_0            0.081498                                      # Write queue length average per memory cycle per channel.
  ramulator.write_req_queue_length_sum_0             2096404                                      # Write queue length sum per memory cycle per channel.
              ramulator.record_read_hits            288030.0                                      # record read hit count for this core when it reaches request limit or to the end
                                     [0]            288030.0                                      # 
            ramulator.record_read_misses            330282.0                                      # record_read_miss count for this core when it reaches request limit or to the end
                                     [0]            330282.0                                      # 
         ramulator.record_read_conflicts             15564.0                                      # record read conflict count for this core when it reaches request limit or to the end
                                     [0]             15564.0                                      # 
             ramulator.record_write_hits              3285.0                                      # record write hit count for this core when it reaches request limit or to the end
                                     [0]              3285.0                                      # 
           ramulator.record_write_misses             24351.0                                      # record write miss count for this core when it reaches request limit or to the end
                                     [0]             24351.0                                      # 
        ramulator.record_write_conflicts              2643.0                                      # record write conflict for this core when it reaches request limit or to the end
                                     [0]              2643.0                                      # 
                 ramulator.dram_capacity          4294967296                                      # Number of bytes in simulated DRAM
                   ramulator.dram_cycles            25723494                                      # Number of DRAM cycles simulated
             ramulator.incoming_requests              664216                                      # Number of incoming requests to DRAM
                 ramulator.read_requests              633937                                      # Number of incoming read requests to DRAM per core
                                     [0]            633937.0                                      # 
                ramulator.write_requests               30279                                      # Number of incoming write requests to DRAM per core
                                     [0]             30279.0                                      # 
       ramulator.ramulator_active_cycles             9069494                                      # The total number of cycles that the DRAM part is active (serving R/W)
 ramulator.incoming_requests_per_channel            664216.0                                      # Number of incoming requests to each DRAM channel
                                     [0]            664216.0                                      # 
ramulator.incoming_read_reqs_per_channel            633937.0                                      # Number of incoming read requests to each DRAM channel
                                     [0]            633937.0                                      # 
     ramulator.physical_page_replacement                   0                                      # The number of times that physical page replacement happens.
             ramulator.maximum_bandwidth         19200000000                                      # The theoretical maximum bandwidth (Bps)
          ramulator.in_queue_req_num_sum            26343748                                      # Sum of read/write queue length
     ramulator.in_queue_read_req_num_sum            24247344                                      # Sum of read queue length
    ramulator.in_queue_write_req_num_sum             2096404                                      # Sum of write queue length
          ramulator.in_queue_req_num_avg            1.024112                                      # Average of read/write queue length per memory cycle
     ramulator.in_queue_read_req_num_avg            0.942615                                      # Average of read queue length per memory cycle
    ramulator.in_queue_write_req_num_avg            0.081498                                      # Average of write queue length per memory cycle
          ramulator.record_read_requests            633937.0                                      # record read requests for this core when it reaches request limit or to the end
                                     [0]            633937.0                                      # 
         ramulator.record_write_requests             30279.0                                      # record write requests for this core when it reaches request limit or to the end
                                     [0]             30279.0                                      # 
            ramulator.L3_cache_read_miss                   0                                      # cache read miss count
           ramulator.L3_cache_write_miss                   0                                      # cache write miss count
           ramulator.L3_cache_total_miss                   0                                      # cache total miss count
             ramulator.L3_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L3_cache_read_access                   0                                      # cache read access count
         ramulator.L3_cache_write_access                   0                                      # cache write access count
         ramulator.L3_cache_total_access                   0                                      # cache total access count
             ramulator.L3_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L3_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L3_cache_set_unavailable                   0                                      # cache set not available
                    ramulator.cpu_cycles            68595983                                      # cpu cycle number
            ramulator.record_cycs_core_0            68595983                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_0           200000000                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_0             9754511                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_0           200000003                                      # cpu instruction number
