#!/bin/bash
# Usage $0 <interval> <logdir> <grp_start> <grp_end>

i=$1
logdir=$2
grp_start=$3
grp_end=$4

#rm $logdir/pmc*.out

 # pm_utilization PM_CYC PM_RUN_CYC PM_INST_DISP PM_INST_CMPL  
 e[0]=r000001001E,r00000200F4,r00000300F2,r0000040002,r500fa,r600f4
 # pm_cpu_util PM_RUN_SPURR PM_RUN_CYC PM_CYC PM_RUN_PURR  
 e[1]=r0000010008,r00000200F4,r000003001E,r00000400F4,r500fa,r600f4
 # pm_iops PM_IOPS_CMPL PM_CYC PM_IOPS_DISP PM_INST_CMPL  
 e[2]=r0000010014,r000002001E,r0000030014,r0000040002,r500fa,r600f4
 # pm_smt_modes1 PM_RUN_CYC_ST_MODE PM_RUN_CYC_SMT2_SHRD_MODE PM_RUN_CYC_SMT2_MODE PM_RUN_CYC_SMT8_MODE  
 e[3]=r000001006C,r000002006A,r000003006C,r000004006C,r500fa,r600f4
 # pm_smt_modes2 PM_RUN_CYC_SMT2_SPLIT_MODE PM_RUN_CYC_SMT4_MODE PM_RUN_CYC_SMT2_MODE PM_RUN_CYC_SMT8_MODE  
 e[4]=r000001006A,r000002006C,r000003006C,r000004006C,r500fa,r600f4
 # pm_smt1 PM_THRD_GRP_CMPL_BOTH_CYC PM_THRD_ALL_RUN_CYC PM_THRD_CONC_RUN_INST PM_THRD_PRIO_0_1_CYC  
 e[5]=r0000010012,r000002000C,r00000300F4,r00000040BC,r500fa,r600f4
 # pm_smt2 PM_THRD_PRIO_0_1_CYC PM_THRD_PRIO_2_3_CYC PM_THRD_PRIO_4_5_CYC PM_THRD_PRIO_6_7_CYC  
 e[6]=r00000040BC,r00000040BE,r0000005080,r0000005082,r500fa,r600f4
 # pm_smt3 PM_ANY_THRD_RUN_CYC PM_THRD_REBAL_CYC PM_NEST_REF_CLK PM_RUN_INST_CMPL  
 e[7]=r00000100FA,r0000003098,r000003006E,r00000400FA,r500fa,r600f4
 # pm_branch1 PM_BR_PRED_BR0 PM_BR_PRED_BR1 PM_BR_UNCOND_BR0 PM_BR_UNCOND_BR1  
 e[8]=r000000409C,r000000409E,r00000040A0,r00000040A2,r500fa,r600f4
 # pm_branch2 PM_BR_PRED_CCACHE_BR0 PM_BR_PRED_CCACHE_BR1 PM_BR_PRED_LSTACK_BR0 PM_BR_PRED_LSTACK_BR1  
 e[9]=r00000040A4,r00000040A6,r00000040A8,r00000040AA,r500fa,r600f4
 # pm_branch3 PM_BR_PRED_CR_BR0 PM_BR_PRED_CR_BR1 PM_BR_PRED_TA_BR0 PM_BR_PRED_TA_BR1  
 e[10]=r00000040B0,r00000040B2,r00000040B4,r00000040B6,r500fa,r600f4
 # pm_branch4 PM_BRU_FIN PM_BR_TAKEN_CMPL PM_BR_PRED_BR_CMPL PM_BR_CMPL  
 e[11]=r0000010068,r00000200FA,r000000489C,r0000040060,r500fa,r600f4
 # pm_branch5 PM_BR_BC_8_CONV PM_BR_BC_8 PM_BR_UNCOND_BR0 PM_BR_2PATH  
 e[12]=r0000005084,r0000005086,r00000040A0,r0000040036,r500fa,r600f4
 # pm_branch6 PM_BR_MPRED_LSTACK PM_BR_MPRED_CCACHE PM_BR_MPRED_CR PM_BR_MPRED_TA  
 e[13]=r00000040AE,r00000040AC,r00000040B8,r00000040BA,r500fa,r600f4
 # pm_flush1 PM_FLUSH_DISP_SYNC PM_FLUSH_BR_MPRED PM_FLUSH_DISP_SB PM_FLUSH  
 e[14]=r0000002088,r0000002084,r000000208C,r00000400F8,r500fa,r600f4
 # pm_flush2 PM_FLUSH_DISP PM_FLUSH_PARTIAL PM_FLUSH_COMPLETION PM_BR_MPRED_CMPL  
 e[15]=r0000002082,r0000002086,r0000030012,r00000400F6,r500fa,r600f4
 # pm_dtlb_miss PM_DTLB_MISS_16G PM_DTLB_MISS_4K PM_DTLB_MISS_64K PM_DTLB_MISS_16M  
 e[16]=r000001C058,r000002C056,r000003C056,r000004C056,r500fa,r600f4
 # pm_derat_miss1 PM_DERAT_MISS_4K PM_DERAT_MISS_64K PM_DERAT_MISS_16M PM_DERAT_MISS_16G  
 e[17]=r000001C056,r000002C054,r000003C054,r000004C054,r500fa,r600f4
 # pm_flush1 PM_FLUSH_DISP_SYNC PM_FLUSH_DISP_TLBIE PM_FLUSH_DISP_SB PM_FLUSH  
 e[18]=r0000002088,r000000208A,r000000208C,r00000400F8,r500fa,r600f4
 # pm_flush PM_FLUSH_DISP PM_CYC PM_FLUSH_COMPLETION PM_FLUSH  
 e[19]=r0000002082,r000002001E,r0000030012,r00000400F8,r500fa,r600f4
 # pm_fxu1 PM_FXU_IDLE PM_FXU_BUSY PM_FXU0_BUSY_FXU1_IDLE PM_FXU1_BUSY_FXU0_IDLE  
 e[20]=r000001000E,r000002000E,r000003000E,r000004000E,r500fa,r600f4
 # pm_fxu2 PM_FXU0_FIN PM_RUN_CYC PM_INST_CMPL PM_FXU1_FIN  
 e[21]=r0000010004,r00000200F4,r0000030002,r0000040004,r500fa,r600f4
 # pm_fxu3 PM_CYC PM_FXU_BUSY PM_FXU0_BUSY_FXU1_IDLE PM_FXU1_BUSY_FXU0_IDLE  
 e[22]=r000001001E,r000002000E,r000003000E,r000004000E,r500fa,r600f4
 # pm_fxu4 PM_FXU_IDLE PM_FXU_BUSY PM_CYC PM_INST_CMPL  
 e[23]=r000001000E,r000002000E,r000003001E,r0000040002,r500fa,r600f4
 # pm_disp_clb_held PM_DISP_CLB_HELD_BAL PM_DISP_CLB_HELD_RES PM_DISP_CLB_HELD_TLBIE PM_DISP_CLB_HELD_SYNC  
 e[24]=r0000002092,r0000002094,r0000002096,r0000002098,r500fa,r600f4
 # pm_disp_clb_held1 PM_DISP_CLB_HELD_SB PM_DISP_HELD_IQ_FULL PM_DISP_HELD_SRQ_FULL PM_DISP_HELD_SYNC_HOLD  
 e[25]=r00000020A8,r0000020006,r0000030018,r000004003C,r500fa,r600f4
 # pm_dispatch1 PM_DISP_HELD_MAP_FULL PM_INST_DISP PM_GRP_DISP PM_1PLUS_PPC_DISP  
 e[26]=r000001002A,r00000200F2,r000003000A,r00000400F2,r500fa,r600f4
 # pm_cpi_stack1 PM_1PLUS_PPC_CMPL PM_NTCG_ALL_FIN PM_GRP_CMPL PM_CYC  
 e[27]=r00000100F2,r000002001A,r0000030004,r000004001E,r500fa,r600f4
 # pm_cpi_stack2 PM_CMPLU_STALL PM_CMPLU_STALL_FXU PM_CMPLU_STALL_FLUSH PM_SHL_ST_DISABLE  
 e[28]=r000001E054,r000002D016,r0000030038,r0000005090,r500fa,r600f4
 # pm_cpi_stack3 PM_CMPLU_STALL_THRD PM_CMPLU_STALL_BRU_CRU PM_CMPLU_STALL_COQ_FULL PM_CMPLU_STALL_BRU  
 e[29]=r000001001C,r000002D018,r0000030026,r000004D018,r500fa,r600f4
 # pm_cpi_stack4 PM_DATA_FROM_L2 PM_CMPLU_STALL_DCACHE_MISS PM_CMPLU_STALL_HWSYNC PM_CMPLU_STALL_DMISS_L2L3_CONFLICT  
 e[30]=r000001C042,r000002C012,r0000030036,r000004C016,r500fa,r600f4
 # pm_cpi_stack5 PM_DATA_FROM_L3_NO_CONFLICT PM_CMPLU_STALL_DMISS_L21_L31 PM_CMPLU_STALL_MEM_ECC_DELAY PM_CMPLU_STALL_DMISS_L3MISS  
 e[31]=r000001C044,r000002C018,r0000030028,r000004C01A,r500fa,r600f4
 # pm_cpi_stack6 PM_DISP_HELD PM_CMPLU_STALL_DMISS_L2L3 PM_CMPLU_STALL_OTHER_CMPL PM_CMPLU_STALL_DMISS_LMEM  
 e[32]=r0000010006,r000002C016,r0000030006,r000004C018,r500fa,r600f4
 # pm_cpi_stack7 PM_FLOP PM_CMPLU_STALL_DMISS_REMOTE PM_DISP_WT PM_CMPLU_STALL_ERAT_MISS  
 e[33]=r00000100F4,r000002C01C,r0000030008,r000004C012,r500fa,r600f4
 # pm_cpi_stack8 PM_GCT_NOSLOT_CYC PM_CMPLU_STALL_LSU PM_FXU0_BUSY_FXU1_IDLE PM_CMPLU_STALL_FXLONG  
 e[34]=r00000100F8,r000002C010,r000003000E,r000004D016,r500fa,r600f4
 # pm_cpi_stack9 PM_DATA_ALL_PUMP_CPRED PM_CMPLU_STALL_NTCG_FLUSH PM_L3_CO_MEPF PM_CMPLU_STALL_LOAD_FINISH  
 e[35]=r000061C054,r000002E01E,r000003E05E,r000004D014,r500fa,r600f4
 # pm_cpi_stack10 PM_IC_DEMAND_CYC PM_CMPLU_STALL_REJECT_LHS PM_L3_SW_PREF PM_CMPLU_STALL_REJECT  
 e[36]=r0000010018,r000002C01A,r000003E052,r000004C010,r500fa,r600f4
 # pm_cpi_stack11 PM_L1_DCACHE_RELOADED_ALL PM_CMPLU_STALL_SCALAR_LONG PM_LSU_LMQ_SRQ_EMPTY_ALL_CYC PM_CMPLU_STALL_REJ_LMQ_FULL  
 e[37]=r000001002C,r000002D010,r000003001C,r000004C014,r500fa,r600f4
 # pm_cpi_stack12 PM_L2_TM_REQ_ABORT PM_CMPLU_STALL_STORE PM_MRK_STALL_CMPLU_CYC PM_CMPLU_STALL_SCALAR  
 e[38]=r000001E05E,r000002C014,r000003013E,r000004D010,r500fa,r600f4
 # pm_cpi_stack13 PM_L3_CO_MEPF PM_CMPLU_STALL_VECTOR PM_MRK_ST_CMPL PM_CMPLU_STALL_ST_FWD  
 e[39]=r0000018082,r000002D014,r00000301E2,r000004C01C,r500fa,r600f4
 # pm_cpi_stack14 PM_L3_LD_PREF PM_CMPLU_STALL_VSU PM_ST_MISS_L1 PM_CMPLU_STALL_VECTOR_LONG  
 e[40]=r000001E052,r000002D012,r00000300F0,r000004D012,r500fa,r600f4
 # pm_cpi_stack15 PM_LSU0_REJECT PM_GCT_NOSLOT_DISP_HELD_ISSQ PM_IFU_L2_TOUCH PM_GCT_NOSLOT_BR_MPRED  
 e[41]=r000001E05A,r000002D01E,r0000005088,r000004D01E,r500fa,r600f4
 # pm_cpi_stack16 PM_LSU_REJECT_LMQ_FULL PM_GCT_NOSLOT_DISP_HELD_OTHER PM_LSU_FIN PM_GCT_NOSLOT_BR_MPRED_ICMISS  
 e[42]=r000001E05C,r000002E010,r0000030066,r000004D01A,r500fa,r600f4
 # pm_cpi_stack17 PM_DATA_PUMP_CPRED PM_GCT_NOSLOT_DISP_HELD_SRQ PM_FLUSH_LSU PM_GCT_NOSLOT_DISP_HELD_MAP  
 e[43]=r000001C054,r000002D01C,r000000208E,r000004D01C,r500fa,r600f4
 # pm_cpi_stack18 PM_MRK_ST_CMPL PM_GCT_NOSLOT_IC_MISS PM_INST_CMPL PM_GCT_NOSLOT_IC_L3MISS  
 e[44]=r0000010134,r000002D01A,r0000030002,r000004E010,r500fa,r600f4
 # pm_cpi_stack19 PM_MEM_LOC_THRESH_IFU PM_CMPLU_STALL_NO_NTF PM_L1_DCACHE_RELOAD_VALID PM_DATA_FROM_OFF_CHIP_CACHE  
 e[45]=r0000010058,r000002E01C,r00000300F6,r000004C04A,r500fa,r600f4
 # pm_cpi_stack20 PM_CMPLU_STALL_LWSYNC PM_MEM_PREF PM_UP_PREF_L3 PM_UP_PREF_POINTER  
 e[46]=r0000010036,r000002C058,r000000E08C,r000000E08E,r500fa,r600f4
 # pm_dpf_streams PM_DC_PREF_STREAM_ALLOC PM_DC_PREF_STREAM_CONF PM_DC_PREF_STREAM_STRIDED_CONF PM_DC_PREF_STREAM_FUZZY_CONF  
 e[47]=r000001E050,r000002E050,r000003E050,r000004E050,r500fa,r600f4
 # pm_l3_pref PM_LD_CMPL PM_L3_ST_PREF PM_L3_SW_PREF PM_L3_PREF_ALL  
 e[48]=r000001002E,r000002E052,r000003E052,r000004E052,r500fa,r600f4
 # pm_dsource1 PM_DATA_FROM_L2 PM_DATA_FROM_L2MISS PM_DATA_FROM_L3MISS PM_DATA_FROM_L3  
 e[49]=r000001C042,r00000200FE,r00000300FE,r000004C042,r500fa,r600f4
 # pm_dsource2 PM_DATA_FROM_L2_NO_CONFLICT PM_DATA_FROM_L2_MEPF PM_DATA_FROM_L2_DISP_CONFLICT_LDHITST PM_DATA_FROM_L2_DISP_CONFLICT_OTHER  
 e[50]=r000001C040,r000002C040,r000003C040,r000004C040,r500fa,r600f4
 # pm_dsource3 PM_DATA_FROM_L3_NO_CONFLICT PM_DATA_FROM_L3_MEPF PM_DATA_FROM_L3_DISP_CONFLICT PM_DATA_FROM_L3MISS_MOD  
 e[51]=r000001C044,r000002C042,r000003C042,r000004C04E,r500fa,r600f4
 # pm_dsource4 PM_DATA_FROM_L31_SHR PM_DATA_FROM_L31_MOD PM_DATA_FROM_L31_ECO_SHR PM_DATA_FROM_L31_ECO_MOD  
 e[52]=r000001C046,r000002C044,r000003C044,r000004C044,r500fa,r600f4
 # pm_dsource5 PM_DATA_FROM_L2MISS_MOD PM_DATA_FROM_LMEM PM_DATA_FROM_RMEM PM_DATA_FROM_DMEM  
 e[53]=r000001C04E,r000002C048,r000003C04A,r000004C04C,r500fa,r600f4
 # pm_dsource6 PM_DATA_FROM_ON_CHIP_CACHE PM_DATA_FROM_RL2L3_MOD PM_DATA_FROM_L21_SHR PM_DATA_FROM_L21_MOD  
 e[54]=r000001C048,r000002C046,r000003C046,r000004C046,r500fa,r600f4
 # pm_dsource7 PM_DATA_FROM_LL4 PM_DATA_FROM_RL4 PM_DATA_FROM_DL4 PM_DATA_FROM_MEM  
 e[55]=r000001C04C,r000002C04A,r000003C04C,r00000400FE,r500fa,r600f4
 # pm_dsource8 PM_DATA_FROM_RL2L3_SHR PM_DATA_FROM_MEMORY PM_DATA_FROM_DL2L3_SHR PM_DATA_FROM_DL2L3_MOD  
 e[56]=r000001C04A,r000002C04C,r000003C048,r000004C048,r500fa,r600f4
 # pm_dsource9 PM_DATA_ALL_FROM_L2 PM_FLOP_SUM_SCALAR PM_FLOP_SUM_VEC PM_DATA_ALL_FROM_L3  
 e[57]=r000061C042,r000000A0AE,r000000A0AC,r000064C042,r500fa,r600f4
 # pm_dsource10 PM_DATA_ALL_FROM_L2_NO_CONFLICT PM_DATA_ALL_FROM_L2_MEPF PM_DATA_ALL_FROM_L2_DISP_CONFLICT_LDHITST PM_DATA_ALL_FROM_L2_DISP_CONFLICT_OTHER  
 e[58]=r000061C040,r000062C040,r000063C040,r000064C040,r500fa,r600f4
 # pm_dsource11 PM_DATA_ALL_FROM_L3_NO_CONFLICT PM_DATA_ALL_FROM_L3_MEPF PM_DATA_ALL_FROM_L3_DISP_CONFLICT PM_DATA_ALL_FROM_L3MISS_MOD  
 e[59]=r000061C044,r000062C042,r000063C042,r000064C04E,r500fa,r600f4
 # pm_dsource12 PM_DATA_ALL_FROM_L31_SHR PM_DATA_ALL_FROM_L31_MOD PM_DATA_ALL_FROM_L31_ECO_SHR PM_DATA_ALL_FROM_L31_ECO_MOD  
 e[60]=r000061C046,r000062C044,r000063C044,r000064C044,r500fa,r600f4
 # pm_dsource13 PM_DATA_ALL_FROM_L2MISS_MOD PM_DATA_ALL_FROM_LMEM PM_DATA_ALL_FROM_RMEM PM_DATA_ALL_FROM_DMEM  
 e[61]=r000061C04E,r000062C048,r000063C04A,r000064C04C,r500fa,r600f4
 # pm_dsource14 PM_DATA_ALL_FROM_ON_CHIP_CACHE PM_DATA_ALL_FROM_RL2L3_MOD PM_DATA_ALL_FROM_L21_SHR PM_DATA_ALL_FROM_L21_MOD  
 e[62]=r000061C048,r000062C046,r000063C046,r000064C046,r500fa,r600f4
 # pm_dsource15 PM_DATA_ALL_FROM_LL4 PM_DATA_ALL_FROM_RL4 PM_DATA_ALL_FROM_DL4 PM_DATA_ALL_FROM_OFF_CHIP_CACHE  
 e[63]=r000061C04C,r000062C04A,r000063C04C,r000064C04A,r500fa,r600f4
 # pm_dsource16 PM_DATA_ALL_FROM_RL2L3_SHR PM_DATA_ALL_FROM_MEMORY PM_DATA_ALL_FROM_DL2L3_SHR PM_DATA_ALL_FROM_DL2L3_MOD  
 e[64]=r000061C04A,r000062C04C,r000063C048,r000064C048,r500fa,r600f4
 # pm_isource1 PM_INST_FROM_L2 PM_INST_FROM_L2_MEPF PM_INST_FROM_L2_DISP_CONFLICT_LDHITST PM_INST_FROM_L2_DISP_CONFLICT_OTHER  
 e[65]=r0000014042,r0000024040,r0000034040,r0000044040,r500fa,r600f4
 # pm_isource2 PM_INST_FROM_L2_NO_CONFLICT PM_INST_FROM_L31_MOD PM_INST_FROM_L21_SHR PM_INST_FROM_L21_MOD  
 e[66]=r0000014040,r0000024044,r0000034046,r0000044046,r500fa,r600f4
 # pm_isource3 PM_INST_FROM_L3_NO_CONFLICT PM_INST_FROM_L3_MEPF PM_INST_FROM_L3_DISP_CONFLICT PM_INST_FROM_L3  
 e[67]=r0000014044,r0000024042,r0000034042,r0000044042,r500fa,r600f4
 # pm_isource4 PM_INST_FROM_L2MISS PM_INST_FROM_MEMORY PM_INST_FROM_L3MISS PM_INST_FROM_L3MISS_MOD  
 e[68]=r000001404E,r000002404C,r00000300FA,r000004404E,r500fa,r600f4
 # pm_isource5 PM_INST_FROM_L31_SHR PM_INST_FROM_RL2L3_MOD PM_INST_FROM_L31_ECO_SHR PM_INST_FROM_L31_ECO_MOD  
 e[69]=r0000014046,r0000024046,r0000034044,r0000044044,r500fa,r600f4
 # pm_isource6 PM_INST_FROM_ON_CHIP_CACHE PM_INST_FROM_LMEM PM_INST_FROM_RMEM PM_INST_FROM_OFF_CHIP_CACHE  
 e[70]=r0000014048,r0000024048,r000003404A,r000004404A,r500fa,r600f4
 # pm_isource7 PM_INST_FROM_RL2L3_SHR PM_UTHROTTLE PM_INST_FROM_DL2L3_SHR PM_INST_FROM_DL2L3_MOD  
 e[71]=r000001404A,r000002405E,r0000034048,r0000044048,r500fa,r600f4
 # pm_isource8 PM_INST_FROM_LL4 PM_INST_FROM_RL4 PM_INST_FROM_DL4 PM_INST_FROM_DMEM  
 e[72]=r000001404C,r000002404A,r000003404C,r000004404C,r500fa,r600f4
 # pm_isource9 PM_INST_ALL_FROM_L2 PM_INST_ALL_FROM_L2_MEPF PM_INST_ALL_FROM_L2_DISP_CONFLICT_LDHITST PM_INST_ALL_FROM_L2_DISP_CONFLICT_OTHER  
 e[73]=r0000514042,r0000524040,r0000534040,r0000544040,r500fa,r600f4
 # pm_isource10 PM_INST_ALL_FROM_L2_NO_CONFLICT PM_INST_ALL_FROM_L31_MOD PM_INST_ALL_FROM_L21_SHR PM_INST_ALL_FROM_L21_MOD  
 e[74]=r0000514040,r0000524044,r0000534046,r0000544046,r500fa,r600f4
 # pm_isource11 PM_INST_ALL_FROM_L3_NO_CONFLICT PM_INST_ALL_FROM_L3_MEPF PM_INST_ALL_FROM_L3_DISP_CONFLICT PM_INST_ALL_FROM_L3  
 e[75]=r0000514044,r0000524042,r0000534042,r0000544042,r500fa,r600f4
 # pm_isource12 PM_INST_ALL_FROM_L2MISS PM_INST_ALL_FROM_MEMORY PM_ISLB_MISS PM_INST_ALL_FROM_L3MISS_MOD  
 e[76]=r000051404E,r000052404C,r000000D096,r000054404E,r500fa,r600f4
 # pm_isource13 PM_INST_ALL_FROM_L31_SHR PM_INST_ALL_FROM_RL2L3_MOD PM_INST_ALL_FROM_L31_ECO_SHR PM_INST_ALL_FROM_L31_ECO_MOD  
 e[77]=r0000514046,r0000524046,r0000534044,r0000544044,r500fa,r600f4
 # pm_isource14 PM_INST_ALL_FROM_ON_CHIP_CACHE PM_INST_ALL_FROM_LMEM PM_INST_ALL_FROM_RMEM PM_INST_ALL_FROM_OFF_CHIP_CACHE  
 e[78]=r0000514048,r0000524048,r000053404A,r000054404A,r500fa,r600f4
 # pm_isource15 PM_INST_ALL_FROM_RL2L3_SHR PM_HV_CYC PM_INST_ALL_FROM_DL2L3_SHR PM_INST_ALL_FROM_DL2L3_MOD  
 e[79]=r000051404A,r000002000A,r0000534048,r0000544048,r500fa,r600f4
 # pm_isource16 PM_INST_ALL_FROM_LL4 PM_INST_ALL_FROM_RL4 PM_INST_ALL_FROM_DL4 PM_INST_ALL_FROM_DMEM  
 e[80]=r000051404C,r000052404A,r000053404C,r000054404C,r500fa,r600f4
 # pm_mrk_l1miss PM_MRK_LD_MISS_EXPOSED_CYC PM_MRK_LD_MISS_L1 PM_INST_CMPL PM_MRK_LD_MISS_L1_CYC  
 e[81]=r000001013E,r00000201E2,r0000030002,r000004013E,r500fa,r600f4
 # pm_mrk_dsource1 PM_MRK_DATA_FROM_L2 PM_BR_UNCOND_CMPL PM_INST_CMPL PM_MRK_DATA_FROM_L2_CYC  
 e[82]=r000001D142,r00000048A0,r0000030002,r000004C122,r500fa,r600f4
 # pm_mrk_dsource2 PM_BR_PRED_TA_CMPL PM_MRK_DATA_FROM_L2_DISP_CONFLICT_LDHITST_CYC PM_MRK_DATA_FROM_L2_DISP_CONFLICT_LDHITST PM_INST_CMPL  
 e[83]=r00000048B4,r000002C120,r000003D140,r0000040002,r500fa,r600f4
 # pm_mrk_dsource3 PM_INST_CMPL PM_MRK_DATA_FROM_L2_DISP_CONFLICT_OTHER_CYC PM_MRK_ST_CMPL_INT PM_MRK_DATA_FROM_L2_DISP_CONFLICT_OTHER  
 e[84]=r0000010002,r000002D120,r0000030134,r000004D140,r500fa,r600f4
 # pm_mrk_dsource4 PM_MRK_DPTEG_FROM_L2_NO_CONFLICT PM_MRK_DATA_FROM_L2_MEPF PM_INST_CMPL PM_MRK_DATA_FROM_L2_MEPF_CYC  
 e[85]=r000001F140,r000002D140,r0000030002,r000004D120,r500fa,r600f4
 # pm_mrk_dsource5 PM_MRK_DATA_FROM_L2_NO_CONFLICT PM_MRK_DATA_FROM_L21_SHR_CYC PM_MRK_DATA_FROM_L21_SHR PM_MRK_DATA_FROM_L2_NO_CONFLICT_CYC  
 e[86]=r000001D140,r000002C126,r000003D146,r000004C120,r500fa,r600f4
 # pm_mrk_dsource6 PM_DATA_ALL_FROM_L3_NO_CONFLICT PM_MRK_DATA_FROM_L3_DISP_CONFLICT_CYC PM_MRK_DATA_FROM_L3_DISP_CONFLICT PM_INST_CMPL  
 e[87]=r000061C044,r000002C122,r000003D142,r0000040002,r500fa,r600f4
 # pm_mrk_dsource7 PM_MRK_DATA_FROM_L2MISS PM_INST_CMPL PM_MRK_BR_MPRED_CMPL PM_MRK_DATA_FROM_L2MISS_CYC  
 e[88]=r000001D14E,r0000020002,r00000301E4,r000004C12E,r500fa,r600f4
 # pm_mrk_dsource8 PM_SYNC_MRK_L2MISS PM_MRK_DATA_FROM_L3_CYC PM_INST_CMPL PM_MRK_DATA_FROM_L3  
 e[89]=r000001515A,r000002D122,r0000030002,r000004D142,r500fa,r600f4
 # pm_mrk_dsource9 PM_INST_CMPL PM_MRK_DATA_FROM_L3_MEPF PM_ST_MISS_L1 PM_MRK_DATA_FROM_L3_MEPF_CYC  
 e[90]=r0000010002,r000002D142,r00000300F0,r000004D122,r500fa,r600f4
 # pm_mrk_dsource10 PM_MRK_DATA_FROM_L3_NO_CONFLICT PM_MRK_DATA_FROM_L31_ECO_SHR_CYC PM_MRK_DATA_FROM_L31_ECO_SHR PM_MRK_DATA_FROM_L3_NO_CONFLICT_CYC  
 e[91]=r000001D144,r000002C124,r000003D144,r000004C124,r500fa,r600f4
 # pm_mrk_dsource11 PM_SYNC_MRK_L3MISS PM_MRK_DATA_FROM_L3MISS_CYC PM_INST_CMPL PM_MRK_DATA_FROM_L3MISS  
 e[92]=r0000015154,r000002D12E,r0000030002,r000004D14E,r500fa,r600f4
 # pm_mrk_dsource12 PM_MRK_DATA_FROM_ON_CHIP_CACHE PM_BACK_BR_CMPL PM_INST_CMPL PM_MRK_DATA_FROM_ON_CHIP_CACHE_CYC  
 e[93]=r000001D148,r000002505E,r0000030002,r000004C128,r500fa,r600f4
 # pm_mrk_dsource13 PM_INST_CMPL PM_MRK_DATA_FROM_L21_MOD_CYC PM_L1_DCACHE_RELOAD_VALID PM_MRK_DATA_FROM_L21_MOD  
 e[94]=r0000010002,r000002D126,r00000300F6,r000004D146,r500fa,r600f4
 # pm_mrk_dsource14 PM_IPTEG_FROM_L2_NO_CONFLICT PM_MRK_DATA_FROM_L31_ECO_MOD_CYC PM_INST_CMPL PM_MRK_DATA_FROM_L31_ECO_MOD  
 e[95]=r0000015040,r000002D124,r0000030002,r000004D144,r500fa,r600f4
 # pm_mrk_dsource15 PM_INST_ALL_PUMP_CPRED PM_MRK_DATA_FROM_L31_MOD PM_INST_CMPL PM_MRK_DATA_FROM_L31_MOD_CYC  
 e[96]=r0000514054,r000002D144,r0000030002,r000004D124,r500fa,r600f4
 # pm_mrk_dsource16 PM_INST_CMPL PM_MRK_DATA_FROM_RMEM_CYC PM_MRK_DATA_FROM_RMEM PM_SYS_PUMP_MPRED_RTY  
 e[97]=r0000010002,r000002C12A,r000003D14A,r0000040050,r500fa,r600f4
 # pm_mrk_dsource17 PM_MRK_DATA_FROM_L31_SHR PM_DATA_ALL_FROM_L31_MOD PM_INST_CMPL PM_MRK_DATA_FROM_L31_SHR_CYC  
 e[98]=r000001D146,r000062C044,r0000030002,r000004C126,r500fa,r600f4
 # pm_mrk_dsource18 PM_MRK_DATA_FROM_LL4 PM_MRK_DATA_FROM_DL4_CYC PM_MRK_DATA_FROM_DL4 PM_MRK_DATA_FROM_LL4_CYC  
 e[99]=r000001D14C,r000002C12C,r000003D14C,r000004C12C,r500fa,r600f4
 # pm_mrk_dsource19 PM_LD_L3MISS_PEND_CYC PM_MRK_DATA_FROM_LMEM PM_INST_CMPL PM_MRK_DATA_FROM_LMEM_CYC  
 e[100]=r0000010062,r000002D148,r0000030002,r000004D128,r500fa,r600f4
 # pm_mrk_dsource20 PM_LD_REF_L1 PM_MRK_DATA_FROM_MEMORY PM_INST_CMPL PM_MRK_DATA_FROM_MEMORY_CYC  
 e[101]=r00000100EE,r000002D14C,r0000030002,r000004D12C,r500fa,r600f4
 # pm_mrk_dsource21 PM_INST_PUMP_CPRED PM_MRK_DATA_FROM_OFF_CHIP_CACHE_CYC PM_INST_CMPL PM_MRK_DATA_FROM_OFF_CHIP_CACHE  
 e[102]=r0000014054,r000002D12A,r0000030002,r000004D14A,r500fa,r600f4
 # pm_mrk_dsource22 PM_INST_ALL_PUMP_CPRED PM_MRK_DATA_FROM_RL2L3_MOD PM_INST_CMPL PM_MRK_DATA_FROM_RL2L3_MOD_CYC  
 e[103]=r0000514054,r000002D146,r0000030002,r000004D126,r500fa,r600f4
 # pm_mrk_dsource23 PM_MRK_DATA_FROM_RL2L3_SHR PM_MRK_DATA_FROM_DL2L3_SHR_CYC PM_MRK_DATA_FROM_DL2L3_SHR PM_MRK_DATA_FROM_RL2L3_SHR_CYC  
 e[104]=r000001D14A,r000002C128,r000003D148,r000004C12A,r500fa,r600f4
 # pm_mrk_dsource24 PM_INST_CMPL PM_MRK_DATA_FROM_RL4 PM_ALL_SYS_PUMP_CPRED PM_MRK_DATA_FROM_RL4_CYC  
 e[105]=r0000010002,r000002D14A,r0000630050,r000004D12A,r500fa,r600f4
 # pm_mrk_dsource25 PM_INST_CMPL PM_MRK_DATA_FROM_DL2L3_MOD_CYC PM_L2_SYS_PUMP PM_MRK_DATA_FROM_DL2L3_MOD  
 e[106]=r0000010002,r000002D128,r0000037088,r000004D148,r500fa,r600f4
 # pm_mrk_dsource26 PM_INST_CMPL PM_MRK_DATA_FROM_DMEM_CYC PM_IPTEG_FROM_L2_DISP_CONFLICT_LDHITST PM_MRK_DATA_FROM_DMEM  
 e[107]=r0000010002,r000002D12C,r0000035040,r000004D14C,r500fa,r600f4
 # pm_ld_lat_histogram PM_L1MISS_LAT_EXC_256 PM_L1MISS_LAT_EXC_32 PM_L1MISS_LAT_EXC_1024 PM_L1MISS_LAT_EXC_2048  
 e[108]=r67200101E8,r67200201E6,r67200301EA,r67200401EC,r500fa,r600f4
 # pm_store_lat PM_MRK_ST_L2DISP_TO_CMPL_CYC PM_MRK_ST_NEST PM_MRK_ST_DRAIN_TO_L2DISP_CYC PM_INST_CMPL  
 e[109]=r000001F150,r0000020138,r000003F150,r0000040002,r500fa,r600f4
 # pm_l2_pump1 PM_L2_ST PM_L2_CHIP_PUMP PM_L2_SYS_PUMP PM_L2_RTY_LD  
 e[110]=r0000017080,r0000027084,r0000037088,r000004708C,r500fa,r600f4
 # pm_l2_pump2 PM_L2_ST_MISS PM_L2_GROUP_PUMP PM_L2_RTY_ST PM_INST_CMPL  
 e[111]=r0000017082,r0000027086,r000003708A,r0000040002,r500fa,r600f4
 # pm_l2_rc_lifetime PM_RC_LIFETIME_EXC_256 PM_RC_LIFETIME_EXC_32 PM_RC_LIFETIME_EXC_1024 PM_RC_LIFETIME_EXC_2048  
 e[112]=rDE200101E8,rDE200201E6,rDE200301EA,rDE200401EC,r500fa,r600f4
 # pm_l2_busy1 PM_RC0_BUSY PM_SN0_BUSY PM_RC_USAGE PM_SN_USAGE  
 e[113]=r0000016080,r0000026084,r0000036088,r000004608C,r500fa,r600f4
 # pm_l2_busy2 PM_CO0_BUSY PM_L1PF_L2MEMACC PM_CO_USAGE PM_ISIDE_L2MEMACC  
 e[114]=r0000016082,r0000026086,r000003608A,r000004608E,r500fa,r600f4
 # pm_l2_busy3 PM_RC0_ALLOC PM_SN0_ALLOC PM_L3_SN0_ALLOC PM_L3_RD0_ALLOC  
 e[115]=r0000016081,r0000026085,r0000839089,r000084908F,r500fa,r600f4
 # pm_l2_busy3 PM_CO0_ALLOC PM_ST_CMPL PM_L3_CO0_ALLOC PM_L3_PF0_ALLOC  
 e[116]=r0000016083,r0000020016,r000083908B,r000084908D,r500fa,r600f4
 # pm_l3_pf_co1 PM_L3_PF_MISS_L3 PM_L3_CO_L31 PM_L3_PF_ON_CHIP_CACHE PM_L3_PF_ON_CHIP_MEM  
 e[117]=r0000018080,r0000028086,r0000038088,r000004808C,r500fa,r600f4
 # pm_l3_pf_co2 PM_L3_LD_PREF PM_L3_CO_MEM PM_L3_PF_OFF_CHIP_CACHE PM_L3_PF_OFF_CHIP_MEM  
 e[118]=r000001E052,r0000028084,r000003808A,r000004808E,r500fa,r600f4
 # pm_l3_busy1 PM_L3_SN_USAGE PM_L3_RD_USAGE PM_L3_SN0_BUSY PM_L3_RD0_BUSY  
 e[119]=r0000819080,r0000829086,r0000839088,r000084908E,r500fa,r600f4
 # pm_l3_busy2 PM_L3_CI_USAGE PM_L3_PF_USAGE PM_L3_CO0_BUSY PM_L3_PF0_BUSY  
 e[120]=r0000819082,r0000829084,r000083908A,r000084908C,r500fa,r600f4
 # pm_vsu1 PM_VSU0_1FLOP PM_VSU1_1FLOP PM_VSU0_2FLOP PM_VSU1_2FLOP  
 e[121]=r000000A080,r000000A082,r000000A098,r000000A09A,r500fa,r600f4
 # pm_vsu2 PM_VSU0_4FLOP PM_VSU1_4FLOP PM_VSU0_8FLOP PM_VSU1_8FLOP  
 e[122]=r000000A09C,r000000A09E,r000000A0A0,r000000A0A2,r500fa,r600f4
 # pm_vsu3 PM_VSU0_COMPLEX_ISSUED PM_VSU1_COMPLEX_ISSUED PM_VSU0_SIMPLE_ISSUED PM_VSU1_SIMPLE_ISSUED  
 e[123]=r000000B0A4,r000000B0A6,r000000B094,r000000B096,r500fa,r600f4
 # pm_vsu4 PM_VSU0_DP_FMA PM_VSU1_DP_FMA PM_VSU0_FMA PM_VSU1_FMA  
 e[124]=r000000A090,r000000A092,r000000A084,r000000A086,r500fa,r600f4
 # pm_vsu5 PM_VSU1_DD_ISSUED PM_VSU0_DD_ISSUED PM_VSU0_CY_ISSUED PM_VSU1_CY_ISSUED  
 e[125]=r000000B0AA,r000000B0A8,r000000B0B4,r000000B0B6,r500fa,r600f4
 # pm_vsu6 PM_VSU1_FSQRT_FDIV PM_VSU0_SQ PM_VSU1_SQ PM_VSU0_16FLOP  
 e[126]=r000000A08A,r000000B09C,r000000B09E,r000000A0A4,r500fa,r600f4
 # pm_vsu7 PM_VSU0_SINGLE PM_VSU1_SINGLE PM_VSU0_FIN PM_VSU1_FIN  
 e[127]=r000000A0A8,r000000A0AA,r000000A0BC,r000000A0BE,r500fa,r600f4
 # pm_vsu8 PM_VSU0_EX_ISSUED PM_VSU1_EX_ISSUED PM_VSU0_DQ_ISSUED PM_VSU1_DQ_ISSUED  
 e[128]=r000000B0B0,r000000B0B2,r000000B0AC,r000000B0AE,r500fa,r600f4
 # pm_vsu9 PM_VSU0_VECTOR_DP_ISSUED PM_VSU1_VECTOR_DP_ISSUED PM_VSU0_VECTOR_SP_ISSUED PM_VSU1_VECTOR_SP_ISSUED  
 e[129]=r000000B080,r000000B082,r000000B084,r000000B086,r500fa,r600f4
 # pm_vsu10 PM_VSU0_SCALAR_DP_ISSUED PM_VSU1_SCALAR_DP_ISSUED PM_VSU0_DP_FSQRT_FDIV PM_VSU1_DP_FSQRT_FDIV  
 e[130]=r000000B088,r000000B08A,r000000A094,r000000A096,r500fa,r600f4
 # pm_vsu11 PM_VSU0_FPSCR PM_VSU1_FPSCR PM_VSU0_DP_2FLOP PM_VSU1_DP_2FLOP  
 e[131]=r000000B098,r000000B09A,r000000A08C,r000000A08E,r500fa,r600f4
 # pm_vsu12 PM_VSU0_STF PM_VSU1_STF PM_VSU0_PERMUTE_ISSUED PM_VSU1_PERMUTE_ISSUED  
 e[132]=r000000B08C,r000000B08E,r000000B090,r000000B092,r500fa,r600f4
 # pm_vsu13 PM_VSU0_FSQRT_FDIV PM_VSU1_FSQRT_FDIV PM_VSU1_16FLOP PM_IPTEG_FROM_L3  
 e[133]=r000000A088,r000000A08A,r000000A0A6,r0000045042,r500fa,r600f4
 # pm_dfu PM_DFU PM_DFU_DCFFIX PM_DFU_DENBCD PM_DFU_MC  
 e[134]=r000000B0BA,r000000B0BE,r000000B0BC,r000000B0B8,r500fa,r600f4
 # pm_dpteg1 PM_DPTEG_FROM_L2_NO_CONFLICT PM_DPTEG_FROM_L2_MEPF PM_DPTEG_FROM_L2_DISP_CONFLICT_LDHITST PM_DPTEG_FROM_L2_DISP_CONFLICT_OTHER  
 e[135]=r000001E040,r000002E040,r000003E040,r000004E040,r500fa,r600f4
 # pm_dpteg2 PM_DPTEG_FROM_L3_NO_CONFLICT PM_DPTEG_FROM_L3_MEPF PM_DPTEG_FROM_L3_DISP_CONFLICT PM_DPTEG_FROM_L3  
 e[136]=r000001E044,r000002E042,r000003E042,r000004E042,r500fa,r600f4
 # pm_dpteg3 PM_DPTEG_FROM_L31_SHR PM_DPTEG_FROM_L31_MOD PM_DPTEG_FROM_L31_ECO_SHR PM_DPTEG_FROM_L31_ECO_MOD  
 e[137]=r000001E046,r000002E044,r000003E044,r000004E044,r500fa,r600f4
 # pm_dpteg4 PM_DPTEG_FROM_RL2L3_SHR PM_DPTEG_FROM_RL2L3_MOD PM_DPTEG_FROM_DL2L3_SHR PM_DPTEG_FROM_DL2L3_MOD  
 e[138]=r000001E04A,r000002E046,r000003E048,r000004E048,r500fa,r600f4
 # pm_dpteg5 PM_DPTEG_FROM_ON_CHIP_CACHE PM_DPTEG_FROM_MEMORY PM_DPTEG_FROM_RMEM PM_DPTEG_FROM_OFF_CHIP_CACHE  
 e[139]=r000001E048,r000002E04C,r000003E04A,r000004E04A,r500fa,r600f4
 # pm_dpteg6 PM_DPTEG_FROM_LL4 PM_DPTEG_FROM_RL4 PM_DPTEG_FROM_DL4 PM_DPTEG_FROM_DMEM  
 e[140]=r000001E04C,r000002E04A,r000003E04C,r000004E04C,r500fa,r600f4
 # pm_dpteg7 PM_DPTEG_FROM_L2MISS PM_DPTEG_FROM_LMEM PM_DPTEG_FROM_RMEM PM_DPTEG_FROM_L3MISS  
 e[141]=r000001E04E,r000002E048,r000003E04A,r000004E04E,r500fa,r600f4
 # pm_dpteg8 PM_DPTEG_FROM_L2 PM_INST_CMPL PM_DPTEG_FROM_L21_SHR PM_DPTEG_FROM_L21_MOD  
 e[142]=r000001E042,r0000020002,r000003E046,r000004E046,r500fa,r600f4
 # pm_ipteg1 PM_IPTEG_FROM_L3_NO_CONFLICT PM_IPTEG_FROM_L3_MEPF PM_IPTEG_FROM_L3_DISP_CONFLICT PM_IPTEG_FROM_L2_DISP_CONFLICT_OTHER  
 e[143]=r0000015044,r0000025042,r0000035042,r0000045040,r500fa,r600f4
 # pm_ipteg2 PM_IPTEG_FROM_L31_SHR PM_IPTEG_FROM_L31_MOD PM_IPTEG_FROM_L31_ECO_SHR PM_IPTEG_FROM_L31_ECO_MOD  
 e[144]=r0000015046,r0000025044,r0000035044,r0000045044,r500fa,r600f4
 # pm_ipteg3 PM_IPTEG_FROM_RL2L3_SHR PM_IPTEG_FROM_RL2L3_MOD PM_IPTEG_FROM_DL2L3_SHR PM_IPTEG_FROM_DL2L3_MOD  
 e[145]=r000001504A,r0000025046,r0000035048,r0000045048,r500fa,r600f4
 # pm_ipteg4 PM_IPTEG_FROM_ON_CHIP_CACHE PM_IPTEG_FROM_MEMORY PM_IPTEG_FROM_RMEM PM_IPTEG_FROM_OFF_CHIP_CACHE  
 e[146]=r0000015048,r000002504C,r000003504A,r000004504A,r500fa,r600f4
 # pm_ipteg5 PM_IPTEG_FROM_LL4 PM_IPTEG_FROM_RL4 PM_IPTEG_FROM_DL4 PM_IPTEG_FROM_L3MISS  
 e[147]=r000001504C,r000002504A,r000003504C,r000004504E,r500fa,r600f4
 # pm_ipteg6 PM_IPTEG_FROM_L2MISS PM_IPTEG_FROM_LMEM PM_IPTEG_FROM_RMEM PM_IPTEG_FROM_DMEM  
 e[148]=r000001504E,r0000025048,r000003504A,r000004504C,r500fa,r600f4
 # pm_ipteg7 PM_IPTEG_FROM_L2 PM_IPTEG_FROM_L2_MEPF PM_IPTEG_FROM_L21_SHR PM_IPTEG_FROM_L21_MOD  
 e[149]=r0000015042,r0000025040,r0000035046,r0000045046,r500fa,r600f4
 # pm_mrk_dpteg1 PM_INST_CMPL PM_MRK_DPTEG_FROM_L2_MEPF PM_MRK_DPTEG_FROM_L2_DISP_CONFLICT_LDHITST PM_MRK_DPTEG_FROM_L2_DISP_CONFLICT_OTHER  
 e[150]=r0000010002,r000002F140,r000003F140,r000004F140,r500fa,r600f4
 # pm_mrk_dpteg2 PM_MRK_DPTEG_FROM_L3_NO_CONFLICT PM_MRK_DPTEG_FROM_L3_MEPF PM_INST_CMPL PM_MRK_DPTEG_FROM_L3  
 e[151]=r000001F144,r000002F142,r0000030002,r000004F142,r500fa,r600f4
 # pm_mrk_dpteg3 PM_MRK_DPTEG_FROM_L31_SHR PM_MRK_DPTEG_FROM_L31_MOD PM_INST_CMPL PM_MRK_DPTEG_FROM_L31_ECO_MOD  
 e[152]=r000001F146,r000002F144,r0000030002,r000004F144,r500fa,r600f4
 # pm_mrk_dpteg4 PM_MRK_DPTEG_FROM_L2 PM_INST_CMPL PM_MRK_DPTEG_FROM_L21_SHR PM_MRK_DPTEG_FROM_L21_MOD  
 e[153]=r000001F142,r0000020002,r000003F146,r000004F146,r500fa,r600f4
 # pm_mrk_dpteg5 PM_MRK_DPTEG_FROM_RL2L3_SHR PM_INST_CMPL PM_MRK_DPTEG_FROM_DL2L3_SHR PM_MRK_DPTEG_FROM_DL2L3_MOD  
 e[154]=r000001F14A,r0000020002,r000003F148,r000004F148,r500fa,r600f4
 # pm_mrk_dpteg6 PM_MRK_DPTEG_FROM_ON_CHIP_CACHE PM_MRK_DPTEG_FROM_LMEM PM_INST_CMPL PM_MRK_DPTEG_FROM_OFF_CHIP_CACHE  
 e[155]=r000001F148,r000002F148,r0000030002,r000004F14A,r500fa,r600f4
 # pm_mrk_dpteg7 PM_MRK_DPTEG_FROM_LL4 PM_MRK_DPTEG_FROM_RL4 PM_MRK_DPTEG_FROM_DL4 PM_INST_CMPL  
 e[156]=r000001F14C,r000002F14A,r000003F14C,r0000040002,r500fa,r600f4
 # pm_mrk_dpteg8 PM_MRK_DPTEG_FROM_L2MISS PM_MRK_DATA_FROM_MEM PM_INST_CMPL PM_MRK_DPTEG_FROM_L3MISS  
 e[157]=r000001F14E,r00000201E0,r0000030002,r000004F14E,r500fa,r600f4
 # pm_mrk_dpteg9 PM_INST_CMPL PM_MRK_DPTEG_FROM_MEMORY PM_MRK_DPTEG_FROM_RMEM PM_MRK_DPTEG_FROM_DMEM  
 e[158]=r0000010002,r000002F14C,r000003F14A,r000004F14C,r500fa,r600f4
 # pm_mrk_dpteg10 PM_INST_CMPL PM_MRK_DPTEG_FROM_RL2L3_MOD PM_MRK_DPTEG_FROM_L3_DISP_CONFLICT PM_MRK_DPTEG_FROM_L2_DISP_CONFLICT_OTHER  
 e[159]=r0000010002,r000002F146,r000003F142,r000004F140,r500fa,r600f4
 # pm_mrk_dpteg13 PM_MRK_DPTEG_FROM_L31_SHR PM_INST_CMPL PM_MRK_DPTEG_FROM_L31_ECO_SHR PM_MRK_DPTEG_FROM_L31_ECO_MOD  
 e[160]=r000001F146,r0000020002,r000003F144,r000004F144,r500fa,r600f4
 # pm_lsu_fin PM_LSU_FX_FIN PM_ST_FIN PM_LSU_FIN PM_LD_MISS_L1  
 e[161]=r0000010066,r00000200F0,r0000030066,r00000400F0,r500fa,r600f4
 # pm_lrq_lifetime PM_LSU_LRQ_S0_ALLOC PM_LSU_LRQ_S43_VALID PM_LSU_LRQ_S43_ALLOC PM_LSU_LRQ_S0_VALID  
 e[162]=r000000D09F,r000000F090,r000000F091,r000000D09E,r500fa,r600f4
 # pm_lmq_lifetime PM_LSU_LMQ_FULL_CYC PM_LSU_LMQ_SRQ_EMPTY_CYC PM_LSU_LMQ_S0_ALLOC PM_LSU_LMQ_S0_VALID  
 e[163]=r000000D0A2,r000002003E,r000000D0A1,r000000D0A0,r500fa,r600f4
 # pm_srq_lifetime PM_LSU_SRQ_S39_ALLOC PM_LSU_SRQ_S0_VALID PM_LSU_SRQ_S0_ALLOC PM_LSU_SRQ_S39_VALID  
 e[164]=r000000F093,r000000D09C,r000000D09D,r000000F092,r500fa,r600f4
 # pm_srq_full PM_LSU_SRQ_FULL_CYC PM_REAL_SRQ_FULL PM_DISP_HELD_SRQ_FULL PM_LSU_STORE_REJECT  
 e[165]=r000001001A,r0000020004,r0000030018,r000000F084,r500fa,r600f4
 # pm_lsu_lmq_merge PM_LSU0_LMQ_LHR_MERGE PM_LSU1_LMQ_LHR_MERGE PM_LSU2_LMQ_LHR_MERGE PM_LSU3_LMQ_LHR_MERGE  
 e[166]=r000000D08C,r000000D08E,r000000D090,r000000D092,r500fa,r600f4
 # pm_ld_ref_l1 PM_LD_REF_L1_LSU0 PM_LD_REF_L1_LSU1 PM_LD_REF_L1_LSU2 PM_LD_REF_L1_LSU3  
 e[167]=r000000C080,r000000C082,r000000C094,r000000C096,r500fa,r600f4
 # pm_l1_pref PM_LS0_L1_PREF PM_LS1_L1_PREF PM_LS0_L1_SW_PREF PM_LS1_L1_SW_PREF  
 e[168]=r000000D0B8,r000000D0BA,r000000C098,r000000C09A,r500fa,r600f4
 # pm_st_fw PM_LSU0_SRQ_STFWD PM_LSU1_SRQ_STFWD PM_LSU2_SRQ_STFWD PM_LSU3_SRQ_STFWD  
 e[169]=r000000C09C,r000000C09E,r000000C0A0,r000000C0A2,r500fa,r600f4
 # pm_lsu_flush1 PM_LSU0_FLUSH_UST PM_LSU1_FLUSH_UST PM_FREQ_DOWN PM_FREQ_UP  
 e[170]=r000000C0AC,r000000C0AE,r000003000C,r000004000C,r500fa,r600f4
 # pm_lsu_flush2 PM_LSU0_FLUSH_LRQ PM_LSU1_FLUSH_LRQ PM_LSU2_FLUSH_LRQ PM_LSU3_FLUSH_LRQ  
 e[171]=r000000C0B0,r000000C0B2,r000000C0B4,r000000C0B6,r500fa,r600f4
 # pm_lsu_flush3 PM_LSU0_FLUSH_ULD PM_LSU1_FLUSH_ULD PM_LSU2_FLUSH_ULD PM_LSU3_FLUSH_ULD  
 e[172]=r000000C0A4,r000000C0A6,r000000C0A8,r000000C0AA,r500fa,r600f4
 # pm_lsu_flush4 PM_LSU0_FLUSH_SRQ PM_LSU1_FLUSH_SRQ PM_LSU2_FLUSH_SRQ PM_LSU3_FLUSH_SRQ  
 e[173]=r000000C0B8,r000000C0BA,r000000C0BC,r000000C0BE,r500fa,r600f4
 # pm_lsu_misc1 PM_PTE_PREFETCH PM_TABLEWALK_CYC_PREF PM_LSU_FOUR_TABLEWALK_CYC PM_LSU_TWO_TABLEWALK_CYC  
 e[174]=r0000000000,r000000E084,r000000D0A4,r000000D0A6,r500fa,r600f4
 # pm_lsu_misc2 PM_LSU0_PRIMARY_ERAT_HIT PM_LSU1_PRIMARY_ERAT_HIT PM_LSU2_PRIMARY_ERAT_HIT PM_LSU3_PRIMARY_ERAT_HIT  
 e[175]=r000000E090,r000000E092,r000000E094,r000000E096,r500fa,r600f4
 # pm_lsu_misc3 PM_LSU2_LDF PM_LSU3_LDF PM_LSU2_LDX PM_LSU3_LDX  
 e[176]=r000000C084,r000000C086,r000000C088,r000000C08A,r500fa,r600f4
 # pm_lsu_misc4 PM_LSU0_NCLD PM_LSU1_NCLD PM_LSU_NCST PM_SNOOP_TLBIE  
 e[177]=r000000C08C,r000000C08E,r000000C092,r000000D0B2,r500fa,r600f4
 # pm_lsu_misc5 PM_DSLB_MISS PM_ISLB_MISS PM_LS0_ERAT_MISS_PREF PM_LS1_ERAT_MISS_PREF  
 e[178]=r000000D094,r000000D096,r000000E080,r000000E082,r500fa,r600f4
 # pm_lsu_misc6 PM_LSU_SRQ_SYNC PM_LSU_SET_MPRED PM_LSU_SRQ_SYNC_CYC PM_SEC_ERAT_HIT  
 e[179]=r000000D09B,r000000D082,r000000D09A,r000000F082,r500fa,r600f4
 # pm_lsu_tm1 PM_UP_PREF_L3 PM_UP_PREF_POINTER PM_DC_COLLISIONS PM_TEND_PEND_CYC  
 e[180]=r000000E08C,r000000E08E,r000000E0BC,r000000E0BA,r500fa,r600f4
 # pm_lsu_tm2 PM_TM_FAIL_DISALLOW PM_TM_FAIL_TLBIE PM_TM_FAIL_TX_CONFLICT PM_TM_FAIL_NON_TX_CONFLICT  
 e[181]=r000000E0B2,r000000E0B4,r000000E0B6,r000000E0B8,r500fa,r600f4
 # pm_lsu_tm3 PM_LSU0_TM_L1_HIT PM_LSU1_TM_L1_HIT PM_LSU2_TM_L1_HIT PM_LSU3_TM_L1_HIT  
 e[182]=r000000E098,r000000E09A,r000000E09C,r000000E09E,r500fa,r600f4
 # pm_lsu_tm4 PM_LSU0_TM_L1_MISS PM_LSU1_TM_L1_MISS PM_LSU2_TM_L1_MISS PM_LSU3_TM_L1_MISS  
 e[183]=r000000E0A0,r000000E0A2,r000000E0A4,r000000E0A6,r500fa,r600f4
 # pm_lsu_tm5 PM_LSU0_TMA_REQ_L2 PM_LSU1_TMA_REQ_L2 PM_LSU2_TMA_REQ_L2 PM_LSU3_TMA_REQ_L2  
 e[184]=r000000E0A8,r000000E0AA,r000000E0AC,r000000E0AE,r500fa,r600f4
 # pm_lsu_tm6 PM_LSU0_L1_CAM_CANCEL PM_LSU1_L1_CAM_CANCEL PM_LSU2_L1_CAM_CANCEL PM_LSU3_L1_CAM_CANCEL  
 e[185]=r000000F088,r000000F08A,r000000F08C,r000000F08E,r500fa,r600f4
 # pm_tm_events1 PM_TM_FAIL_CON_TM PM_FAV_TBEGIN PM_TM_FAIL_FOOTPRINT_OVERFLOW PM_TM_FAIL_SELF  
 e[186]=r0000003088,r00000020B4,r0000003084,r000000308A,r500fa,r600f4
 # pm_tm_events2 PM_TM_TRANS_RUN_CYC PM_TM_TRESUME PM_TM_TRANS_RUN_INST PM_TM_TSUSPEND  
 e[187]=r0000010060,r0000003080,r0000030060,r00000020BE,r500fa,r600f4
 # pm_tm_events3 PM_TM_TBEGIN PM_TM_TX_PASS_RUN_CYC PM_TM_TRANS_RUN_INST PM_TM_TX_PASS_RUN_INST  
 e[188]=r00000020BC,r000002E012,r0000030060,r000004E014,r500fa,r600f4
 # pm_tm_events4 PM_TM_FAIL_CONF_NON_TM PM_TM_BEGIN_ALL PM_L2_TM_ST_ABORT_SISTER PM_TM_END_ALL  
 e[189]=r0000003086,r00000020B8,r000003E05C,r00000020BA,r500fa,r600f4
 # pm_tm_events5 PM_NESTED_TEND PM_NON_FAV_TBEGIN PM_OUTER_TBEGIN PM_OUTER_TEND  
 e[190]=r00000020B0,r00000020B6,r00000020AC,r00000020AE,r500fa,r600f4
 # pm_bandwidth PM_MEM_READ PM_MEM_PREF PM_MEM_RWITM PM_MEM_CO  
 e[191]=r0000010056,r000002C058,r000003C05E,r000004C058,r500fa,r600f4
 # pm_pump_pred1 PM_CHIP_PUMP_CPRED PM_GRP_PUMP_CPRED PM_SYS_PUMP_CPRED PM_PUMP_MPRED  
 e[192]=r0000010050,r0000020050,r0000030050,r0000040052,r500fa,r600f4
 # pm_pump_pred2 PM_PUMP_CPRED PM_GRP_PUMP_MPRED PM_SYS_PUMP_MPRED PM_SYS_PUMP_MPRED_RTY  
 e[193]=r0000010054,r0000020052,r0000030052,r0000040050,r500fa,r600f4
 # pm_pump_pred3 PM_DATA_CHIP_PUMP_CPRED PM_DATA_GRP_PUMP_CPRED PM_DATA_SYS_PUMP_CPRED PM_DATA_SYS_PUMP_MPRED_RTY  
 e[194]=r000001C050,r000002C050,r000003C050,r000004C050,r500fa,r600f4
 # pm_pump_pred4 PM_GRP_PUMP_MPRED_RTY PM_DATA_GRP_PUMP_MPRED PM_DATA_SYS_PUMP_MPRED PM_DATA_PUMP_MPRED  
 e[195]=r0000010052,r000002C052,r000003C052,r000004C052,r500fa,r600f4
 # pm_pump_pred5 PM_INST_CHIP_PUMP_CPRED PM_INST_GRP_PUMP_CPRED PM_INST_SYS_PUMP_CPRED PM_INST_SYS_PUMP_MPRED_RTY  
 e[196]=r0000014050,r0000024050,r0000034050,r0000044050,r500fa,r600f4
 # pm_pump_pred6 PM_INST_GRP_PUMP_MPRED_RTY PM_INST_GRP_PUMP_MPRED PM_INST_SYS_PUMP_MPRED PM_INST_PUMP_MPRED  
 e[197]=r0000014052,r0000024052,r0000034052,r0000044052,r500fa,r600f4
 # pm_pump_pred7 PM_ALL_CHIP_PUMP_CPRED PM_ALL_GRP_PUMP_CPRED PM_ALL_SYS_PUMP_CPRED PM_ALL_PUMP_MPRED  
 e[198]=r0000610050,r0000520050,r0000630050,r0000640052,r500fa,r600f4
 # pm_pump_pred8 PM_ALL_PUMP_CPRED PM_ALL_GRP_PUMP_MPRED PM_ALL_SYS_PUMP_MPRED PM_ALL_SYS_PUMP_MPRED_RTY  
 e[199]=r0000610054,r0000620052,r0000630052,r0000640050,r500fa,r600f4
 # pm_pump_pred9 PM_DATA_ALL_CHIP_PUMP_CPRED PM_DATA_ALL_GRP_PUMP_CPRED PM_DATA_ALL_SYS_PUMP_CPRED PM_DATA_ALL_SYS_PUMP_MPRED_RTY  
 e[200]=r000061C050,r000062C050,r000063C050,r000064C050,r500fa,r600f4
 # pm_pump_pred10 PM_ALL_GRP_PUMP_MPRED_RTY PM_DATA_ALL_GRP_PUMP_MPRED PM_DATA_ALL_SYS_PUMP_MPRED PM_DATA_ALL_PUMP_MPRED  
 e[201]=r0000610052,r000062C052,r000063C052,r000064C052,r500fa,r600f4
 # pm_pump_pred11 PM_INST_ALL_CHIP_PUMP_CPRED PM_INST_ALL_GRP_PUMP_CPRED PM_INST_ALL_SYS_PUMP_CPRED PM_INST_ALL_SYS_PUMP_MPRED_RTY  
 e[202]=r0000514050,r0000524050,r0000534050,r0000544050,r500fa,r600f4
 # pm_pump_pred12 PM_INST_ALL_GRP_PUMP_MPRED_RTY PM_INST_ALL_GRP_PUMP_MPRED PM_INST_ALL_SYS_PUMP_MPRED PM_INST_ALL_PUMP_MPRED  
 e[203]=r0000514052,r0000524052,r0000534052,r0000544052,r500fa,r600f4
 # pm_mrk_fab_rsp1 PM_INST_CMPL PM_MRK_FAB_RSP_BKILL_CYC PM_MRK_FAB_RSP_CLAIM_RTY PM_MRK_FAB_RSP_BKILL  
 e[204]=r0000010002,r000002F150,r000003015E,r0000040154,r500fa,r600f4
 # pm_mrk_fab_rsp2 PM_INST_CMPL PM_MRK_FAB_RSP_DCLAIM_CYC PM_MRK_FAB_RSP_DCLAIM PM_MRK_FAB_RSP_RD_RTY  
 e[205]=r0000010002,r000002F152,r0000030154,r000004015E,r500fa,r600f4
 # pm_mrk_fab_rsp3 PM_MRK_FAB_RSP_RD_T_INTV PM_MRK_FAB_RSP_RWITM_RTY PM_INST_CMPL PM_MRK_FAB_RSP_RWITM_CYC  
 e[206]=r000001015E,r000002015E,r0000030002,r000004F150,r500fa,r600f4
 # pm_larx PM_LSU0_LARX_FIN PM_LSU1_LARX_FIN PM_LSU2_LARX_FIN PM_LSU3_LARX_FIN  
 e[207]=r000001E056,r000002E056,r000003E056,r000004E056,r500fa,r600f4
 # pm_stcx PM_STCX_FAIL PM_STCX_LSU PM_LARX_FIN PM_LSU_SRQ_EMPTY_CYC  
 e[208]=r000001E058,r000000C090,r000003C058,r0000040008,r500fa,r600f4
 # pm_erat_events PM_IERAT_RELOAD PM_IERAT_RELOAD_4K PM_IERAT_RELOAD_64K PM_IERAT_RELOAD_16M  
 e[209]=r00000100F6,r0000020064,r000003006A,r000004006A,r500fa,r600f4
 # pm_tlb PM_CYC PM_LSU_DERAT_MISS PM_DTLB_MISS PM_ITLB_MISS  
 e[210]=r000001001E,r00000200F6,r00000300FC,r00000400FC,r500fa,r600f4
 # pm_misc81 PM_DATA_PUMP_CPRED PM_TLB_MISS PM_TLBIE_FIN PM_LSU_ERAT_MISS_PREF  
 e[211]=r000001C054,r0000020066,r0000030058,r000000E880,r500fa,r600f4
 # pm_tablewalk_cyc PM_TABLEWALK_CYC PM_TABLEWALK_CYC_PREF PM_DATA_TABLEWALK_CYC PM_LD_MISS_L1  
 e[212]=r0000010026,r000000E084,r000003001A,r00000400F0,r500fa,r600f4
 # pm_imc_match PM_INST_IMC_MATCH_CMPL PM_INST_FROM_L1 PM_INST_IMC_MATCH_DISP PM_INST_CMPL  
 e[213]=r000001003A,r0000004080,r0000030016,r0000040002,r500fa,r600f4
 # pm_ext_int PM_EE_OFF_EXT_INT PM_EXT_INT PM_TB_BIT_TRANS PM_CYC  
 e[214]=r0000002080,r00000200F8,r00000300F8,r000004001E,r500fa,r600f4
 # pm_icache1 PM_L1_DEMAND_WRITE PM_IC_PREF_WRITE PM_IBUF_FULL_CYC PM_BANK_CONFLICT  
 e[215]=r000000408C,r000000408E,r0000004086,r0000004082,r500fa,r600f4
 # pm_icache2 PM_IC_DEMAND_L2_BHT_REDIRECT PM_IC_DEMAND_L2_BR_REDIRECT PM_IC_DEMAND_REQ PM_IC_INVALIDATE  
 e[216]=r0000004098,r000000409A,r0000004088,r000000508A,r500fa,r600f4
 # pm_icache3 PM_GRP_IC_MISS_NONSPEC PM_L1_ICACHE_MISS PM_IC_RELOAD_PRIVATE PM_LSU_L1_SW_PREF  
 e[217]=r000001000C,r00000200FD,r0000004096,r000000C898,r500fa,r600f4
 # pm_icache4 PM_IC_PREF_CANCEL_HIT PM_IC_PREF_CANCEL_L2 PM_IC_PREF_CANCEL_PAGE PM_IC_PREF_REQ  
 e[218]=r0000004092,r0000004094,r0000004090,r000000408A,r500fa,r600f4
 # pm_icache5 PM_DATA_ALL_GRP_PUMP_MPRED_RTY PM_ST_FWD PM_L1_ICACHE_RELOADED_PREF PM_L1_ICACHE_RELOADED_ALL  
 e[219]=r000061C052,r0000020018,r0000030068,r0000040012,r500fa,r600f4
 # pm_multi_lpar_cyc PM_1LPAR_CYC PM_2LPAR_CYC PM_INST_CMPL PM_4LPAR_CYC  
 e[220]=r000001F05E,r000002006E,r0000030002,r000004E05E,r500fa,r600f4
 # pm_fusion_toc PM_FUSION_TOC_GRP0_1 PM_FUSION_TOC_GRP0_2 PM_FUSION_TOC_GRP0_3 PM_FUSION_TOC_GRP1_1  
 e[221]=r00000050B0,r00000050AE,r00000050AC,r00000050B2,r500fa,r600f4
 # pm_fusion_vsx PM_FUSION_VSX_GRP0_1 PM_FUSION_VSX_GRP0_2 PM_FUSION_VSX_GRP0_3 PM_FUSION_VSX_GRP1_1  
 e[222]=r00000050B8,r00000050B6,r00000050B4,r00000050BA,r500fa,r600f4
 # pm_gct_util1 PM_GCT_UTIL_1_2_ENTRIES PM_GCT_UTIL_3_6_ENTRIES PM_GCT_UTIL_7_10_ENTRIES PM_GCT_UTIL_11_14_ENTRIES  
 e[223]=r000000209C,r000000209E,r00000020A0,r00000020A2,r500fa,r600f4
 # pm_gct_util2 PM_GCT_UTIL_15_17_ENTRIES PM_GCT_UTIL_18_ENTRIES PM_DISP_HOLD_GCT_FULL PM_GCT_MERGE  
 e[224]=r00000020A4,r00000020A6,r00000030A6,r00000030A4,r500fa,r600f4
 # pm_gct_util3 PM_STALL_END_GCT_EMPTY PM_GCT_EMPTY_CYC PM_CYC PM_FLUSH_DISP  
 e[225]=r0000010028,r0000020008,r000003001E,r0000002082,r500fa,r600f4
 # pm_fpu0 PM_FPU0_FCONV PM_FPU0_FEST PM_FPU0_FRSP PM_LSU_LDF  
 e[226]=r000000A0B0,r000000A0B8,r000000A0B4,r000000C884,r500fa,r600f4
 # pm_fpu1 PM_FPU1_FCONV PM_FPU1_FEST PM_FPU1_FRSP PM_LSU_LDX  
 e[227]=r000000A0B2,r000000A0BA,r000000A0B6,r000000C888,r500fa,r600f4
 # pm_grp_term1 PM_GRP_NON_FULL_GROUP PM_GRP_TERM_2ND_BRANCH PM_GRP_TERM_FPU_AFTER_BR PM_GRP_TERM_NOINST  
 e[228]=r000000509C,r00000050A4,r00000050A6,r000000509E,r500fa,r600f4
 # pm_shl PM_SHL_CREATED PM_SHL_ST_CONVERT PM_SHL_ST_DISABLE PM_EAT_FULL_CYC  
 e[229]=r000000508C,r000000508E,r0000005090,r0000004084,r500fa,r600f4
 # pm_grp_term2 PM_GRP_BR_MPRED_NONSPEC PM_GRP_TERM_OTHER PM_GRP_TERM_SLOT_LIMIT PM_EAT_FORCE_MISPRED  
 e[230]=r000001000A,r00000050A0,r00000050A2,r00000050A8,r500fa,r600f4
 # pm_link_stack PM_CLB_HELD PM_LINK_STACK_INVALID_PTR PM_LINK_STACK_WRONG_ADD_PRED PM_ISU_REF_FXU  
 e[231]=r0000002090,r000000509A,r0000005098,r00000038AC,r500fa,r600f4
 # pm_uthrottle PM_DATA_GRP_PUMP_MPRED_RTY PM_UTHROTTLE PM_IFETCH_THROTTLE PM_IFU_L2_TOUCH  
 e[232]=r000001C052,r000002405E,r000003405E,r0000005088,r500fa,r600f4
 # pm_rejects1 PM_ISU_REJECTS_ALL PM_ISU_REJECT_SAR_BYPASS PM_ISU_REJECT_SRC_NA PM_ISU_REJECT_RES_NA  
 e[233]=r000000309C,r000000309E,r00000030A0,r00000030A2,r500fa,r600f4
 # pm_rejects2 PM_LSU0_STORE_REJECT PM_LSU1_STORE_REJECT PM_LSU2_REJECT PM_LSU_REJECT_LHS  
 e[234]=r000000F084,r000000F086,r000003E05A,r000004E05C,r500fa,r600f4
 # pm_rejects3 PM_LSU_REJECT_LMQ_FULL PM_LSU_REJECT_ERAT_MISS PM_LSU2_REJECT PM_LSU3_REJECT  
 e[235]=r000001E05C,r000002E05C,r000003E05A,r000004E05A,r500fa,r600f4
 # pm_rejects4 PM_LSU_REJECT PM_LSU1_REJECT PM_MRK_LSU_REJECT_ERAT_MISS PM_MRK_LSU_REJECT  
 e[236]=r0000010064,r000002E05A,r0000030164,r0000040164,r500fa,r600f4
 # pm_rejects5 PM_ISU_REF_FX0 PM_ISU_REF_LS0 PM_ISU_REF_LS1 PM_ISU_REF_LS2  
 e[237]=r00000030AC,r00000030B0,r00000030B2,r00000030B4,r500fa,r600f4
 # pm_rejects6 PM_ISU_REF_LS3 PM_ISU_REJ_VS0 PM_ISU_REJ_VS1 PM_ISU_REF_FX1  
 e[238]=r00000030B6,r00000030A8,r00000030AA,r00000030AE,r500fa,r600f4
 # pm_sar1 PM_SWAP_CANCEL PM_SWAP_CANCEL_GPR PM_SWAP_COMPLETE PM_SWAP_COMPLETE_GPR  
 e[239]=r0000003090,r0000003092,r000000308C,r000000308E,r500fa,r600f4
 # pm_sar2 PM_MEM_LOC_THRESH_LSU_MED PM_CASTOUT_ISSUED PM_CASTOUT_ISSUED_GPR PM_MEM_LOC_THRESH_LSU_HIGH  
 e[240]=r000001C05E,r0000003094,r0000003096,r0000040056,r500fa,r600f4
 # pm_tm PM_TEND_PEND_CYC PM_TABORT_TRECLAIM PM_LSU_NCLD PM_CYC  
 e[241]=r000000E0BA,r00000020B2,r000000C88C,r000004001E,r500fa,r600f4
 # pm_sync PM_ISYNC PM_LWSYNC PM_LWSYNC_HELD PM_FLUSH_DISP_SYNC  
 e[242]=r00000030B8,r0000005094,r000000209A,r0000002088,r500fa,r600f4
 # pm_mrk_inst1 PM_MRK_INST_ISSUED PM_MRK_INST_DECODED PM_INST_CMPL PM_MRK_INST_FROM_L3MISS  
 e[243]=r0000010132,r0000020130,r0000030002,r00000401E6,r500fa,r600f4
 # pm_mrk_inst2 PM_MRK_INST_DISP PM_INST_CMPL PM_MRK_INST_FIN PM_MRK_INST_TIMEO  
 e[244]=r00000101E0,r0000020002,r0000030130,r0000040134,r500fa,r600f4
 # pm_mrk_inst3 PM_GRP_MRK PM_INST_CMPL PM_LSU_MRK_DERAT_MISS PM_MRK_GRP_CMPL  
 e[245]=r0000010130,r0000020002,r0000030162,r0000040130,r500fa,r600f4
 # pm_mrk_inst4 PM_GRP_MRK PM_INST_CMPL PM_MRK_GRP_NTC PM_MRK_GRP_IC_MISS  
 e[246]=r0000010130,r0000020002,r000003013C,r000004013A,r500fa,r600f4
 # pm_mrk_inst5 PM_MRK_L1_ICACHE_MISS PM_INST_CMPL PM_MULT_MRK PM_MRK_INST_TIMEO  
 e[247]=r00000101E4,r0000020002,r000003D15E,r0000040134,r500fa,r600f4
 # pm_mrk_br1 PM_MRK_BR_CMPL PM_MRK_BRU_FIN PM_MRK_BACK_BR_CMPL PM_INST_CMPL  
 e[248]=r000001016E,r000002013A,r000003515E,r0000040002,r500fa,r600f4
 # pm_mrk_br2 PM_MRK_BR_TAKEN_CMPL PM_INST_CMPL PM_MRK_BR_MPRED_CMPL PM_BR_MRK_2PATH  
 e[249]=r00000101E2,r0000020002,r00000301E4,r0000040138,r500fa,r600f4
 # pm_mrk_br3 PM_SYNC_MRK_BR_LINK PM_BR_PRED_LSTACK_CMPL PM_INST_CMPL PM_MRK_INST_CMPL  
 e[250]=r0000015152,r00000048A8,r0000030002,r00000401E0,r500fa,r600f4
 # pm_mrk_br4 PM_SYNC_MRK_BR_MPRED PM_INST_CMPL PM_BR_PRED_CR_CMPL PM_BR_PRED_CCACHE_CMPL  
 e[251]=r000001515C,r0000020002,r00000048B0,r00000048A4,r500fa,r600f4
 # pm_mrk_st PM_MRK_ST_CMPL PM_MRK_L2_RC_DISP PM_MRK_ST_FWD PM_INST_CMPL  
 e[252]=r0000010134,r0000020114,r000003012C,r0000040002,r500fa,r600f4
 # pm_mrk_lsu_flush1 PM_MRK_LSU_FLUSH_LRQ PM_MRK_LSU_FLUSH_SRQ PM_INST_CMPL PM_LSU_FLUSH_UST  
 e[253]=r000000D188,r000000D18A,r0000030002,r000000C8AC,r500fa,r600f4
 # pm_mrk_lsu_flush2 PM_INST_CMPL PM_MRK_LSU_FLUSH PM_MRK_LSU_FLUSH_ULD PM_MRK_LSU_FLUSH_UST  
 e[254]=r0000010002,r000000D180,r000000D184,r000000D186,r500fa,r600f4
 # pm_mrk_larx_stcx PM_MRK_FIN_STALL_CYC PM_INST_CMPL PM_MRK_STCX_FAIL PM_MRK_LARX_FIN  
 e[255]=r000001013C,r0000020002,r000003E158,r0000040116,r500fa,r600f4
 # pm_mrk_fin1 PM_MRK_RUN_CYC PM_MRK_DFU_FIN PM_INST_CMPL PM_MRK_LSU_FIN  
 e[256]=r000001D15E,r0000020132,r0000030002,r0000040132,r500fa,r600f4
 # pm_mrk_fin2 PM_INST_CMPL PM_MRK_FXU_FIN PM_MRK_CRU_FIN PM_CRU_FIN  
 e[257]=r0000010002,r0000020134,r000003013A,r0000040066,r500fa,r600f4
 # pm_mrk_fin3 PM_INST_CMPL PM_MRK_NTF_FIN PM_MRK_VSU_FIN PM_ISU_REJ_VSU  
 e[258]=r0000010002,r0000020112,r0000030132,r00000038A8,r500fa,r600f4
 # pm_mrk_reload PM_MRK_L1_RELOAD_VALID PM_LSU_L1_PREF PM_INST_CMPL PM_MRK_DCACHE_RELOAD_INTV  
 e[259]=r00000101EA,r000000D8B8,r0000030002,r0000040118,r500fa,r600f4
 # pm_mrk_l2 PM_SYNC_MRK_L2HIT PM_MRK_L2_RC_DISP PM_MRK_L2_RC_DONE PM_INST_CMPL  
 e[260]=r0000015158,r0000020114,r000003012A,r0000040002,r500fa,r600f4
 # pm_mrk_misc31 PM_SYNC_MRK_PROBE_NOP PM_INST_CMPL PM_MRK_BACK_BR_CMPL PM_PROBE_NOP_DISP  
 e[261]=r0000015150,r0000020002,r000003515E,r0000040014,r500fa,r600f4
 # pm_mrk_fxu PM_SYNC_MRK_FX_DIVIDE PM_MRK_FXU_FIN PM_ISU_REF_FX0 PM_INST_CMPL  
 e[262]=r0000015156,r0000020134,r00000030AC,r0000040002,r500fa,r600f4
 # pm_mrk_derat_miss1 PM_INST_CMPL PM_MRK_DERAT_MISS_64K PM_MRK_DERAT_MISS_16M PM_MRK_DERAT_MISS_16G  
 e[263]=r0000010002,r000002D154,r000003D154,r000004D154,r500fa,r600f4
 # pm_mrk_derat_miss2 PM_MRK_DERAT_MISS_4K PM_INST_CMPL PM_MRK_DERAT_MISS PM_MRK_DTLB_MISS_16M  
 e[264]=r000001D156,r0000020002,r00000301E6,r000004D156,r500fa,r600f4
 # pm_mrk_dtlb_miss1 PM_INST_CMPL PM_MRK_DTLB_MISS_4K PM_MRK_DTLB_MISS_64K PM_MRK_DTLB_MISS  
 e[265]=r0000010002,r000002D156,r000003D156,r00000401E4,r500fa,r600f4
 # pm_mrk_dtlb_miss2 PM_MRK_DTLB_MISS_16G PM_MRK_DTLB_MISS_4K PM_DTLB_MISS PM_INST_CMPL  
 e[266]=r000001D158,r000002D156,r00000300FC,r0000040002,r500fa,r600f4
 
  echo "Running script"
  ./run.sh 2>&1 | tee lets_see &
  echo "starting perf in 12 seconds"
  sleep 12 
  echo $event_num $i $grp_start $grp_end
  for event_num in `seq $grp_start $grp_end`
  do
    #echo using set $event_num 
    echo ${estr[event_num]} >> $logdir/pmc_counts.out
    perf stat -a -A -e ${e[event_num]} sleep $i  >> $logdir/pmc_counts.out  2>&1
  done
exit 0




