$date
  Thu Oct 31 18:31:34 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module tb $end
$var reg 16 ! in_a[15:0] $end
$var reg 16 " in_b[15:0] $end
$var reg 16 # out_a[15:0] $end
$var reg 4 $ in_op[3:0] $end
$var reg 1 % a $end
$var reg 1 & b $end
$var reg 1 ' c $end
$scope module uut $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0000000000000000 !
b0000000000000000 "
bUUUUUUUUUUUUUUUU #
b0000 $
U%
U&
U'
#50000000
