
module FA (a,b,cin,sum,carry);
input a,b,cin;
output reg sum,carry;

xor xor1 (w1, a,b);
xor xor2 (sum,w1,cin);

and and1(s1, a,b);
and and2(s2, b,cin);
and and3(s3, cin,a);

or or1(carry, s1,s2,s3);

endmodule

//////////////////////////////////////////////////

module ha_add (a,b,sum,carry);
input a,b;
output reg sum,carry;
wire w1, y1,y2;
xor xor1 (sum,a,b);
and and1 (carry, a,b);
endmodule

module fa(a,b,cin,sum,carry);
input a,b,cin;
output reg sum,carry;

ha_add fa_add(a,b,w1,y1);
ha_add fa_add(w1,cin,sum,y2);
or or1 (carry,y1,y2);
endmodule


 Data Flow - 

module (a,b,cin,sum,carry);
input a,b,cin;
output sum,carry;

assign sum = a ^ b ^ cin;
assign carry = a & b | b & cin | cin & a;
endmodule 
