$date
	Sun Sep 22 17:29:34 2013
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ultra $end
$var reg 16 ! ALU [15:0] $end
$var reg 16 " IR [15:0] $end
$var reg 16 # MA [15:0] $end
$var reg 16 $ MD [15:0] $end
$var reg 16 % PC [15:0] $end
$var reg 2 & opcode [1:0] $end
$var reg 2 ' rd [1:0] $end
$var reg 2 ( rs [1:0] $end
$var reg 2 ) rt [1:0] $end
$scope begin stop_at $end
$upscope $end
$scope begin Init $end
$upscope $end
$scope begin main_process $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
b0 (
b0 '
b0 &
b1011 %
b0 $
b0 #
b1000000000011 "
b0 !
$end
#1
b11 #
b1 '
#2
b10 $
#4
b1100 %
b10000000000100 "
#5
b100 #
b10 '
#6
b1 $
#8
b1101 %
b1001011000000000 "
#9
b0 #
b10 )
b1 (
b1 '
b10 &
#10
b11 !
#12
b1110 %
b100010000000101 "
#13
b101 #
b0 )
b0 '
b1 &
#14
b11 $
#15
b1111 %
b1100000000001100 "
#16
b1100 #
b0 (
b11 &
#17
b1001011000000000 "
b1101 %
#18
b0 #
b10 )
b1 (
b1 '
b10 &
#19
b100 !
#21
b1110 %
b100010000000101 "
#22
b101 #
b0 )
b0 '
b1 &
#23
b100 $
#24
b1111 %
b1100000000001100 "
#25
b1100 #
b0 (
b11 &
#26
b1001011000000000 "
b1101 %
#27
b0 #
b10 )
b1 (
b1 '
b10 &
#28
b101 !
#30
b1110 %
b100010000000101 "
#31
b101 #
b0 )
b0 '
b1 &
#32
b101 $
#33
b1111 %
b1100000000001100 "
#34
b1100 #
b0 (
b11 &
#35
b1001011000000000 "
b1101 %
#36
b0 #
b10 )
b1 (
b1 '
b10 &
#37
b110 !
#39
b1110 %
b100010000000101 "
#40
b101 #
b0 )
b0 '
b1 &
#41
b110 $
#42
b1111 %
b1100000000001100 "
#43
b1100 #
b0 (
b11 &
#44
b1001011000000000 "
b1101 %
#45
b0 #
b10 )
b1 (
b1 '
b10 &
#46
b111 !
#48
b1110 %
b100010000000101 "
#49
b101 #
b0 )
b0 '
b1 &
#50
b111 $
#51
b1111 %
b1100000000001100 "
#52
b1100 #
b0 (
b11 &
#53
b1001011000000000 "
b1101 %
#54
b0 #
b10 )
b1 (
b1 '
b10 &
#55
b1000 !
#57
b1110 %
b100010000000101 "
#58
b101 #
b0 )
b0 '
b1 &
#59
b1000 $
#60
b1111 %
b1100000000001100 "
#61
b1100 #
b0 (
b11 &
#62
b1001011000000000 "
b1101 %
#63
b0 #
b10 )
b1 (
b1 '
b10 &
#64
b1001 !
#66
b1110 %
b100010000000101 "
#67
b101 #
b0 )
b0 '
b1 &
#68
b1001 $
#69
b1111 %
b1100000000001100 "
#70
b1100 #
b0 (
b11 &
#71
b1001011000000000 "
b1101 %
#72
b0 #
b10 )
b1 (
b1 '
b10 &
#73
b1010 !
#75
b1110 %
b100010000000101 "
#76
b101 #
b0 )
b0 '
b1 &
#77
b1010 $
#78
b1111 %
b1100000000001100 "
#79
b1100 #
b0 (
b11 &
#80
b1001011000000000 "
b1101 %
#81
b0 #
b10 )
b1 (
b1 '
b10 &
#82
b1011 !
#84
b1110 %
b100010000000101 "
#85
b101 #
b0 )
b0 '
b1 &
#86
b1011 $
#87
b1111 %
b1100000000001100 "
#88
b1100 #
b0 (
b11 &
#89
b1001011000000000 "
b1101 %
#90
b0 #
b10 )
b1 (
b1 '
b10 &
#91
b1100 !
#93
b1110 %
b100010000000101 "
#94
b101 #
b0 )
b0 '
b1 &
#95
b1100 $
#96
b1111 %
b1100000000001100 "
#97
b1100 #
b0 (
b11 &
#98
b1001011000000000 "
b1101 %
#99
b0 #
b10 )
b1 (
b1 '
b10 &
#100
b1101 !
