{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-355,-249",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port UART -pg 1 -lvl 9 -x 2480 -y 380 -defaultsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 320 -defaultsOSRD
preplace port port-id_CPU_RESETN -pg 1 -lvl 0 -x 0 -y 340 -defaultsOSRD
preplace inst system_interconnect -pg 1 -lvl 3 -x 720 -y 440 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 41 40} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 60R -pinDir aclk left -pinY aclk 60L -pinDir aresetn left -pinY aresetn 20L
preplace inst source_100mhz -pg 1 -lvl 1 -x 190 -y 320 -swap {0 3 2 1 4} -defaultsOSRD -pinDir CLK100MHZ left -pinY CLK100MHZ 0L -pinDir clk_100mhz right -pinY clk_100mhz 150R -pinDir CPU_RESETN left -pinY CPU_RESETN 20L -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 0R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 170R
preplace inst axi_uart_bridge -pg 1 -lvl 2 -x 480 -y 380 -swap {18 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 0 19 20 22 21} -defaultsOSRD -pinDir M_AXI right -pinY M_AXI 60R -pinDir UART right -pinY UART 0R -pinDir aresetn left -pinY aresetn 110L -pinDir aclk left -pinY aclk 90L
preplace inst system_ila_0 -pg 1 -lvl 6 -x 1590 -y 180 -defaultsOSRD -pinDir SLOT_0_AXI left -pinY SLOT_0_AXI 0L -pinDir clk left -pinY clk 20L -pinBusDir probe0 right -pinBusY probe0 0R -pinBusDir probe1 right -pinBusY probe1 20R -pinBusDir probe2 right -pinBusY probe2 40R -pinDir resetn left -pinY resetn 40L
preplace inst sdp_ram_if_0 -pg 1 -lvl 6 -x 1590 -y 460 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 39 38 37} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L -pinBusDir ram_wdata right -pinBusY ram_wdata 40R -pinBusDir ram_waddr right -pinBusY ram_waddr 20R -pinDir ram_we right -pinY ram_we 0R
preplace inst fill_ram_0 -pg 1 -lvl 5 -x 1290 -y 460 -defaultsOSRD -pinDir M_AXI right -pinY M_AXI 0R -pinDir clk left -pinY clk 0L -pinDir resetn left -pinY resetn 20L -pinDir start left -pinY start 40L
preplace inst system_ila_1 -pg 1 -lvl 8 -x 2330 -y 240 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 40 41 38 39} -defaultsOSRD -pinDir SLOT_0_AXI left -pinY SLOT_0_AXI 0L -pinDir clk left -pinY clk 60L -pinDir resetn left -pinY resetn 80L -pinBusDir probe0 left -pinBusY probe0 20L -pinBusDir probe1 left -pinBusY probe1 40L
preplace inst sdp_ram_0 -pg 1 -lvl 7 -x 1970 -y 160 -swap {2 0 1 3 4 5} -defaultsOSRD -pinDir clk left -pinY clk 40L -pinDir wea left -pinY wea 0L -pinBusDir addra left -pinBusY addra 20L -pinBusDir addrb right -pinBusY addrb 0R -pinBusDir dia left -pinBusY dia 60L -pinBusDir dob right -pinBusY dob 20R
preplace inst ram_reader -pg 1 -lvl 7 -x 1970 -y 440 -defaultsOSRD -pinDir M_AXI right -pinY M_AXI 0R -pinDir clk left -pinY clk 0L -pinDir resetn left -pinY resetn 20L -pinDir start left -pinY start 140L -pinBusDir first_address left -pinBusY first_address 160L
preplace inst example_slave -pg 1 -lvl 4 -x 1020 -y 500 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 21 20 22 23 24} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 40L -pinDir resetn left -pinY resetn 20L -pinDir start_fill right -pinY start_fill 0R -pinDir start_read right -pinY start_read 80R -pinBusDir read_addr right -pinBusY read_addr 100R
preplace inst abm_manager_if_0 -pg 1 -lvl 8 -x 2330 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 38 37 35 36} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 80L -pinDir resetn left -pinY resetn 60L -pinBusDir ram_addr left -pinBusY ram_addr 20L -pinBusDir ram0_data left -pinBusY ram0_data 40L
preplace netloc CLK100MHZ_1 1 0 1 NJ 320
preplace netloc CPU_RESETN_1 1 0 1 NJ 340
preplace netloc abm_manager_if_0_ram_addr 1 7 1 2160 80n
preplace netloc example_slave_start 1 4 1 N 500
preplace netloc sdp_ram_0_dob 1 7 1 2180 100n
preplace netloc sdp_ram_if_0_ram_waddr 1 6 1 1780 180n
preplace netloc sdp_ram_if_0_ram_wdata 1 6 1 1760 220n
preplace netloc sdp_ram_if_0_ram_we 1 6 1 1740 160n
preplace netloc source_100mhz_interconnect_aresetn 1 1 7 NJ 320 580 280 NJ 280 NJ 280 NJ 280 NJ 280 2140J
preplace netloc source_100mhz_peripheral_aresetn 1 1 7 360 560 NJ 560 880 440 1160 560 1440 560 1820 320 NJ
preplace netloc system_clock_clk_100mhz 1 1 7 380 540 580 580 860 420 1180 400 1420 400 1800 300 2200
preplace netloc example_slave_start_read 1 4 3 N 580 NJ 580 NJ
preplace netloc example_slave_read_addr 1 4 3 N 600 NJ 600 NJ
preplace netloc fill_ram_0_M_AXI 1 5 1 1400 180n
preplace netloc hier_0_M_AXI 1 2 1 N 440
preplace netloc hier_0_UART 1 2 7 NJ 380 NJ 380 NJ 380 NJ 380 NJ 380 NJ 380 NJ
preplace netloc ram_reader_M_AXI 1 7 1 2120 60n
preplace netloc system_interconnect_M00_AXI 1 3 1 N 500
levelinfo -pg 1 0 190 480 720 1020 1290 1590 1970 2330 2480
pagesize -pg 1 -db -bbox -sgen -150 0 2570 660
",
   "No Loops_ScaleFactor":"0.768769",
   "No Loops_TopLeft":"1129,-18",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 100 -defaultsOSRD
preplace port port-id_CPU_RESETN -pg 1 -lvl 0 -x 0 -y 180 -defaultsOSRD
preplace inst system_clock -pg 1 -lvl 1 -x 130 -y 100 -defaultsOSRD
preplace inst system_reset -pg 1 -lvl 2 -x 430 -y 200 -defaultsOSRD
preplace inst system_interconnect -pg 1 -lvl 3 -x 750 -y 90 -defaultsOSRD
preplace netloc clk_in1_0_1 1 0 1 NJ 100
preplace netloc system_clock_clk_100mhz 1 1 2 240 100 NJ
preplace netloc ext_reset_in_0_1 1 0 2 NJ 180 NJ
preplace netloc system_reset_interconnect_aresetn 1 2 1 610 120n
levelinfo -pg 1 0 130 430 750 900
pagesize -pg 1 -db -bbox -sgen -150 0 900 300
"
}
{
   "da_axi4_cnt":"1"
}
