// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module subconv_3x3_4_no_rel (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        weight_V_address0,
        weight_V_ce0,
        weight_V_q0,
        bias_V_address0,
        bias_V_ce0,
        bias_V_q0,
        output_V_address0,
        output_V_ce0,
        output_V_we0,
        output_V_d0,
        buffer1_1_96_4x4_p_V_24_address0,
        buffer1_1_96_4x4_p_V_24_ce0,
        buffer1_1_96_4x4_p_V_24_q0,
        buffer1_1_96_4x4_p_V_1_address0,
        buffer1_1_96_4x4_p_V_1_ce0,
        buffer1_1_96_4x4_p_V_1_q0,
        buffer1_1_96_4x4_p_V_2_address0,
        buffer1_1_96_4x4_p_V_2_ce0,
        buffer1_1_96_4x4_p_V_2_q0,
        buffer1_1_96_4x4_p_V_3_address0,
        buffer1_1_96_4x4_p_V_3_ce0,
        buffer1_1_96_4x4_p_V_3_q0,
        buffer1_1_96_4x4_p_V_4_address0,
        buffer1_1_96_4x4_p_V_4_ce0,
        buffer1_1_96_4x4_p_V_4_q0,
        buffer1_1_96_4x4_p_V_5_address0,
        buffer1_1_96_4x4_p_V_5_ce0,
        buffer1_1_96_4x4_p_V_5_q0,
        buffer1_1_96_4x4_p_V_6_address0,
        buffer1_1_96_4x4_p_V_6_ce0,
        buffer1_1_96_4x4_p_V_6_q0,
        buffer1_1_96_4x4_p_V_7_address0,
        buffer1_1_96_4x4_p_V_7_ce0,
        buffer1_1_96_4x4_p_V_7_q0,
        buffer1_1_96_4x4_p_V_8_address0,
        buffer1_1_96_4x4_p_V_8_ce0,
        buffer1_1_96_4x4_p_V_8_q0,
        buffer1_1_96_4x4_p_V_9_address0,
        buffer1_1_96_4x4_p_V_9_ce0,
        buffer1_1_96_4x4_p_V_9_q0,
        buffer1_1_96_4x4_p_V_10_address0,
        buffer1_1_96_4x4_p_V_10_ce0,
        buffer1_1_96_4x4_p_V_10_q0,
        buffer1_1_96_4x4_p_V_11_address0,
        buffer1_1_96_4x4_p_V_11_ce0,
        buffer1_1_96_4x4_p_V_11_q0,
        buffer1_1_96_4x4_p_V_12_address0,
        buffer1_1_96_4x4_p_V_12_ce0,
        buffer1_1_96_4x4_p_V_12_q0,
        buffer1_1_96_4x4_p_V_13_address0,
        buffer1_1_96_4x4_p_V_13_ce0,
        buffer1_1_96_4x4_p_V_13_q0,
        buffer1_1_96_4x4_p_V_14_address0,
        buffer1_1_96_4x4_p_V_14_ce0,
        buffer1_1_96_4x4_p_V_14_q0,
        buffer1_1_96_4x4_p_V_15_address0,
        buffer1_1_96_4x4_p_V_15_ce0,
        buffer1_1_96_4x4_p_V_15_q0,
        buffer1_1_96_4x4_p_V_16_address0,
        buffer1_1_96_4x4_p_V_16_ce0,
        buffer1_1_96_4x4_p_V_16_q0,
        buffer1_1_96_4x4_p_V_17_address0,
        buffer1_1_96_4x4_p_V_17_ce0,
        buffer1_1_96_4x4_p_V_17_q0,
        buffer1_1_96_4x4_p_V_18_address0,
        buffer1_1_96_4x4_p_V_18_ce0,
        buffer1_1_96_4x4_p_V_18_q0,
        buffer1_1_96_4x4_p_V_19_address0,
        buffer1_1_96_4x4_p_V_19_ce0,
        buffer1_1_96_4x4_p_V_19_q0,
        buffer1_1_96_4x4_p_V_20_address0,
        buffer1_1_96_4x4_p_V_20_ce0,
        buffer1_1_96_4x4_p_V_20_q0,
        buffer1_1_96_4x4_p_V_21_address0,
        buffer1_1_96_4x4_p_V_21_ce0,
        buffer1_1_96_4x4_p_V_21_q0,
        buffer1_1_96_4x4_p_V_22_address0,
        buffer1_1_96_4x4_p_V_22_ce0,
        buffer1_1_96_4x4_p_V_22_q0,
        buffer1_1_96_4x4_p_V_23_address0,
        buffer1_1_96_4x4_p_V_23_ce0,
        buffer1_1_96_4x4_p_V_23_q0
);

parameter    ap_ST_fsm_state1 = 11'd1;
parameter    ap_ST_fsm_state2 = 11'd2;
parameter    ap_ST_fsm_state3 = 11'd4;
parameter    ap_ST_fsm_state4 = 11'd8;
parameter    ap_ST_fsm_state5 = 11'd16;
parameter    ap_ST_fsm_state6 = 11'd32;
parameter    ap_ST_fsm_state7 = 11'd64;
parameter    ap_ST_fsm_state8 = 11'd128;
parameter    ap_ST_fsm_state9 = 11'd256;
parameter    ap_ST_fsm_state10 = 11'd512;
parameter    ap_ST_fsm_state11 = 11'd1024;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] weight_V_address0;
output   weight_V_ce0;
input  [7:0] weight_V_q0;
output  [6:0] bias_V_address0;
output   bias_V_ce0;
input  [7:0] bias_V_q0;
output  [11:0] output_V_address0;
output   output_V_ce0;
output   output_V_we0;
output  [7:0] output_V_d0;
output  [7:0] buffer1_1_96_4x4_p_V_24_address0;
output   buffer1_1_96_4x4_p_V_24_ce0;
input  [7:0] buffer1_1_96_4x4_p_V_24_q0;
output  [7:0] buffer1_1_96_4x4_p_V_1_address0;
output   buffer1_1_96_4x4_p_V_1_ce0;
input  [7:0] buffer1_1_96_4x4_p_V_1_q0;
output  [7:0] buffer1_1_96_4x4_p_V_2_address0;
output   buffer1_1_96_4x4_p_V_2_ce0;
input  [7:0] buffer1_1_96_4x4_p_V_2_q0;
output  [7:0] buffer1_1_96_4x4_p_V_3_address0;
output   buffer1_1_96_4x4_p_V_3_ce0;
input  [7:0] buffer1_1_96_4x4_p_V_3_q0;
output  [7:0] buffer1_1_96_4x4_p_V_4_address0;
output   buffer1_1_96_4x4_p_V_4_ce0;
input  [7:0] buffer1_1_96_4x4_p_V_4_q0;
output  [7:0] buffer1_1_96_4x4_p_V_5_address0;
output   buffer1_1_96_4x4_p_V_5_ce0;
input  [7:0] buffer1_1_96_4x4_p_V_5_q0;
output  [7:0] buffer1_1_96_4x4_p_V_6_address0;
output   buffer1_1_96_4x4_p_V_6_ce0;
input  [7:0] buffer1_1_96_4x4_p_V_6_q0;
output  [7:0] buffer1_1_96_4x4_p_V_7_address0;
output   buffer1_1_96_4x4_p_V_7_ce0;
input  [7:0] buffer1_1_96_4x4_p_V_7_q0;
output  [7:0] buffer1_1_96_4x4_p_V_8_address0;
output   buffer1_1_96_4x4_p_V_8_ce0;
input  [7:0] buffer1_1_96_4x4_p_V_8_q0;
output  [7:0] buffer1_1_96_4x4_p_V_9_address0;
output   buffer1_1_96_4x4_p_V_9_ce0;
input  [7:0] buffer1_1_96_4x4_p_V_9_q0;
output  [7:0] buffer1_1_96_4x4_p_V_10_address0;
output   buffer1_1_96_4x4_p_V_10_ce0;
input  [7:0] buffer1_1_96_4x4_p_V_10_q0;
output  [7:0] buffer1_1_96_4x4_p_V_11_address0;
output   buffer1_1_96_4x4_p_V_11_ce0;
input  [7:0] buffer1_1_96_4x4_p_V_11_q0;
output  [7:0] buffer1_1_96_4x4_p_V_12_address0;
output   buffer1_1_96_4x4_p_V_12_ce0;
input  [7:0] buffer1_1_96_4x4_p_V_12_q0;
output  [7:0] buffer1_1_96_4x4_p_V_13_address0;
output   buffer1_1_96_4x4_p_V_13_ce0;
input  [7:0] buffer1_1_96_4x4_p_V_13_q0;
output  [7:0] buffer1_1_96_4x4_p_V_14_address0;
output   buffer1_1_96_4x4_p_V_14_ce0;
input  [7:0] buffer1_1_96_4x4_p_V_14_q0;
output  [7:0] buffer1_1_96_4x4_p_V_15_address0;
output   buffer1_1_96_4x4_p_V_15_ce0;
input  [7:0] buffer1_1_96_4x4_p_V_15_q0;
output  [7:0] buffer1_1_96_4x4_p_V_16_address0;
output   buffer1_1_96_4x4_p_V_16_ce0;
input  [7:0] buffer1_1_96_4x4_p_V_16_q0;
output  [7:0] buffer1_1_96_4x4_p_V_17_address0;
output   buffer1_1_96_4x4_p_V_17_ce0;
input  [7:0] buffer1_1_96_4x4_p_V_17_q0;
output  [7:0] buffer1_1_96_4x4_p_V_18_address0;
output   buffer1_1_96_4x4_p_V_18_ce0;
input  [7:0] buffer1_1_96_4x4_p_V_18_q0;
output  [7:0] buffer1_1_96_4x4_p_V_19_address0;
output   buffer1_1_96_4x4_p_V_19_ce0;
input  [7:0] buffer1_1_96_4x4_p_V_19_q0;
output  [7:0] buffer1_1_96_4x4_p_V_20_address0;
output   buffer1_1_96_4x4_p_V_20_ce0;
input  [7:0] buffer1_1_96_4x4_p_V_20_q0;
output  [7:0] buffer1_1_96_4x4_p_V_21_address0;
output   buffer1_1_96_4x4_p_V_21_ce0;
input  [7:0] buffer1_1_96_4x4_p_V_21_q0;
output  [7:0] buffer1_1_96_4x4_p_V_22_address0;
output   buffer1_1_96_4x4_p_V_22_ce0;
input  [7:0] buffer1_1_96_4x4_p_V_22_q0;
output  [7:0] buffer1_1_96_4x4_p_V_23_address0;
output   buffer1_1_96_4x4_p_V_23_ce0;
input  [7:0] buffer1_1_96_4x4_p_V_23_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg weight_V_ce0;
reg bias_V_ce0;
reg output_V_ce0;
reg output_V_we0;
reg buffer1_1_96_4x4_p_V_24_ce0;
reg buffer1_1_96_4x4_p_V_1_ce0;
reg buffer1_1_96_4x4_p_V_2_ce0;
reg buffer1_1_96_4x4_p_V_3_ce0;
reg buffer1_1_96_4x4_p_V_4_ce0;
reg buffer1_1_96_4x4_p_V_5_ce0;
reg buffer1_1_96_4x4_p_V_6_ce0;
reg buffer1_1_96_4x4_p_V_7_ce0;
reg buffer1_1_96_4x4_p_V_8_ce0;
reg buffer1_1_96_4x4_p_V_9_ce0;
reg buffer1_1_96_4x4_p_V_10_ce0;
reg buffer1_1_96_4x4_p_V_11_ce0;
reg buffer1_1_96_4x4_p_V_12_ce0;
reg buffer1_1_96_4x4_p_V_13_ce0;
reg buffer1_1_96_4x4_p_V_14_ce0;
reg buffer1_1_96_4x4_p_V_15_ce0;
reg buffer1_1_96_4x4_p_V_16_ce0;
reg buffer1_1_96_4x4_p_V_17_ce0;
reg buffer1_1_96_4x4_p_V_18_ce0;
reg buffer1_1_96_4x4_p_V_19_ce0;
reg buffer1_1_96_4x4_p_V_20_ce0;
reg buffer1_1_96_4x4_p_V_21_ce0;
reg buffer1_1_96_4x4_p_V_22_ce0;
reg buffer1_1_96_4x4_p_V_23_ce0;

(* fsm_encoding = "none" *) reg   [10:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [14:0] next_mul_fu_546_p2;
reg   [14:0] next_mul_reg_1000;
wire    ap_CS_fsm_state2;
wire  signed [10:0] tmp_78_cast_fu_579_p1;
reg  signed [10:0] tmp_78_cast_reg_1005;
wire  signed [11:0] tmp_81_cast_fu_613_p1;
reg  signed [11:0] tmp_81_cast_reg_1010;
wire   [6:0] co_3_fu_623_p2;
reg   [6:0] co_3_reg_1018;
reg   [6:0] bias_V_addr_reg_1023;
wire   [0:0] exitcond9_fu_617_p2;
wire   [31:0] arrayNo_cast_fu_629_p1;
reg   [31:0] arrayNo_cast_reg_1028;
wire  signed [11:0] tmp_86_cast_fu_673_p1;
reg  signed [11:0] tmp_86_cast_reg_1033;
wire   [12:0] tmp_72_fu_706_p2;
reg   [12:0] tmp_72_reg_1038;
wire    ap_CS_fsm_state3;
wire   [6:0] idx_urem_fu_730_p3;
wire   [0:0] exitcond1_fu_712_p2;
reg   [11:0] output_V_addr_reg_1051;
wire    ap_CS_fsm_state4;
wire   [2:0] h_3_fu_758_p2;
wire   [0:0] exitcond2_fu_752_p2;
wire   [10:0] tmp_77_fu_779_p2;
reg   [10:0] tmp_77_reg_1064;
wire    ap_CS_fsm_state5;
wire   [1:0] m_3_fu_791_p2;
reg   [1:0] m_3_reg_1072;
wire   [5:0] tmp_79_fu_822_p1;
reg   [5:0] tmp_79_reg_1077;
wire   [0:0] exitcond3_fu_785_p2;
wire   [7:0] tmp_80_fu_826_p1;
reg   [7:0] tmp_80_reg_1082;
wire   [8:0] tmp_81_fu_844_p2;
reg   [8:0] tmp_81_reg_1087;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire   [1:0] n_3_fu_870_p2;
reg   [1:0] n_3_reg_1100;
wire   [8:0] tmp_83_fu_896_p2;
reg   [8:0] tmp_83_reg_1105;
wire   [0:0] exitcond_fu_864_p2;
wire    ap_CS_fsm_state8;
reg  signed [7:0] weight_V_load_reg_1230;
wire  signed [7:0] tmp_fu_928_p26;
reg  signed [7:0] tmp_reg_1235;
wire    ap_CS_fsm_state9;
wire  signed [7:0] grp_fu_994_p3;
wire    ap_CS_fsm_state10;
wire   [2:0] w_3_fu_988_p2;
wire    ap_CS_fsm_state11;
reg   [6:0] co_reg_442;
reg   [14:0] phi_mul_reg_453;
reg   [6:0] phi_urem_reg_464;
reg   [2:0] h_reg_476;
reg   [2:0] w_reg_488;
reg   [7:0] p_s_reg_500;
reg   [1:0] m_reg_512;
reg   [7:0] p_09_1_reg_523;
reg   [1:0] n_reg_535;
wire   [31:0] co_cast7_fu_552_p1;
wire   [31:0] tmp_91_cast_fu_747_p1;
wire   [31:0] tmp_99_cast_fu_859_p1;
wire   [31:0] tmp_100_cast_fu_901_p1;
wire   [8:0] tmp_64_fu_561_p3;
wire   [9:0] p_shl2_cast_fu_569_p1;
wire   [9:0] co_cast7_cast_fu_557_p1;
wire   [9:0] tmp_65_fu_573_p2;
wire   [9:0] tmp_66_fu_583_p3;
wire   [7:0] tmp_67_fu_595_p3;
wire   [10:0] p_shl_cast_fu_591_p1;
wire   [10:0] p_shl1_cast_fu_603_p1;
wire   [10:0] tmp_68_fu_607_p2;
wire   [2:0] tmp_61_fu_633_p4;
wire   [5:0] tmp_62_fu_643_p3;
wire   [3:0] tmp_63_fu_655_p3;
wire   [10:0] p_shl3_cast_fu_651_p1;
wire   [10:0] p_shl4_cast_fu_663_p1;
wire   [10:0] tmp_69_fu_667_p2;
wire   [11:0] h_cast6_cast_fu_677_p1;
wire   [11:0] tmp_70_fu_681_p2;
wire   [9:0] tmp_71_fu_686_p1;
wire   [12:0] p_shl5_cast_fu_690_p3;
wire   [12:0] p_shl6_cast_fu_698_p3;
wire   [6:0] next_urem_fu_718_p2;
wire   [0:0] tmp_73_fu_724_p2;
wire   [12:0] w_cast5_cast_fu_738_p1;
wire   [12:0] tmp_74_fu_742_p2;
wire   [10:0] m_cast4_cast_fu_764_p1;
wire   [10:0] tmp_75_fu_768_p2;
wire   [10:0] tmp_76_fu_773_p2;
wire   [1:0] tmp1_fu_797_p2;
wire  signed [2:0] tmp1_cast_fu_803_p1;
wire   [2:0] tmp_s_fu_807_p2;
wire   [11:0] tmp_cast_cast_fu_813_p1;
wire   [11:0] tmp_78_fu_817_p2;
wire   [8:0] p_shl8_cast_fu_830_p3;
wire   [8:0] p_shl9_cast_fu_837_p3;
wire   [10:0] n_cast3_cast_fu_850_p1;
wire   [10:0] tmp_82_fu_854_p2;
wire   [1:0] tmp2_fu_876_p2;
wire  signed [2:0] tmp2_cast_fu_882_p1;
wire   [2:0] tmp_5_fu_886_p2;
wire   [8:0] tmp_5_cast_cast_fu_892_p1;
reg   [10:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 11'd1;
end

ShuffleNetV2_mux_g8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 8 ),
    .din17_WIDTH( 8 ),
    .din18_WIDTH( 8 ),
    .din19_WIDTH( 8 ),
    .din20_WIDTH( 8 ),
    .din21_WIDTH( 8 ),
    .din22_WIDTH( 8 ),
    .din23_WIDTH( 8 ),
    .din24_WIDTH( 8 ),
    .din25_WIDTH( 32 ),
    .dout_WIDTH( 8 ))
ShuffleNetV2_mux_g8j_x_U700(
    .din1(buffer1_1_96_4x4_p_V_24_q0),
    .din2(buffer1_1_96_4x4_p_V_1_q0),
    .din3(buffer1_1_96_4x4_p_V_2_q0),
    .din4(buffer1_1_96_4x4_p_V_3_q0),
    .din5(buffer1_1_96_4x4_p_V_4_q0),
    .din6(buffer1_1_96_4x4_p_V_5_q0),
    .din7(buffer1_1_96_4x4_p_V_6_q0),
    .din8(buffer1_1_96_4x4_p_V_7_q0),
    .din9(buffer1_1_96_4x4_p_V_8_q0),
    .din10(buffer1_1_96_4x4_p_V_9_q0),
    .din11(buffer1_1_96_4x4_p_V_10_q0),
    .din12(buffer1_1_96_4x4_p_V_11_q0),
    .din13(buffer1_1_96_4x4_p_V_12_q0),
    .din14(buffer1_1_96_4x4_p_V_13_q0),
    .din15(buffer1_1_96_4x4_p_V_14_q0),
    .din16(buffer1_1_96_4x4_p_V_15_q0),
    .din17(buffer1_1_96_4x4_p_V_16_q0),
    .din18(buffer1_1_96_4x4_p_V_17_q0),
    .din19(buffer1_1_96_4x4_p_V_18_q0),
    .din20(buffer1_1_96_4x4_p_V_19_q0),
    .din21(buffer1_1_96_4x4_p_V_20_q0),
    .din22(buffer1_1_96_4x4_p_V_21_q0),
    .din23(buffer1_1_96_4x4_p_V_22_q0),
    .din24(buffer1_1_96_4x4_p_V_23_q0),
    .din25(arrayNo_cast_reg_1028),
    .dout(tmp_fu_928_p26)
);

ShuffleNetV2_mac_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
ShuffleNetV2_mac_cud_x_U701(
    .din0(tmp_reg_1235),
    .din1(weight_V_load_reg_1230),
    .din2(p_09_1_reg_523),
    .dout(grp_fu_994_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (exitcond1_fu_712_p2 == 1'd1))) begin
        co_reg_442 <= co_3_reg_1018;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        co_reg_442 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (exitcond9_fu_617_p2 == 1'd0))) begin
        h_reg_476 <= 3'd1;
    end else if (((1'b1 == ap_CS_fsm_state4) & (1'd1 == exitcond2_fu_752_p2))) begin
        h_reg_476 <= h_3_fu_758_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'd0 == exitcond2_fu_752_p2))) begin
        m_reg_512 <= 2'd0;
    end else if (((1'b1 == ap_CS_fsm_state7) & (1'd1 == exitcond_fu_864_p2))) begin
        m_reg_512 <= m_3_reg_1072;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        n_reg_535 <= 2'd0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        n_reg_535 <= n_3_reg_1100;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        p_09_1_reg_523 <= p_s_reg_500;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        p_09_1_reg_523 <= grp_fu_994_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'd0 == exitcond2_fu_752_p2))) begin
        p_s_reg_500 <= 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state7) & (1'd1 == exitcond_fu_864_p2))) begin
        p_s_reg_500 <= p_09_1_reg_523;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (exitcond1_fu_712_p2 == 1'd1))) begin
        phi_mul_reg_453 <= next_mul_reg_1000;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        phi_mul_reg_453 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (exitcond1_fu_712_p2 == 1'd1))) begin
        phi_urem_reg_464 <= idx_urem_fu_730_p3;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        phi_urem_reg_464 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (1'd0 == exitcond1_fu_712_p2))) begin
        w_reg_488 <= 3'd1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        w_reg_488 <= w_3_fu_988_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (exitcond9_fu_617_p2 == 1'd0))) begin
        arrayNo_cast_reg_1028[6 : 0] <= arrayNo_cast_fu_629_p1[6 : 0];
        bias_V_addr_reg_1023 <= co_cast7_fu_552_p1;
        tmp_86_cast_reg_1033[11 : 1] <= tmp_86_cast_fu_673_p1[11 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        co_3_reg_1018 <= co_3_fu_623_p2;
        next_mul_reg_1000 <= next_mul_fu_546_p2;
        tmp_78_cast_reg_1005 <= tmp_78_cast_fu_579_p1;
        tmp_81_cast_reg_1010[11 : 1] <= tmp_81_cast_fu_613_p1[11 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        m_3_reg_1072 <= m_3_fu_791_p2;
        tmp_77_reg_1064 <= tmp_77_fu_779_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        n_3_reg_1100 <= n_3_fu_870_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        output_V_addr_reg_1051 <= tmp_91_cast_fu_747_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        tmp_72_reg_1038[12 : 1] <= tmp_72_fu_706_p2[12 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (1'd0 == exitcond3_fu_785_p2))) begin
        tmp_79_reg_1077 <= tmp_79_fu_822_p1;
        tmp_80_reg_1082 <= tmp_80_fu_826_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        tmp_81_reg_1087[8 : 1] <= tmp_81_fu_844_p2[8 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (1'd0 == exitcond_fu_864_p2))) begin
        tmp_83_reg_1105 <= tmp_83_fu_896_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        tmp_reg_1235 <= tmp_fu_928_p26;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        weight_V_load_reg_1230 <= weight_V_q0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state2) & (exitcond9_fu_617_p2 == 1'd1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (exitcond9_fu_617_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        bias_V_ce0 = 1'b1;
    end else begin
        bias_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer1_1_96_4x4_p_V_10_ce0 = 1'b1;
    end else begin
        buffer1_1_96_4x4_p_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer1_1_96_4x4_p_V_11_ce0 = 1'b1;
    end else begin
        buffer1_1_96_4x4_p_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer1_1_96_4x4_p_V_12_ce0 = 1'b1;
    end else begin
        buffer1_1_96_4x4_p_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer1_1_96_4x4_p_V_13_ce0 = 1'b1;
    end else begin
        buffer1_1_96_4x4_p_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer1_1_96_4x4_p_V_14_ce0 = 1'b1;
    end else begin
        buffer1_1_96_4x4_p_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer1_1_96_4x4_p_V_15_ce0 = 1'b1;
    end else begin
        buffer1_1_96_4x4_p_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer1_1_96_4x4_p_V_16_ce0 = 1'b1;
    end else begin
        buffer1_1_96_4x4_p_V_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer1_1_96_4x4_p_V_17_ce0 = 1'b1;
    end else begin
        buffer1_1_96_4x4_p_V_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer1_1_96_4x4_p_V_18_ce0 = 1'b1;
    end else begin
        buffer1_1_96_4x4_p_V_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer1_1_96_4x4_p_V_19_ce0 = 1'b1;
    end else begin
        buffer1_1_96_4x4_p_V_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer1_1_96_4x4_p_V_1_ce0 = 1'b1;
    end else begin
        buffer1_1_96_4x4_p_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer1_1_96_4x4_p_V_20_ce0 = 1'b1;
    end else begin
        buffer1_1_96_4x4_p_V_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer1_1_96_4x4_p_V_21_ce0 = 1'b1;
    end else begin
        buffer1_1_96_4x4_p_V_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer1_1_96_4x4_p_V_22_ce0 = 1'b1;
    end else begin
        buffer1_1_96_4x4_p_V_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer1_1_96_4x4_p_V_23_ce0 = 1'b1;
    end else begin
        buffer1_1_96_4x4_p_V_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer1_1_96_4x4_p_V_24_ce0 = 1'b1;
    end else begin
        buffer1_1_96_4x4_p_V_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer1_1_96_4x4_p_V_2_ce0 = 1'b1;
    end else begin
        buffer1_1_96_4x4_p_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer1_1_96_4x4_p_V_3_ce0 = 1'b1;
    end else begin
        buffer1_1_96_4x4_p_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer1_1_96_4x4_p_V_4_ce0 = 1'b1;
    end else begin
        buffer1_1_96_4x4_p_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer1_1_96_4x4_p_V_5_ce0 = 1'b1;
    end else begin
        buffer1_1_96_4x4_p_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer1_1_96_4x4_p_V_6_ce0 = 1'b1;
    end else begin
        buffer1_1_96_4x4_p_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer1_1_96_4x4_p_V_7_ce0 = 1'b1;
    end else begin
        buffer1_1_96_4x4_p_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer1_1_96_4x4_p_V_8_ce0 = 1'b1;
    end else begin
        buffer1_1_96_4x4_p_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buffer1_1_96_4x4_p_V_9_ce0 = 1'b1;
    end else begin
        buffer1_1_96_4x4_p_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        output_V_ce0 = 1'b1;
    end else begin
        output_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        output_V_we0 = 1'b1;
    end else begin
        output_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        weight_V_ce0 = 1'b1;
    end else begin
        weight_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (exitcond9_fu_617_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (exitcond1_fu_712_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (1'd1 == exitcond2_fu_752_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (1'd1 == exitcond3_fu_785_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (1'd1 == exitcond_fu_864_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign arrayNo_cast_fu_629_p1 = phi_urem_reg_464;

assign bias_V_address0 = bias_V_addr_reg_1023;

assign buffer1_1_96_4x4_p_V_10_address0 = tmp_100_cast_fu_901_p1;

assign buffer1_1_96_4x4_p_V_11_address0 = tmp_100_cast_fu_901_p1;

assign buffer1_1_96_4x4_p_V_12_address0 = tmp_100_cast_fu_901_p1;

assign buffer1_1_96_4x4_p_V_13_address0 = tmp_100_cast_fu_901_p1;

assign buffer1_1_96_4x4_p_V_14_address0 = tmp_100_cast_fu_901_p1;

assign buffer1_1_96_4x4_p_V_15_address0 = tmp_100_cast_fu_901_p1;

assign buffer1_1_96_4x4_p_V_16_address0 = tmp_100_cast_fu_901_p1;

assign buffer1_1_96_4x4_p_V_17_address0 = tmp_100_cast_fu_901_p1;

assign buffer1_1_96_4x4_p_V_18_address0 = tmp_100_cast_fu_901_p1;

assign buffer1_1_96_4x4_p_V_19_address0 = tmp_100_cast_fu_901_p1;

assign buffer1_1_96_4x4_p_V_1_address0 = tmp_100_cast_fu_901_p1;

assign buffer1_1_96_4x4_p_V_20_address0 = tmp_100_cast_fu_901_p1;

assign buffer1_1_96_4x4_p_V_21_address0 = tmp_100_cast_fu_901_p1;

assign buffer1_1_96_4x4_p_V_22_address0 = tmp_100_cast_fu_901_p1;

assign buffer1_1_96_4x4_p_V_23_address0 = tmp_100_cast_fu_901_p1;

assign buffer1_1_96_4x4_p_V_24_address0 = tmp_100_cast_fu_901_p1;

assign buffer1_1_96_4x4_p_V_2_address0 = tmp_100_cast_fu_901_p1;

assign buffer1_1_96_4x4_p_V_3_address0 = tmp_100_cast_fu_901_p1;

assign buffer1_1_96_4x4_p_V_4_address0 = tmp_100_cast_fu_901_p1;

assign buffer1_1_96_4x4_p_V_5_address0 = tmp_100_cast_fu_901_p1;

assign buffer1_1_96_4x4_p_V_6_address0 = tmp_100_cast_fu_901_p1;

assign buffer1_1_96_4x4_p_V_7_address0 = tmp_100_cast_fu_901_p1;

assign buffer1_1_96_4x4_p_V_8_address0 = tmp_100_cast_fu_901_p1;

assign buffer1_1_96_4x4_p_V_9_address0 = tmp_100_cast_fu_901_p1;

assign co_3_fu_623_p2 = (co_reg_442 + 7'd1);

assign co_cast7_cast_fu_557_p1 = co_reg_442;

assign co_cast7_fu_552_p1 = co_reg_442;

assign exitcond1_fu_712_p2 = ((h_reg_476 == 3'd5) ? 1'b1 : 1'b0);

assign exitcond2_fu_752_p2 = ((w_reg_488 == 3'd5) ? 1'b1 : 1'b0);

assign exitcond3_fu_785_p2 = ((m_reg_512 == 2'd3) ? 1'b1 : 1'b0);

assign exitcond9_fu_617_p2 = ((co_reg_442 == 7'd96) ? 1'b1 : 1'b0);

assign exitcond_fu_864_p2 = ((n_reg_535 == 2'd3) ? 1'b1 : 1'b0);

assign h_3_fu_758_p2 = (h_reg_476 + 3'd1);

assign h_cast6_cast_fu_677_p1 = h_reg_476;

assign idx_urem_fu_730_p3 = ((tmp_73_fu_724_p2[0:0] === 1'b1) ? next_urem_fu_718_p2 : 7'd0);

assign m_3_fu_791_p2 = (2'd1 + m_reg_512);

assign m_cast4_cast_fu_764_p1 = m_reg_512;

assign n_3_fu_870_p2 = (n_reg_535 + 2'd1);

assign n_cast3_cast_fu_850_p1 = n_reg_535;

assign next_mul_fu_546_p2 = (phi_mul_reg_453 + 15'd171);

assign next_urem_fu_718_p2 = (phi_urem_reg_464 + 7'd1);

assign output_V_address0 = output_V_addr_reg_1051;

assign output_V_d0 = (bias_V_q0 + p_s_reg_500);

assign p_shl1_cast_fu_603_p1 = tmp_67_fu_595_p3;

assign p_shl2_cast_fu_569_p1 = tmp_64_fu_561_p3;

assign p_shl3_cast_fu_651_p1 = tmp_62_fu_643_p3;

assign p_shl4_cast_fu_663_p1 = tmp_63_fu_655_p3;

assign p_shl5_cast_fu_690_p3 = {{tmp_71_fu_686_p1}, {3'd0}};

assign p_shl6_cast_fu_698_p3 = {{tmp_70_fu_681_p2}, {1'd0}};

assign p_shl8_cast_fu_830_p3 = {{tmp_79_reg_1077}, {3'd0}};

assign p_shl9_cast_fu_837_p3 = {{tmp_80_reg_1082}, {1'd0}};

assign p_shl_cast_fu_591_p1 = tmp_66_fu_583_p3;

assign tmp1_cast_fu_803_p1 = $signed(tmp1_fu_797_p2);

assign tmp1_fu_797_p2 = ($signed(2'd3) + $signed(m_reg_512));

assign tmp2_cast_fu_882_p1 = $signed(tmp2_fu_876_p2);

assign tmp2_fu_876_p2 = ($signed(n_reg_535) + $signed(2'd3));

assign tmp_100_cast_fu_901_p1 = tmp_83_reg_1105;

assign tmp_5_cast_cast_fu_892_p1 = tmp_5_fu_886_p2;

assign tmp_5_fu_886_p2 = ($signed(w_reg_488) + $signed(tmp2_cast_fu_882_p1));

assign tmp_61_fu_633_p4 = {{phi_mul_reg_453[14:12]}};

assign tmp_62_fu_643_p3 = {{tmp_61_fu_633_p4}, {3'd0}};

assign tmp_63_fu_655_p3 = {{tmp_61_fu_633_p4}, {1'd0}};

assign tmp_64_fu_561_p3 = {{co_reg_442}, {2'd0}};

assign tmp_65_fu_573_p2 = (p_shl2_cast_fu_569_p1 - co_cast7_cast_fu_557_p1);

assign tmp_66_fu_583_p3 = {{co_reg_442}, {3'd0}};

assign tmp_67_fu_595_p3 = {{co_reg_442}, {1'd0}};

assign tmp_68_fu_607_p2 = (p_shl_cast_fu_591_p1 - p_shl1_cast_fu_603_p1);

assign tmp_69_fu_667_p2 = (p_shl3_cast_fu_651_p1 - p_shl4_cast_fu_663_p1);

assign tmp_70_fu_681_p2 = ($signed(h_cast6_cast_fu_677_p1) + $signed(tmp_81_cast_reg_1010));

assign tmp_71_fu_686_p1 = tmp_70_fu_681_p2[9:0];

assign tmp_72_fu_706_p2 = (p_shl5_cast_fu_690_p3 - p_shl6_cast_fu_698_p3);

assign tmp_73_fu_724_p2 = ((next_urem_fu_718_p2 < 7'd24) ? 1'b1 : 1'b0);

assign tmp_74_fu_742_p2 = (tmp_72_reg_1038 + w_cast5_cast_fu_738_p1);

assign tmp_75_fu_768_p2 = ($signed(m_cast4_cast_fu_764_p1) + $signed(tmp_78_cast_reg_1005));

assign tmp_76_fu_773_p2 = tmp_75_fu_768_p2 << 11'd2;

assign tmp_77_fu_779_p2 = (tmp_76_fu_773_p2 - tmp_75_fu_768_p2);

assign tmp_78_cast_fu_579_p1 = $signed(tmp_65_fu_573_p2);

assign tmp_78_fu_817_p2 = ($signed(tmp_cast_cast_fu_813_p1) + $signed(tmp_86_cast_reg_1033));

assign tmp_79_fu_822_p1 = tmp_78_fu_817_p2[5:0];

assign tmp_80_fu_826_p1 = tmp_78_fu_817_p2[7:0];

assign tmp_81_cast_fu_613_p1 = $signed(tmp_68_fu_607_p2);

assign tmp_81_fu_844_p2 = (p_shl8_cast_fu_830_p3 - p_shl9_cast_fu_837_p3);

assign tmp_82_fu_854_p2 = (tmp_77_reg_1064 + n_cast3_cast_fu_850_p1);

assign tmp_83_fu_896_p2 = (tmp_81_reg_1087 + tmp_5_cast_cast_fu_892_p1);

assign tmp_86_cast_fu_673_p1 = $signed(tmp_69_fu_667_p2);

assign tmp_91_cast_fu_747_p1 = tmp_74_fu_742_p2;

assign tmp_99_cast_fu_859_p1 = tmp_82_fu_854_p2;

assign tmp_cast_cast_fu_813_p1 = tmp_s_fu_807_p2;

assign tmp_s_fu_807_p2 = ($signed(tmp1_cast_fu_803_p1) + $signed(h_reg_476));

assign w_3_fu_988_p2 = (w_reg_488 + 3'd1);

assign w_cast5_cast_fu_738_p1 = w_reg_488;

assign weight_V_address0 = tmp_99_cast_fu_859_p1;

always @ (posedge ap_clk) begin
    tmp_81_cast_reg_1010[0] <= 1'b0;
    arrayNo_cast_reg_1028[31:7] <= 25'b0000000000000000000000000;
    tmp_86_cast_reg_1033[0] <= 1'b0;
    tmp_72_reg_1038[0] <= 1'b0;
    tmp_81_reg_1087[0] <= 1'b0;
end

endmodule //subconv_3x3_4_no_rel
