Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Apr 25 18:59:35 2017
| Host         : DESKTOP-V9D0PGF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file vga_timing_summary_routed.rpt -rpx vga_timing_summary_routed.rpx
| Design       : vga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 34 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.528        0.000                      0                   64        0.073        0.000                      0                   64        3.000        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk                       {0.000 5.000}      10.000          100.000         
  clk_out1_PixelClkGen    {0.000 19.863}     39.725          25.173          
  clkfbout_PixelClkGen    {0.000 20.000}     40.000          25.000          
sys_clk_pin               {0.000 5.000}      10.000          100.000         
  clk_out1_PixelClkGen_1  {0.000 19.863}     39.725          25.173          
  clkfbout_PixelClkGen_1  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  clk_out1_PixelClkGen         35.528        0.000                      0                   64        0.237        0.000                      0                   64       19.363        0.000                       0                    36  
  clkfbout_PixelClkGen                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_PixelClkGen_1       35.544        0.000                      0                   64        0.237        0.000                      0                   64       19.363        0.000                       0                    36  
  clkfbout_PixelClkGen_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_PixelClkGen_1  clk_out1_PixelClkGen         35.528        0.000                      0                   64        0.073        0.000                      0                   64  
clk_out1_PixelClkGen    clk_out1_PixelClkGen_1       35.528        0.000                      0                   64        0.073        0.000                      0                   64  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PixelClkGen
  To Clock:  clk_out1_PixelClkGen

Setup :            0  Failing Endpoints,  Worst Slack       35.528ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.528ns  (required time - arrival time)
  Source:                 v_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_sync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_PixelClkGen rise@39.725ns - clk_out1_PixelClkGen rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 0.956ns (26.731%)  route 2.620ns (73.269%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 38.285 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.704    -0.836    clk_out1
    SLICE_X87Y119        FDRE                                         r  v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y119        FDRE (Prop_fdre_C_Q)         0.456    -0.380 r  v_counter_reg[5]/Q
                         net (fo=7, routed)           1.138     0.758    v_counter_reg__0[5]
    SLICE_X88Y119        LUT4 (Prop_lut4_I1_O)        0.152     0.910 f  red[3]_i_2/O
                         net (fo=2, routed)           0.809     1.719    red[3]_i_2_n_0
    SLICE_X87Y119        LUT6 (Prop_lut6_I5_O)        0.348     2.067 r  v_sync_i_1/O
                         net (fo=1, routed)           0.674     2.740    v_sync0
    SLICE_X87Y123        FDRE                                         r  v_sync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.581    38.285    clk_out1
    SLICE_X87Y123        FDRE                                         r  v_sync_reg/C
                         clock pessimism              0.576    38.861    
                         clock uncertainty           -0.164    38.697    
    SLICE_X87Y123        FDRE (Setup_fdre_C_R)       -0.429    38.268    v_sync_reg
  -------------------------------------------------------------------
                         required time                         38.268    
                         arrival time                          -2.740    
  -------------------------------------------------------------------
                         slack                                 35.528    

Slack (MET) :             35.567ns  (required time - arrival time)
  Source:                 v_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_PixelClkGen rise@39.725ns - clk_out1_PixelClkGen rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 0.842ns (24.438%)  route 2.603ns (75.562%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.289 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.705    -0.835    clk_out1
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_fdre_C_Q)         0.419    -0.416 f  v_counter_reg[1]/Q
                         net (fo=8, routed)           0.867     0.451    v_counter_reg__0[1]
    SLICE_X87Y119        LUT6 (Prop_lut6_I3_O)        0.299     0.750 r  v_counter[9]_i_3/O
                         net (fo=1, routed)           1.091     1.841    v_counter[9]_i_3_n_0
    SLICE_X88Y119        LUT6 (Prop_lut6_I0_O)        0.124     1.965 r  v_counter[9]_i_1/O
                         net (fo=10, routed)          0.645     2.610    v_counter0
    SLICE_X88Y119        FDRE                                         r  v_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.585    38.289    clk_out1
    SLICE_X88Y119        FDRE                                         r  v_counter_reg[2]/C
                         clock pessimism              0.576    38.865    
                         clock uncertainty           -0.164    38.701    
    SLICE_X88Y119        FDRE (Setup_fdre_C_R)       -0.524    38.177    v_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.177    
                         arrival time                          -2.610    
  -------------------------------------------------------------------
                         slack                                 35.567    

Slack (MET) :             35.567ns  (required time - arrival time)
  Source:                 v_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_PixelClkGen rise@39.725ns - clk_out1_PixelClkGen rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 0.842ns (24.438%)  route 2.603ns (75.562%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.289 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.705    -0.835    clk_out1
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_fdre_C_Q)         0.419    -0.416 f  v_counter_reg[1]/Q
                         net (fo=8, routed)           0.867     0.451    v_counter_reg__0[1]
    SLICE_X87Y119        LUT6 (Prop_lut6_I3_O)        0.299     0.750 r  v_counter[9]_i_3/O
                         net (fo=1, routed)           1.091     1.841    v_counter[9]_i_3_n_0
    SLICE_X88Y119        LUT6 (Prop_lut6_I0_O)        0.124     1.965 r  v_counter[9]_i_1/O
                         net (fo=10, routed)          0.645     2.610    v_counter0
    SLICE_X88Y119        FDRE                                         r  v_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.585    38.289    clk_out1
    SLICE_X88Y119        FDRE                                         r  v_counter_reg[3]/C
                         clock pessimism              0.576    38.865    
                         clock uncertainty           -0.164    38.701    
    SLICE_X88Y119        FDRE (Setup_fdre_C_R)       -0.524    38.177    v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.177    
                         arrival time                          -2.610    
  -------------------------------------------------------------------
                         slack                                 35.567    

Slack (MET) :             35.727ns  (required time - arrival time)
  Source:                 v_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_PixelClkGen rise@39.725ns - clk_out1_PixelClkGen rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.897ns (26.523%)  route 2.485ns (73.477%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.290 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.704    -0.836    clk_out1
    SLICE_X88Y119        FDRE                                         r  v_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y119        FDRE (Prop_fdre_C_Q)         0.478    -0.358 r  v_counter_reg[3]/Q
                         net (fo=6, routed)           0.835     0.477    v_counter_reg__0[3]
    SLICE_X87Y119        LUT6 (Prop_lut6_I0_O)        0.295     0.772 r  v_counter[9]_i_3/O
                         net (fo=1, routed)           1.091     1.864    v_counter[9]_i_3_n_0
    SLICE_X88Y119        LUT6 (Prop_lut6_I0_O)        0.124     1.988 r  v_counter[9]_i_1/O
                         net (fo=10, routed)          0.558     2.546    v_counter0
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.586    38.290    clk_out1
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[0]/C
                         clock pessimism              0.576    38.866    
                         clock uncertainty           -0.164    38.702    
    SLICE_X87Y118        FDRE (Setup_fdre_C_R)       -0.429    38.273    v_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.273    
                         arrival time                          -2.546    
  -------------------------------------------------------------------
                         slack                                 35.727    

Slack (MET) :             35.727ns  (required time - arrival time)
  Source:                 v_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_PixelClkGen rise@39.725ns - clk_out1_PixelClkGen rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.897ns (26.523%)  route 2.485ns (73.477%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.290 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.704    -0.836    clk_out1
    SLICE_X88Y119        FDRE                                         r  v_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y119        FDRE (Prop_fdre_C_Q)         0.478    -0.358 r  v_counter_reg[3]/Q
                         net (fo=6, routed)           0.835     0.477    v_counter_reg__0[3]
    SLICE_X87Y119        LUT6 (Prop_lut6_I0_O)        0.295     0.772 r  v_counter[9]_i_3/O
                         net (fo=1, routed)           1.091     1.864    v_counter[9]_i_3_n_0
    SLICE_X88Y119        LUT6 (Prop_lut6_I0_O)        0.124     1.988 r  v_counter[9]_i_1/O
                         net (fo=10, routed)          0.558     2.546    v_counter0
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.586    38.290    clk_out1
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[1]/C
                         clock pessimism              0.576    38.866    
                         clock uncertainty           -0.164    38.702    
    SLICE_X87Y118        FDRE (Setup_fdre_C_R)       -0.429    38.273    v_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.273    
                         arrival time                          -2.546    
  -------------------------------------------------------------------
                         slack                                 35.727    

Slack (MET) :             35.727ns  (required time - arrival time)
  Source:                 v_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_PixelClkGen rise@39.725ns - clk_out1_PixelClkGen rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.897ns (26.523%)  route 2.485ns (73.477%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.290 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.704    -0.836    clk_out1
    SLICE_X88Y119        FDRE                                         r  v_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y119        FDRE (Prop_fdre_C_Q)         0.478    -0.358 r  v_counter_reg[3]/Q
                         net (fo=6, routed)           0.835     0.477    v_counter_reg__0[3]
    SLICE_X87Y119        LUT6 (Prop_lut6_I0_O)        0.295     0.772 r  v_counter[9]_i_3/O
                         net (fo=1, routed)           1.091     1.864    v_counter[9]_i_3_n_0
    SLICE_X88Y119        LUT6 (Prop_lut6_I0_O)        0.124     1.988 r  v_counter[9]_i_1/O
                         net (fo=10, routed)          0.558     2.546    v_counter0
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.586    38.290    clk_out1
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[7]/C
                         clock pessimism              0.576    38.866    
                         clock uncertainty           -0.164    38.702    
    SLICE_X87Y118        FDRE (Setup_fdre_C_R)       -0.429    38.273    v_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.273    
                         arrival time                          -2.546    
  -------------------------------------------------------------------
                         slack                                 35.727    

Slack (MET) :             35.727ns  (required time - arrival time)
  Source:                 v_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_PixelClkGen rise@39.725ns - clk_out1_PixelClkGen rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.897ns (26.523%)  route 2.485ns (73.477%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.290 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.704    -0.836    clk_out1
    SLICE_X88Y119        FDRE                                         r  v_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y119        FDRE (Prop_fdre_C_Q)         0.478    -0.358 r  v_counter_reg[3]/Q
                         net (fo=6, routed)           0.835     0.477    v_counter_reg__0[3]
    SLICE_X87Y119        LUT6 (Prop_lut6_I0_O)        0.295     0.772 r  v_counter[9]_i_3/O
                         net (fo=1, routed)           1.091     1.864    v_counter[9]_i_3_n_0
    SLICE_X88Y119        LUT6 (Prop_lut6_I0_O)        0.124     1.988 r  v_counter[9]_i_1/O
                         net (fo=10, routed)          0.558     2.546    v_counter0
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.586    38.290    clk_out1
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[8]/C
                         clock pessimism              0.576    38.866    
                         clock uncertainty           -0.164    38.702    
    SLICE_X87Y118        FDRE (Setup_fdre_C_R)       -0.429    38.273    v_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.273    
                         arrival time                          -2.546    
  -------------------------------------------------------------------
                         slack                                 35.727    

Slack (MET) :             35.727ns  (required time - arrival time)
  Source:                 v_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_PixelClkGen rise@39.725ns - clk_out1_PixelClkGen rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.897ns (26.523%)  route 2.485ns (73.477%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.290 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.704    -0.836    clk_out1
    SLICE_X88Y119        FDRE                                         r  v_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y119        FDRE (Prop_fdre_C_Q)         0.478    -0.358 r  v_counter_reg[3]/Q
                         net (fo=6, routed)           0.835     0.477    v_counter_reg__0[3]
    SLICE_X87Y119        LUT6 (Prop_lut6_I0_O)        0.295     0.772 r  v_counter[9]_i_3/O
                         net (fo=1, routed)           1.091     1.864    v_counter[9]_i_3_n_0
    SLICE_X88Y119        LUT6 (Prop_lut6_I0_O)        0.124     1.988 r  v_counter[9]_i_1/O
                         net (fo=10, routed)          0.558     2.546    v_counter0
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.586    38.290    clk_out1
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[9]/C
                         clock pessimism              0.576    38.866    
                         clock uncertainty           -0.164    38.702    
    SLICE_X87Y118        FDRE (Setup_fdre_C_R)       -0.429    38.273    v_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.273    
                         arrival time                          -2.546    
  -------------------------------------------------------------------
                         slack                                 35.727    

Slack (MET) :             35.740ns  (required time - arrival time)
  Source:                 v_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_PixelClkGen rise@39.725ns - clk_out1_PixelClkGen rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 0.897ns (26.634%)  route 2.471ns (73.366%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.289 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.704    -0.836    clk_out1
    SLICE_X88Y119        FDRE                                         r  v_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y119        FDRE (Prop_fdre_C_Q)         0.478    -0.358 r  v_counter_reg[3]/Q
                         net (fo=6, routed)           0.835     0.477    v_counter_reg__0[3]
    SLICE_X87Y119        LUT6 (Prop_lut6_I0_O)        0.295     0.772 r  v_counter[9]_i_3/O
                         net (fo=1, routed)           1.091     1.864    v_counter[9]_i_3_n_0
    SLICE_X88Y119        LUT6 (Prop_lut6_I0_O)        0.124     1.988 r  v_counter[9]_i_1/O
                         net (fo=10, routed)          0.544     2.532    v_counter0
    SLICE_X87Y119        FDRE                                         r  v_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.585    38.289    clk_out1
    SLICE_X87Y119        FDRE                                         r  v_counter_reg[4]/C
                         clock pessimism              0.576    38.865    
                         clock uncertainty           -0.164    38.701    
    SLICE_X87Y119        FDRE (Setup_fdre_C_R)       -0.429    38.272    v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.272    
                         arrival time                          -2.532    
  -------------------------------------------------------------------
                         slack                                 35.740    

Slack (MET) :             35.740ns  (required time - arrival time)
  Source:                 v_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_PixelClkGen rise@39.725ns - clk_out1_PixelClkGen rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 0.897ns (26.634%)  route 2.471ns (73.366%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.289 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.704    -0.836    clk_out1
    SLICE_X88Y119        FDRE                                         r  v_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y119        FDRE (Prop_fdre_C_Q)         0.478    -0.358 r  v_counter_reg[3]/Q
                         net (fo=6, routed)           0.835     0.477    v_counter_reg__0[3]
    SLICE_X87Y119        LUT6 (Prop_lut6_I0_O)        0.295     0.772 r  v_counter[9]_i_3/O
                         net (fo=1, routed)           1.091     1.864    v_counter[9]_i_3_n_0
    SLICE_X88Y119        LUT6 (Prop_lut6_I0_O)        0.124     1.988 r  v_counter[9]_i_1/O
                         net (fo=10, routed)          0.544     2.532    v_counter0
    SLICE_X87Y119        FDRE                                         r  v_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.585    38.289    clk_out1
    SLICE_X87Y119        FDRE                                         r  v_counter_reg[5]/C
                         clock pessimism              0.576    38.865    
                         clock uncertainty           -0.164    38.701    
    SLICE_X87Y119        FDRE (Setup_fdre_C_R)       -0.429    38.272    v_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.272    
                         arrival time                          -2.532    
  -------------------------------------------------------------------
                         slack                                 35.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 h_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            h_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PixelClkGen rise@0.000ns - clk_out1_PixelClkGen rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.111%)  route 0.185ns (49.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.592    -0.572    clk_out1
    SLICE_X86Y120        FDRE                                         r  h_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  h_counter_reg[6]/Q
                         net (fo=7, routed)           0.185    -0.246    h_counter_reg__0[6]
    SLICE_X88Y120        LUT6 (Prop_lut6_I3_O)        0.045    -0.201 r  h_counter[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.201    plusOp[9]
    SLICE_X88Y120        FDRE                                         r  h_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.861    -0.811    clk_out1
    SLICE_X88Y120        FDRE                                         r  h_counter_reg[9]/C
                         clock pessimism              0.253    -0.558    
    SLICE_X88Y120        FDRE (Hold_fdre_C_D)         0.120    -0.438    h_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 h_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            h_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PixelClkGen rise@0.000ns - clk_out1_PixelClkGen rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.050%)  route 0.146ns (43.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.593    -0.571    clk_out1
    SLICE_X86Y119        FDRE                                         r  h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  h_counter_reg[4]/Q
                         net (fo=4, routed)           0.146    -0.284    h_counter_reg__0[4]
    SLICE_X86Y119        LUT6 (Prop_lut6_I0_O)        0.045    -0.239 r  h_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    plusOp[5]
    SLICE_X86Y119        FDRE                                         r  h_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.862    -0.810    clk_out1
    SLICE_X86Y119        FDRE                                         r  h_counter_reg[5]/C
                         clock pessimism              0.239    -0.571    
    SLICE_X86Y119        FDRE (Hold_fdre_C_D)         0.092    -0.479    h_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 v_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PixelClkGen rise@0.000ns - clk_out1_PixelClkGen rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.226ns (65.814%)  route 0.117ns (34.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.594    -0.570    clk_out1
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_fdre_C_Q)         0.128    -0.442 r  v_counter_reg[8]/Q
                         net (fo=4, routed)           0.117    -0.325    v_counter_reg__0[8]
    SLICE_X87Y118        LUT6 (Prop_lut6_I3_O)        0.098    -0.227 r  v_counter[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.227    plusOp__0[9]
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.863    -0.809    clk_out1
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[9]/C
                         clock pessimism              0.239    -0.570    
    SLICE_X87Y118        FDRE (Hold_fdre_C_D)         0.092    -0.478    v_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 v_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PixelClkGen rise@0.000ns - clk_out1_PixelClkGen rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.594    -0.570    clk_out1
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  v_counter_reg[0]/Q
                         net (fo=8, routed)           0.180    -0.249    v_counter_reg__0[0]
    SLICE_X87Y118        LUT2 (Prop_lut2_I0_O)        0.042    -0.207 r  v_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    plusOp__0[1]
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.863    -0.809    clk_out1
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[1]/C
                         clock pessimism              0.239    -0.570    
    SLICE_X87Y118        FDRE (Hold_fdre_C_D)         0.107    -0.463    v_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            h_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PixelClkGen rise@0.000ns - clk_out1_PixelClkGen rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.593    -0.571    clk_out1
    SLICE_X86Y119        FDRE                                         r  h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  h_counter_reg[0]/Q
                         net (fo=7, routed)           0.185    -0.245    h_counter_reg__0[0]
    SLICE_X86Y119        LUT4 (Prop_lut4_I1_O)        0.043    -0.202 r  h_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    plusOp[3]
    SLICE_X86Y119        FDRE                                         r  h_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.862    -0.810    clk_out1
    SLICE_X86Y119        FDRE                                         r  h_counter_reg[3]/C
                         clock pessimism              0.239    -0.571    
    SLICE_X86Y119        FDRE (Hold_fdre_C_D)         0.107    -0.464    h_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 h_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            h_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PixelClkGen rise@0.000ns - clk_out1_PixelClkGen rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.232ns (63.083%)  route 0.136ns (36.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.593    -0.571    clk_out1
    SLICE_X86Y119        FDRE                                         r  h_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y119        FDRE (Prop_fdre_C_Q)         0.128    -0.443 r  h_counter_reg[3]/Q
                         net (fo=4, routed)           0.136    -0.307    h_counter_reg__0[3]
    SLICE_X86Y119        LUT5 (Prop_lut5_I0_O)        0.104    -0.203 r  h_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    plusOp[4]
    SLICE_X86Y119        FDRE                                         r  h_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.862    -0.810    clk_out1
    SLICE_X86Y119        FDRE                                         r  h_counter_reg[4]/C
                         clock pessimism              0.239    -0.571    
    SLICE_X86Y119        FDRE (Hold_fdre_C_D)         0.102    -0.469    h_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            h_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PixelClkGen rise@0.000ns - clk_out1_PixelClkGen rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.593    -0.571    clk_out1
    SLICE_X86Y119        FDRE                                         r  h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  h_counter_reg[0]/Q
                         net (fo=7, routed)           0.196    -0.234    h_counter_reg__0[0]
    SLICE_X86Y119        LUT2 (Prop_lut2_I0_O)        0.042    -0.192 r  h_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    plusOp[1]
    SLICE_X86Y119        FDRE                                         r  h_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.862    -0.810    clk_out1
    SLICE_X86Y119        FDRE                                         r  h_counter_reg[1]/C
                         clock pessimism              0.239    -0.571    
    SLICE_X86Y119        FDRE (Hold_fdre_C_D)         0.107    -0.464    h_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 v_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PixelClkGen rise@0.000ns - clk_out1_PixelClkGen rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.594    -0.570    clk_out1
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  v_counter_reg[0]/Q
                         net (fo=8, routed)           0.180    -0.249    v_counter_reg__0[0]
    SLICE_X87Y118        LUT1 (Prop_lut1_I0_O)        0.045    -0.204 r  v_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    plusOp__0[0]
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.863    -0.809    clk_out1
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[0]/C
                         clock pessimism              0.239    -0.570    
    SLICE_X87Y118        FDRE (Hold_fdre_C_D)         0.091    -0.479    v_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 v_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PixelClkGen rise@0.000ns - clk_out1_PixelClkGen rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.184ns (43.512%)  route 0.239ns (56.488%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.594    -0.570    clk_out1
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  v_counter_reg[0]/Q
                         net (fo=8, routed)           0.239    -0.190    v_counter_reg__0[0]
    SLICE_X88Y119        LUT4 (Prop_lut4_I1_O)        0.043    -0.147 r  v_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    plusOp__0[3]
    SLICE_X88Y119        FDRE                                         r  v_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.862    -0.810    clk_out1
    SLICE_X88Y119        FDRE                                         r  v_counter_reg[3]/C
                         clock pessimism              0.253    -0.557    
    SLICE_X88Y119        FDRE (Hold_fdre_C_D)         0.131    -0.426    v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            h_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PixelClkGen rise@0.000ns - clk_out1_PixelClkGen rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.146%)  route 0.185ns (49.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.593    -0.571    clk_out1
    SLICE_X86Y119        FDRE                                         r  h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  h_counter_reg[0]/Q
                         net (fo=7, routed)           0.185    -0.245    h_counter_reg__0[0]
    SLICE_X86Y119        LUT3 (Prop_lut3_I1_O)        0.045    -0.200 r  h_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    plusOp[2]
    SLICE_X86Y119        FDRE                                         r  h_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.862    -0.810    clk_out1
    SLICE_X86Y119        FDRE                                         r  h_counter_reg[2]/C
                         clock pessimism              0.239    -0.571    
    SLICE_X86Y119        FDRE (Hold_fdre_C_D)         0.092    -0.479    h_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_PixelClkGen
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y16   Inst_PixelClkGen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X1Y2  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X89Y120    blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X89Y120    blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X89Y120    blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X89Y120    blue_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X89Y120    green_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X89Y120    green_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X89Y120    green_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X89Y120    green_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y2  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X86Y123    h_sync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X87Y123    v_sync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X86Y119    h_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X86Y119    h_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X86Y119    h_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X86Y119    h_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X86Y119    h_counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X86Y119    h_counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X89Y119    red_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X89Y119    red_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X89Y120    blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X89Y120    blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X89Y120    blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X89Y120    blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X89Y120    green_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X89Y120    green_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X89Y120    green_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X89Y120    green_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X86Y119    h_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X86Y119    h_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PixelClkGen
  To Clock:  clkfbout_PixelClkGen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PixelClkGen
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Inst_PixelClkGen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   Inst_PixelClkGen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PixelClkGen_1
  To Clock:  clk_out1_PixelClkGen_1

Setup :            0  Failing Endpoints,  Worst Slack       35.544ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.544ns  (required time - arrival time)
  Source:                 v_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_sync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_PixelClkGen_1 rise@39.725ns - clk_out1_PixelClkGen_1 rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 0.956ns (26.731%)  route 2.620ns (73.269%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 38.285 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.704    -0.836    clk_out1
    SLICE_X87Y119        FDRE                                         r  v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y119        FDRE (Prop_fdre_C_Q)         0.456    -0.380 r  v_counter_reg[5]/Q
                         net (fo=7, routed)           1.138     0.758    v_counter_reg__0[5]
    SLICE_X88Y119        LUT4 (Prop_lut4_I1_O)        0.152     0.910 f  red[3]_i_2/O
                         net (fo=2, routed)           0.809     1.719    red[3]_i_2_n_0
    SLICE_X87Y119        LUT6 (Prop_lut6_I5_O)        0.348     2.067 r  v_sync_i_1/O
                         net (fo=1, routed)           0.674     2.740    v_sync0
    SLICE_X87Y123        FDRE                                         r  v_sync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.581    38.285    clk_out1
    SLICE_X87Y123        FDRE                                         r  v_sync_reg/C
                         clock pessimism              0.576    38.861    
                         clock uncertainty           -0.148    38.713    
    SLICE_X87Y123        FDRE (Setup_fdre_C_R)       -0.429    38.284    v_sync_reg
  -------------------------------------------------------------------
                         required time                         38.284    
                         arrival time                          -2.740    
  -------------------------------------------------------------------
                         slack                                 35.544    

Slack (MET) :             35.583ns  (required time - arrival time)
  Source:                 v_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_PixelClkGen_1 rise@39.725ns - clk_out1_PixelClkGen_1 rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 0.842ns (24.438%)  route 2.603ns (75.562%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.289 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.705    -0.835    clk_out1
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_fdre_C_Q)         0.419    -0.416 f  v_counter_reg[1]/Q
                         net (fo=8, routed)           0.867     0.451    v_counter_reg__0[1]
    SLICE_X87Y119        LUT6 (Prop_lut6_I3_O)        0.299     0.750 r  v_counter[9]_i_3/O
                         net (fo=1, routed)           1.091     1.841    v_counter[9]_i_3_n_0
    SLICE_X88Y119        LUT6 (Prop_lut6_I0_O)        0.124     1.965 r  v_counter[9]_i_1/O
                         net (fo=10, routed)          0.645     2.610    v_counter0
    SLICE_X88Y119        FDRE                                         r  v_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.585    38.289    clk_out1
    SLICE_X88Y119        FDRE                                         r  v_counter_reg[2]/C
                         clock pessimism              0.576    38.865    
                         clock uncertainty           -0.148    38.717    
    SLICE_X88Y119        FDRE (Setup_fdre_C_R)       -0.524    38.193    v_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.193    
                         arrival time                          -2.610    
  -------------------------------------------------------------------
                         slack                                 35.583    

Slack (MET) :             35.583ns  (required time - arrival time)
  Source:                 v_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_PixelClkGen_1 rise@39.725ns - clk_out1_PixelClkGen_1 rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 0.842ns (24.438%)  route 2.603ns (75.562%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.289 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.705    -0.835    clk_out1
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_fdre_C_Q)         0.419    -0.416 f  v_counter_reg[1]/Q
                         net (fo=8, routed)           0.867     0.451    v_counter_reg__0[1]
    SLICE_X87Y119        LUT6 (Prop_lut6_I3_O)        0.299     0.750 r  v_counter[9]_i_3/O
                         net (fo=1, routed)           1.091     1.841    v_counter[9]_i_3_n_0
    SLICE_X88Y119        LUT6 (Prop_lut6_I0_O)        0.124     1.965 r  v_counter[9]_i_1/O
                         net (fo=10, routed)          0.645     2.610    v_counter0
    SLICE_X88Y119        FDRE                                         r  v_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.585    38.289    clk_out1
    SLICE_X88Y119        FDRE                                         r  v_counter_reg[3]/C
                         clock pessimism              0.576    38.865    
                         clock uncertainty           -0.148    38.717    
    SLICE_X88Y119        FDRE (Setup_fdre_C_R)       -0.524    38.193    v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.193    
                         arrival time                          -2.610    
  -------------------------------------------------------------------
                         slack                                 35.583    

Slack (MET) :             35.743ns  (required time - arrival time)
  Source:                 v_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_PixelClkGen_1 rise@39.725ns - clk_out1_PixelClkGen_1 rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.897ns (26.523%)  route 2.485ns (73.477%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.290 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.704    -0.836    clk_out1
    SLICE_X88Y119        FDRE                                         r  v_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y119        FDRE (Prop_fdre_C_Q)         0.478    -0.358 r  v_counter_reg[3]/Q
                         net (fo=6, routed)           0.835     0.477    v_counter_reg__0[3]
    SLICE_X87Y119        LUT6 (Prop_lut6_I0_O)        0.295     0.772 r  v_counter[9]_i_3/O
                         net (fo=1, routed)           1.091     1.864    v_counter[9]_i_3_n_0
    SLICE_X88Y119        LUT6 (Prop_lut6_I0_O)        0.124     1.988 r  v_counter[9]_i_1/O
                         net (fo=10, routed)          0.558     2.546    v_counter0
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.586    38.290    clk_out1
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[0]/C
                         clock pessimism              0.576    38.866    
                         clock uncertainty           -0.148    38.718    
    SLICE_X87Y118        FDRE (Setup_fdre_C_R)       -0.429    38.289    v_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.289    
                         arrival time                          -2.546    
  -------------------------------------------------------------------
                         slack                                 35.743    

Slack (MET) :             35.743ns  (required time - arrival time)
  Source:                 v_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_PixelClkGen_1 rise@39.725ns - clk_out1_PixelClkGen_1 rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.897ns (26.523%)  route 2.485ns (73.477%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.290 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.704    -0.836    clk_out1
    SLICE_X88Y119        FDRE                                         r  v_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y119        FDRE (Prop_fdre_C_Q)         0.478    -0.358 r  v_counter_reg[3]/Q
                         net (fo=6, routed)           0.835     0.477    v_counter_reg__0[3]
    SLICE_X87Y119        LUT6 (Prop_lut6_I0_O)        0.295     0.772 r  v_counter[9]_i_3/O
                         net (fo=1, routed)           1.091     1.864    v_counter[9]_i_3_n_0
    SLICE_X88Y119        LUT6 (Prop_lut6_I0_O)        0.124     1.988 r  v_counter[9]_i_1/O
                         net (fo=10, routed)          0.558     2.546    v_counter0
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.586    38.290    clk_out1
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[1]/C
                         clock pessimism              0.576    38.866    
                         clock uncertainty           -0.148    38.718    
    SLICE_X87Y118        FDRE (Setup_fdre_C_R)       -0.429    38.289    v_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.289    
                         arrival time                          -2.546    
  -------------------------------------------------------------------
                         slack                                 35.743    

Slack (MET) :             35.743ns  (required time - arrival time)
  Source:                 v_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_PixelClkGen_1 rise@39.725ns - clk_out1_PixelClkGen_1 rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.897ns (26.523%)  route 2.485ns (73.477%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.290 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.704    -0.836    clk_out1
    SLICE_X88Y119        FDRE                                         r  v_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y119        FDRE (Prop_fdre_C_Q)         0.478    -0.358 r  v_counter_reg[3]/Q
                         net (fo=6, routed)           0.835     0.477    v_counter_reg__0[3]
    SLICE_X87Y119        LUT6 (Prop_lut6_I0_O)        0.295     0.772 r  v_counter[9]_i_3/O
                         net (fo=1, routed)           1.091     1.864    v_counter[9]_i_3_n_0
    SLICE_X88Y119        LUT6 (Prop_lut6_I0_O)        0.124     1.988 r  v_counter[9]_i_1/O
                         net (fo=10, routed)          0.558     2.546    v_counter0
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.586    38.290    clk_out1
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[7]/C
                         clock pessimism              0.576    38.866    
                         clock uncertainty           -0.148    38.718    
    SLICE_X87Y118        FDRE (Setup_fdre_C_R)       -0.429    38.289    v_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.289    
                         arrival time                          -2.546    
  -------------------------------------------------------------------
                         slack                                 35.743    

Slack (MET) :             35.743ns  (required time - arrival time)
  Source:                 v_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_PixelClkGen_1 rise@39.725ns - clk_out1_PixelClkGen_1 rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.897ns (26.523%)  route 2.485ns (73.477%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.290 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.704    -0.836    clk_out1
    SLICE_X88Y119        FDRE                                         r  v_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y119        FDRE (Prop_fdre_C_Q)         0.478    -0.358 r  v_counter_reg[3]/Q
                         net (fo=6, routed)           0.835     0.477    v_counter_reg__0[3]
    SLICE_X87Y119        LUT6 (Prop_lut6_I0_O)        0.295     0.772 r  v_counter[9]_i_3/O
                         net (fo=1, routed)           1.091     1.864    v_counter[9]_i_3_n_0
    SLICE_X88Y119        LUT6 (Prop_lut6_I0_O)        0.124     1.988 r  v_counter[9]_i_1/O
                         net (fo=10, routed)          0.558     2.546    v_counter0
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.586    38.290    clk_out1
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[8]/C
                         clock pessimism              0.576    38.866    
                         clock uncertainty           -0.148    38.718    
    SLICE_X87Y118        FDRE (Setup_fdre_C_R)       -0.429    38.289    v_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.289    
                         arrival time                          -2.546    
  -------------------------------------------------------------------
                         slack                                 35.743    

Slack (MET) :             35.743ns  (required time - arrival time)
  Source:                 v_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_PixelClkGen_1 rise@39.725ns - clk_out1_PixelClkGen_1 rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.897ns (26.523%)  route 2.485ns (73.477%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.290 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.704    -0.836    clk_out1
    SLICE_X88Y119        FDRE                                         r  v_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y119        FDRE (Prop_fdre_C_Q)         0.478    -0.358 r  v_counter_reg[3]/Q
                         net (fo=6, routed)           0.835     0.477    v_counter_reg__0[3]
    SLICE_X87Y119        LUT6 (Prop_lut6_I0_O)        0.295     0.772 r  v_counter[9]_i_3/O
                         net (fo=1, routed)           1.091     1.864    v_counter[9]_i_3_n_0
    SLICE_X88Y119        LUT6 (Prop_lut6_I0_O)        0.124     1.988 r  v_counter[9]_i_1/O
                         net (fo=10, routed)          0.558     2.546    v_counter0
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.586    38.290    clk_out1
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[9]/C
                         clock pessimism              0.576    38.866    
                         clock uncertainty           -0.148    38.718    
    SLICE_X87Y118        FDRE (Setup_fdre_C_R)       -0.429    38.289    v_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.289    
                         arrival time                          -2.546    
  -------------------------------------------------------------------
                         slack                                 35.743    

Slack (MET) :             35.756ns  (required time - arrival time)
  Source:                 v_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_PixelClkGen_1 rise@39.725ns - clk_out1_PixelClkGen_1 rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 0.897ns (26.634%)  route 2.471ns (73.366%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.289 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.704    -0.836    clk_out1
    SLICE_X88Y119        FDRE                                         r  v_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y119        FDRE (Prop_fdre_C_Q)         0.478    -0.358 r  v_counter_reg[3]/Q
                         net (fo=6, routed)           0.835     0.477    v_counter_reg__0[3]
    SLICE_X87Y119        LUT6 (Prop_lut6_I0_O)        0.295     0.772 r  v_counter[9]_i_3/O
                         net (fo=1, routed)           1.091     1.864    v_counter[9]_i_3_n_0
    SLICE_X88Y119        LUT6 (Prop_lut6_I0_O)        0.124     1.988 r  v_counter[9]_i_1/O
                         net (fo=10, routed)          0.544     2.532    v_counter0
    SLICE_X87Y119        FDRE                                         r  v_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.585    38.289    clk_out1
    SLICE_X87Y119        FDRE                                         r  v_counter_reg[4]/C
                         clock pessimism              0.576    38.865    
                         clock uncertainty           -0.148    38.717    
    SLICE_X87Y119        FDRE (Setup_fdre_C_R)       -0.429    38.288    v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.288    
                         arrival time                          -2.532    
  -------------------------------------------------------------------
                         slack                                 35.756    

Slack (MET) :             35.756ns  (required time - arrival time)
  Source:                 v_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_PixelClkGen_1 rise@39.725ns - clk_out1_PixelClkGen_1 rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 0.897ns (26.634%)  route 2.471ns (73.366%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.289 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.704    -0.836    clk_out1
    SLICE_X88Y119        FDRE                                         r  v_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y119        FDRE (Prop_fdre_C_Q)         0.478    -0.358 r  v_counter_reg[3]/Q
                         net (fo=6, routed)           0.835     0.477    v_counter_reg__0[3]
    SLICE_X87Y119        LUT6 (Prop_lut6_I0_O)        0.295     0.772 r  v_counter[9]_i_3/O
                         net (fo=1, routed)           1.091     1.864    v_counter[9]_i_3_n_0
    SLICE_X88Y119        LUT6 (Prop_lut6_I0_O)        0.124     1.988 r  v_counter[9]_i_1/O
                         net (fo=10, routed)          0.544     2.532    v_counter0
    SLICE_X87Y119        FDRE                                         r  v_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.585    38.289    clk_out1
    SLICE_X87Y119        FDRE                                         r  v_counter_reg[5]/C
                         clock pessimism              0.576    38.865    
                         clock uncertainty           -0.148    38.717    
    SLICE_X87Y119        FDRE (Setup_fdre_C_R)       -0.429    38.288    v_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.288    
                         arrival time                          -2.532    
  -------------------------------------------------------------------
                         slack                                 35.756    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 h_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            h_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PixelClkGen_1 rise@0.000ns - clk_out1_PixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.111%)  route 0.185ns (49.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.592    -0.572    clk_out1
    SLICE_X86Y120        FDRE                                         r  h_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  h_counter_reg[6]/Q
                         net (fo=7, routed)           0.185    -0.246    h_counter_reg__0[6]
    SLICE_X88Y120        LUT6 (Prop_lut6_I3_O)        0.045    -0.201 r  h_counter[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.201    plusOp[9]
    SLICE_X88Y120        FDRE                                         r  h_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.861    -0.811    clk_out1
    SLICE_X88Y120        FDRE                                         r  h_counter_reg[9]/C
                         clock pessimism              0.253    -0.558    
    SLICE_X88Y120        FDRE (Hold_fdre_C_D)         0.120    -0.438    h_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 h_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            h_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PixelClkGen_1 rise@0.000ns - clk_out1_PixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.050%)  route 0.146ns (43.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.593    -0.571    clk_out1
    SLICE_X86Y119        FDRE                                         r  h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  h_counter_reg[4]/Q
                         net (fo=4, routed)           0.146    -0.284    h_counter_reg__0[4]
    SLICE_X86Y119        LUT6 (Prop_lut6_I0_O)        0.045    -0.239 r  h_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    plusOp[5]
    SLICE_X86Y119        FDRE                                         r  h_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.862    -0.810    clk_out1
    SLICE_X86Y119        FDRE                                         r  h_counter_reg[5]/C
                         clock pessimism              0.239    -0.571    
    SLICE_X86Y119        FDRE (Hold_fdre_C_D)         0.092    -0.479    h_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 v_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PixelClkGen_1 rise@0.000ns - clk_out1_PixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.226ns (65.814%)  route 0.117ns (34.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.594    -0.570    clk_out1
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_fdre_C_Q)         0.128    -0.442 r  v_counter_reg[8]/Q
                         net (fo=4, routed)           0.117    -0.325    v_counter_reg__0[8]
    SLICE_X87Y118        LUT6 (Prop_lut6_I3_O)        0.098    -0.227 r  v_counter[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.227    plusOp__0[9]
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.863    -0.809    clk_out1
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[9]/C
                         clock pessimism              0.239    -0.570    
    SLICE_X87Y118        FDRE (Hold_fdre_C_D)         0.092    -0.478    v_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 v_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PixelClkGen_1 rise@0.000ns - clk_out1_PixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.594    -0.570    clk_out1
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  v_counter_reg[0]/Q
                         net (fo=8, routed)           0.180    -0.249    v_counter_reg__0[0]
    SLICE_X87Y118        LUT2 (Prop_lut2_I0_O)        0.042    -0.207 r  v_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    plusOp__0[1]
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.863    -0.809    clk_out1
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[1]/C
                         clock pessimism              0.239    -0.570    
    SLICE_X87Y118        FDRE (Hold_fdre_C_D)         0.107    -0.463    v_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            h_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PixelClkGen_1 rise@0.000ns - clk_out1_PixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.593    -0.571    clk_out1
    SLICE_X86Y119        FDRE                                         r  h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  h_counter_reg[0]/Q
                         net (fo=7, routed)           0.185    -0.245    h_counter_reg__0[0]
    SLICE_X86Y119        LUT4 (Prop_lut4_I1_O)        0.043    -0.202 r  h_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    plusOp[3]
    SLICE_X86Y119        FDRE                                         r  h_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.862    -0.810    clk_out1
    SLICE_X86Y119        FDRE                                         r  h_counter_reg[3]/C
                         clock pessimism              0.239    -0.571    
    SLICE_X86Y119        FDRE (Hold_fdre_C_D)         0.107    -0.464    h_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 h_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            h_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PixelClkGen_1 rise@0.000ns - clk_out1_PixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.232ns (63.083%)  route 0.136ns (36.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.593    -0.571    clk_out1
    SLICE_X86Y119        FDRE                                         r  h_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y119        FDRE (Prop_fdre_C_Q)         0.128    -0.443 r  h_counter_reg[3]/Q
                         net (fo=4, routed)           0.136    -0.307    h_counter_reg__0[3]
    SLICE_X86Y119        LUT5 (Prop_lut5_I0_O)        0.104    -0.203 r  h_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    plusOp[4]
    SLICE_X86Y119        FDRE                                         r  h_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.862    -0.810    clk_out1
    SLICE_X86Y119        FDRE                                         r  h_counter_reg[4]/C
                         clock pessimism              0.239    -0.571    
    SLICE_X86Y119        FDRE (Hold_fdre_C_D)         0.102    -0.469    h_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            h_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PixelClkGen_1 rise@0.000ns - clk_out1_PixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.593    -0.571    clk_out1
    SLICE_X86Y119        FDRE                                         r  h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  h_counter_reg[0]/Q
                         net (fo=7, routed)           0.196    -0.234    h_counter_reg__0[0]
    SLICE_X86Y119        LUT2 (Prop_lut2_I0_O)        0.042    -0.192 r  h_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    plusOp[1]
    SLICE_X86Y119        FDRE                                         r  h_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.862    -0.810    clk_out1
    SLICE_X86Y119        FDRE                                         r  h_counter_reg[1]/C
                         clock pessimism              0.239    -0.571    
    SLICE_X86Y119        FDRE (Hold_fdre_C_D)         0.107    -0.464    h_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 v_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PixelClkGen_1 rise@0.000ns - clk_out1_PixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.594    -0.570    clk_out1
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  v_counter_reg[0]/Q
                         net (fo=8, routed)           0.180    -0.249    v_counter_reg__0[0]
    SLICE_X87Y118        LUT1 (Prop_lut1_I0_O)        0.045    -0.204 r  v_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    plusOp__0[0]
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.863    -0.809    clk_out1
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[0]/C
                         clock pessimism              0.239    -0.570    
    SLICE_X87Y118        FDRE (Hold_fdre_C_D)         0.091    -0.479    v_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 v_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PixelClkGen_1 rise@0.000ns - clk_out1_PixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.184ns (43.512%)  route 0.239ns (56.488%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.594    -0.570    clk_out1
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  v_counter_reg[0]/Q
                         net (fo=8, routed)           0.239    -0.190    v_counter_reg__0[0]
    SLICE_X88Y119        LUT4 (Prop_lut4_I1_O)        0.043    -0.147 r  v_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    plusOp__0[3]
    SLICE_X88Y119        FDRE                                         r  v_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.862    -0.810    clk_out1
    SLICE_X88Y119        FDRE                                         r  v_counter_reg[3]/C
                         clock pessimism              0.253    -0.557    
    SLICE_X88Y119        FDRE (Hold_fdre_C_D)         0.131    -0.426    v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            h_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PixelClkGen_1 rise@0.000ns - clk_out1_PixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.146%)  route 0.185ns (49.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.593    -0.571    clk_out1
    SLICE_X86Y119        FDRE                                         r  h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  h_counter_reg[0]/Q
                         net (fo=7, routed)           0.185    -0.245    h_counter_reg__0[0]
    SLICE_X86Y119        LUT3 (Prop_lut3_I1_O)        0.045    -0.200 r  h_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    plusOp[2]
    SLICE_X86Y119        FDRE                                         r  h_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.862    -0.810    clk_out1
    SLICE_X86Y119        FDRE                                         r  h_counter_reg[2]/C
                         clock pessimism              0.239    -0.571    
    SLICE_X86Y119        FDRE (Hold_fdre_C_D)         0.092    -0.479    h_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_PixelClkGen_1
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y16   Inst_PixelClkGen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X1Y2  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X89Y120    blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X89Y120    blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X89Y120    blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X89Y120    blue_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X89Y120    green_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X89Y120    green_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X89Y120    green_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X89Y120    green_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y2  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X86Y123    h_sync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X87Y123    v_sync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X86Y119    h_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X86Y119    h_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X86Y119    h_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X86Y119    h_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X86Y119    h_counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X86Y119    h_counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X89Y119    red_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X89Y119    red_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X89Y120    blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X89Y120    blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X89Y120    blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X89Y120    blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X89Y120    green_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X89Y120    green_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X89Y120    green_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X89Y120    green_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X86Y119    h_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X86Y119    h_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PixelClkGen_1
  To Clock:  clkfbout_PixelClkGen_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PixelClkGen_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Inst_PixelClkGen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   Inst_PixelClkGen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PixelClkGen_1
  To Clock:  clk_out1_PixelClkGen

Setup :            0  Failing Endpoints,  Worst Slack       35.528ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.528ns  (required time - arrival time)
  Source:                 v_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_sync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_PixelClkGen rise@39.725ns - clk_out1_PixelClkGen_1 rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 0.956ns (26.731%)  route 2.620ns (73.269%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 38.285 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.704    -0.836    clk_out1
    SLICE_X87Y119        FDRE                                         r  v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y119        FDRE (Prop_fdre_C_Q)         0.456    -0.380 r  v_counter_reg[5]/Q
                         net (fo=7, routed)           1.138     0.758    v_counter_reg__0[5]
    SLICE_X88Y119        LUT4 (Prop_lut4_I1_O)        0.152     0.910 f  red[3]_i_2/O
                         net (fo=2, routed)           0.809     1.719    red[3]_i_2_n_0
    SLICE_X87Y119        LUT6 (Prop_lut6_I5_O)        0.348     2.067 r  v_sync_i_1/O
                         net (fo=1, routed)           0.674     2.740    v_sync0
    SLICE_X87Y123        FDRE                                         r  v_sync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.581    38.285    clk_out1
    SLICE_X87Y123        FDRE                                         r  v_sync_reg/C
                         clock pessimism              0.576    38.861    
                         clock uncertainty           -0.164    38.697    
    SLICE_X87Y123        FDRE (Setup_fdre_C_R)       -0.429    38.268    v_sync_reg
  -------------------------------------------------------------------
                         required time                         38.268    
                         arrival time                          -2.740    
  -------------------------------------------------------------------
                         slack                                 35.528    

Slack (MET) :             35.567ns  (required time - arrival time)
  Source:                 v_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_PixelClkGen rise@39.725ns - clk_out1_PixelClkGen_1 rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 0.842ns (24.438%)  route 2.603ns (75.562%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.289 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.705    -0.835    clk_out1
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_fdre_C_Q)         0.419    -0.416 f  v_counter_reg[1]/Q
                         net (fo=8, routed)           0.867     0.451    v_counter_reg__0[1]
    SLICE_X87Y119        LUT6 (Prop_lut6_I3_O)        0.299     0.750 r  v_counter[9]_i_3/O
                         net (fo=1, routed)           1.091     1.841    v_counter[9]_i_3_n_0
    SLICE_X88Y119        LUT6 (Prop_lut6_I0_O)        0.124     1.965 r  v_counter[9]_i_1/O
                         net (fo=10, routed)          0.645     2.610    v_counter0
    SLICE_X88Y119        FDRE                                         r  v_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.585    38.289    clk_out1
    SLICE_X88Y119        FDRE                                         r  v_counter_reg[2]/C
                         clock pessimism              0.576    38.865    
                         clock uncertainty           -0.164    38.701    
    SLICE_X88Y119        FDRE (Setup_fdre_C_R)       -0.524    38.177    v_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.177    
                         arrival time                          -2.610    
  -------------------------------------------------------------------
                         slack                                 35.567    

Slack (MET) :             35.567ns  (required time - arrival time)
  Source:                 v_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_PixelClkGen rise@39.725ns - clk_out1_PixelClkGen_1 rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 0.842ns (24.438%)  route 2.603ns (75.562%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.289 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.705    -0.835    clk_out1
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_fdre_C_Q)         0.419    -0.416 f  v_counter_reg[1]/Q
                         net (fo=8, routed)           0.867     0.451    v_counter_reg__0[1]
    SLICE_X87Y119        LUT6 (Prop_lut6_I3_O)        0.299     0.750 r  v_counter[9]_i_3/O
                         net (fo=1, routed)           1.091     1.841    v_counter[9]_i_3_n_0
    SLICE_X88Y119        LUT6 (Prop_lut6_I0_O)        0.124     1.965 r  v_counter[9]_i_1/O
                         net (fo=10, routed)          0.645     2.610    v_counter0
    SLICE_X88Y119        FDRE                                         r  v_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.585    38.289    clk_out1
    SLICE_X88Y119        FDRE                                         r  v_counter_reg[3]/C
                         clock pessimism              0.576    38.865    
                         clock uncertainty           -0.164    38.701    
    SLICE_X88Y119        FDRE (Setup_fdre_C_R)       -0.524    38.177    v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.177    
                         arrival time                          -2.610    
  -------------------------------------------------------------------
                         slack                                 35.567    

Slack (MET) :             35.727ns  (required time - arrival time)
  Source:                 v_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_PixelClkGen rise@39.725ns - clk_out1_PixelClkGen_1 rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.897ns (26.523%)  route 2.485ns (73.477%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.290 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.704    -0.836    clk_out1
    SLICE_X88Y119        FDRE                                         r  v_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y119        FDRE (Prop_fdre_C_Q)         0.478    -0.358 r  v_counter_reg[3]/Q
                         net (fo=6, routed)           0.835     0.477    v_counter_reg__0[3]
    SLICE_X87Y119        LUT6 (Prop_lut6_I0_O)        0.295     0.772 r  v_counter[9]_i_3/O
                         net (fo=1, routed)           1.091     1.864    v_counter[9]_i_3_n_0
    SLICE_X88Y119        LUT6 (Prop_lut6_I0_O)        0.124     1.988 r  v_counter[9]_i_1/O
                         net (fo=10, routed)          0.558     2.546    v_counter0
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.586    38.290    clk_out1
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[0]/C
                         clock pessimism              0.576    38.866    
                         clock uncertainty           -0.164    38.702    
    SLICE_X87Y118        FDRE (Setup_fdre_C_R)       -0.429    38.273    v_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.273    
                         arrival time                          -2.546    
  -------------------------------------------------------------------
                         slack                                 35.727    

Slack (MET) :             35.727ns  (required time - arrival time)
  Source:                 v_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_PixelClkGen rise@39.725ns - clk_out1_PixelClkGen_1 rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.897ns (26.523%)  route 2.485ns (73.477%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.290 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.704    -0.836    clk_out1
    SLICE_X88Y119        FDRE                                         r  v_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y119        FDRE (Prop_fdre_C_Q)         0.478    -0.358 r  v_counter_reg[3]/Q
                         net (fo=6, routed)           0.835     0.477    v_counter_reg__0[3]
    SLICE_X87Y119        LUT6 (Prop_lut6_I0_O)        0.295     0.772 r  v_counter[9]_i_3/O
                         net (fo=1, routed)           1.091     1.864    v_counter[9]_i_3_n_0
    SLICE_X88Y119        LUT6 (Prop_lut6_I0_O)        0.124     1.988 r  v_counter[9]_i_1/O
                         net (fo=10, routed)          0.558     2.546    v_counter0
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.586    38.290    clk_out1
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[1]/C
                         clock pessimism              0.576    38.866    
                         clock uncertainty           -0.164    38.702    
    SLICE_X87Y118        FDRE (Setup_fdre_C_R)       -0.429    38.273    v_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.273    
                         arrival time                          -2.546    
  -------------------------------------------------------------------
                         slack                                 35.727    

Slack (MET) :             35.727ns  (required time - arrival time)
  Source:                 v_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_PixelClkGen rise@39.725ns - clk_out1_PixelClkGen_1 rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.897ns (26.523%)  route 2.485ns (73.477%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.290 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.704    -0.836    clk_out1
    SLICE_X88Y119        FDRE                                         r  v_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y119        FDRE (Prop_fdre_C_Q)         0.478    -0.358 r  v_counter_reg[3]/Q
                         net (fo=6, routed)           0.835     0.477    v_counter_reg__0[3]
    SLICE_X87Y119        LUT6 (Prop_lut6_I0_O)        0.295     0.772 r  v_counter[9]_i_3/O
                         net (fo=1, routed)           1.091     1.864    v_counter[9]_i_3_n_0
    SLICE_X88Y119        LUT6 (Prop_lut6_I0_O)        0.124     1.988 r  v_counter[9]_i_1/O
                         net (fo=10, routed)          0.558     2.546    v_counter0
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.586    38.290    clk_out1
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[7]/C
                         clock pessimism              0.576    38.866    
                         clock uncertainty           -0.164    38.702    
    SLICE_X87Y118        FDRE (Setup_fdre_C_R)       -0.429    38.273    v_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.273    
                         arrival time                          -2.546    
  -------------------------------------------------------------------
                         slack                                 35.727    

Slack (MET) :             35.727ns  (required time - arrival time)
  Source:                 v_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_PixelClkGen rise@39.725ns - clk_out1_PixelClkGen_1 rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.897ns (26.523%)  route 2.485ns (73.477%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.290 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.704    -0.836    clk_out1
    SLICE_X88Y119        FDRE                                         r  v_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y119        FDRE (Prop_fdre_C_Q)         0.478    -0.358 r  v_counter_reg[3]/Q
                         net (fo=6, routed)           0.835     0.477    v_counter_reg__0[3]
    SLICE_X87Y119        LUT6 (Prop_lut6_I0_O)        0.295     0.772 r  v_counter[9]_i_3/O
                         net (fo=1, routed)           1.091     1.864    v_counter[9]_i_3_n_0
    SLICE_X88Y119        LUT6 (Prop_lut6_I0_O)        0.124     1.988 r  v_counter[9]_i_1/O
                         net (fo=10, routed)          0.558     2.546    v_counter0
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.586    38.290    clk_out1
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[8]/C
                         clock pessimism              0.576    38.866    
                         clock uncertainty           -0.164    38.702    
    SLICE_X87Y118        FDRE (Setup_fdre_C_R)       -0.429    38.273    v_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.273    
                         arrival time                          -2.546    
  -------------------------------------------------------------------
                         slack                                 35.727    

Slack (MET) :             35.727ns  (required time - arrival time)
  Source:                 v_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_PixelClkGen rise@39.725ns - clk_out1_PixelClkGen_1 rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.897ns (26.523%)  route 2.485ns (73.477%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.290 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.704    -0.836    clk_out1
    SLICE_X88Y119        FDRE                                         r  v_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y119        FDRE (Prop_fdre_C_Q)         0.478    -0.358 r  v_counter_reg[3]/Q
                         net (fo=6, routed)           0.835     0.477    v_counter_reg__0[3]
    SLICE_X87Y119        LUT6 (Prop_lut6_I0_O)        0.295     0.772 r  v_counter[9]_i_3/O
                         net (fo=1, routed)           1.091     1.864    v_counter[9]_i_3_n_0
    SLICE_X88Y119        LUT6 (Prop_lut6_I0_O)        0.124     1.988 r  v_counter[9]_i_1/O
                         net (fo=10, routed)          0.558     2.546    v_counter0
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.586    38.290    clk_out1
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[9]/C
                         clock pessimism              0.576    38.866    
                         clock uncertainty           -0.164    38.702    
    SLICE_X87Y118        FDRE (Setup_fdre_C_R)       -0.429    38.273    v_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.273    
                         arrival time                          -2.546    
  -------------------------------------------------------------------
                         slack                                 35.727    

Slack (MET) :             35.740ns  (required time - arrival time)
  Source:                 v_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_PixelClkGen rise@39.725ns - clk_out1_PixelClkGen_1 rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 0.897ns (26.634%)  route 2.471ns (73.366%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.289 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.704    -0.836    clk_out1
    SLICE_X88Y119        FDRE                                         r  v_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y119        FDRE (Prop_fdre_C_Q)         0.478    -0.358 r  v_counter_reg[3]/Q
                         net (fo=6, routed)           0.835     0.477    v_counter_reg__0[3]
    SLICE_X87Y119        LUT6 (Prop_lut6_I0_O)        0.295     0.772 r  v_counter[9]_i_3/O
                         net (fo=1, routed)           1.091     1.864    v_counter[9]_i_3_n_0
    SLICE_X88Y119        LUT6 (Prop_lut6_I0_O)        0.124     1.988 r  v_counter[9]_i_1/O
                         net (fo=10, routed)          0.544     2.532    v_counter0
    SLICE_X87Y119        FDRE                                         r  v_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.585    38.289    clk_out1
    SLICE_X87Y119        FDRE                                         r  v_counter_reg[4]/C
                         clock pessimism              0.576    38.865    
                         clock uncertainty           -0.164    38.701    
    SLICE_X87Y119        FDRE (Setup_fdre_C_R)       -0.429    38.272    v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.272    
                         arrival time                          -2.532    
  -------------------------------------------------------------------
                         slack                                 35.740    

Slack (MET) :             35.740ns  (required time - arrival time)
  Source:                 v_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_PixelClkGen rise@39.725ns - clk_out1_PixelClkGen_1 rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 0.897ns (26.634%)  route 2.471ns (73.366%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.289 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.704    -0.836    clk_out1
    SLICE_X88Y119        FDRE                                         r  v_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y119        FDRE (Prop_fdre_C_Q)         0.478    -0.358 r  v_counter_reg[3]/Q
                         net (fo=6, routed)           0.835     0.477    v_counter_reg__0[3]
    SLICE_X87Y119        LUT6 (Prop_lut6_I0_O)        0.295     0.772 r  v_counter[9]_i_3/O
                         net (fo=1, routed)           1.091     1.864    v_counter[9]_i_3_n_0
    SLICE_X88Y119        LUT6 (Prop_lut6_I0_O)        0.124     1.988 r  v_counter[9]_i_1/O
                         net (fo=10, routed)          0.544     2.532    v_counter0
    SLICE_X87Y119        FDRE                                         r  v_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.585    38.289    clk_out1
    SLICE_X87Y119        FDRE                                         r  v_counter_reg[5]/C
                         clock pessimism              0.576    38.865    
                         clock uncertainty           -0.164    38.701    
    SLICE_X87Y119        FDRE (Setup_fdre_C_R)       -0.429    38.272    v_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.272    
                         arrival time                          -2.532    
  -------------------------------------------------------------------
                         slack                                 35.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 h_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            h_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PixelClkGen rise@0.000ns - clk_out1_PixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.111%)  route 0.185ns (49.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.592    -0.572    clk_out1
    SLICE_X86Y120        FDRE                                         r  h_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  h_counter_reg[6]/Q
                         net (fo=7, routed)           0.185    -0.246    h_counter_reg__0[6]
    SLICE_X88Y120        LUT6 (Prop_lut6_I3_O)        0.045    -0.201 r  h_counter[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.201    plusOp[9]
    SLICE_X88Y120        FDRE                                         r  h_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.861    -0.811    clk_out1
    SLICE_X88Y120        FDRE                                         r  h_counter_reg[9]/C
                         clock pessimism              0.253    -0.558    
                         clock uncertainty            0.164    -0.394    
    SLICE_X88Y120        FDRE (Hold_fdre_C_D)         0.120    -0.274    h_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 h_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            h_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PixelClkGen rise@0.000ns - clk_out1_PixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.050%)  route 0.146ns (43.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.593    -0.571    clk_out1
    SLICE_X86Y119        FDRE                                         r  h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  h_counter_reg[4]/Q
                         net (fo=4, routed)           0.146    -0.284    h_counter_reg__0[4]
    SLICE_X86Y119        LUT6 (Prop_lut6_I0_O)        0.045    -0.239 r  h_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    plusOp[5]
    SLICE_X86Y119        FDRE                                         r  h_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.862    -0.810    clk_out1
    SLICE_X86Y119        FDRE                                         r  h_counter_reg[5]/C
                         clock pessimism              0.239    -0.571    
                         clock uncertainty            0.164    -0.407    
    SLICE_X86Y119        FDRE (Hold_fdre_C_D)         0.092    -0.315    h_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 v_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PixelClkGen rise@0.000ns - clk_out1_PixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.226ns (65.814%)  route 0.117ns (34.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.594    -0.570    clk_out1
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_fdre_C_Q)         0.128    -0.442 r  v_counter_reg[8]/Q
                         net (fo=4, routed)           0.117    -0.325    v_counter_reg__0[8]
    SLICE_X87Y118        LUT6 (Prop_lut6_I3_O)        0.098    -0.227 r  v_counter[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.227    plusOp__0[9]
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.863    -0.809    clk_out1
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[9]/C
                         clock pessimism              0.239    -0.570    
                         clock uncertainty            0.164    -0.406    
    SLICE_X87Y118        FDRE (Hold_fdre_C_D)         0.092    -0.314    v_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 v_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PixelClkGen rise@0.000ns - clk_out1_PixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.594    -0.570    clk_out1
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  v_counter_reg[0]/Q
                         net (fo=8, routed)           0.180    -0.249    v_counter_reg__0[0]
    SLICE_X87Y118        LUT2 (Prop_lut2_I0_O)        0.042    -0.207 r  v_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    plusOp__0[1]
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.863    -0.809    clk_out1
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[1]/C
                         clock pessimism              0.239    -0.570    
                         clock uncertainty            0.164    -0.406    
    SLICE_X87Y118        FDRE (Hold_fdre_C_D)         0.107    -0.299    v_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            h_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PixelClkGen rise@0.000ns - clk_out1_PixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.593    -0.571    clk_out1
    SLICE_X86Y119        FDRE                                         r  h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  h_counter_reg[0]/Q
                         net (fo=7, routed)           0.185    -0.245    h_counter_reg__0[0]
    SLICE_X86Y119        LUT4 (Prop_lut4_I1_O)        0.043    -0.202 r  h_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    plusOp[3]
    SLICE_X86Y119        FDRE                                         r  h_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.862    -0.810    clk_out1
    SLICE_X86Y119        FDRE                                         r  h_counter_reg[3]/C
                         clock pessimism              0.239    -0.571    
                         clock uncertainty            0.164    -0.407    
    SLICE_X86Y119        FDRE (Hold_fdre_C_D)         0.107    -0.300    h_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 h_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            h_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PixelClkGen rise@0.000ns - clk_out1_PixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.232ns (63.083%)  route 0.136ns (36.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.593    -0.571    clk_out1
    SLICE_X86Y119        FDRE                                         r  h_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y119        FDRE (Prop_fdre_C_Q)         0.128    -0.443 r  h_counter_reg[3]/Q
                         net (fo=4, routed)           0.136    -0.307    h_counter_reg__0[3]
    SLICE_X86Y119        LUT5 (Prop_lut5_I0_O)        0.104    -0.203 r  h_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    plusOp[4]
    SLICE_X86Y119        FDRE                                         r  h_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.862    -0.810    clk_out1
    SLICE_X86Y119        FDRE                                         r  h_counter_reg[4]/C
                         clock pessimism              0.239    -0.571    
                         clock uncertainty            0.164    -0.407    
    SLICE_X86Y119        FDRE (Hold_fdre_C_D)         0.102    -0.305    h_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            h_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PixelClkGen rise@0.000ns - clk_out1_PixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.593    -0.571    clk_out1
    SLICE_X86Y119        FDRE                                         r  h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  h_counter_reg[0]/Q
                         net (fo=7, routed)           0.196    -0.234    h_counter_reg__0[0]
    SLICE_X86Y119        LUT2 (Prop_lut2_I0_O)        0.042    -0.192 r  h_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    plusOp[1]
    SLICE_X86Y119        FDRE                                         r  h_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.862    -0.810    clk_out1
    SLICE_X86Y119        FDRE                                         r  h_counter_reg[1]/C
                         clock pessimism              0.239    -0.571    
                         clock uncertainty            0.164    -0.407    
    SLICE_X86Y119        FDRE (Hold_fdre_C_D)         0.107    -0.300    h_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 v_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PixelClkGen rise@0.000ns - clk_out1_PixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.594    -0.570    clk_out1
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  v_counter_reg[0]/Q
                         net (fo=8, routed)           0.180    -0.249    v_counter_reg__0[0]
    SLICE_X87Y118        LUT1 (Prop_lut1_I0_O)        0.045    -0.204 r  v_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    plusOp__0[0]
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.863    -0.809    clk_out1
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[0]/C
                         clock pessimism              0.239    -0.570    
                         clock uncertainty            0.164    -0.406    
    SLICE_X87Y118        FDRE (Hold_fdre_C_D)         0.091    -0.315    v_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 v_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PixelClkGen rise@0.000ns - clk_out1_PixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.184ns (43.512%)  route 0.239ns (56.488%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.594    -0.570    clk_out1
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  v_counter_reg[0]/Q
                         net (fo=8, routed)           0.239    -0.190    v_counter_reg__0[0]
    SLICE_X88Y119        LUT4 (Prop_lut4_I1_O)        0.043    -0.147 r  v_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    plusOp__0[3]
    SLICE_X88Y119        FDRE                                         r  v_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.862    -0.810    clk_out1
    SLICE_X88Y119        FDRE                                         r  v_counter_reg[3]/C
                         clock pessimism              0.253    -0.557    
                         clock uncertainty            0.164    -0.393    
    SLICE_X88Y119        FDRE (Hold_fdre_C_D)         0.131    -0.262    v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            h_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PixelClkGen rise@0.000ns - clk_out1_PixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.146%)  route 0.185ns (49.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.593    -0.571    clk_out1
    SLICE_X86Y119        FDRE                                         r  h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  h_counter_reg[0]/Q
                         net (fo=7, routed)           0.185    -0.245    h_counter_reg__0[0]
    SLICE_X86Y119        LUT3 (Prop_lut3_I1_O)        0.045    -0.200 r  h_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    plusOp[2]
    SLICE_X86Y119        FDRE                                         r  h_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.862    -0.810    clk_out1
    SLICE_X86Y119        FDRE                                         r  h_counter_reg[2]/C
                         clock pessimism              0.239    -0.571    
                         clock uncertainty            0.164    -0.407    
    SLICE_X86Y119        FDRE (Hold_fdre_C_D)         0.092    -0.315    h_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.115    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PixelClkGen
  To Clock:  clk_out1_PixelClkGen_1

Setup :            0  Failing Endpoints,  Worst Slack       35.528ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.528ns  (required time - arrival time)
  Source:                 v_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_sync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_PixelClkGen_1 rise@39.725ns - clk_out1_PixelClkGen rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 0.956ns (26.731%)  route 2.620ns (73.269%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 38.285 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.704    -0.836    clk_out1
    SLICE_X87Y119        FDRE                                         r  v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y119        FDRE (Prop_fdre_C_Q)         0.456    -0.380 r  v_counter_reg[5]/Q
                         net (fo=7, routed)           1.138     0.758    v_counter_reg__0[5]
    SLICE_X88Y119        LUT4 (Prop_lut4_I1_O)        0.152     0.910 f  red[3]_i_2/O
                         net (fo=2, routed)           0.809     1.719    red[3]_i_2_n_0
    SLICE_X87Y119        LUT6 (Prop_lut6_I5_O)        0.348     2.067 r  v_sync_i_1/O
                         net (fo=1, routed)           0.674     2.740    v_sync0
    SLICE_X87Y123        FDRE                                         r  v_sync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.581    38.285    clk_out1
    SLICE_X87Y123        FDRE                                         r  v_sync_reg/C
                         clock pessimism              0.576    38.861    
                         clock uncertainty           -0.164    38.697    
    SLICE_X87Y123        FDRE (Setup_fdre_C_R)       -0.429    38.268    v_sync_reg
  -------------------------------------------------------------------
                         required time                         38.268    
                         arrival time                          -2.740    
  -------------------------------------------------------------------
                         slack                                 35.528    

Slack (MET) :             35.567ns  (required time - arrival time)
  Source:                 v_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_PixelClkGen_1 rise@39.725ns - clk_out1_PixelClkGen rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 0.842ns (24.438%)  route 2.603ns (75.562%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.289 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.705    -0.835    clk_out1
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_fdre_C_Q)         0.419    -0.416 f  v_counter_reg[1]/Q
                         net (fo=8, routed)           0.867     0.451    v_counter_reg__0[1]
    SLICE_X87Y119        LUT6 (Prop_lut6_I3_O)        0.299     0.750 r  v_counter[9]_i_3/O
                         net (fo=1, routed)           1.091     1.841    v_counter[9]_i_3_n_0
    SLICE_X88Y119        LUT6 (Prop_lut6_I0_O)        0.124     1.965 r  v_counter[9]_i_1/O
                         net (fo=10, routed)          0.645     2.610    v_counter0
    SLICE_X88Y119        FDRE                                         r  v_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.585    38.289    clk_out1
    SLICE_X88Y119        FDRE                                         r  v_counter_reg[2]/C
                         clock pessimism              0.576    38.865    
                         clock uncertainty           -0.164    38.701    
    SLICE_X88Y119        FDRE (Setup_fdre_C_R)       -0.524    38.177    v_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.177    
                         arrival time                          -2.610    
  -------------------------------------------------------------------
                         slack                                 35.567    

Slack (MET) :             35.567ns  (required time - arrival time)
  Source:                 v_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_PixelClkGen_1 rise@39.725ns - clk_out1_PixelClkGen rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 0.842ns (24.438%)  route 2.603ns (75.562%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.289 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.705    -0.835    clk_out1
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_fdre_C_Q)         0.419    -0.416 f  v_counter_reg[1]/Q
                         net (fo=8, routed)           0.867     0.451    v_counter_reg__0[1]
    SLICE_X87Y119        LUT6 (Prop_lut6_I3_O)        0.299     0.750 r  v_counter[9]_i_3/O
                         net (fo=1, routed)           1.091     1.841    v_counter[9]_i_3_n_0
    SLICE_X88Y119        LUT6 (Prop_lut6_I0_O)        0.124     1.965 r  v_counter[9]_i_1/O
                         net (fo=10, routed)          0.645     2.610    v_counter0
    SLICE_X88Y119        FDRE                                         r  v_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.585    38.289    clk_out1
    SLICE_X88Y119        FDRE                                         r  v_counter_reg[3]/C
                         clock pessimism              0.576    38.865    
                         clock uncertainty           -0.164    38.701    
    SLICE_X88Y119        FDRE (Setup_fdre_C_R)       -0.524    38.177    v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.177    
                         arrival time                          -2.610    
  -------------------------------------------------------------------
                         slack                                 35.567    

Slack (MET) :             35.727ns  (required time - arrival time)
  Source:                 v_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_PixelClkGen_1 rise@39.725ns - clk_out1_PixelClkGen rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.897ns (26.523%)  route 2.485ns (73.477%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.290 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.704    -0.836    clk_out1
    SLICE_X88Y119        FDRE                                         r  v_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y119        FDRE (Prop_fdre_C_Q)         0.478    -0.358 r  v_counter_reg[3]/Q
                         net (fo=6, routed)           0.835     0.477    v_counter_reg__0[3]
    SLICE_X87Y119        LUT6 (Prop_lut6_I0_O)        0.295     0.772 r  v_counter[9]_i_3/O
                         net (fo=1, routed)           1.091     1.864    v_counter[9]_i_3_n_0
    SLICE_X88Y119        LUT6 (Prop_lut6_I0_O)        0.124     1.988 r  v_counter[9]_i_1/O
                         net (fo=10, routed)          0.558     2.546    v_counter0
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.586    38.290    clk_out1
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[0]/C
                         clock pessimism              0.576    38.866    
                         clock uncertainty           -0.164    38.702    
    SLICE_X87Y118        FDRE (Setup_fdre_C_R)       -0.429    38.273    v_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.273    
                         arrival time                          -2.546    
  -------------------------------------------------------------------
                         slack                                 35.727    

Slack (MET) :             35.727ns  (required time - arrival time)
  Source:                 v_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_PixelClkGen_1 rise@39.725ns - clk_out1_PixelClkGen rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.897ns (26.523%)  route 2.485ns (73.477%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.290 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.704    -0.836    clk_out1
    SLICE_X88Y119        FDRE                                         r  v_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y119        FDRE (Prop_fdre_C_Q)         0.478    -0.358 r  v_counter_reg[3]/Q
                         net (fo=6, routed)           0.835     0.477    v_counter_reg__0[3]
    SLICE_X87Y119        LUT6 (Prop_lut6_I0_O)        0.295     0.772 r  v_counter[9]_i_3/O
                         net (fo=1, routed)           1.091     1.864    v_counter[9]_i_3_n_0
    SLICE_X88Y119        LUT6 (Prop_lut6_I0_O)        0.124     1.988 r  v_counter[9]_i_1/O
                         net (fo=10, routed)          0.558     2.546    v_counter0
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.586    38.290    clk_out1
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[1]/C
                         clock pessimism              0.576    38.866    
                         clock uncertainty           -0.164    38.702    
    SLICE_X87Y118        FDRE (Setup_fdre_C_R)       -0.429    38.273    v_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.273    
                         arrival time                          -2.546    
  -------------------------------------------------------------------
                         slack                                 35.727    

Slack (MET) :             35.727ns  (required time - arrival time)
  Source:                 v_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_PixelClkGen_1 rise@39.725ns - clk_out1_PixelClkGen rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.897ns (26.523%)  route 2.485ns (73.477%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.290 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.704    -0.836    clk_out1
    SLICE_X88Y119        FDRE                                         r  v_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y119        FDRE (Prop_fdre_C_Q)         0.478    -0.358 r  v_counter_reg[3]/Q
                         net (fo=6, routed)           0.835     0.477    v_counter_reg__0[3]
    SLICE_X87Y119        LUT6 (Prop_lut6_I0_O)        0.295     0.772 r  v_counter[9]_i_3/O
                         net (fo=1, routed)           1.091     1.864    v_counter[9]_i_3_n_0
    SLICE_X88Y119        LUT6 (Prop_lut6_I0_O)        0.124     1.988 r  v_counter[9]_i_1/O
                         net (fo=10, routed)          0.558     2.546    v_counter0
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.586    38.290    clk_out1
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[7]/C
                         clock pessimism              0.576    38.866    
                         clock uncertainty           -0.164    38.702    
    SLICE_X87Y118        FDRE (Setup_fdre_C_R)       -0.429    38.273    v_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.273    
                         arrival time                          -2.546    
  -------------------------------------------------------------------
                         slack                                 35.727    

Slack (MET) :             35.727ns  (required time - arrival time)
  Source:                 v_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_PixelClkGen_1 rise@39.725ns - clk_out1_PixelClkGen rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.897ns (26.523%)  route 2.485ns (73.477%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.290 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.704    -0.836    clk_out1
    SLICE_X88Y119        FDRE                                         r  v_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y119        FDRE (Prop_fdre_C_Q)         0.478    -0.358 r  v_counter_reg[3]/Q
                         net (fo=6, routed)           0.835     0.477    v_counter_reg__0[3]
    SLICE_X87Y119        LUT6 (Prop_lut6_I0_O)        0.295     0.772 r  v_counter[9]_i_3/O
                         net (fo=1, routed)           1.091     1.864    v_counter[9]_i_3_n_0
    SLICE_X88Y119        LUT6 (Prop_lut6_I0_O)        0.124     1.988 r  v_counter[9]_i_1/O
                         net (fo=10, routed)          0.558     2.546    v_counter0
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.586    38.290    clk_out1
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[8]/C
                         clock pessimism              0.576    38.866    
                         clock uncertainty           -0.164    38.702    
    SLICE_X87Y118        FDRE (Setup_fdre_C_R)       -0.429    38.273    v_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.273    
                         arrival time                          -2.546    
  -------------------------------------------------------------------
                         slack                                 35.727    

Slack (MET) :             35.727ns  (required time - arrival time)
  Source:                 v_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_PixelClkGen_1 rise@39.725ns - clk_out1_PixelClkGen rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.897ns (26.523%)  route 2.485ns (73.477%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 38.290 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.704    -0.836    clk_out1
    SLICE_X88Y119        FDRE                                         r  v_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y119        FDRE (Prop_fdre_C_Q)         0.478    -0.358 r  v_counter_reg[3]/Q
                         net (fo=6, routed)           0.835     0.477    v_counter_reg__0[3]
    SLICE_X87Y119        LUT6 (Prop_lut6_I0_O)        0.295     0.772 r  v_counter[9]_i_3/O
                         net (fo=1, routed)           1.091     1.864    v_counter[9]_i_3_n_0
    SLICE_X88Y119        LUT6 (Prop_lut6_I0_O)        0.124     1.988 r  v_counter[9]_i_1/O
                         net (fo=10, routed)          0.558     2.546    v_counter0
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.586    38.290    clk_out1
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[9]/C
                         clock pessimism              0.576    38.866    
                         clock uncertainty           -0.164    38.702    
    SLICE_X87Y118        FDRE (Setup_fdre_C_R)       -0.429    38.273    v_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.273    
                         arrival time                          -2.546    
  -------------------------------------------------------------------
                         slack                                 35.727    

Slack (MET) :             35.740ns  (required time - arrival time)
  Source:                 v_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_PixelClkGen_1 rise@39.725ns - clk_out1_PixelClkGen rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 0.897ns (26.634%)  route 2.471ns (73.366%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.289 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.704    -0.836    clk_out1
    SLICE_X88Y119        FDRE                                         r  v_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y119        FDRE (Prop_fdre_C_Q)         0.478    -0.358 r  v_counter_reg[3]/Q
                         net (fo=6, routed)           0.835     0.477    v_counter_reg__0[3]
    SLICE_X87Y119        LUT6 (Prop_lut6_I0_O)        0.295     0.772 r  v_counter[9]_i_3/O
                         net (fo=1, routed)           1.091     1.864    v_counter[9]_i_3_n_0
    SLICE_X88Y119        LUT6 (Prop_lut6_I0_O)        0.124     1.988 r  v_counter[9]_i_1/O
                         net (fo=10, routed)          0.544     2.532    v_counter0
    SLICE_X87Y119        FDRE                                         r  v_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.585    38.289    clk_out1
    SLICE_X87Y119        FDRE                                         r  v_counter_reg[4]/C
                         clock pessimism              0.576    38.865    
                         clock uncertainty           -0.164    38.701    
    SLICE_X87Y119        FDRE (Setup_fdre_C_R)       -0.429    38.272    v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.272    
                         arrival time                          -2.532    
  -------------------------------------------------------------------
                         slack                                 35.740    

Slack (MET) :             35.740ns  (required time - arrival time)
  Source:                 v_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_PixelClkGen_1 rise@39.725ns - clk_out1_PixelClkGen rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 0.897ns (26.634%)  route 2.471ns (73.366%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.289 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.704    -0.836    clk_out1
    SLICE_X88Y119        FDRE                                         r  v_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y119        FDRE (Prop_fdre_C_Q)         0.478    -0.358 r  v_counter_reg[3]/Q
                         net (fo=6, routed)           0.835     0.477    v_counter_reg__0[3]
    SLICE_X87Y119        LUT6 (Prop_lut6_I0_O)        0.295     0.772 r  v_counter[9]_i_3/O
                         net (fo=1, routed)           1.091     1.864    v_counter[9]_i_3_n_0
    SLICE_X88Y119        LUT6 (Prop_lut6_I0_O)        0.124     1.988 r  v_counter[9]_i_1/O
                         net (fo=10, routed)          0.544     2.532    v_counter0
    SLICE_X87Y119        FDRE                                         r  v_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          1.585    38.289    clk_out1
    SLICE_X87Y119        FDRE                                         r  v_counter_reg[5]/C
                         clock pessimism              0.576    38.865    
                         clock uncertainty           -0.164    38.701    
    SLICE_X87Y119        FDRE (Setup_fdre_C_R)       -0.429    38.272    v_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.272    
                         arrival time                          -2.532    
  -------------------------------------------------------------------
                         slack                                 35.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 h_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            h_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PixelClkGen_1 rise@0.000ns - clk_out1_PixelClkGen rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.111%)  route 0.185ns (49.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.592    -0.572    clk_out1
    SLICE_X86Y120        FDRE                                         r  h_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  h_counter_reg[6]/Q
                         net (fo=7, routed)           0.185    -0.246    h_counter_reg__0[6]
    SLICE_X88Y120        LUT6 (Prop_lut6_I3_O)        0.045    -0.201 r  h_counter[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.201    plusOp[9]
    SLICE_X88Y120        FDRE                                         r  h_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.861    -0.811    clk_out1
    SLICE_X88Y120        FDRE                                         r  h_counter_reg[9]/C
                         clock pessimism              0.253    -0.558    
                         clock uncertainty            0.164    -0.394    
    SLICE_X88Y120        FDRE (Hold_fdre_C_D)         0.120    -0.274    h_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 h_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            h_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PixelClkGen_1 rise@0.000ns - clk_out1_PixelClkGen rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.050%)  route 0.146ns (43.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.593    -0.571    clk_out1
    SLICE_X86Y119        FDRE                                         r  h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  h_counter_reg[4]/Q
                         net (fo=4, routed)           0.146    -0.284    h_counter_reg__0[4]
    SLICE_X86Y119        LUT6 (Prop_lut6_I0_O)        0.045    -0.239 r  h_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    plusOp[5]
    SLICE_X86Y119        FDRE                                         r  h_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.862    -0.810    clk_out1
    SLICE_X86Y119        FDRE                                         r  h_counter_reg[5]/C
                         clock pessimism              0.239    -0.571    
                         clock uncertainty            0.164    -0.407    
    SLICE_X86Y119        FDRE (Hold_fdre_C_D)         0.092    -0.315    h_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 v_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PixelClkGen_1 rise@0.000ns - clk_out1_PixelClkGen rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.226ns (65.814%)  route 0.117ns (34.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.594    -0.570    clk_out1
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_fdre_C_Q)         0.128    -0.442 r  v_counter_reg[8]/Q
                         net (fo=4, routed)           0.117    -0.325    v_counter_reg__0[8]
    SLICE_X87Y118        LUT6 (Prop_lut6_I3_O)        0.098    -0.227 r  v_counter[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.227    plusOp__0[9]
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.863    -0.809    clk_out1
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[9]/C
                         clock pessimism              0.239    -0.570    
                         clock uncertainty            0.164    -0.406    
    SLICE_X87Y118        FDRE (Hold_fdre_C_D)         0.092    -0.314    v_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 v_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PixelClkGen_1 rise@0.000ns - clk_out1_PixelClkGen rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.594    -0.570    clk_out1
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  v_counter_reg[0]/Q
                         net (fo=8, routed)           0.180    -0.249    v_counter_reg__0[0]
    SLICE_X87Y118        LUT2 (Prop_lut2_I0_O)        0.042    -0.207 r  v_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    plusOp__0[1]
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.863    -0.809    clk_out1
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[1]/C
                         clock pessimism              0.239    -0.570    
                         clock uncertainty            0.164    -0.406    
    SLICE_X87Y118        FDRE (Hold_fdre_C_D)         0.107    -0.299    v_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            h_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PixelClkGen_1 rise@0.000ns - clk_out1_PixelClkGen rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.593    -0.571    clk_out1
    SLICE_X86Y119        FDRE                                         r  h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  h_counter_reg[0]/Q
                         net (fo=7, routed)           0.185    -0.245    h_counter_reg__0[0]
    SLICE_X86Y119        LUT4 (Prop_lut4_I1_O)        0.043    -0.202 r  h_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    plusOp[3]
    SLICE_X86Y119        FDRE                                         r  h_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.862    -0.810    clk_out1
    SLICE_X86Y119        FDRE                                         r  h_counter_reg[3]/C
                         clock pessimism              0.239    -0.571    
                         clock uncertainty            0.164    -0.407    
    SLICE_X86Y119        FDRE (Hold_fdre_C_D)         0.107    -0.300    h_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 h_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            h_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PixelClkGen_1 rise@0.000ns - clk_out1_PixelClkGen rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.232ns (63.083%)  route 0.136ns (36.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.593    -0.571    clk_out1
    SLICE_X86Y119        FDRE                                         r  h_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y119        FDRE (Prop_fdre_C_Q)         0.128    -0.443 r  h_counter_reg[3]/Q
                         net (fo=4, routed)           0.136    -0.307    h_counter_reg__0[3]
    SLICE_X86Y119        LUT5 (Prop_lut5_I0_O)        0.104    -0.203 r  h_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    plusOp[4]
    SLICE_X86Y119        FDRE                                         r  h_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.862    -0.810    clk_out1
    SLICE_X86Y119        FDRE                                         r  h_counter_reg[4]/C
                         clock pessimism              0.239    -0.571    
                         clock uncertainty            0.164    -0.407    
    SLICE_X86Y119        FDRE (Hold_fdre_C_D)         0.102    -0.305    h_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            h_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PixelClkGen_1 rise@0.000ns - clk_out1_PixelClkGen rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.593    -0.571    clk_out1
    SLICE_X86Y119        FDRE                                         r  h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  h_counter_reg[0]/Q
                         net (fo=7, routed)           0.196    -0.234    h_counter_reg__0[0]
    SLICE_X86Y119        LUT2 (Prop_lut2_I0_O)        0.042    -0.192 r  h_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    plusOp[1]
    SLICE_X86Y119        FDRE                                         r  h_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.862    -0.810    clk_out1
    SLICE_X86Y119        FDRE                                         r  h_counter_reg[1]/C
                         clock pessimism              0.239    -0.571    
                         clock uncertainty            0.164    -0.407    
    SLICE_X86Y119        FDRE (Hold_fdre_C_D)         0.107    -0.300    h_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 v_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PixelClkGen_1 rise@0.000ns - clk_out1_PixelClkGen rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.594    -0.570    clk_out1
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  v_counter_reg[0]/Q
                         net (fo=8, routed)           0.180    -0.249    v_counter_reg__0[0]
    SLICE_X87Y118        LUT1 (Prop_lut1_I0_O)        0.045    -0.204 r  v_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    plusOp__0[0]
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.863    -0.809    clk_out1
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[0]/C
                         clock pessimism              0.239    -0.570    
                         clock uncertainty            0.164    -0.406    
    SLICE_X87Y118        FDRE (Hold_fdre_C_D)         0.091    -0.315    v_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 v_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PixelClkGen_1 rise@0.000ns - clk_out1_PixelClkGen rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.184ns (43.512%)  route 0.239ns (56.488%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.594    -0.570    clk_out1
    SLICE_X87Y118        FDRE                                         r  v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  v_counter_reg[0]/Q
                         net (fo=8, routed)           0.239    -0.190    v_counter_reg__0[0]
    SLICE_X88Y119        LUT4 (Prop_lut4_I1_O)        0.043    -0.147 r  v_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    plusOp__0[3]
    SLICE_X88Y119        FDRE                                         r  v_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.862    -0.810    clk_out1
    SLICE_X88Y119        FDRE                                         r  v_counter_reg[3]/C
                         clock pessimism              0.253    -0.557    
                         clock uncertainty            0.164    -0.393    
    SLICE_X88Y119        FDRE (Hold_fdre_C_D)         0.131    -0.262    v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            h_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_PixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PixelClkGen_1 rise@0.000ns - clk_out1_PixelClkGen rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.146%)  route 0.185ns (49.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.593    -0.571    clk_out1
    SLICE_X86Y119        FDRE                                         r  h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  h_counter_reg[0]/Q
                         net (fo=7, routed)           0.185    -0.245    h_counter_reg__0[0]
    SLICE_X86Y119        LUT3 (Prop_lut3_I1_O)        0.045    -0.200 r  h_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    plusOp[2]
    SLICE_X86Y119        FDRE                                         r  h_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_PixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_PixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_PixelClkGen/inst/clk_in1_PixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_PixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_PixelClkGen/inst/clk_out1_PixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_PixelClkGen/inst/clkout1_buf/O
                         net (fo=34, routed)          0.862    -0.810    clk_out1
    SLICE_X86Y119        FDRE                                         r  h_counter_reg[2]/C
                         clock pessimism              0.239    -0.571    
                         clock uncertainty            0.164    -0.407    
    SLICE_X86Y119        FDRE (Hold_fdre_C_D)         0.092    -0.315    h_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.115    





