TOP=top.v
SPISLAVE= spi-slave-master/Verilog/source/SPI_Slave.v

build:
	cat ${TOP} ${SPISLAVE} > main.v
	cp main.v /c/Users/matt/Downloads
