-- VHDL for IBM SMS ALD group OperationRegister
-- Title: OperationRegister
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 7/19/2020 9:59:10 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity OperationRegister is
	    Port (
		FPGA_CLK: in STD_LOGIC;
		PS_SET_OP_REG: in STD_LOGIC;
		PS_PROCESS_ROUTINE: in STD_LOGIC;
		PS_1401_MODE: in STD_LOGIC;
		MS_1401_MODE: in STD_LOGIC;
		MS_ADDRESS_SET_ROUTINE: in STD_LOGIC;
		MS_INTERRUPT_DOT_B_CYCLE: in STD_LOGIC;
		PS_B_CH_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PS_B_CH_NOT_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		MS_CONTROL_REG_DISABLE: out STD_LOGIC;
		PS_OP_REG_COM_C_BIT: out STD_LOGIC;
		PS_OP_REG_1401_C_BIT: out STD_LOGIC;
		PS_OP_REG_1401_NOT_C_BIT: out STD_LOGIC;
		PS_OP_REG_ARS_C_BIT: out STD_LOGIC;
		PS_OP_REG_ARS_NOT_C_BIT: out STD_LOGIC;
		PS_OP_REG_COM_NOT_C_BIT: out STD_LOGIC;
		PS_OP_REG_C_BIT: out STD_LOGIC;
		PS_CONTROL_REG_DISABLE: out STD_LOGIC;
		PS_OP_REG_B_BIT: out STD_LOGIC;
		MS_OP_REG_A_BIT: out STD_LOGIC;
		PS_OP_REG_A_BIT: out STD_LOGIC;
		PS_OP_REG_8_BIT: out STD_LOGIC;
		PS_OP_REG_4_BIT: out STD_LOGIC;
		PS_OP_REG_2_BIT: out STD_LOGIC;
		PS_OP_REG_1_BIT: out STD_LOGIC;
		LAMP_11C8D09: out STD_LOGIC;
		LAMP_11C8E09: out STD_LOGIC;
		LAMP_11C8F09: out STD_LOGIC;
		LAMP_11C8G09: out STD_LOGIC;
		LAMP_11C8H09: out STD_LOGIC;
		LAMP_11C8J09: out STD_LOGIC;
		LAMP_11C8K09: out STD_LOGIC;
		PS_OP_REG_NOT_BUS: out STD_LOGIC_VECTOR (5 downTo 0));
end OperationRegister;


ARCHITECTURE structural of OperationRegister is

	 signal XX_PS_OP_REG_NOT_B_BIT: STD_LOGIC;
	 signal XX_PS_OP_REG_NOT_A_BIT: STD_LOGIC;
	 signal XX_PS_OP_REG_NOT_8_BIT: STD_LOGIC;
	 signal XX_PS_OP_REG_NOT_4_BIT: STD_LOGIC;
	 signal XX_PS_OP_REG_NOT_2_BIT: STD_LOGIC;
	 signal XX_PS_OP_REG_NOT_1_BIT: STD_LOGIC;

BEGIN


	PS_OP_REG_NOT_BUS <= (
		XX_PS_OP_REG_NOT_B_BIT,
		XX_PS_OP_REG_NOT_A_BIT,
		XX_PS_OP_REG_NOT_8_BIT,
		XX_PS_OP_REG_NOT_4_BIT,
		XX_PS_OP_REG_NOT_2_BIT,
		XX_PS_OP_REG_NOT_1_BIT);

Page_13_10_01_1: ENTITY ALD_13_10_01_1_OPERATION_REGISTER_C_BIT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_1401_MODE =>
		PS_1401_MODE,
	PS_SET_OP_REG =>
		PS_SET_OP_REG,
	PS_B_CH_C_BIT =>
		PS_B_CH_BUS(7),
	PS_B_CH_NOT_C_BIT =>
		PS_B_CH_NOT_BUS(7),
	PS_PROCESS_ROUTINE =>
		PS_PROCESS_ROUTINE,
	MS_1401_MODE =>
		MS_1401_MODE,
	MS_ADDRESS_SET_ROUTINE =>
		MS_ADDRESS_SET_ROUTINE,
	MS_INTERRUPT_DOT_B_CYCLE =>
		MS_INTERRUPT_DOT_B_CYCLE,
	PS_OP_REG_COM_C_BIT =>
		PS_OP_REG_COM_C_BIT,
	PS_OP_REG_1401_C_BIT =>
		PS_OP_REG_1401_C_BIT,
	PS_OP_REG_C_BIT =>
		PS_OP_REG_C_BIT,
	PS_OP_REG_1401_NOT_C_BIT =>
		PS_OP_REG_1401_NOT_C_BIT,
	PS_OP_REG_ARS_C_BIT =>
		PS_OP_REG_ARS_C_BIT,
	PS_CONTROL_REG_DISABLE =>
		PS_CONTROL_REG_DISABLE,
	PS_OP_REG_ARS_NOT_C_BIT =>
		PS_OP_REG_ARS_NOT_C_BIT,
	MS_CONTROL_REG_DISABLE =>
		MS_CONTROL_REG_DISABLE,
	PS_OP_REG_COM_NOT_C_BIT =>
		PS_OP_REG_COM_NOT_C_BIT,
	LAMP_11C8D09 =>
		LAMP_11C8D09
	);

Page_13_10_02_1: ENTITY ALD_13_10_02_1_OPERATION_REGISTERS_A_B_8_BITS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_B_CH_NOT_B_BIT =>
		PS_B_CH_NOT_BUS(5),
	PS_B_CH_B_BIT =>
		PS_B_CH_BUS(5),
	PS_SET_OP_REG =>
		PS_SET_OP_REG,
	PS_B_CH_NOT_A_BIT =>
		PS_B_CH_NOT_BUS(4),
	PS_B_CH_A_BIT =>
		PS_B_CH_BUS(4),
	PS_B_CH_NOT_8_BIT =>
		PS_B_CH_NOT_BUS(3),
	PS_B_CH_8_BIT =>
		PS_B_CH_BUS(3),
	PS_OP_REG_B_BIT =>
		PS_OP_REG_B_BIT,
	PS_OP_REG_NOT_B_BIT =>
		XX_PS_OP_REG_NOT_B_BIT,
	MS_OP_REG_A_BIT =>
		MS_OP_REG_A_BIT,
	PS_OP_REG_A_BIT =>
		PS_OP_REG_A_BIT,
	PS_OP_REG_NOT_A_BIT =>
		XX_PS_OP_REG_NOT_A_BIT,
	PS_OP_REG_8_BIT =>
		PS_OP_REG_8_BIT,
	PS_OP_REG_NOT_8_BIT =>
		XX_PS_OP_REG_NOT_8_BIT,
	LAMP_11C8E09 =>
		LAMP_11C8E09,
	LAMP_11C8F09 =>
		LAMP_11C8F09,
	LAMP_11C8G09 =>
		LAMP_11C8G09
	);

Page_13_10_03_1: ENTITY ALD_13_10_03_1_OPERATION_REGISTERS_4_2_1_BITS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_B_CH_NOT_4_BIT =>
		PS_B_CH_NOT_BUS(2),
	PS_B_CH_4_BIT =>
		PS_B_CH_BUS(2),
	PS_SET_OP_REG =>
		PS_SET_OP_REG,
	PS_B_CH_NOT_2_BIT =>
		PS_B_CH_NOT_BUS(1),
	PS_B_CH_2_BIT =>
		PS_B_CH_BUS(1),
	PS_B_CH_NOT_1_BIT =>
		PS_B_CH_NOT_BUS(0),
	PS_B_CH_1_BIT =>
		PS_B_CH_BUS(0),
	PS_OP_REG_4_BIT =>
		PS_OP_REG_4_BIT,
	PS_OP_REG_NOT_4_BIT =>
		XX_PS_OP_REG_NOT_4_BIT,
	PS_OP_REG_2_BIT =>
		PS_OP_REG_2_BIT,
	PS_OP_REG_NOT_2_BIT =>
		XX_PS_OP_REG_NOT_2_BIT,
	PS_OP_REG_1_BIT =>
		PS_OP_REG_1_BIT,
	PS_OP_REG_NOT_1_BIT =>
		XX_PS_OP_REG_NOT_1_BIT,
	LAMP_11C8H09 =>
		LAMP_11C8H09,
	LAMP_11C8J09 =>
		LAMP_11C8J09,
	LAMP_11C8K09 =>
		LAMP_11C8K09
	);


END;
