{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748103268022 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748103268022 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 24 13:14:27 2025 " "Processing started: Sat May 24 13:14:27 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748103268022 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748103268022 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off M1 -c M1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off M1 -c M1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748103268022 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1748103268293 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1748103268293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/programacion/systemverilog/mint/m1/rtl/m1t_soc/toplevel_m1t.sv 1 1 " "Found 1 design units, including 1 entities, in source file /programacion/systemverilog/mint/m1/rtl/m1t_soc/toplevel_m1t.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Toplevel_m1t " "Found entity 1: Toplevel_m1t" {  } { { "../../rtl/M1T_SOC/Toplevel_m1t.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/M1T_SOC/Toplevel_m1t.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748103276892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748103276892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/programacion/systemverilog/mint/m1/rtl/m1t_soc/memorycontroller_m1t.sv 1 1 " "Found 1 design units, including 1 entities, in source file /programacion/systemverilog/mint/m1/rtl/m1t_soc/memorycontroller_m1t.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryController_m1t " "Found entity 1: MemoryController_m1t" {  } { { "../../rtl/M1T_SOC/MemoryController_m1t.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/M1T_SOC/MemoryController_m1t.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748103276894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748103276894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/programacion/systemverilog/mint/m1/rtl/core/types_m1.sv 1 0 " "Found 1 design units, including 0 entities, in source file /programacion/systemverilog/mint/m1/rtl/core/types_m1.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Types_m1 (SystemVerilog) " "Found design unit 1: Types_m1 (SystemVerilog)" {  } { { "../../rtl/Core/Types_m1.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Types_m1.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748103276895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748103276895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/programacion/systemverilog/mint/m1/rtl/core/core_m1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /programacion/systemverilog/mint/m1/rtl/core/core_m1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Core_m1 " "Found entity 1: Core_m1" {  } { { "../../rtl/Core/Core_m1.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Core_m1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748103276898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748103276898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/programacion/systemverilog/mint/m1/rtl/core/writeback_stage/writebackstage_m1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /programacion/systemverilog/mint/m1/rtl/core/writeback_stage/writebackstage_m1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WritebackStage_m1 " "Found entity 1: WritebackStage_m1" {  } { { "../../rtl/Core/Writeback_stage/WritebackStage_m1.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Writeback_stage/WritebackStage_m1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748103276899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748103276899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/programacion/systemverilog/mint/m1/rtl/core/issue_stage/issuestage_m1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /programacion/systemverilog/mint/m1/rtl/core/issue_stage/issuestage_m1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IssueStage_m1 " "Found entity 1: IssueStage_m1" {  } { { "../../rtl/Core/Issue_stage/IssueStage_m1.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Issue_stage/IssueStage_m1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748103276901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748103276901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/programacion/systemverilog/mint/m1/rtl/core/fetch_stage/fetchstage_m1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /programacion/systemverilog/mint/m1/rtl/core/fetch_stage/fetchstage_m1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FetchStage_m1 " "Found entity 1: FetchStage_m1" {  } { { "../../rtl/Core/Fetch_stage/FetchStage_m1.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Fetch_stage/FetchStage_m1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748103276902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748103276902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/programacion/systemverilog/mint/m1/rtl/core/execute_stage/multiplier_m1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /programacion/systemverilog/mint/m1/rtl/core/execute_stage/multiplier_m1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplier_m1 " "Found entity 1: Multiplier_m1" {  } { { "../../rtl/Core/Execute_stage/Multiplier_m1.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/Multiplier_m1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748103276903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748103276903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/programacion/systemverilog/mint/m1/rtl/core/execute_stage/lsu_m1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /programacion/systemverilog/mint/m1/rtl/core/execute_stage/lsu_m1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LSU_m1 " "Found entity 1: LSU_m1" {  } { { "../../rtl/Core/Execute_stage/LSU_m1.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/LSU_m1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748103276905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748103276905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/programacion/systemverilog/mint/m1/rtl/core/execute_stage/divider_m1.sv 2 2 " "Found 2 design units, including 2 entities, in source file /programacion/systemverilog/mint/m1/rtl/core/execute_stage/divider_m1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Divider_m1 " "Found entity 1: Divider_m1" {  } { { "../../rtl/Core/Execute_stage/Divider_m1.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/Divider_m1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748103276907 ""} { "Info" "ISGN_ENTITY_NAME" "2 RDivIteration_m1 " "Found entity 2: RDivIteration_m1" {  } { { "../../rtl/Core/Execute_stage/Divider_m1.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/Divider_m1.sv" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748103276907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748103276907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/programacion/systemverilog/mint/m1/rtl/core/execute_stage/branchunit_m1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /programacion/systemverilog/mint/m1/rtl/core/execute_stage/branchunit_m1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BranchUnit_m1 " "Found entity 1: BranchUnit_m1" {  } { { "../../rtl/Core/Execute_stage/BranchUnit_m1.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/BranchUnit_m1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748103276909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748103276909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/programacion/systemverilog/mint/m1/rtl/core/execute_stage/alu_m1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /programacion/systemverilog/mint/m1/rtl/core/execute_stage/alu_m1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_m1 " "Found entity 1: ALU_m1" {  } { { "../../rtl/Core/Execute_stage/ALU_m1.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/ALU_m1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748103276910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748103276910 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../rtl/Core/Decode_stage/Regfile_m1.sv " "Can't analyze file -- file ../../rtl/Core/Decode_stage/Regfile_m1.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1748103276911 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../rtl/Core/Decode_stage/InstDecoder_m1.sv " "Can't analyze file -- file ../../rtl/Core/Decode_stage/InstDecoder_m1.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1748103276913 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../rtl/Core/Decode_stage/DecodeStage_m1.sv " "Can't analyze file -- file ../../rtl/Core/Decode_stage/DecodeStage_m1.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1748103276915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_m1t.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_m1t.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_m1t " "Found entity 1: pll_m1t" {  } { { "pll_m1t.v" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/projects/quartus/pll_m1t.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748103276916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748103276916 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Toplevel_m1t " "Elaborating entity \"Toplevel_m1t\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1748103277072 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "8 0 2047 Toplevel_m1t.sv(33) " "Verilog HDL warning at Toplevel_m1t.sv(33): number of words (8) in memory file does not match the number of elements in the address range \[0:2047\]" {  } { { "../../rtl/M1T_SOC/Toplevel_m1t.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/M1T_SOC/Toplevel_m1t.sv" 33 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1748103277082 "|Toplevel_m1t"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "irom.data_a 0 Toplevel_m1t.sv(28) " "Net \"irom.data_a\" at Toplevel_m1t.sv(28) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/M1T_SOC/Toplevel_m1t.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/M1T_SOC/Toplevel_m1t.sv" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748103277113 "|Toplevel_m1t"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "irom.waddr_a 0 Toplevel_m1t.sv(28) " "Net \"irom.waddr_a\" at Toplevel_m1t.sv(28) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/M1T_SOC/Toplevel_m1t.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/M1T_SOC/Toplevel_m1t.sv" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748103277114 "|Toplevel_m1t"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "irom.we_a 0 Toplevel_m1t.sv(28) " "Net \"irom.we_a\" at Toplevel_m1t.sv(28) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/M1T_SOC/Toplevel_m1t.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/M1T_SOC/Toplevel_m1t.sv" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748103277114 "|Toplevel_m1t"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_m1t pll_m1t:pll " "Elaborating entity \"pll_m1t\" for hierarchy \"pll_m1t:pll\"" {  } { { "../../rtl/M1T_SOC/Toplevel_m1t.sv" "pll" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/M1T_SOC/Toplevel_m1t.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748103277134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_m1t:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_m1t:pll\|altpll:altpll_component\"" {  } { { "pll_m1t.v" "altpll_component" { Text "E:/Programacion/SystemVerilog/MINT/M1/projects/quartus/pll_m1t.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748103277181 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_m1t:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_m1t:pll\|altpll:altpll_component\"" {  } { { "pll_m1t.v" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/projects/quartus/pll_m1t.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748103277182 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_m1t:pll\|altpll:altpll_component " "Instantiated megafunction \"pll_m1t:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748103277183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 78125 " "Parameter \"clk0_divide_by\" = \"78125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748103277183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748103277183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 8 " "Parameter \"clk0_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748103277183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748103277183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748103277183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748103277183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748103277183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_m1t " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_m1t\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748103277183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748103277183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748103277183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748103277183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748103277183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748103277183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748103277183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748103277183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748103277183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748103277183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748103277183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748103277183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748103277183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748103277183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748103277183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748103277183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748103277183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748103277183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748103277183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748103277183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748103277183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748103277183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748103277183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748103277183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748103277183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748103277183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748103277183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748103277183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748103277183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748103277183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748103277183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748103277183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748103277183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748103277183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748103277183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748103277183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748103277183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748103277183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748103277183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748103277183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748103277183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748103277183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748103277183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748103277183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748103277183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748103277183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1748103277183 ""}  } { { "pll_m1t.v" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/projects/quartus/pll_m1t.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1748103277183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_m1t_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_m1t_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_m1t_altpll " "Found entity 1: pll_m1t_altpll" {  } { { "db/pll_m1t_altpll.v" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/projects/quartus/db/pll_m1t_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748103277224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748103277224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_m1t_altpll pll_m1t:pll\|altpll:altpll_component\|pll_m1t_altpll:auto_generated " "Elaborating entity \"pll_m1t_altpll\" for hierarchy \"pll_m1t:pll\|altpll:altpll_component\|pll_m1t_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/heavy_programs/quartus/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748103277224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Core_m1 Core_m1:Core " "Elaborating entity \"Core_m1\" for hierarchy \"Core_m1:Core\"" {  } { { "../../rtl/M1T_SOC/Toplevel_m1t.sv" "Core" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/M1T_SOC/Toplevel_m1t.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748103277227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FetchStage_m1 Core_m1:Core\|FetchStage_m1:FetchStage " "Elaborating entity \"FetchStage_m1\" for hierarchy \"Core_m1:Core\|FetchStage_m1:FetchStage\"" {  } { { "../../rtl/Core/Core_m1.sv" "FetchStage" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Core_m1.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748103277231 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 FetchStage_m1.sv(23) " "Verilog HDL assignment warning at FetchStage_m1.sv(23): truncated value with size 32 to match size of target (15)" {  } { { "../../rtl/Core/Fetch_stage/FetchStage_m1.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Fetch_stage/FetchStage_m1.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748103277231 "|Toplevel_m1t|Core_m1:Core|FetchStage_m1:FetchStage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 FetchStage_m1.sv(31) " "Verilog HDL assignment warning at FetchStage_m1.sv(31): truncated value with size 32 to match size of target (15)" {  } { { "../../rtl/Core/Fetch_stage/FetchStage_m1.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Fetch_stage/FetchStage_m1.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748103277231 "|Toplevel_m1t|Core_m1:Core|FetchStage_m1:FetchStage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IssueStage_m1 Core_m1:Core\|IssueStage_m1:IssueStage " "Elaborating entity \"IssueStage_m1\" for hierarchy \"Core_m1:Core\|IssueStage_m1:IssueStage\"" {  } { { "../../rtl/Core/Core_m1.sv" "IssueStage" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Core_m1.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748103277239 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 IssueStage_m1.sv(54) " "Verilog HDL assignment warning at IssueStage_m1.sv(54): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/Core/Issue_stage/IssueStage_m1.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Issue_stage/IssueStage_m1.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748103277240 "|Toplevel_m1t|Core_m1:Core|IssueStage_m1:IssueStage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 IssueStage_m1.sv(73) " "Verilog HDL assignment warning at IssueStage_m1.sv(73): truncated value with size 32 to match size of target (4)" {  } { { "../../rtl/Core/Issue_stage/IssueStage_m1.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Issue_stage/IssueStage_m1.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748103277240 "|Toplevel_m1t|Core_m1:Core|IssueStage_m1:IssueStage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_m1 Core_m1:Core\|ALU_m1:ALU " "Elaborating entity \"ALU_m1\" for hierarchy \"Core_m1:Core\|ALU_m1:ALU\"" {  } { { "../../rtl/Core/Core_m1.sv" "ALU" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Core_m1.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748103277241 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bitwise ALU_m1.sv(40) " "Verilog HDL or VHDL warning at ALU_m1.sv(40): object \"bitwise\" assigned a value but never read" {  } { { "../../rtl/Core/Execute_stage/ALU_m1.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/ALU_m1.sv" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748103277242 "|Toplevel_m1t|Core_m1:Core|ALU_m1:ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ALU_m1.sv(100) " "Verilog HDL assignment warning at ALU_m1.sv(100): truncated value with size 32 to match size of target (5)" {  } { { "../../rtl/Core/Execute_stage/ALU_m1.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/ALU_m1.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748103277242 "|Toplevel_m1t|Core_m1:Core|ALU_m1:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier_m1 Core_m1:Core\|Multiplier_m1:Multiplier " "Elaborating entity \"Multiplier_m1\" for hierarchy \"Core_m1:Core\|Multiplier_m1:Multiplier\"" {  } { { "../../rtl/Core/Core_m1.sv" "Multiplier" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Core_m1.sv" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748103277243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divider_m1 Core_m1:Core\|Divider_m1:Divider " "Elaborating entity \"Divider_m1\" for hierarchy \"Core_m1:Core\|Divider_m1:Divider\"" {  } { { "../../rtl/Core/Core_m1.sv" "Divider" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Core_m1.sv" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748103277245 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Divider_m1.sv(93) " "Verilog HDL assignment warning at Divider_m1.sv(93): truncated value with size 32 to match size of target (3)" {  } { { "../../rtl/Core/Execute_stage/Divider_m1.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/Divider_m1.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748103277248 "|Toplevel_m1t|Core_m1:Core|Divider_m1:Divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RDivIteration_m1 Core_m1:Core\|Divider_m1:Divider\|RDivIteration_m1:iteration1 " "Elaborating entity \"RDivIteration_m1\" for hierarchy \"Core_m1:Core\|Divider_m1:Divider\|RDivIteration_m1:iteration1\"" {  } { { "../../rtl/Core/Execute_stage/Divider_m1.sv" "iteration1" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/Divider_m1.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748103277249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LSU_m1 Core_m1:Core\|LSU_m1:LSU " "Elaborating entity \"LSU_m1\" for hierarchy \"Core_m1:Core\|LSU_m1:LSU\"" {  } { { "../../rtl/Core/Core_m1.sv" "LSU" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Core_m1.sv" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748103277250 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LSU_m1.sv(109) " "Verilog HDL assignment warning at LSU_m1.sv(109): truncated value with size 32 to match size of target (4)" {  } { { "../../rtl/Core/Execute_stage/LSU_m1.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/LSU_m1.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748103277252 "|Toplevel_m1t|Core_m1:Core|LSU_m1:LSU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LSU_m1.sv(112) " "Verilog HDL assignment warning at LSU_m1.sv(112): truncated value with size 32 to match size of target (4)" {  } { { "../../rtl/Core/Execute_stage/LSU_m1.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/LSU_m1.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748103277252 "|Toplevel_m1t|Core_m1:Core|LSU_m1:LSU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchUnit_m1 Core_m1:Core\|BranchUnit_m1:BranchUnit " "Elaborating entity \"BranchUnit_m1\" for hierarchy \"Core_m1:Core\|BranchUnit_m1:BranchUnit\"" {  } { { "../../rtl/Core/Core_m1.sv" "BranchUnit" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Core_m1.sv" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748103277253 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 BranchUnit_m1.sv(28) " "Verilog HDL assignment warning at BranchUnit_m1.sv(28): truncated value with size 16 to match size of target (15)" {  } { { "../../rtl/Core/Execute_stage/BranchUnit_m1.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/BranchUnit_m1.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748103277254 "|Toplevel_m1t|Core_m1:Core|BranchUnit_m1:BranchUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WritebackStage_m1 Core_m1:Core\|WritebackStage_m1:WritebackStage " "Elaborating entity \"WritebackStage_m1\" for hierarchy \"Core_m1:Core\|WritebackStage_m1:WritebackStage\"" {  } { { "../../rtl/Core/Core_m1.sv" "WritebackStage" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Core_m1.sv" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748103277255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryController_m1t MemoryController_m1t:MemoryController " "Elaborating entity \"MemoryController_m1t\" for hierarchy \"MemoryController_m1t:MemoryController\"" {  } { { "../../rtl/M1T_SOC/Toplevel_m1t.sv" "MemoryController" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/M1T_SOC/Toplevel_m1t.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748103277258 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gpi_buffer MemoryController_m1t.sv(35) " "Verilog HDL or VHDL warning at MemoryController_m1t.sv(35): object \"gpi_buffer\" assigned a value but never read" {  } { { "../../rtl/M1T_SOC/MemoryController_m1t.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/M1T_SOC/MemoryController_m1t.sv" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748103277260 "|Toplevel_m1t|MemoryController_m1t:MemoryController"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dtype_buffer MemoryController_m1t.sv(64) " "Verilog HDL or VHDL warning at MemoryController_m1t.sv(64): object \"dtype_buffer\" assigned a value but never read" {  } { { "../../rtl/M1T_SOC/MemoryController_m1t.sv" "" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/M1T_SOC/MemoryController_m1t.sv" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748103277260 "|Toplevel_m1t|MemoryController_m1t:MemoryController"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "DecodeStage DecodeStage_m1 " "Node instance \"DecodeStage\" instantiates undefined entity \"DecodeStage_m1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../rtl/Core/Core_m1.sv" "DecodeStage" { Text "E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Core_m1.sv" 139 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1748103277261 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 20 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4753 " "Peak virtual memory: 4753 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748103277350 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May 24 13:14:37 2025 " "Processing ended: Sat May 24 13:14:37 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748103277350 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748103277350 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748103277350 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1748103277350 ""}
