{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 10 20:09:47 2019 " "Info: Processing started: Sun Mar 10 20:09:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off change -c change " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off change -c change" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "change EP1C12Q240C8 " "Info: Selected device EP1C12Q240C8 for design \"change\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C6Q240C8 " "Info: Device EP1C6Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 24 " "Info: Pin ~nCSO~ is reserved at location 24" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 37 " "Info: Pin ~ASDO~ is reserved at location 37" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "40 40 " "Warning: No exact pin location assignment(s) for 40 pins of 40 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_hr " "Info: Pin LED_hr not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { LED_hr } } } { "change.v" "" { Text "D:/HDL/change/change.v" 3 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_hr } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_min " "Info: Pin LED_min not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { LED_min } } } { "change.v" "" { Text "D:/HDL/change/change.v" 3 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_min } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hr_high_setting_o\[0\] " "Info: Pin hr_high_setting_o\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { hr_high_setting_o[0] } } } { "change.v" "" { Text "D:/HDL/change/change.v" 15 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hr_high_setting_o[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hr_high_setting_o\[1\] " "Info: Pin hr_high_setting_o\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { hr_high_setting_o[1] } } } { "change.v" "" { Text "D:/HDL/change/change.v" 15 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hr_high_setting_o[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hr_high_setting_o\[2\] " "Info: Pin hr_high_setting_o\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { hr_high_setting_o[2] } } } { "change.v" "" { Text "D:/HDL/change/change.v" 15 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hr_high_setting_o[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hr_high_setting_o\[3\] " "Info: Pin hr_high_setting_o\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { hr_high_setting_o[3] } } } { "change.v" "" { Text "D:/HDL/change/change.v" 15 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hr_high_setting_o[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hr_low_setting_o\[0\] " "Info: Pin hr_low_setting_o\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { hr_low_setting_o[0] } } } { "change.v" "" { Text "D:/HDL/change/change.v" 15 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hr_low_setting_o[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hr_low_setting_o\[1\] " "Info: Pin hr_low_setting_o\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { hr_low_setting_o[1] } } } { "change.v" "" { Text "D:/HDL/change/change.v" 15 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hr_low_setting_o[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hr_low_setting_o\[2\] " "Info: Pin hr_low_setting_o\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { hr_low_setting_o[2] } } } { "change.v" "" { Text "D:/HDL/change/change.v" 15 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hr_low_setting_o[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hr_low_setting_o\[3\] " "Info: Pin hr_low_setting_o\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { hr_low_setting_o[3] } } } { "change.v" "" { Text "D:/HDL/change/change.v" 15 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hr_low_setting_o[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_high_setting_o\[0\] " "Info: Pin min_high_setting_o\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { min_high_setting_o[0] } } } { "change.v" "" { Text "D:/HDL/change/change.v" 71 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min_high_setting_o[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_high_setting_o\[1\] " "Info: Pin min_high_setting_o\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { min_high_setting_o[1] } } } { "change.v" "" { Text "D:/HDL/change/change.v" 71 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min_high_setting_o[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_high_setting_o\[2\] " "Info: Pin min_high_setting_o\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { min_high_setting_o[2] } } } { "change.v" "" { Text "D:/HDL/change/change.v" 71 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min_high_setting_o[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_high_setting_o\[3\] " "Info: Pin min_high_setting_o\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { min_high_setting_o[3] } } } { "change.v" "" { Text "D:/HDL/change/change.v" 71 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min_high_setting_o[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_low_setting_o\[0\] " "Info: Pin min_low_setting_o\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { min_low_setting_o[0] } } } { "change.v" "" { Text "D:/HDL/change/change.v" 71 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min_low_setting_o[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_low_setting_o\[1\] " "Info: Pin min_low_setting_o\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { min_low_setting_o[1] } } } { "change.v" "" { Text "D:/HDL/change/change.v" 71 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min_low_setting_o[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_low_setting_o\[2\] " "Info: Pin min_low_setting_o\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { min_low_setting_o[2] } } } { "change.v" "" { Text "D:/HDL/change/change.v" 71 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min_low_setting_o[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_low_setting_o\[3\] " "Info: Pin min_low_setting_o\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { min_low_setting_o[3] } } } { "change.v" "" { Text "D:/HDL/change/change.v" 71 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min_low_setting_o[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "turn " "Info: Pin turn not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { turn } } } { "change.v" "" { Text "D:/HDL/change/change.v" 2 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { turn } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mode " "Info: Pin mode not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { mode } } } { "change.v" "" { Text "D:/HDL/change/change.v" 2 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mode } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hr_high_setting_i\[0\] " "Info: Pin hr_high_setting_i\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { hr_high_setting_i[0] } } } { "change.v" "" { Text "D:/HDL/change/change.v" 4 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hr_high_setting_i[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alarm_clk " "Info: Pin alarm_clk not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { alarm_clk } } } { "change.v" "" { Text "D:/HDL/change/change.v" 2 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alarm_clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "change " "Info: Pin change not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { change } } } { "change.v" "" { Text "D:/HDL/change/change.v" 2 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { change } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "choose " "Info: Pin choose not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { choose } } } { "change.v" "" { Text "D:/HDL/change/change.v" 2 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { choose } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { clk } } } { "change.v" "" { Text "D:/HDL/change/change.v" 2 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hr_high_setting_i\[1\] " "Info: Pin hr_high_setting_i\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { hr_high_setting_i[1] } } } { "change.v" "" { Text "D:/HDL/change/change.v" 4 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hr_high_setting_i[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hr_high_setting_i\[2\] " "Info: Pin hr_high_setting_i\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { hr_high_setting_i[2] } } } { "change.v" "" { Text "D:/HDL/change/change.v" 4 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hr_high_setting_i[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hr_high_setting_i\[3\] " "Info: Pin hr_high_setting_i\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { hr_high_setting_i[3] } } } { "change.v" "" { Text "D:/HDL/change/change.v" 4 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hr_high_setting_i[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hr_low_setting_i\[0\] " "Info: Pin hr_low_setting_i\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { hr_low_setting_i[0] } } } { "change.v" "" { Text "D:/HDL/change/change.v" 4 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hr_low_setting_i[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hr_low_setting_i\[1\] " "Info: Pin hr_low_setting_i\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { hr_low_setting_i[1] } } } { "change.v" "" { Text "D:/HDL/change/change.v" 4 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hr_low_setting_i[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hr_low_setting_i\[2\] " "Info: Pin hr_low_setting_i\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { hr_low_setting_i[2] } } } { "change.v" "" { Text "D:/HDL/change/change.v" 4 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hr_low_setting_i[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hr_low_setting_i\[3\] " "Info: Pin hr_low_setting_i\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { hr_low_setting_i[3] } } } { "change.v" "" { Text "D:/HDL/change/change.v" 4 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hr_low_setting_i[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_high_setting_i\[0\] " "Info: Pin min_high_setting_i\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { min_high_setting_i[0] } } } { "change.v" "" { Text "D:/HDL/change/change.v" 4 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min_high_setting_i[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_high_setting_i\[1\] " "Info: Pin min_high_setting_i\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { min_high_setting_i[1] } } } { "change.v" "" { Text "D:/HDL/change/change.v" 4 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min_high_setting_i[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_high_setting_i\[2\] " "Info: Pin min_high_setting_i\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { min_high_setting_i[2] } } } { "change.v" "" { Text "D:/HDL/change/change.v" 4 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min_high_setting_i[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_high_setting_i\[3\] " "Info: Pin min_high_setting_i\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { min_high_setting_i[3] } } } { "change.v" "" { Text "D:/HDL/change/change.v" 4 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min_high_setting_i[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_low_setting_i\[0\] " "Info: Pin min_low_setting_i\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { min_low_setting_i[0] } } } { "change.v" "" { Text "D:/HDL/change/change.v" 4 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min_low_setting_i[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_low_setting_i\[1\] " "Info: Pin min_low_setting_i\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { min_low_setting_i[1] } } } { "change.v" "" { Text "D:/HDL/change/change.v" 4 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min_low_setting_i[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_low_setting_i\[2\] " "Info: Pin min_low_setting_i\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { min_low_setting_i[2] } } } { "change.v" "" { Text "D:/HDL/change/change.v" 4 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min_low_setting_i[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_low_setting_i\[3\] " "Info: Pin min_low_setting_i\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { min_low_setting_i[3] } } } { "change.v" "" { Text "D:/HDL/change/change.v" 4 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min_low_setting_i[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "alarm_clk Global clock in PIN 29 " "Info: Automatically promoted signal \"alarm_clk\" to use Global clock in PIN 29" {  } { { "change.v" "" { Text "D:/HDL/change/change.v" 2 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "39 unused 3.3V 21 18 0 " "Info: Number of I/O pins in group: 39 (unused VREF, 3.3V VCCIO, 21 input, 18 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 41 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  41 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 42 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 45 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 42 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register change_t register min_low_setting_o\[3\]~reg0 -3.801 ns " "Info: Slack time is -3.801 ns between source register \"change_t\" and destination register \"min_low_setting_o\[3\]~reg0\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.739 ns + Largest register register " "Info: + Largest register to register requirement is 0.739 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "alarm_clk destination 3.199 ns   Shortest register " "Info:   Shortest clock path from clock \"alarm_clk\" to destination register is 3.199 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns alarm_clk 1 CLK Unassigned 19 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 19; CLK Node = 'alarm_clk'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alarm_clk } "NODE_NAME" } } { "change.v" "" { Text "D:/HDL/change/change.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.711 ns) 3.199 ns min_low_setting_o\[3\]~reg0 2 REG Unassigned 3 " "Info: 2: + IC(1.019 ns) + CELL(0.711 ns) = 3.199 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'min_low_setting_o\[3\]~reg0'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.730 ns" { alarm_clk min_low_setting_o[3]~reg0 } "NODE_NAME" } } { "change.v" "" { Text "D:/HDL/change/change.v" 71 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.15 % ) " "Info: Total cell delay = 2.180 ns ( 68.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 31.85 % ) " "Info: Total interconnect delay = 1.019 ns ( 31.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "change.v" "" { Text "D:/HDL/change/change.v" 2 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "alarm_clk destination 3.199 ns   Longest register " "Info:   Longest clock path from clock \"alarm_clk\" to destination register is 3.199 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns alarm_clk 1 CLK Unassigned 19 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 19; CLK Node = 'alarm_clk'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alarm_clk } "NODE_NAME" } } { "change.v" "" { Text "D:/HDL/change/change.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.711 ns) 3.199 ns min_low_setting_o\[3\]~reg0 2 REG Unassigned 3 " "Info: 2: + IC(1.019 ns) + CELL(0.711 ns) = 3.199 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'min_low_setting_o\[3\]~reg0'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.730 ns" { alarm_clk min_low_setting_o[3]~reg0 } "NODE_NAME" } } { "change.v" "" { Text "D:/HDL/change/change.v" 71 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.15 % ) " "Info: Total cell delay = 2.180 ns ( 68.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 31.85 % ) " "Info: Total interconnect delay = 1.019 ns ( 31.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "change.v" "" { Text "D:/HDL/change/change.v" 2 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "alarm_clk source 3.199 ns   Shortest register " "Info:   Shortest clock path from clock \"alarm_clk\" to source register is 3.199 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns alarm_clk 1 CLK Unassigned 19 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 19; CLK Node = 'alarm_clk'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alarm_clk } "NODE_NAME" } } { "change.v" "" { Text "D:/HDL/change/change.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.711 ns) 3.199 ns change_t 2 REG Unassigned 1 " "Info: 2: + IC(1.019 ns) + CELL(0.711 ns) = 3.199 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'change_t'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.730 ns" { alarm_clk change_t } "NODE_NAME" } } { "change.v" "" { Text "D:/HDL/change/change.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.15 % ) " "Info: Total cell delay = 2.180 ns ( 68.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 31.85 % ) " "Info: Total interconnect delay = 1.019 ns ( 31.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "change.v" "" { Text "D:/HDL/change/change.v" 2 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "alarm_clk source 3.199 ns   Longest register " "Info:   Longest clock path from clock \"alarm_clk\" to source register is 3.199 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns alarm_clk 1 CLK Unassigned 19 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 19; CLK Node = 'alarm_clk'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alarm_clk } "NODE_NAME" } } { "change.v" "" { Text "D:/HDL/change/change.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.711 ns) 3.199 ns change_t 2 REG Unassigned 1 " "Info: 2: + IC(1.019 ns) + CELL(0.711 ns) = 3.199 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'change_t'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.730 ns" { alarm_clk change_t } "NODE_NAME" } } { "change.v" "" { Text "D:/HDL/change/change.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.15 % ) " "Info: Total cell delay = 2.180 ns ( 68.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 31.85 % ) " "Info: Total interconnect delay = 1.019 ns ( 31.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "change.v" "" { Text "D:/HDL/change/change.v" 2 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns   " "Info:   Micro clock to output delay of source is 0.224 ns" {  } { { "change.v" "" { Text "D:/HDL/change/change.v" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns   " "Info:   Micro setup delay of destination is 0.037 ns" {  } { { "change.v" "" { Text "D:/HDL/change/change.v" 71 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.540 ns - Longest register register " "Info: - Longest register to register delay is 4.540 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns change_t 1 REG Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'change_t'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { change_t } "NODE_NAME" } } { "change.v" "" { Text "D:/HDL/change/change.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.378 ns) 0.378 ns always1~2 2 COMB Unassigned 1 " "Info: 2: + IC(0.000 ns) + CELL(0.378 ns) = 0.378 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'always1~2'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.378 ns" { change_t always1~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.117 ns) + CELL(0.590 ns) 1.085 ns hr_high_setting_o\[0\]~33 3 COMB Unassigned 5 " "Info: 3: + IC(0.117 ns) + CELL(0.590 ns) = 1.085 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'hr_high_setting_o\[0\]~33'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.707 ns" { always1~2 hr_high_setting_o[0]~33 } "NODE_NAME" } } { "change.v" "" { Text "D:/HDL/change/change.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.590 ns) 2.350 ns min_low_setting_o~34 4 COMB Unassigned 4 " "Info: 4: + IC(0.675 ns) + CELL(0.590 ns) = 2.350 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'min_low_setting_o~34'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.265 ns" { hr_high_setting_o[0]~33 min_low_setting_o~34 } "NODE_NAME" } } { "change.v" "" { Text "D:/HDL/change/change.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 3.003 ns min_low_setting_o~40 5 COMB Unassigned 1 " "Info: 5: + IC(0.063 ns) + CELL(0.590 ns) = 3.003 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'min_low_setting_o~40'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.653 ns" { min_low_setting_o~34 min_low_setting_o~40 } "NODE_NAME" } } { "change.v" "" { Text "D:/HDL/change/change.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.228 ns) + CELL(0.309 ns) 4.540 ns min_low_setting_o\[3\]~reg0 6 REG Unassigned 3 " "Info: 6: + IC(1.228 ns) + CELL(0.309 ns) = 4.540 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'min_low_setting_o\[3\]~reg0'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.537 ns" { min_low_setting_o~40 min_low_setting_o[3]~reg0 } "NODE_NAME" } } { "change.v" "" { Text "D:/HDL/change/change.v" 71 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.457 ns ( 54.12 % ) " "Info: Total cell delay = 2.457 ns ( 54.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.083 ns ( 45.88 % ) " "Info: Total interconnect delay = 2.083 ns ( 45.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.540 ns" { change_t always1~2 hr_high_setting_o[0]~33 min_low_setting_o~34 min_low_setting_o~40 min_low_setting_o[3]~reg0 } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.540 ns" { change_t always1~2 hr_high_setting_o[0]~33 min_low_setting_o~34 min_low_setting_o~40 min_low_setting_o[3]~reg0 } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.540 ns register register " "Info: Estimated most critical path is register to register delay of 4.540 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns change_t 1 REG LAB_X39_Y23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X39_Y23; Fanout = 1; REG Node = 'change_t'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { change_t } "NODE_NAME" } } { "change.v" "" { Text "D:/HDL/change/change.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.378 ns) 0.378 ns always1~2 2 COMB LAB_X39_Y23 1 " "Info: 2: + IC(0.000 ns) + CELL(0.378 ns) = 0.378 ns; Loc. = LAB_X39_Y23; Fanout = 1; COMB Node = 'always1~2'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.378 ns" { change_t always1~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.117 ns) + CELL(0.590 ns) 1.085 ns hr_high_setting_o\[0\]~33 3 COMB LAB_X39_Y23 5 " "Info: 3: + IC(0.117 ns) + CELL(0.590 ns) = 1.085 ns; Loc. = LAB_X39_Y23; Fanout = 5; COMB Node = 'hr_high_setting_o\[0\]~33'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.707 ns" { always1~2 hr_high_setting_o[0]~33 } "NODE_NAME" } } { "change.v" "" { Text "D:/HDL/change/change.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.590 ns) 2.350 ns min_low_setting_o~34 4 COMB LAB_X37_Y23 4 " "Info: 4: + IC(0.675 ns) + CELL(0.590 ns) = 2.350 ns; Loc. = LAB_X37_Y23; Fanout = 4; COMB Node = 'min_low_setting_o~34'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.265 ns" { hr_high_setting_o[0]~33 min_low_setting_o~34 } "NODE_NAME" } } { "change.v" "" { Text "D:/HDL/change/change.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 3.003 ns min_low_setting_o~40 5 COMB LAB_X37_Y23 1 " "Info: 5: + IC(0.063 ns) + CELL(0.590 ns) = 3.003 ns; Loc. = LAB_X37_Y23; Fanout = 1; COMB Node = 'min_low_setting_o~40'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.653 ns" { min_low_setting_o~34 min_low_setting_o~40 } "NODE_NAME" } } { "change.v" "" { Text "D:/HDL/change/change.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.228 ns) + CELL(0.309 ns) 4.540 ns min_low_setting_o\[3\]~reg0 6 REG LAB_X37_Y22 3 " "Info: 6: + IC(1.228 ns) + CELL(0.309 ns) = 4.540 ns; Loc. = LAB_X37_Y22; Fanout = 3; REG Node = 'min_low_setting_o\[3\]~reg0'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.537 ns" { min_low_setting_o~40 min_low_setting_o[3]~reg0 } "NODE_NAME" } } { "change.v" "" { Text "D:/HDL/change/change.v" 71 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.457 ns ( 54.12 % ) " "Info: Total cell delay = 2.457 ns ( 54.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.083 ns ( 45.88 % ) " "Info: Total interconnect delay = 2.083 ns ( 45.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.540 ns" { change_t always1~2 hr_high_setting_o[0]~33 min_low_setting_o~34 min_low_setting_o~40 min_low_setting_o[3]~reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X32_Y14 X42_Y27 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X32_Y14 to location X42_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/HDL/change/change.fit.smsg " "Info: Generated suppressed messages file D:/HDL/change/change.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "285 " "Info: Peak virtual memory: 285 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 10 20:09:50 2019 " "Info: Processing ended: Sun Mar 10 20:09:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
