
---------- Begin Simulation Statistics ----------
final_tick                               120508148122500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  48680                       # Simulator instruction rate (inst/s)
host_mem_usage                                 791524                       # Number of bytes of host memory used
host_op_rate                                    78194                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   205.42                       # Real time elapsed on the host
host_tick_rate                               13182787                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000012                       # Number of instructions simulated
sim_ops                                      16062752                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002708                       # Number of seconds simulated
sim_ticks                                  2708046250                       # Number of ticks simulated
system.cpu.committedInsts                          11                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           6                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          15                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                   10                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  10                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    16                       # Number of integer alu accesses
system.cpu.num_int_insts                           16                       # number of integer instructions
system.cpu.num_int_register_reads                  42                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 14                       # number of times the integer registers were written
system.cpu.num_load_insts                           6                       # Number of load instructions
system.cpu.num_mem_refs                             8                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         8     50.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::MemRead                        6     37.50%     87.50% # Class of executed instruction
system.cpu.op_class::MemWrite                       2     12.50%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2246                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6662                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       631182                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        20367                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       871157                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       504041                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       631182                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       127141                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          954686                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           41065                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         2688                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          14099348                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          7124833                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        20390                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             724275                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1271372                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      1252461                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16062736                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      5237305                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.066985                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.119879                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       952721     18.19%     18.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1877794     35.85%     54.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       443474      8.47%     62.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       201216      3.84%     66.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       146820      2.80%     69.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       168811      3.22%     72.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       133644      2.55%     74.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        41453      0.79%     75.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1271372     24.28%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      5237305                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            1436910                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        32801                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          14834461                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3595534                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        95086      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9860253     61.39%     61.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        86584      0.54%     62.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        32605      0.20%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        20986      0.13%     62.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       329262      2.05%     64.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       127366      0.79%     65.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       161050      1.00%     66.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift        62958      0.39%     67.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     67.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     67.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     67.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       110449      0.69%     67.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           31      0.00%     67.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       154150      0.96%     68.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        21677      0.13%     68.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        11191      0.07%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3367523     20.96%     89.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1393220      8.67%     98.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       228011      1.42%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          334      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16062736                       # Class of committed instruction
system.switch_cpus.commit.refs                4989088                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16062736                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.541607                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.541607                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       2485682                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       17665880                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           566129                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1564332                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          20622                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        768332                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3684226                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    61                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1407236                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   103                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              954686                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            854278                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               4515281                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          3862                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10966282                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           23                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          144                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           41244                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.176269                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       869032                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       545106                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.024767                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      5405102                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.313047                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.548244                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2587896     47.88%     47.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           138301      2.56%     50.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           105350      1.95%     52.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           149780      2.77%     55.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           182851      3.38%     58.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           337544      6.24%     64.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           173651      3.21%     68.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           189848      3.51%     71.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1539881     28.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      5405102                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           2768385                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          1378747                       # number of floating regfile writes
system.switch_cpus.idleCycles                   10970                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        34169                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           789422                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.102691                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5085666                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1407236                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          152235                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3711385                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            2                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          749                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1423743                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     17315258                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3678430                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        33429                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      16804397                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            133                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         44065                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          20622                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         44258                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          133                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       380218                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           59                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          270                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       115828                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        30180                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          270                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        28933                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         5236                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          26958155                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              16787529                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.498472                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13437877                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.099576                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               16794555                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         29027871                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        13108975                       # number of integer regfile writes
system.switch_cpus.ipc                       1.846357                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.846357                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       100259      0.60%      0.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10438428     61.99%     62.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        88258      0.52%     63.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     63.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        35289      0.21%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        20986      0.12%     63.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       343360      2.04%     65.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       129696      0.77%     66.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       163083      0.97%     67.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift        63017      0.37%     67.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       142265      0.84%     68.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp           48      0.00%     68.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       180288      1.07%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        23648      0.14%     69.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        13231      0.08%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3403104     20.21%     89.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1408766      8.37%     98.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       283633      1.68%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          471      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       16837830                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         1599847                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      3178024                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      1560558                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      1915386                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              191865                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011395                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          120528     62.82%     62.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     62.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     62.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     62.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     62.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     62.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     62.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     62.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     62.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     62.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     62.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     62.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     62.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            107      0.06%     62.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     62.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           3456      1.80%     64.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            23      0.01%     64.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     64.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     64.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     64.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     64.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     64.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     64.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         1858      0.97%     65.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     65.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     65.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        10136      5.28%     70.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          48223     25.13%     96.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           888      0.46%     96.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         6646      3.46%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       15329589                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     36172710                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     15226971                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     16652583                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           17315248                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          16837830                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           10                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1252444                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        78111                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1777663                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      5405102                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.115173                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.258180                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       819748     15.17%     15.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       634810     11.74%     26.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       928844     17.18%     44.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       827919     15.32%     59.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       737191     13.64%     73.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       599198     11.09%     84.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       350294      6.48%     90.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       241727      4.47%     95.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       265371      4.91%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      5405102                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.108864                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              854302                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    38                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       443215                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       370152                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3711385                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1423743                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6737310                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  5416072                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          255376                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20752203                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         147474                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           871546                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         624742                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          2431                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      54996414                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       17548255                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22520178                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2015891                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1232108                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          20622                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2241662                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1767856                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      3040044                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     30045555                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4029004                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             21281130                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            34798906                       # The number of ROB writes
system.switch_cpus.timesIdled                     156                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        24495                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1643                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        50135                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1643                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 120508148122500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1394                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1470                       # Transaction distribution
system.membus.trans_dist::CleanEvict              776                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3022                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3022                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1394                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        11078                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        11078                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  11078                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       376704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       376704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  376704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4416                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4416    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4416                       # Request fanout histogram
system.membus.reqLayer2.occupancy            13713500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           23375250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   2708046250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 120508148122500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 120508148122500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 120508148122500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              6440                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        20416                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          246                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7419                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19200                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19200                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           367                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         6073                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          980                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        74795                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 75775                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        39232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2830016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2869248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            3586                       # Total snoops (count)
system.tol2bus.snoopTraffic                     94080                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            29226                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.056217                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.230344                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  27583     94.38%     94.38% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1643      5.62%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              29226                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           44255500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          37900500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            547999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 120508148122500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          206                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        21018                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21224                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          206                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        21018                       # number of overall hits
system.l2.overall_hits::total                   21224                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          159                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         4249                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4416                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          159                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         4249                       # number of overall misses
system.l2.overall_misses::total                  4416                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     12770500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    325263500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        338034000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     12770500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    325263500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       338034000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          365                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        25267                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25640                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          365                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        25267                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25640                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.435616                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.168164                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.172231                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.435616                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.168164                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.172231                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 80317.610063                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 76550.600141                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76547.554348                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 80317.610063                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 76550.600141                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76547.554348                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1470                       # number of writebacks
system.l2.writebacks::total                      1470                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          159                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         4249                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4408                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          159                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         4249                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4408                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     11180500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    282773500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    293954000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     11180500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    282773500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    293954000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.435616                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.168164                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.171919                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.435616                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.168164                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.171919                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 70317.610063                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 66550.600141                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66686.479129                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 70317.610063                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 66550.600141                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66686.479129                       # average overall mshr miss latency
system.l2.replacements                           3586                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        18946                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            18946                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        18946                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        18946                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          246                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              246                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          246                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          246                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          303                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           303                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        16178                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 16178                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data         3021                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3022                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    222909000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     222909000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        19199                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19200                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.157352                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.157396                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 73786.494538                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73762.078094                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         3021                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3021                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    192699000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    192699000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.157352                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.157344                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 63786.494538                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63786.494538                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          206                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                206                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          159                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              161                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     12770500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     12770500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          365                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            367                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.435616                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.438692                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 80317.610063                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79319.875776                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          159                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          159                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     11180500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     11180500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.435616                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.433243                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 70317.610063                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70317.610063                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         4840                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4840                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         1228                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1233                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    102354500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    102354500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data         6068                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          6073                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.202373                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.203030                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83350.570033                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83012.570965                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         1228                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1228                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     90074500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     90074500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.202373                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.202206                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73350.570033                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73350.570033                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 120508148122500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1904.097518                       # Cycle average of tags in use
system.l2.tags.total_refs                       16581                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3586                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.623815                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              120505440077000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     222.431777                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.145940                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         4.707081                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    22.375384                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1654.437336                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.108609                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000071                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.002298                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.010925                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.807831                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.929735                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2017                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          191                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          135                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1660                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.984863                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    406683                       # Number of tag accesses
system.l2.tags.data_accesses                   406683                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 120508148122500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        10176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       271936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             282624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        10176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         10304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        94080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           94080                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          159                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         4249                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4416                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1470                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1470                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             47267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            141800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3757691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    100417783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             104364540                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        47267                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3757691                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3804957                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       34740913                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             34740913                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       34740913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            47267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           141800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3757691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    100417783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            139105453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1466.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       159.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      3864.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000710119250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           80                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           80                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10139                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1362                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4408                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1470                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4408                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1470                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    385                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                94                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                84                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                80                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                58                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                82                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               49                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.59                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     41167000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   20115000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               116598250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10232.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28982.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2857                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1174                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4408                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1470                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3708                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1434                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    243.905160                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   165.898978                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   242.430521                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          482     33.61%     33.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          452     31.52%     65.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          214     14.92%     80.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          110      7.67%     87.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           47      3.28%     91.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           27      1.88%     92.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           22      1.53%     94.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           21      1.46%     95.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           59      4.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1434                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           80                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      50.212500                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.589486                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    201.221063                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             75     93.75%     93.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            2      2.50%     96.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            1      1.25%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1      1.25%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1855            1      1.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            80                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           80                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.025000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.015738                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.573133                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3      3.75%      3.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      3.75%      7.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               63     78.75%     86.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               11     13.75%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            80                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 257472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   24640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   92288                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  282112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                94080                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        95.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        34.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    104.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     34.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2706240000                       # Total gap between requests
system.mem_ctrls.avgGap                     460401.50                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        10176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       247296                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        92288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3757690.622898335103                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 91318972.118736892939                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 34079181.624021381140                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          159                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         4249                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1470                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      4623750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    111974500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  58200826250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     29080.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     26353.14                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  39592398.81                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4162620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2212485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             9610440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            1905300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     213280080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        502665330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        616440960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1350277215                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        498.616748                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1598083000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     90220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1019733000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              6076140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              3229545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            19113780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            5621940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     213280080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        632660100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        507096000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1387077585                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        512.206018                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1312634750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     90220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1305181250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 120505440076250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     2708036000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 120508148122500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           13                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       853866                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           853879                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           13                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       853866                       # number of overall hits
system.cpu.icache.overall_hits::total          853879                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          412                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            414                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          412                       # number of overall misses
system.cpu.icache.overall_misses::total           414                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     17695500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     17695500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     17695500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     17695500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           15                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       854278                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       854293                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           15                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       854278                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       854293                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.133333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000482                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000485                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.133333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000482                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000485                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 42950.242718                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 42742.753623                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 42950.242718                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 42742.753623                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          246                       # number of writebacks
system.cpu.icache.writebacks::total               246                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           47                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           47                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           47                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           47                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          365                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          365                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          365                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          365                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     15505500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     15505500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     15505500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     15505500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000427                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000427                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000427                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000427                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 42480.821918                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42480.821918                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 42480.821918                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42480.821918                       # average overall mshr miss latency
system.cpu.icache.replacements                    246                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           13                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       853866                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          853879                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          412                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           414                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     17695500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     17695500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           15                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       854278                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       854293                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.133333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000482                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000485                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 42950.242718                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 42742.753623                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           47                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           47                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          365                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          365                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     15505500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     15505500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000427                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000427                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 42480.821918                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42480.821918                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 120508148122500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.002550                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               41165                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               246                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            167.337398                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      120505440077000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000045                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.002505                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000005                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000005                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          121                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          113                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.236328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1708953                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1708953                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 120508148122500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 120508148122500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 120508148122500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 120508148122500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 120508148122500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 120508148122500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 120508148122500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      4671213                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4671215                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4671213                       # number of overall hits
system.cpu.dcache.overall_hits::total         4671215                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        26283                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          26289                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        26283                       # number of overall misses
system.cpu.dcache.overall_misses::total         26289                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    630371996                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    630371996                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    630371996                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    630371996                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4697496                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4697504                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4697496                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4697504                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005595                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005596                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005595                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005596                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 23984.019937                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23978.546008                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 23984.019937                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23978.546008                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2826                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               166                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.024096                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        18946                       # number of writebacks
system.cpu.dcache.writebacks::total             18946                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         1016                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1016                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         1016                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1016                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        25267                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        25267                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        25267                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        25267                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    584927996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    584927996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    584927996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    584927996                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005379                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005379                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005379                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005379                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 23149.879131                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23149.879131                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 23149.879131                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23149.879131                       # average overall mshr miss latency
system.cpu.dcache.replacements                  24249                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3296880                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3296881                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         7084                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7089                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    189561000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    189561000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3303964                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3303970                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.833333                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002144                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002146                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 26759.034444                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26740.160813                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         1016                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1016                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         6068                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6068                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    163316000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    163316000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001837                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001837                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 26914.304548                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26914.304548                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1374333                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1374334                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        19199                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19200                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    440810996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    440810996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1393532                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1393534                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.013777                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013778                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 22960.101880                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 22958.906042                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        19199                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19199                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    421611996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    421611996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.013777                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013777                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 21960.101880                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 21960.101880                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 120508148122500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.022396                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2241077                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24249                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             92.419357                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      120505440077000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000093                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.022303                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000022                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000022                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          159                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          148                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          207                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9420281                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9420281                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               120516250686000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  65280                       # Simulator instruction rate (inst/s)
host_mem_usage                                 792320                       # Number of bytes of host memory used
host_op_rate                                   104656                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   612.75                       # Real time elapsed on the host
host_tick_rate                               13223285                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000014                       # Number of instructions simulated
sim_ops                                      64128181                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008103                       # Number of seconds simulated
sim_ticks                                  8102563500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        13302                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         26684                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1844794                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        55596                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2562339                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1490283                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1844794                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       354511                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2799841                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          117082                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         4739                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          42264809                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         21352498                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        55596                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2138527                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       3825496                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      3558331                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48065429                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     15723842                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.056850                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.135863                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2969021     18.88%     18.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5663437     36.02%     54.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1223301      7.78%     62.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       564878      3.59%     66.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       448204      2.85%     69.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       457705      2.91%     72.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       427153      2.72%     74.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       144647      0.92%     75.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3825496     24.33%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     15723842                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            4238937                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        95393                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          44429575                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10834763                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       284874      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     29451035     61.27%     61.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       252240      0.52%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        95953      0.20%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        63488      0.13%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       981582      2.04%     64.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       376484      0.78%     65.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       470617      0.98%     66.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift       190464      0.40%     66.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       319734      0.67%     67.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           90      0.00%     67.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       447045      0.93%     68.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        63150      0.13%     68.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        32560      0.07%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10167487     21.15%     89.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      4200425      8.74%     98.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       667276      1.39%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          925      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48065429                       # Class of committed instruction
system.switch_cpus.commit.refs               15036113                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48065429                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.540171                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.540171                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       7553774                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       52592989                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1666529                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           4529527                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          56243                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2391692                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            11079128                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   100                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             4234979                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   296                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2799841                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2542632                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              13568578                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         10148                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               32707023                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles          112486                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.172775                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2572944                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1607365                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.018313                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     16197765                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.287246                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.543454                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          7803130     48.17%     48.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           413265      2.55%     50.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           327946      2.02%     52.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           447756      2.76%     55.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           554339      3.42%     58.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1001798      6.18%     65.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           504251      3.11%     68.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           580477      3.58%     71.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4564803     28.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     16197765                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           8165018                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          4067482                       # number of floating regfile writes
system.switch_cpus.idleCycles                    7362                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        95096                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2326066                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.096193                       # Inst execution rate
system.switch_cpus.iew.exec_refs             15297389                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            4234979                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          443813                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      11152257                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         1171                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4280716                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     51623756                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      11062410                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        91847                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      50174202                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            567                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        119820                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          56243                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        120701                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          502                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1183671                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          127                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          751                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       317508                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        79375                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          751                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        79638                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        15458                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          80806767                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              50127471                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.497606                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          40209922                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.093309                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               50147310                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         87011172                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        39194330                       # number of integer regfile writes
system.switch_cpus.ipc                       1.851266                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.851266                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       298441      0.59%      0.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      31105091     61.88%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       257177      0.51%     62.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       103012      0.20%     63.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        63488      0.13%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1020129      2.03%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       383158      0.76%     66.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       475715      0.95%     67.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift       190477      0.38%     67.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       413566      0.82%     68.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp          133      0.00%     68.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       523545      1.04%     69.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        68738      0.14%     69.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        38269      0.08%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10254880     20.40%     89.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      4239357      8.43%     98.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       829606      1.65%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite         1270      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       50266052                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         4712120                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      9358718                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      4596646                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      5612396                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              583299                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011604                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          349895     59.99%     59.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     59.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            253      0.04%     60.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     60.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           9878      1.69%     61.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            84      0.01%     61.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     61.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     61.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            1      0.00%     61.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     61.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     61.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     61.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         6679      1.15%     62.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     62.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     62.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        29908      5.13%     68.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     68.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     68.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     68.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     68.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     68.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     68.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     68.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     68.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     68.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     68.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     68.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     68.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     68.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     68.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     68.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     68.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     68.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     68.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         165132     28.31%     96.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          1552      0.27%     96.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        19917      3.41%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       45838790                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    108182776                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     45530825                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     49570391                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           51623734                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          50266052                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           22                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      3558285                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       228329                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      5065443                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     16197765                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.103271                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.280316                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2665916     16.46%     16.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1823528     11.26%     27.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2597041     16.03%     43.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2506333     15.47%     59.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2196772     13.56%     72.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1816465     11.21%     84.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1060794      6.55%     90.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       752062      4.64%     95.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       778854      4.81%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     16197765                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.101861                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2542632                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     1                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1096960                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       883278                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     11152257                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4280716                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        20155026                       # number of misc regfile reads
system.switch_cpus.numCycles                 16205127                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          734958                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      62153903                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         375564                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2614651                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1258194                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          9995                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     164292327                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       52269332                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     67171972                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5942166                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4403852                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          56243                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       6849747                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          5018011                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      8936063                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     89853856                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12669142                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             63522106                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           103723039                       # The number of ROB writes
system.switch_cpus.timesIdled                     239                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        80394                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         7796                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       160795                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           7796                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   8102563500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4279                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         9340                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3962                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9103                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9103                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4279                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        40066                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        40066                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  40066                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1454208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1454208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1454208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13382                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13382    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13382                       # Request fanout histogram
system.membus.reqLayer2.occupancy            67601500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           71177750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   8102563500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED   8102563500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED   8102563500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   8102563500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             19211                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        72030                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          639                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           27387                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            61190                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           61190                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           646                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18565                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1931                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       239265                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                241196                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        82240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9116480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9198720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           19662                       # Total snoops (count)
system.tol2bus.snoopTraffic                    597760                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           100063                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.077911                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.268033                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  92267     92.21%     92.21% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7796      7.79%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             100063                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          143726500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         119632500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            969499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   8102563500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          553                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        66466                       # number of demand (read+write) hits
system.l2.demand_hits::total                    67019                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          553                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        66466                       # number of overall hits
system.l2.overall_hits::total                   67019                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           93                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        13289                       # number of demand (read+write) misses
system.l2.demand_misses::total                  13382                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           93                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        13289                       # number of overall misses
system.l2.overall_misses::total                 13382                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      8685000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   1040632500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1049317500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      8685000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   1040632500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1049317500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          646                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        79755                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                80401                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          646                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        79755                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               80401                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.143963                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.166623                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.166441                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.143963                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.166623                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.166441                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 93387.096774                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 78307.810971                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78412.606486                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 93387.096774                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 78307.810971                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78412.606486                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                9340                       # number of writebacks
system.l2.writebacks::total                      9340                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           93                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        13289                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             13382                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           93                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        13289                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            13382                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      7755000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    907742500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    915497500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      7755000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    907742500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    915497500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.143963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.166623                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.166441                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.143963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.166623                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.166441                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 83387.096774                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 68307.810971                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68412.606486                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 83387.096774                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 68307.810971                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68412.606486                       # average overall mshr miss latency
system.l2.replacements                          19662                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        62690                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            62690                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        62690                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        62690                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          639                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              639                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          639                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          639                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1436                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1436                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        52087                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 52087                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         9103                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9103                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    686985000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     686985000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        61190                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             61190                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.148766                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.148766                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 75467.977590                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75467.977590                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         9103                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9103                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    595955000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    595955000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.148766                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.148766                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 65467.977590                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65467.977590                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          553                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                553                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           93                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               93                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      8685000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      8685000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          646                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            646                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.143963                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.143963                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 93387.096774                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93387.096774                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           93                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           93                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      7755000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      7755000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.143963                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.143963                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 83387.096774                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83387.096774                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        14379                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             14379                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         4186                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4186                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    353647500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    353647500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        18565                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18565                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.225478                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.225478                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84483.397038                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84483.397038                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         4186                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4186                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    311787500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    311787500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.225478                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.225478                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 74483.397038                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74483.397038                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   8102563500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2045.362857                       # Cycle average of tags in use
system.l2.tags.total_refs                      192610                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     21710                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.871948                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     503.276058                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.143760                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     4.890554                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1537.052486                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.245740                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000070                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002388                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.750514                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998712                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          494                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          528                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          807                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          207                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1306053                       # Number of tag accesses
system.l2.tags.data_accesses                  1306053                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   8102563500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst         5952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       850496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             856448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         5952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          5952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       597760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          597760                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           93                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        13289                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               13382                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         9340                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9340                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst       734582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    104966286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             105700869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       734582                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           734582                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       73774183                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             73774183                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       73774183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       734582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    104966286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            179475051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      9321.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        93.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     12080.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000909578500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          529                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          529                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               35221                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               8801                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       13382                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       9340                       # Number of write requests accepted
system.mem_ctrls.readBursts                     13382                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     9340                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1209                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    19                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               53                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              539                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.64                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    148943500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   60865000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               377187250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12235.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30985.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     7992                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    7681                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.65                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.41                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 13382                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 9340                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   11270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     743                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         5822                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    236.289935                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   163.723850                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.729789                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1965     33.75%     33.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1821     31.28%     65.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          881     15.13%     80.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          437      7.51%     87.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          243      4.17%     91.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          161      2.77%     94.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          101      1.73%     96.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           56      0.96%     97.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          157      2.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         5822                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          529                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.996219                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.031054                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.053083                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1               3      0.57%      0.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-5               5      0.95%      1.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6-7               4      0.76%      2.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-9               9      1.70%      3.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10-11            13      2.46%      6.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-13            23      4.35%     10.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14-15            38      7.18%     17.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17            61     11.53%     29.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19            58     10.96%     40.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-21            49      9.26%     49.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22-23            45      8.51%     58.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-25            39      7.37%     65.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26-27            34      6.43%     72.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-29            31      5.86%     77.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30-31            25      4.73%     82.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-33            27      5.10%     87.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34-35            17      3.21%     90.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-37            10      1.89%     92.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38-39            12      2.27%     95.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-41             6      1.13%     96.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::42-43             6      1.13%     97.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-45             3      0.57%     97.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::46-47             4      0.76%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-49             2      0.38%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::50-51             2      0.38%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-53             1      0.19%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::54-55             1      0.19%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-61             1      0.19%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           529                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          529                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.623819                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.594488                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.007679                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              125     23.63%     23.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               18      3.40%     27.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              327     61.81%     88.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               51      9.64%     98.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      1.13%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.38%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           529                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 779072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   77376                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  596672                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  856448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               597760                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        96.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        73.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    105.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     73.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8102952500                       # Total gap between requests
system.mem_ctrls.avgGap                     356612.64                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         5952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       773120                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       596672                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 734582.333109762170                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 95416715.956622868776                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 73639904.210562497377                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           93                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        13289                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         9340                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      3880750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    373306500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 192729523000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     41728.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     28091.39                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  20634852.57                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             17671500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              9392625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            33872160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           11551860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     639840240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1688562300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1689437280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4090327965                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        504.818995                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4376036750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    270660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   3455866750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             23904720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             12701865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            53043060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           37114200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     639840240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1890890640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1519055520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4176550245                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        515.460353                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3932116500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    270660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3899787000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 120505440076250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    10810599500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 120516250686000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           13                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      3395788                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3395801                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           13                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3395788                       # number of overall hits
system.cpu.icache.overall_hits::total         3395801                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1122                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1124                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1122                       # number of overall misses
system.cpu.icache.overall_misses::total          1124                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     35228500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     35228500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     35228500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     35228500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           15                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3396910                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3396925                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           15                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3396910                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3396925                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.133333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000330                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000331                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.133333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000330                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000331                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 31397.950089                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 31342.081851                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 31397.950089                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 31342.081851                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          885                       # number of writebacks
system.cpu.icache.writebacks::total               885                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          111                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          111                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          111                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          111                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         1011                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1011                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         1011                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1011                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     31015000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     31015000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     31015000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     31015000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000298                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000298                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000298                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000298                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 30677.546983                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 30677.546983                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 30677.546983                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 30677.546983                       # average overall mshr miss latency
system.cpu.icache.replacements                    885                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           13                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3395788                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3395801                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1122                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1124                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     35228500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     35228500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           15                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3396910                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3396925                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.133333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000330                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000331                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 31397.950089                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 31342.081851                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          111                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          111                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         1011                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1011                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     31015000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     31015000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000298                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000298                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 30677.546983                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 30677.546983                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 120516250686000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.010921                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3396814                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1013                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3353.222113                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      120505440077000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000179                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.010742                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000021                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000021                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          107                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.250000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6794863                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6794863                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 120516250686000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 120516250686000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 120516250686000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 120516250686000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 120516250686000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 120516250686000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 120516250686000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     18685499                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18685501                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     18685499                       # number of overall hits
system.cpu.dcache.overall_hits::total        18685501                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       108687                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         108693                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       108687                       # number of overall misses
system.cpu.dcache.overall_misses::total        108693                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   2634359493                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2634359493                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   2634359493                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2634359493                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     18794186                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     18794194                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     18794186                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     18794194                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005783                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005783                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005783                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005783                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 24238.036683                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24236.698711                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 24238.036683                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24236.698711                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        14277                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               767                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    18.614081                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        81636                       # number of writebacks
system.cpu.dcache.writebacks::total             81636                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         3665                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3665                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         3665                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3665                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       105022                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       105022                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       105022                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       105022                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   2446084993                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2446084993                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   2446084993                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2446084993                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005588                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005588                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005588                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005588                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 23291.167498                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23291.167498                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 23291.167498                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23291.167498                       # average overall mshr miss latency
system.cpu.dcache.replacements                 104004                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     13170984                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        13170985                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        28298                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         28303                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    806590000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    806590000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     13199282                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13199288                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.833333                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002144                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002144                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 28503.427804                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28498.392397                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         3665                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3665                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        24633                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24633                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    698704500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    698704500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001866                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001866                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 28364.571916                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28364.571916                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      5514515                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5514516                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        80389                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        80390                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1827769493                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1827769493                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      5594904                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5594906                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014368                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014368                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 22736.562129                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 22736.279301                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        80389                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        80389                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1747380493                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1747380493                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014368                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014368                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 21736.562129                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 21736.562129                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 120516250686000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.091240                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            18790529                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            105028                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            178.909710                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      120505440077000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000292                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.090948                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000089                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000089                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          818                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          160                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          37693416                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         37693416                       # Number of data accesses

---------- End Simulation Statistics   ----------
