
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_1v80 Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _272_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 v input external delay
    20    0.082191    0.177844    0.132248    4.132247 v rst (in)
                                                         rst (net)
                      0.177844    0.000000    4.132247 v _256_/A (sky130_fd_sc_hd__inv_2)
     1    0.003420    0.050755    0.081925    4.214172 ^ _256_/Y (sky130_fd_sc_hd__inv_2)
                                                         _013_ (net)
                      0.050755    0.000000    4.214172 ^ _272_/SET_B (sky130_fd_sc_hd__dfstp_2)
                                              4.214172   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _272_/CLK (sky130_fd_sc_hd__dfstp_2)
                                  0.165351   19.915354   library recovery time
                                             19.915354   data required time
---------------------------------------------------------------------------------------------
                                             19.915354   data required time
                                             -4.214172   data arrival time
---------------------------------------------------------------------------------------------
                                             15.701181   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: ready (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 v input external delay
    20    0.082191    0.177844    0.132248    4.132247 v rst (in)
                                                         rst (net)
                      0.177844    0.000000    4.132247 v _186_/A (sky130_fd_sc_hd__nor2_2)
     1    0.033442    0.373740    0.371875    4.504122 ^ _186_/Y (sky130_fd_sc_hd__nor2_2)
                                                         ready (net)
                      0.373740    0.000000    4.504122 ^ ready (out)
                                              4.504122   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                 -4.000000   15.750001   output external delay
                                             15.750001   data required time
---------------------------------------------------------------------------------------------
                                             15.750001   data required time
                                             -4.504122   data arrival time
---------------------------------------------------------------------------------------------
                                             11.245879   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
_272_/Q                                  10     42    -32 (VIOLATED)
rst                                      10     20    -10 (VIOLATED)
_209_/X                                  10     18     -8 (VIOLATED)
_275_/Q                                  10     12     -2 (VIOLATED)
_292_/Q                                  10     12     -2 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 204 unannotated drivers.
 address[0]
 address[1]
 address[2]
 address[3]
 address[4]
 address[5]
 address[6]
 clk
 data_in[0]
 data_in[1]
 data_in[2]
 data_in[3]
 data_in[4]
 data_in[5]
 data_in[6]
 data_in[7]
 enable
 i2c_scl
 i2c_sda
 rst
 rw
 _135_/Y
 _136_/Y
 _137_/Y
 _138_/Y
 _139_/Y
 _140_/Y
 _141_/Y
 _142_/Y
 _143_/Y
 _144_/X
 _145_/Y
 _146_/X
 _147_/X
 _148_/Y
 _149_/X
 _150_/Y
 _151_/X
 _152_/Y
 _153_/Y
 _154_/X
 _155_/X
 _156_/X
 _157_/X
 _158_/X
 _159_/Y
 _160_/X
 _161_/X
 _162_/X
 _163_/X
 _164_/X
 _165_/X
 _166_/X
 _167_/X
 _168_/X
 _169_/Y
 _170_/X
 _171_/X
 _172_/X
 _173_/X
 _174_/X
 _175_/Y
 _176_/Y
 _177_/X
 _178_/Y
 _179_/Y
 _180_/X
 _181_/X
 _182_/X
 _183_/X
 _184_/Y
 _185_/X
 _186_/Y
 _187_/Y
 _188_/Y
 _189_/X
 _190_/X
 _191_/Y
 _192_/Y
 _193_/X
 _194_/X
 _195_/Y
 _196_/X
 _197_/X
 _198_/Y
 _199_/X
 _200_/Y
 _201_/Y
 _202_/X
 _203_/X
 _204_/Y
 _205_/X
 _206_/X
 _207_/Y
 _208_/X
 _209_/X
 _210_/Y
 _211_/Y
 _212_/X
 _213_/Y
 _214_/Y
 _215_/Y
 _216_/Y
 _217_/X
 _218_/X
 _219_/X
 _220_/X
 _221_/X
 _222_/X
 _223_/X
 _224_/X
 _225_/X
 _226_/X
 _227_/X
 _228_/X
 _229_/X
 _230_/X
 _231_/X
 _232_/X
 _233_/X
 _234_/X
 _235_/Y
 _236_/X
 _237_/X
 _238_/X
 _239_/X
 _240_/X
 _241_/X
 _242_/X
 _243_/X
 _244_/X
 _245_/X
 _246_/X
 _247_/X
 _248_/X
 _249_/X
 _250_/X
 _251_/X
 _252_/X
 _253_/X
 _254_/Y
 _255_/Y
 _256_/Y
 _257_/Y
 _258_/Y
 _259_/Y
 _260_/Y
 _261_/Y
 _262_/Y
 _263_/Y
 _264_/Y
 _265_/Y
 _266_/Y
 _267_/Y
 _268_/Y
 _269_/Y
 _270_/Y
 _271_/Y
 _272_/Q
 _273_/Q
 _274_/Q
 _275_/Q
 _276_/Q
 _277_/Q
 _278_/Q
 _279_/Q
 _280_/Q
 _281_/Q
 _282_/Q
 _283_/Q
 _284_/Q
 _285_/Q
 _286_/Q
 _287_/Q
 _288_/Q
 _289_/Q
 _290_/Q
 _291_/Q
 _292_/Q
 _293_/Q
 _294_/Q
 _295_/Q
 _296_/Q
 _297_/Q
 _298_/Q
 _299_/Q
 _300_/Q
 _301_/Q
 _302_/Q
 _303_/Q
 _304_/Q
 _305_/Q
 _306_/Q
 _307_/Q
 _308_/Q
 _309_/Q
 _310_/Q
 _311_/Q
 _312_/Q
 _313_/Q
 _314_/Q
 _315_/Q
 _316_/Q
 _317_/Z
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 5
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 41 unclocked register/latch pins.
  _273_/CLK
  _274_/CLK
  _275_/CLK
  _276_/CLK
  _277_/CLK
  _278_/CLK
  _279_/CLK
  _280_/CLK
  _281_/CLK
  _282_/CLK
  _283_/CLK
  _284_/CLK
  _285_/CLK
  _286_/CLK
  _287_/CLK
  _288_/CLK
  _289_/CLK
  _290_/CLK
  _291_/CLK
  _292_/CLK
  _293_/CLK
  _294_/CLK
  _295_/CLK
  _296_/CLK
  _297_/CLK
  _298_/CLK
  _299_/CLK
  _300_/CLK
  _301_/CLK
  _302_/CLK
  _303_/CLK
  _304_/CLK
  _305_/CLK
  _306_/CLK
  _307_/CLK
  _308_/CLK
  _309_/CLK
  _310_/CLK
  _311_/CLK
  _312_/CLK
  _313_/CLK
Warning: There are 50 unconstrained endpoints.
  data_out[0]
  data_out[1]
  data_out[2]
  data_out[3]
  data_out[4]
  data_out[5]
  data_out[6]
  data_out[7]
  i2c_sda
  _273_/D
  _274_/D
  _275_/D
  _276_/D
  _277_/D
  _278_/D
  _279_/D
  _280_/D
  _281_/D
  _282_/D
  _283_/D
  _284_/D
  _285_/D
  _286_/D
  _287_/D
  _288_/D
  _289_/D
  _290_/D
  _291_/D
  _292_/D
  _293_/D
  _294_/D
  _295_/D
  _296_/D
  _297_/D
  _298_/D
  _299_/D
  _300_/D
  _301_/D
  _302_/D
  _303_/D
  _304_/D
  _305_/D
  _306_/D
  _307_/D
  _308_/D
  _309_/D
  _310_/D
  _311_/D
  _312_/D
  _313_/D
