{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 17 08:52:54 2022 " "Info: Processing started: Sun Apr 17 08:52:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "op_sel_bc\[0\] " "Warning: Node \"op_sel_bc\[0\]\" is a latch" {  } { { "alu.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_1/ALU/alu.vhd" 88 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "op_sel_bs\[0\] " "Warning: Node \"op_sel_bs\[0\]\" is a latch" {  } { { "alu.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_1/ALU/alu.vhd" 100 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "op_sel_bc\[1\] " "Warning: Node \"op_sel_bc\[1\]\" is a latch" {  } { { "alu.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_1/ALU/alu.vhd" 88 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "op_sel_bs\[1\] " "Warning: Node \"op_sel_bs\[1\]\" is a latch" {  } { { "alu.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_1/ALU/alu.vhd" 100 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "op_sel_bc\[2\] " "Warning: Node \"op_sel_bc\[2\]\" is a latch" {  } { { "alu.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_1/ALU/alu.vhd" 88 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "op_sel_bs\[2\] " "Warning: Node \"op_sel_bs\[2\]\" is a latch" {  } { { "alu.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_1/ALU/alu.vhd" 100 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "op_sel_bs\[3\] " "Warning: Node \"op_sel_bs\[3\]\" is a latch" {  } { { "alu.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_1/ALU/alu.vhd" 100 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "op_sel_bs\[4\] " "Warning: Node \"op_sel_bs\[4\]\" is a latch" {  } { { "alu.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_1/ALU/alu.vhd" 100 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "op_sel_bc\[5\] " "Warning: Node \"op_sel_bc\[5\]\" is a latch" {  } { { "alu.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_1/ALU/alu.vhd" 88 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "op_sel_bs\[5\] " "Warning: Node \"op_sel_bs\[5\]\" is a latch" {  } { { "alu.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_1/ALU/alu.vhd" 100 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "op_sel_bs\[6\] " "Warning: Node \"op_sel_bs\[6\]\" is a latch" {  } { { "alu.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_1/ALU/alu.vhd" 100 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "op_sel_bc\[7\] " "Warning: Node \"op_sel_bc\[7\]\" is a latch" {  } { { "alu.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_1/ALU/alu.vhd" 88 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "op_sel_bs\[7\] " "Warning: Node \"op_sel_bs\[7\]\" is a latch" {  } { { "alu.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_1/ALU/alu.vhd" 100 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "bit_sel\[1\] " "Info: Assuming node \"bit_sel\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "alu.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_1/ALU/alu.vhd" 12 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "bit_sel\[0\] " "Info: Assuming node \"bit_sel\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "alu.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_1/ALU/alu.vhd" 12 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "bit_sel\[2\] " "Info: Assuming node \"bit_sel\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "alu.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_1/ALU/alu.vhd" 12 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "op_sel_bc\[1\]~1 " "Info: Detected gated clock \"op_sel_bc\[1\]~1\" as buffer" {  } { { "alu.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_1/ALU/alu.vhd" 88 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "op_sel_bc\[1\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "op_sel_bc\[0\]~0 " "Info: Detected gated clock \"op_sel_bc\[0\]~0\" as buffer" {  } { { "alu.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_1/ALU/alu.vhd" 88 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "op_sel_bc\[0\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "op_sel_bc\[7\] a_in\[7\] bit_sel\[1\] 4.378 ns register " "Info: tsu for register \"op_sel_bc\[7\]\" (data pin = \"a_in\[7\]\", clock pin = \"bit_sel\[1\]\") is 4.378 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.733 ns + Longest pin register " "Info: + Longest pin to register delay is 8.733 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns a_in\[7\] 1 PIN PIN_AD11 13 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AD11; Fanout = 13; PIN Node = 'a_in\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a_in[7] } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_1/ALU/alu.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.036 ns) + CELL(0.275 ns) 7.161 ns op_sel_bc\[7\]~5 2 COMB LCCOMB_X28_Y28_N0 1 " "Info: 2: + IC(6.036 ns) + CELL(0.275 ns) = 7.161 ns; Loc. = LCCOMB_X28_Y28_N0; Fanout = 1; COMB Node = 'op_sel_bc\[7\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.311 ns" { a_in[7] op_sel_bc[7]~5 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_1/ALU/alu.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.301 ns) + CELL(0.271 ns) 8.733 ns op_sel_bc\[7\] 3 REG LCCOMB_X24_Y22_N22 1 " "Info: 3: + IC(1.301 ns) + CELL(0.271 ns) = 8.733 ns; Loc. = LCCOMB_X24_Y22_N22; Fanout = 1; REG Node = 'op_sel_bc\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { op_sel_bc[7]~5 op_sel_bc[7] } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_1/ALU/alu.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.396 ns ( 15.99 % ) " "Info: Total cell delay = 1.396 ns ( 15.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.337 ns ( 84.01 % ) " "Info: Total interconnect delay = 7.337 ns ( 84.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.733 ns" { a_in[7] op_sel_bc[7]~5 op_sel_bc[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.733 ns" { a_in[7] {} a_in[7]~combout {} op_sel_bc[7]~5 {} op_sel_bc[7] {} } { 0.000ns 0.000ns 6.036ns 1.301ns } { 0.000ns 0.850ns 0.275ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.837 ns + " "Info: + Micro setup delay of destination is 0.837 ns" {  } { { "alu.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_1/ALU/alu.vhd" 88 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "bit_sel\[1\] destination 5.192 ns - Shortest register " "Info: - Shortest clock path from clock \"bit_sel\[1\]\" to destination register is 5.192 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns bit_sel\[1\] 1 CLK PIN_B12 9 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_B12; Fanout = 9; CLK Node = 'bit_sel\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { bit_sel[1] } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_1/ALU/alu.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.329 ns) + CELL(0.150 ns) 2.319 ns op_sel_bc\[1\]~1 2 COMB LCCOMB_X28_Y28_N18 1 " "Info: 2: + IC(1.329 ns) + CELL(0.150 ns) = 2.319 ns; Loc. = LCCOMB_X28_Y28_N18; Fanout = 1; COMB Node = 'op_sel_bc\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.479 ns" { bit_sel[1] op_sel_bc[1]~1 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_1/ALU/alu.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.298 ns) + CELL(0.000 ns) 3.617 ns op_sel_bc\[1\]~1clkctrl 3 COMB CLKCTRL_G10 11 " "Info: 3: + IC(1.298 ns) + CELL(0.000 ns) = 3.617 ns; Loc. = CLKCTRL_G10; Fanout = 11; COMB Node = 'op_sel_bc\[1\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { op_sel_bc[1]~1 op_sel_bc[1]~1clkctrl } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_1/ALU/alu.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.425 ns) + CELL(0.150 ns) 5.192 ns op_sel_bc\[7\] 4 REG LCCOMB_X24_Y22_N22 1 " "Info: 4: + IC(1.425 ns) + CELL(0.150 ns) = 5.192 ns; Loc. = LCCOMB_X24_Y22_N22; Fanout = 1; REG Node = 'op_sel_bc\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { op_sel_bc[1]~1clkctrl op_sel_bc[7] } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_1/ALU/alu.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.140 ns ( 21.96 % ) " "Info: Total cell delay = 1.140 ns ( 21.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.052 ns ( 78.04 % ) " "Info: Total interconnect delay = 4.052 ns ( 78.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.192 ns" { bit_sel[1] op_sel_bc[1]~1 op_sel_bc[1]~1clkctrl op_sel_bc[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.192 ns" { bit_sel[1] {} bit_sel[1]~combout {} op_sel_bc[1]~1 {} op_sel_bc[1]~1clkctrl {} op_sel_bc[7] {} } { 0.000ns 0.000ns 1.329ns 1.298ns 1.425ns } { 0.000ns 0.840ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.733 ns" { a_in[7] op_sel_bc[7]~5 op_sel_bc[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.733 ns" { a_in[7] {} a_in[7]~combout {} op_sel_bc[7]~5 {} op_sel_bc[7] {} } { 0.000ns 0.000ns 6.036ns 1.301ns } { 0.000ns 0.850ns 0.275ns 0.271ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.192 ns" { bit_sel[1] op_sel_bc[1]~1 op_sel_bc[1]~1clkctrl op_sel_bc[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.192 ns" { bit_sel[1] {} bit_sel[1]~combout {} op_sel_bc[1]~1 {} op_sel_bc[1]~1clkctrl {} op_sel_bc[7] {} } { 0.000ns 0.000ns 1.329ns 1.298ns 1.425ns } { 0.000ns 0.840ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "bit_sel\[2\] r_out\[5\] op_sel_bc\[5\] 16.639 ns register " "Info: tco from clock \"bit_sel\[2\]\" to destination pin \"r_out\[5\]\" through register \"op_sel_bc\[5\]\" is 16.639 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "bit_sel\[2\] source 5.446 ns + Longest register " "Info: + Longest clock path from clock \"bit_sel\[2\]\" to source register is 5.446 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns bit_sel\[2\] 1 CLK PIN_D12 11 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_D12; Fanout = 11; CLK Node = 'bit_sel\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { bit_sel[2] } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_1/ALU/alu.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.398 ns) + CELL(0.420 ns) 2.658 ns op_sel_bc\[1\]~1 2 COMB LCCOMB_X28_Y28_N18 1 " "Info: 2: + IC(1.398 ns) + CELL(0.420 ns) = 2.658 ns; Loc. = LCCOMB_X28_Y28_N18; Fanout = 1; COMB Node = 'op_sel_bc\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.818 ns" { bit_sel[2] op_sel_bc[1]~1 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_1/ALU/alu.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.298 ns) + CELL(0.000 ns) 3.956 ns op_sel_bc\[1\]~1clkctrl 3 COMB CLKCTRL_G10 11 " "Info: 3: + IC(1.298 ns) + CELL(0.000 ns) = 3.956 ns; Loc. = CLKCTRL_G10; Fanout = 11; COMB Node = 'op_sel_bc\[1\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { op_sel_bc[1]~1 op_sel_bc[1]~1clkctrl } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_1/ALU/alu.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.340 ns) + CELL(0.150 ns) 5.446 ns op_sel_bc\[5\] 4 REG LCCOMB_X28_Y28_N6 1 " "Info: 4: + IC(1.340 ns) + CELL(0.150 ns) = 5.446 ns; Loc. = LCCOMB_X28_Y28_N6; Fanout = 1; REG Node = 'op_sel_bc\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { op_sel_bc[1]~1clkctrl op_sel_bc[5] } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_1/ALU/alu.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.410 ns ( 25.89 % ) " "Info: Total cell delay = 1.410 ns ( 25.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.036 ns ( 74.11 % ) " "Info: Total interconnect delay = 4.036 ns ( 74.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.446 ns" { bit_sel[2] op_sel_bc[1]~1 op_sel_bc[1]~1clkctrl op_sel_bc[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.446 ns" { bit_sel[2] {} bit_sel[2]~combout {} op_sel_bc[1]~1 {} op_sel_bc[1]~1clkctrl {} op_sel_bc[5] {} } { 0.000ns 0.000ns 1.398ns 1.298ns 1.340ns } { 0.000ns 0.840ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "alu.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_1/ALU/alu.vhd" 88 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.193 ns + Longest register pin " "Info: + Longest register to pin delay is 11.193 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns op_sel_bc\[5\] 1 REG LCCOMB_X28_Y28_N6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X28_Y28_N6; Fanout = 1; REG Node = 'op_sel_bc\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { op_sel_bc[5] } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_1/ALU/alu.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.438 ns) 1.118 ns saida\[5\]~53 2 COMB LCCOMB_X28_Y28_N26 1 " "Info: 2: + IC(0.680 ns) + CELL(0.438 ns) = 1.118 ns; Loc. = LCCOMB_X28_Y28_N26; Fanout = 1; COMB Node = 'saida\[5\]~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { op_sel_bc[5] saida[5]~53 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_1/ALU/alu.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.420 ns) 1.793 ns saida\[5\]~54 3 COMB LCCOMB_X28_Y28_N2 1 " "Info: 3: + IC(0.255 ns) + CELL(0.420 ns) = 1.793 ns; Loc. = LCCOMB_X28_Y28_N2; Fanout = 1; COMB Node = 'saida\[5\]~54'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { saida[5]~53 saida[5]~54 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_1/ALU/alu.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.341 ns) + CELL(0.437 ns) 3.571 ns saida\[5\]~55 4 COMB LCCOMB_X23_Y22_N24 1 " "Info: 4: + IC(1.341 ns) + CELL(0.437 ns) = 3.571 ns; Loc. = LCCOMB_X23_Y22_N24; Fanout = 1; COMB Node = 'saida\[5\]~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.778 ns" { saida[5]~54 saida[5]~55 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_1/ALU/alu.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.438 ns) 4.299 ns saida\[5\]~56 5 COMB LCCOMB_X23_Y22_N18 1 " "Info: 5: + IC(0.290 ns) + CELL(0.438 ns) = 4.299 ns; Loc. = LCCOMB_X23_Y22_N18; Fanout = 1; COMB Node = 'saida\[5\]~56'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.728 ns" { saida[5]~55 saida[5]~56 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_1/ALU/alu.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.742 ns) + CELL(0.271 ns) 5.312 ns saida\[5\]~57 6 COMB LCCOMB_X23_Y25_N18 2 " "Info: 6: + IC(0.742 ns) + CELL(0.271 ns) = 5.312 ns; Loc. = LCCOMB_X23_Y25_N18; Fanout = 2; COMB Node = 'saida\[5\]~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { saida[5]~56 saida[5]~57 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_1/ALU/alu.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.259 ns) + CELL(2.622 ns) 11.193 ns r_out\[5\] 7 PIN PIN_M22 0 " "Info: 7: + IC(3.259 ns) + CELL(2.622 ns) = 11.193 ns; Loc. = PIN_M22; Fanout = 0; PIN Node = 'r_out\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.881 ns" { saida[5]~57 r_out[5] } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_1/ALU/alu.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.626 ns ( 41.33 % ) " "Info: Total cell delay = 4.626 ns ( 41.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.567 ns ( 58.67 % ) " "Info: Total interconnect delay = 6.567 ns ( 58.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.193 ns" { op_sel_bc[5] saida[5]~53 saida[5]~54 saida[5]~55 saida[5]~56 saida[5]~57 r_out[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.193 ns" { op_sel_bc[5] {} saida[5]~53 {} saida[5]~54 {} saida[5]~55 {} saida[5]~56 {} saida[5]~57 {} r_out[5] {} } { 0.000ns 0.680ns 0.255ns 1.341ns 0.290ns 0.742ns 3.259ns } { 0.000ns 0.438ns 0.420ns 0.437ns 0.438ns 0.271ns 2.622ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.446 ns" { bit_sel[2] op_sel_bc[1]~1 op_sel_bc[1]~1clkctrl op_sel_bc[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.446 ns" { bit_sel[2] {} bit_sel[2]~combout {} op_sel_bc[1]~1 {} op_sel_bc[1]~1clkctrl {} op_sel_bc[5] {} } { 0.000ns 0.000ns 1.398ns 1.298ns 1.340ns } { 0.000ns 0.840ns 0.420ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.193 ns" { op_sel_bc[5] saida[5]~53 saida[5]~54 saida[5]~55 saida[5]~56 saida[5]~57 r_out[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.193 ns" { op_sel_bc[5] {} saida[5]~53 {} saida[5]~54 {} saida[5]~55 {} saida[5]~56 {} saida[5]~57 {} r_out[5] {} } { 0.000ns 0.680ns 0.255ns 1.341ns 0.290ns 0.742ns 3.259ns } { 0.000ns 0.438ns 0.420ns 0.437ns 0.438ns 0.271ns 2.622ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "b_in\[0\] r_out\[5\] 18.029 ns Longest " "Info: Longest tpd from source pin \"b_in\[0\]\" to destination pin \"r_out\[5\]\" is 18.029 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns b_in\[0\] 1 PIN PIN_J13 9 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_J13; Fanout = 9; PIN Node = 'b_in\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { b_in[0] } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_1/ALU/alu.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.391 ns) + CELL(0.414 ns) 7.635 ns op_sel_add\[0\]~1 2 COMB LCCOMB_X29_Y25_N2 2 " "Info: 2: + IC(6.391 ns) + CELL(0.414 ns) = 7.635 ns; Loc. = LCCOMB_X29_Y25_N2; Fanout = 2; COMB Node = 'op_sel_add\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.805 ns" { b_in[0] op_sel_add[0]~1 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_1/ALU/alu.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.706 ns op_sel_add\[1\]~3 3 COMB LCCOMB_X29_Y25_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 7.706 ns; Loc. = LCCOMB_X29_Y25_N4; Fanout = 2; COMB Node = 'op_sel_add\[1\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { op_sel_add[0]~1 op_sel_add[1]~3 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_1/ALU/alu.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.777 ns op_sel_add\[2\]~5 4 COMB LCCOMB_X29_Y25_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 7.777 ns; Loc. = LCCOMB_X29_Y25_N6; Fanout = 2; COMB Node = 'op_sel_add\[2\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { op_sel_add[1]~3 op_sel_add[2]~5 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_1/ALU/alu.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.848 ns op_sel_add\[3\]~7 5 COMB LCCOMB_X29_Y25_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 7.848 ns; Loc. = LCCOMB_X29_Y25_N8; Fanout = 2; COMB Node = 'op_sel_add\[3\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { op_sel_add[2]~5 op_sel_add[3]~7 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_1/ALU/alu.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.919 ns op_sel_add\[4\]~9 6 COMB LCCOMB_X29_Y25_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 7.919 ns; Loc. = LCCOMB_X29_Y25_N10; Fanout = 2; COMB Node = 'op_sel_add\[4\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { op_sel_add[3]~7 op_sel_add[4]~9 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_1/ALU/alu.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.329 ns op_sel_add\[5\]~10 7 COMB LCCOMB_X29_Y25_N12 1 " "Info: 7: + IC(0.000 ns) + CELL(0.410 ns) = 8.329 ns; Loc. = LCCOMB_X29_Y25_N12; Fanout = 1; COMB Node = 'op_sel_add\[5\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { op_sel_add[4]~9 op_sel_add[5]~10 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_1/ALU/alu.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.438 ns) 9.787 ns saida\[5\]~49 8 COMB LCCOMB_X25_Y22_N0 1 " "Info: 8: + IC(1.020 ns) + CELL(0.438 ns) = 9.787 ns; Loc. = LCCOMB_X25_Y22_N0; Fanout = 1; COMB Node = 'saida\[5\]~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.458 ns" { op_sel_add[5]~10 saida[5]~49 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_1/ALU/alu.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 10.193 ns saida\[5\]~50 9 COMB LCCOMB_X25_Y22_N2 1 " "Info: 9: + IC(0.256 ns) + CELL(0.150 ns) = 10.193 ns; Loc. = LCCOMB_X25_Y22_N2; Fanout = 1; COMB Node = 'saida\[5\]~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { saida[5]~49 saida[5]~50 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_1/ALU/alu.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.275 ns) 11.444 ns saida\[5\]~52 10 COMB LCCOMB_X23_Y25_N16 1 " "Info: 10: + IC(0.976 ns) + CELL(0.275 ns) = 11.444 ns; Loc. = LCCOMB_X23_Y25_N16; Fanout = 1; COMB Node = 'saida\[5\]~52'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { saida[5]~50 saida[5]~52 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_1/ALU/alu.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.438 ns) 12.148 ns saida\[5\]~57 11 COMB LCCOMB_X23_Y25_N18 2 " "Info: 11: + IC(0.266 ns) + CELL(0.438 ns) = 12.148 ns; Loc. = LCCOMB_X23_Y25_N18; Fanout = 2; COMB Node = 'saida\[5\]~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.704 ns" { saida[5]~52 saida[5]~57 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_1/ALU/alu.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.259 ns) + CELL(2.622 ns) 18.029 ns r_out\[5\] 12 PIN PIN_M22 0 " "Info: 12: + IC(3.259 ns) + CELL(2.622 ns) = 18.029 ns; Loc. = PIN_M22; Fanout = 0; PIN Node = 'r_out\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.881 ns" { saida[5]~57 r_out[5] } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_1/ALU/alu.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.861 ns ( 32.51 % ) " "Info: Total cell delay = 5.861 ns ( 32.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.168 ns ( 67.49 % ) " "Info: Total interconnect delay = 12.168 ns ( 67.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.029 ns" { b_in[0] op_sel_add[0]~1 op_sel_add[1]~3 op_sel_add[2]~5 op_sel_add[3]~7 op_sel_add[4]~9 op_sel_add[5]~10 saida[5]~49 saida[5]~50 saida[5]~52 saida[5]~57 r_out[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "18.029 ns" { b_in[0] {} b_in[0]~combout {} op_sel_add[0]~1 {} op_sel_add[1]~3 {} op_sel_add[2]~5 {} op_sel_add[3]~7 {} op_sel_add[4]~9 {} op_sel_add[5]~10 {} saida[5]~49 {} saida[5]~50 {} saida[5]~52 {} saida[5]~57 {} r_out[5] {} } { 0.000ns 0.000ns 6.391ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.020ns 0.256ns 0.976ns 0.266ns 3.259ns } { 0.000ns 0.830ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.150ns 0.275ns 0.438ns 2.622ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "op_sel_bs\[0\] a_in\[0\] bit_sel\[2\] 2.225 ns register " "Info: th for register \"op_sel_bs\[0\]\" (data pin = \"a_in\[0\]\", clock pin = \"bit_sel\[2\]\") is 2.225 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "bit_sel\[2\] destination 5.448 ns + Longest register " "Info: + Longest clock path from clock \"bit_sel\[2\]\" to destination register is 5.448 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns bit_sel\[2\] 1 CLK PIN_D12 11 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_D12; Fanout = 11; CLK Node = 'bit_sel\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { bit_sel[2] } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_1/ALU/alu.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.398 ns) + CELL(0.420 ns) 2.658 ns op_sel_bc\[0\]~0 2 COMB LCCOMB_X28_Y28_N16 1 " "Info: 2: + IC(1.398 ns) + CELL(0.420 ns) = 2.658 ns; Loc. = LCCOMB_X28_Y28_N16; Fanout = 1; COMB Node = 'op_sel_bc\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.818 ns" { bit_sel[2] op_sel_bc[0]~0 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_1/ALU/alu.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.297 ns) + CELL(0.000 ns) 3.955 ns op_sel_bc\[0\]~0clkctrl 3 COMB CLKCTRL_G8 2 " "Info: 3: + IC(1.297 ns) + CELL(0.000 ns) = 3.955 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'op_sel_bc\[0\]~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { op_sel_bc[0]~0 op_sel_bc[0]~0clkctrl } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_1/ALU/alu.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.343 ns) + CELL(0.150 ns) 5.448 ns op_sel_bs\[0\] 4 REG LCCOMB_X24_Y24_N30 1 " "Info: 4: + IC(1.343 ns) + CELL(0.150 ns) = 5.448 ns; Loc. = LCCOMB_X24_Y24_N30; Fanout = 1; REG Node = 'op_sel_bs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { op_sel_bc[0]~0clkctrl op_sel_bs[0] } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_1/ALU/alu.vhd" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.410 ns ( 25.88 % ) " "Info: Total cell delay = 1.410 ns ( 25.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.038 ns ( 74.12 % ) " "Info: Total interconnect delay = 4.038 ns ( 74.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.448 ns" { bit_sel[2] op_sel_bc[0]~0 op_sel_bc[0]~0clkctrl op_sel_bs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.448 ns" { bit_sel[2] {} bit_sel[2]~combout {} op_sel_bc[0]~0 {} op_sel_bc[0]~0clkctrl {} op_sel_bs[0] {} } { 0.000ns 0.000ns 1.398ns 1.297ns 1.343ns } { 0.000ns 0.840ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "alu.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_1/ALU/alu.vhd" 100 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.223 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.223 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns a_in\[0\] 1 PIN PIN_D13 18 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 18; PIN Node = 'a_in\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a_in[0] } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_1/ALU/alu.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.973 ns) + CELL(0.271 ns) 3.223 ns op_sel_bs\[0\] 2 REG LCCOMB_X24_Y24_N30 1 " "Info: 2: + IC(1.973 ns) + CELL(0.271 ns) = 3.223 ns; Loc. = LCCOMB_X24_Y24_N30; Fanout = 1; REG Node = 'op_sel_bs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.244 ns" { a_in[0] op_sel_bs[0] } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho_1/ALU/alu.vhd" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.250 ns ( 38.78 % ) " "Info: Total cell delay = 1.250 ns ( 38.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.973 ns ( 61.22 % ) " "Info: Total interconnect delay = 1.973 ns ( 61.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.223 ns" { a_in[0] op_sel_bs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.223 ns" { a_in[0] {} a_in[0]~combout {} op_sel_bs[0] {} } { 0.000ns 0.000ns 1.973ns } { 0.000ns 0.979ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.448 ns" { bit_sel[2] op_sel_bc[0]~0 op_sel_bc[0]~0clkctrl op_sel_bs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.448 ns" { bit_sel[2] {} bit_sel[2]~combout {} op_sel_bc[0]~0 {} op_sel_bc[0]~0clkctrl {} op_sel_bs[0] {} } { 0.000ns 0.000ns 1.398ns 1.297ns 1.343ns } { 0.000ns 0.840ns 0.420ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.223 ns" { a_in[0] op_sel_bs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.223 ns" { a_in[0] {} a_in[0]~combout {} op_sel_bs[0] {} } { 0.000ns 0.000ns 1.973ns } { 0.000ns 0.979ns 0.271ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 16 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 17 08:52:54 2022 " "Info: Processing ended: Sun Apr 17 08:52:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
