<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>FPGA-TSU: timestamp_unit.arch Architecture Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">FPGA-TSU
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="classtimestamp__unit.html">timestamp_unit</a></li><li class="navelem"><a class="el" href="classtimestamp__unit_1_1arch.html">arch</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#Components">Components</a> &#124;
<a href="#Instantiations">Instantiations</a> &#124;
<a href="#Processes">Processes</a> &#124;
<a href="#Signals">Signals</a>  </div>
  <div class="headertitle"><div class="title">timestamp_unit.arch Architecture Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Architecture that does functional description of design.  
 <a href="#details">More...</a></p>
<b>Architecture &gt;&gt; </b><a class="el" href="classtimestamp__unit_1_1arch.html">timestamp_unit::arch</a><br />
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Processes" name="Processes"></a>
Processes</h2></td></tr>
 <tr class="memitem:a545bf7759ca20b40011b48d785f04ad0" id="r_a545bf7759ca20b40011b48d785f04ad0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a545bf7759ca20b40011b48d785f04ad0">PROCESS_4</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="classtimestamp__unit.html#ae8d3e5458b0e3cd523d6461463e36fe8">clk_i</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="#a879cd909c5d58b517351b3d054c5d94f">reset_temp</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Components" name="Components"></a>
Components</h2></td></tr>
 <tr class="memitem:aac2e1de5d7b378deff4bf4d43b5d8348" id="r_aac2e1de5d7b378deff4bf4d43b5d8348"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#aac2e1de5d7b378deff4bf4d43b5d8348">reg_map</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="classreg__map.html">&lt;Entity reg_map&gt; </a></em></td></tr>
<tr class="memdesc:aac2e1de5d7b378deff4bf4d43b5d8348"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of <a class="el" href="classreg__map.html">reg_map</a> component.  <a href="#aac2e1de5d7b378deff4bf4d43b5d8348"></a><br /></td></tr>
<tr class="memitem:ac9a40e4481f4ccfde2b9526764c8d4ff" id="r_ac9a40e4481f4ccfde2b9526764c8d4ff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#ac9a40e4481f4ccfde2b9526764c8d4ff">detection_logic</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="classdetection__logic.html">&lt;Entity detection_logic&gt; </a></em></td></tr>
<tr class="memdesc:ac9a40e4481f4ccfde2b9526764c8d4ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of <a class="el" href="classdetection__logic.html">detection_logic</a> component.  <a href="#ac9a40e4481f4ccfde2b9526764c8d4ff"></a><br /></td></tr>
<tr class="memitem:a3588406887f63ab2fc59371f5c6959ee" id="r_a3588406887f63ab2fc59371f5c6959ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a3588406887f63ab2fc59371f5c6959ee">fifo_buffer</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="classfifo__buffer.html">&lt;Entity fifo_buffer&gt; </a></em></td></tr>
<tr class="memdesc:a3588406887f63ab2fc59371f5c6959ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of <a class="el" href="classfifo__buffer.html" title="Entity consists of the following 2 generics and 10 ports:">fifo_buffer</a> component.  <a href="#a3588406887f63ab2fc59371f5c6959ee"></a><br /></td></tr>
<tr class="memitem:aa4be4c8e53b136e5acc8ed545acaeb0c" id="r_aa4be4c8e53b136e5acc8ed545acaeb0c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#aa4be4c8e53b136e5acc8ed545acaeb0c">interrupt_logic</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="classinterrupt__logic.html">&lt;Entity interrupt_logic&gt; </a></em></td></tr>
<tr class="memdesc:aa4be4c8e53b136e5acc8ed545acaeb0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">The number of memory slots in ram.  <a href="#aa4be4c8e53b136e5acc8ed545acaeb0c"></a><br /></td></tr>
<tr class="memitem:ac223b51bf5c9c043cf47decbeca1418a" id="r_ac223b51bf5c9c043cf47decbeca1418a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#ac223b51bf5c9c043cf47decbeca1418a">output_buffer_logic</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="classoutput__buffer__logic.html">&lt;Entity output_buffer_logic&gt; </a></em></td></tr>
<tr class="memdesc:ac223b51bf5c9c043cf47decbeca1418a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of <a class="el" href="classinterrupt__logic.html">interrupt_logic</a> component.  <a href="#ac223b51bf5c9c043cf47decbeca1418a"></a><br /></td></tr>
<tr class="memitem:a21481dbfa413a8ec1ff35a51bbc1f621" id="r_a21481dbfa413a8ec1ff35a51bbc1f621"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a21481dbfa413a8ec1ff35a51bbc1f621">d_ff</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="classd__ff.html">&lt;Entity d_ff&gt; </a></em></td></tr>
<tr class="memdesc:a21481dbfa413a8ec1ff35a51bbc1f621"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of <a class="el" href="classoutput__buffer__logic.html">output_buffer_logic</a> component.  <a href="#a21481dbfa413a8ec1ff35a51bbc1f621"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Signals" name="Signals"></a>
Signals</h2></td></tr>
 <tr class="memitem:a879cd909c5d58b517351b3d054c5d94f" id="r_a879cd909c5d58b517351b3d054c5d94f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a879cd909c5d58b517351b3d054c5d94f">reset_temp</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a879cd909c5d58b517351b3d054c5d94f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Signal for integrating hardware and software reset.  <a href="#a879cd909c5d58b517351b3d054c5d94f"></a><br /></td></tr>
<tr class="memitem:a0a99c5066318ba58a0272d9979e88528" id="r_a0a99c5066318ba58a0272d9979e88528"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a0a99c5066318ba58a0272d9979e88528">sys_time_write</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a0a99c5066318ba58a0272d9979e88528"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of d flip-flop component Signal used to write into sys_time register.  <a href="#a0a99c5066318ba58a0272d9979e88528"></a><br /></td></tr>
<tr class="memitem:a26316107ff972331efa4c22b0d0158a7" id="r_a26316107ff972331efa4c22b0d0158a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a26316107ff972331efa4c22b0d0158a7">sys_time_read</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a26316107ff972331efa4c22b0d0158a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Signal used to read from sys_time register and write initial unix time into counter.  <a href="#a26316107ff972331efa4c22b0d0158a7"></a><br /></td></tr>
<tr class="memitem:a9dbcd0ba6fdb1c2cf84c6ca26130c635" id="r_a9dbcd0ba6fdb1c2cf84c6ca26130c635"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a9dbcd0ba6fdb1c2cf84c6ca26130c635">status_write</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a9dbcd0ba6fdb1c2cf84c6ca26130c635"><td class="mdescLeft">&#160;</td><td class="mdescRight">Signals used to read from/write to status and control register.  <a href="#a9dbcd0ba6fdb1c2cf84c6ca26130c635"></a><br /></td></tr>
<tr class="memitem:ae61dc533748c4ca63c967aeb8604753a" id="r_ae61dc533748c4ca63c967aeb8604753a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#ae61dc533748c4ca63c967aeb8604753a">status_read</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a8547bf31f34f88b6e5760779cd228508" id="r_a8547bf31f34f88b6e5760779cd228508"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a8547bf31f34f88b6e5760779cd228508">control_write</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a21ee99c61804b2ccb95fd173e8458d7d" id="r_a21ee99c61804b2ccb95fd173e8458d7d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a21ee99c61804b2ccb95fd173e8458d7d">control_read</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a197ee255cee70bb7792f73280cb12f86" id="r_a197ee255cee70bb7792f73280cb12f86"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a197ee255cee70bb7792f73280cb12f86">fall_ts_h_read</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a197ee255cee70bb7792f73280cb12f86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Signals used to read from fall_x and rise_x registers.  <a href="#a197ee255cee70bb7792f73280cb12f86"></a><br /></td></tr>
<tr class="memitem:a14d420a71ed6178a9c1508361d7aa782" id="r_a14d420a71ed6178a9c1508361d7aa782"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a14d420a71ed6178a9c1508361d7aa782">fall_ts_l_read</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aea350d768a34ac3dd9ce2e5377c4ffa8" id="r_aea350d768a34ac3dd9ce2e5377c4ffa8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#aea350d768a34ac3dd9ce2e5377c4ffa8">rise_ts_h_read</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af26b1e5eea2fac44d3863a1441d21f29" id="r_af26b1e5eea2fac44d3863a1441d21f29"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#af26b1e5eea2fac44d3863a1441d21f29">rise_ts_l_read</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae71535a6e74184a3ca9fe6bd736d67af" id="r_ae71535a6e74184a3ca9fe6bd736d67af"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#ae71535a6e74184a3ca9fe6bd736d67af">fall_ts_h_write</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ae71535a6e74184a3ca9fe6bd736d67af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Signals used to connect <a class="el" href="classdetection__logic.html">detection_logic</a> outputs with <a class="el" href="classreg__map.html">reg_map</a> inputs.  <a href="#ae71535a6e74184a3ca9fe6bd736d67af"></a><br /></td></tr>
<tr class="memitem:a68bb39ae38e03fe7758cefa8a514e994" id="r_a68bb39ae38e03fe7758cefa8a514e994"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a68bb39ae38e03fe7758cefa8a514e994">fall_ts_l_write</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a76f982e9f896a641bb701d838fff1722" id="r_a76f982e9f896a641bb701d838fff1722"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a76f982e9f896a641bb701d838fff1722">rise_ts_h_write</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa5cd45da7f3920979a0699089d71678e" id="r_aa5cd45da7f3920979a0699089d71678e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#aa5cd45da7f3920979a0699089d71678e">rise_ts_l_write</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a1229dc4be34b61b61d057b68a04a9fa2" id="r_a1229dc4be34b61b61d057b68a04a9fa2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a1229dc4be34b61b61d057b68a04a9fa2">en_fall_write</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a0ba539bab5495857367c9ad84885e095" id="r_a0ba539bab5495857367c9ad84885e095"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a0ba539bab5495857367c9ad84885e095">en_rise_write</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:afc883916ccd699b844cea72c0fff28a1" id="r_afc883916ccd699b844cea72c0fff28a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#afc883916ccd699b844cea72c0fff28a1">unix_time_read</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:afc883916ccd699b844cea72c0fff28a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Signal used to read current unix time from counter inside <a class="el" href="classdetection__logic.html">detection_logic</a>.  <a href="#afc883916ccd699b844cea72c0fff28a1"></a><br /></td></tr>
<tr class="memitem:adca9ad05bac4bc7129b6e414a97c7574" id="r_adca9ad05bac4bc7129b6e414a97c7574"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#adca9ad05bac4bc7129b6e414a97c7574">fill_count_fall_h</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; 00000 &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:adca9ad05bac4bc7129b6e414a97c7574"><td class="mdescLeft">&#160;</td><td class="mdescRight">Signals for fill count.  <a href="#adca9ad05bac4bc7129b6e414a97c7574"></a><br /></td></tr>
<tr class="memitem:ae94dd4c61fad3a8ca10e8d81ff416d60" id="r_ae94dd4c61fad3a8ca10e8d81ff416d60"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#ae94dd4c61fad3a8ca10e8d81ff416d60">fill_count_fall_l</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; 00000 &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae6fdfdc29d1ce0dcb319ec85a4a13712" id="r_ae6fdfdc29d1ce0dcb319ec85a4a13712"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#ae6fdfdc29d1ce0dcb319ec85a4a13712">fill_count_rise_h</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; 00000 &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a669d7328dde2f60ad5901b5dd00b16d8" id="r_a669d7328dde2f60ad5901b5dd00b16d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a669d7328dde2f60ad5901b5dd00b16d8">fill_count_rise_l</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; 00000 &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a40d35db629715e30dbf0fb915ef851ab" id="r_a40d35db629715e30dbf0fb915ef851ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a40d35db629715e30dbf0fb915ef851ab">fall_ts_h_read_en</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a40d35db629715e30dbf0fb915ef851ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Signals for reading fifo buffers.  <a href="#a40d35db629715e30dbf0fb915ef851ab"></a><br /></td></tr>
<tr class="memitem:ab8820caa9c8054b5a6ae2b723caa9b48" id="r_ab8820caa9c8054b5a6ae2b723caa9b48"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#ab8820caa9c8054b5a6ae2b723caa9b48">fall_ts_l_read_en</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a5f21eb58770919ce9f167de7618fa139" id="r_a5f21eb58770919ce9f167de7618fa139"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a5f21eb58770919ce9f167de7618fa139">rise_ts_h_read_en</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a7920f6fca9b0beb55573bc3f1420de21" id="r_a7920f6fca9b0beb55573bc3f1420de21"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a7920f6fca9b0beb55573bc3f1420de21">rise_ts_l_read_en</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae11545f4f723dc28fdbbe00fb211f23c" id="r_ae11545f4f723dc28fdbbe00fb211f23c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#ae11545f4f723dc28fdbbe00fb211f23c">fifo_fall_ts_h_read</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ae11545f4f723dc28fdbbe00fb211f23c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Signals for fifo outputs.  <a href="#ae11545f4f723dc28fdbbe00fb211f23c"></a><br /></td></tr>
<tr class="memitem:a18a20d12db3907817b93a1394dc5c317" id="r_a18a20d12db3907817b93a1394dc5c317"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a18a20d12db3907817b93a1394dc5c317">fifo_fall_ts_l_read</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af854a02388493a63f79d65d73669b332" id="r_af854a02388493a63f79d65d73669b332"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#af854a02388493a63f79d65d73669b332">fifo_rise_ts_h_read</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9d73d953371ddf8c99de058b9316104e" id="r_a9d73d953371ddf8c99de058b9316104e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a9d73d953371ddf8c99de058b9316104e">fifo_rise_ts_l_read</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a7a5e940adb6b6f68a8bd19b101b59d6a" id="r_a7a5e940adb6b6f68a8bd19b101b59d6a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a7a5e940adb6b6f68a8bd19b101b59d6a">valid_fall_high_o</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a7a5e940adb6b6f68a8bd19b101b59d6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Valid output signals for fifo buffers.  <a href="#a7a5e940adb6b6f68a8bd19b101b59d6a"></a><br /></td></tr>
<tr class="memitem:ab71ad954fbd72143d2917ac5af0cddf9" id="r_ab71ad954fbd72143d2917ac5af0cddf9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#ab71ad954fbd72143d2917ac5af0cddf9">valid_fall_low_o</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a1fbe79e6111caea7a257760f52b9dcf7" id="r_a1fbe79e6111caea7a257760f52b9dcf7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a1fbe79e6111caea7a257760f52b9dcf7">valid_rise_high_o</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab06455a0189d19d4b691c5def9e80e34" id="r_ab06455a0189d19d4b691c5def9e80e34"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#ab06455a0189d19d4b691c5def9e80e34">valid_rise_low_o</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a8b8fdedcfffe2407f52eb5551517c867" id="r_a8b8fdedcfffe2407f52eb5551517c867"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a8b8fdedcfffe2407f52eb5551517c867">empty_fall_high_o</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a8b8fdedcfffe2407f52eb5551517c867"><td class="mdescLeft">&#160;</td><td class="mdescRight">Empty and full signals for fifo buffers.  <a href="#a8b8fdedcfffe2407f52eb5551517c867"></a><br /></td></tr>
<tr class="memitem:a1b2d08e1f860b9afd58b515206d7b729" id="r_a1b2d08e1f860b9afd58b515206d7b729"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a1b2d08e1f860b9afd58b515206d7b729">empty_fall_low_o</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a78c1318ed6e1ac2d5359ede754014c5e" id="r_a78c1318ed6e1ac2d5359ede754014c5e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a78c1318ed6e1ac2d5359ede754014c5e">empty_rise_high_o</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:afb206b797480026b01c4de5927e4ae81" id="r_afb206b797480026b01c4de5927e4ae81"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#afb206b797480026b01c4de5927e4ae81">empty_rise_low_o</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac9fcfd8531c9d1d76329b7bb4dbc8854" id="r_ac9fcfd8531c9d1d76329b7bb4dbc8854"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#ac9fcfd8531c9d1d76329b7bb4dbc8854">full_fall_high_o</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aee5232e048538cbe08343bc16a825957" id="r_aee5232e048538cbe08343bc16a825957"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#aee5232e048538cbe08343bc16a825957">full_fall_low_o</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a6dbf4899431de68cb0c96e67bd6c5993" id="r_a6dbf4899431de68cb0c96e67bd6c5993"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a6dbf4899431de68cb0c96e67bd6c5993">full_rise_high_o</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9458d72f615ae4fae59dee15346b8d9f" id="r_a9458d72f615ae4fae59dee15346b8d9f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a9458d72f615ae4fae59dee15346b8d9f">full_rise_low_o</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a38e56fe6f48f5192bcce1b7761eb53e3" id="r_a38e56fe6f48f5192bcce1b7761eb53e3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a38e56fe6f48f5192bcce1b7761eb53e3">empty_o</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a3e1fb0677e66defce4c776cd40389a03" id="r_a3e1fb0677e66defce4c776cd40389a03"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a3e1fb0677e66defce4c776cd40389a03">full_o</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a91992f12b5f7ad7581f41d23cb905907" id="r_a91992f12b5f7ad7581f41d23cb905907"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a91992f12b5f7ad7581f41d23cb905907">status_internal</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a397dcb084d4af41aff7c1f9a45079214" id="r_a397dcb084d4af41aff7c1f9a45079214"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a397dcb084d4af41aff7c1f9a45079214">fall_ts_h_temp</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a397dcb084d4af41aff7c1f9a45079214"><td class="mdescLeft">&#160;</td><td class="mdescRight">Signals for <a class="el" href="classoutput__buffer__logic.html">output_buffer_logic</a>.  <a href="#a397dcb084d4af41aff7c1f9a45079214"></a><br /></td></tr>
<tr class="memitem:aed9d564dedbdee98be0fe7e7586749e1" id="r_aed9d564dedbdee98be0fe7e7586749e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#aed9d564dedbdee98be0fe7e7586749e1">fall_ts_l_temp</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a8089951d22faf496c2ad542899d94440" id="r_a8089951d22faf496c2ad542899d94440"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a8089951d22faf496c2ad542899d94440">rise_ts_h_temp</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac2c74bd357a10ec34748a822b750e2f5" id="r_ac2c74bd357a10ec34748a822b750e2f5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#ac2c74bd357a10ec34748a822b750e2f5">rise_ts_l_temp</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a66ba9fe41e0becab8fc489f21c32065f" id="r_a66ba9fe41e0becab8fc489f21c32065f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a66ba9fe41e0becab8fc489f21c32065f">en_fall_write_temp</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a66ba9fe41e0becab8fc489f21c32065f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write enable <a class="el" href="classd__ff.html">d_ff</a> signals.  <a href="#a66ba9fe41e0becab8fc489f21c32065f"></a><br /></td></tr>
<tr class="memitem:a107562e5afa98b157031fd5934ebeed3" id="r_a107562e5afa98b157031fd5934ebeed3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a107562e5afa98b157031fd5934ebeed3">en_rise_write_temp</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af0d420f3cfe653d9afe0a056b1d0fca3" id="r_af0d420f3cfe653d9afe0a056b1d0fca3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#af0d420f3cfe653d9afe0a056b1d0fca3">start_enable</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:af0d420f3cfe653d9afe0a056b1d0fca3"><td class="mdescLeft">&#160;</td><td class="mdescRight">start enable signal  <a href="#af0d420f3cfe653d9afe0a056b1d0fca3"></a><br /></td></tr>
<tr class="memitem:a8848eb81162ddf3ba2340435914e642c" id="r_a8848eb81162ddf3ba2340435914e642c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a8848eb81162ddf3ba2340435914e642c">response_temp</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; 00 &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a8848eb81162ddf3ba2340435914e642c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Avalon-mm response temporary signal.  <a href="#a8848eb81162ddf3ba2340435914e642c"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Instantiations" name="Instantiations"></a>
Instantiations</h2></td></tr>
 <tr class="memitem:a57fa3a2a0ae1f368d0214065d5194cc1" id="r_a57fa3a2a0ae1f368d0214065d5194cc1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a57fa3a2a0ae1f368d0214065d5194cc1">inner_regmap</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>reg_map</b>  <em><a class="el" href="classreg__map.html">&lt;Entity reg_map&gt;</a></em></td></tr>
<tr class="memdesc:a57fa3a2a0ae1f368d0214065d5194cc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instantiation of <a class="el" href="classreg__map.html">reg_map</a> component.  <a href="#a57fa3a2a0ae1f368d0214065d5194cc1"></a><br /></td></tr>
<tr class="memitem:a191b6b94a3c3919bdae8546cd479aebe" id="r_a191b6b94a3c3919bdae8546cd479aebe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a191b6b94a3c3919bdae8546cd479aebe">inner_detection_logic</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>detection_logic</b>  <em><a class="el" href="classdetection__logic.html">&lt;Entity detection_logic&gt;</a></em></td></tr>
<tr class="memdesc:a191b6b94a3c3919bdae8546cd479aebe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instantiaton of <a class="el" href="classdetection__logic.html">detection_logic</a> component.  <a href="#a191b6b94a3c3919bdae8546cd479aebe"></a><br /></td></tr>
<tr class="memitem:a383a893398d0556a58ce3af9424f3add" id="r_a383a893398d0556a58ce3af9424f3add"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a383a893398d0556a58ce3af9424f3add">fall_ts_h_fifo</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>fifo_buffer</b>  <em><a class="el" href="classfifo__buffer.html">&lt;Entity fifo_buffer&gt;</a></em></td></tr>
<tr class="memdesc:a383a893398d0556a58ce3af9424f3add"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instantiation of FIFO buffer for fall ts high register.  <a href="#a383a893398d0556a58ce3af9424f3add"></a><br /></td></tr>
<tr class="memitem:ab8499448fbbef94e4333753302d8943a" id="r_ab8499448fbbef94e4333753302d8943a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#ab8499448fbbef94e4333753302d8943a">fall_ts_l_fifo</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>fifo_buffer</b>  <em><a class="el" href="classfifo__buffer.html">&lt;Entity fifo_buffer&gt;</a></em></td></tr>
<tr class="memdesc:ab8499448fbbef94e4333753302d8943a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instantiation of FIFO buffer for fall ts low register.  <a href="#ab8499448fbbef94e4333753302d8943a"></a><br /></td></tr>
<tr class="memitem:a38b880923682ae8f8d2cceaeaed19b9e" id="r_a38b880923682ae8f8d2cceaeaed19b9e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a38b880923682ae8f8d2cceaeaed19b9e">rise_ts_h_fifo</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>fifo_buffer</b>  <em><a class="el" href="classfifo__buffer.html">&lt;Entity fifo_buffer&gt;</a></em></td></tr>
<tr class="memdesc:a38b880923682ae8f8d2cceaeaed19b9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instantiation of FIFO buffer for rise ts high register.  <a href="#a38b880923682ae8f8d2cceaeaed19b9e"></a><br /></td></tr>
<tr class="memitem:ade5ec2751767f33b644a7d01181e5d52" id="r_ade5ec2751767f33b644a7d01181e5d52"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#ade5ec2751767f33b644a7d01181e5d52">rise_ts_l_fifo</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>fifo_buffer</b>  <em><a class="el" href="classfifo__buffer.html">&lt;Entity fifo_buffer&gt;</a></em></td></tr>
<tr class="memdesc:ade5ec2751767f33b644a7d01181e5d52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instantiation of FIFO buffer for rise ts low register.  <a href="#ade5ec2751767f33b644a7d01181e5d52"></a><br /></td></tr>
<tr class="memitem:a83e304ff5052947728f95b6e732e25dd" id="r_a83e304ff5052947728f95b6e732e25dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a83e304ff5052947728f95b6e732e25dd">interrupt</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>interrupt_logic</b>  <em><a class="el" href="classinterrupt__logic.html">&lt;Entity interrupt_logic&gt;</a></em></td></tr>
<tr class="memitem:aa36a5baa0b512a63dd6eed3073d84add" id="r_aa36a5baa0b512a63dd6eed3073d84add"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#aa36a5baa0b512a63dd6eed3073d84add">fall_ts_h_buffer</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>output_buffer_logic</b>  <em><a class="el" href="classoutput__buffer__logic.html">&lt;Entity output_buffer_logic&gt;</a></em></td></tr>
<tr class="memdesc:aa36a5baa0b512a63dd6eed3073d84add"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instantiation of fall ts high output buffer logic.  <a href="#aa36a5baa0b512a63dd6eed3073d84add"></a><br /></td></tr>
<tr class="memitem:acea0b1a831bcda49ed5bad6716e6629d" id="r_acea0b1a831bcda49ed5bad6716e6629d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#acea0b1a831bcda49ed5bad6716e6629d">fall_ts_l_buffer</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>output_buffer_logic</b>  <em><a class="el" href="classoutput__buffer__logic.html">&lt;Entity output_buffer_logic&gt;</a></em></td></tr>
<tr class="memdesc:acea0b1a831bcda49ed5bad6716e6629d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instantiation of fall ts low output buffer logic.  <a href="#acea0b1a831bcda49ed5bad6716e6629d"></a><br /></td></tr>
<tr class="memitem:a2daa116a612d2c69ad4d469a7ef9627d" id="r_a2daa116a612d2c69ad4d469a7ef9627d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a2daa116a612d2c69ad4d469a7ef9627d">rise_ts_h_buffer</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>output_buffer_logic</b>  <em><a class="el" href="classoutput__buffer__logic.html">&lt;Entity output_buffer_logic&gt;</a></em></td></tr>
<tr class="memdesc:a2daa116a612d2c69ad4d469a7ef9627d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instantiation of rise ts high output buffer logic.  <a href="#a2daa116a612d2c69ad4d469a7ef9627d"></a><br /></td></tr>
<tr class="memitem:a455aa093c55626d7ce40d2dc6515ec82" id="r_a455aa093c55626d7ce40d2dc6515ec82"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a455aa093c55626d7ce40d2dc6515ec82">rise_ts_l_buffer</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>output_buffer_logic</b>  <em><a class="el" href="classoutput__buffer__logic.html">&lt;Entity output_buffer_logic&gt;</a></em></td></tr>
<tr class="memdesc:a455aa093c55626d7ce40d2dc6515ec82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instantiation of rise ts low output buffer logic.  <a href="#a455aa093c55626d7ce40d2dc6515ec82"></a><br /></td></tr>
<tr class="memitem:a99d3970bc6ff29405281d145f85c7f8e" id="r_a99d3970bc6ff29405281d145f85c7f8e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a99d3970bc6ff29405281d145f85c7f8e">en_fall_buffer</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>d_ff</b>  <em><a class="el" href="classd__ff.html">&lt;Entity d_ff&gt;</a></em></td></tr>
<tr class="memdesc:a99d3970bc6ff29405281d145f85c7f8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instantiation of D flip-flop for enabling writing into fall fifo buffers.  <a href="#a99d3970bc6ff29405281d145f85c7f8e"></a><br /></td></tr>
<tr class="memitem:a9b86ff7f4c9b2f1c58ca32d173765c4d" id="r_a9b86ff7f4c9b2f1c58ca32d173765c4d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a9b86ff7f4c9b2f1c58ca32d173765c4d">en_rise_buffer</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>d_ff</b>  <em><a class="el" href="classd__ff.html">&lt;Entity d_ff&gt;</a></em></td></tr>
<tr class="memdesc:a9b86ff7f4c9b2f1c58ca32d173765c4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instantiation of D flip-flop for enabling writing into rise fifo buffers.  <a href="#a9b86ff7f4c9b2f1c58ca32d173765c4d"></a><br /></td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Architecture that does functional description of design. </p>
<p>Design contains fifo buffers, interrupt logic, custom <a class="el" href="classdetection__logic.html">detection_logic</a> module, and <a class="el" href="classreg__map.html">reg_map</a> module. Inside <a class="el" href="classdetection__logic.html">detection_logic</a> there is a counter module and based on that counting, <a class="el" href="classdetection__logic.html">detection_logic</a> gives its outputs that are then being stored into FIFO buffers through the <a class="el" href="classreg__map.html">reg_map</a> </p>
</div><h2 class="groupheader">Member Function/Procedure/Process Documentation</h2>
<a id="a545bf7759ca20b40011b48d785f04ad0" name="a545bf7759ca20b40011b48d785f04ad0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a545bf7759ca20b40011b48d785f04ad0">&#9670;&#160;</a></span>PROCESS_4()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PROCESS_4 </td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>clk_i</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>reset_temp</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Synchronous process that decides which register is being written into or read from </p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a21ee99c61804b2ccb95fd173e8458d7d" name="a21ee99c61804b2ccb95fd173e8458d7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21ee99c61804b2ccb95fd173e8458d7d">&#9670;&#160;</a></span>control_read</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a21ee99c61804b2ccb95fd173e8458d7d">control_read</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8547bf31f34f88b6e5760779cd228508" name="a8547bf31f34f88b6e5760779cd228508"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8547bf31f34f88b6e5760779cd228508">&#9670;&#160;</a></span>control_write</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a8547bf31f34f88b6e5760779cd228508">control_write</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a21481dbfa413a8ec1ff35a51bbc1f621" name="a21481dbfa413a8ec1ff35a51bbc1f621"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21481dbfa413a8ec1ff35a51bbc1f621">&#9670;&#160;</a></span>d_ff</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a21481dbfa413a8ec1ff35a51bbc1f621">d_ff</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of <a class="el" href="classoutput__buffer__logic.html">output_buffer_logic</a> component. </p>

</div>
</div>
<a id="ac9a40e4481f4ccfde2b9526764c8d4ff" name="ac9a40e4481f4ccfde2b9526764c8d4ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9a40e4481f4ccfde2b9526764c8d4ff">&#9670;&#160;</a></span>detection_logic</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#ac9a40e4481f4ccfde2b9526764c8d4ff">detection_logic</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of <a class="el" href="classdetection__logic.html">detection_logic</a> component. </p>

</div>
</div>
<a id="a8b8fdedcfffe2407f52eb5551517c867" name="a8b8fdedcfffe2407f52eb5551517c867"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b8fdedcfffe2407f52eb5551517c867">&#9670;&#160;</a></span>empty_fall_high_o</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a8b8fdedcfffe2407f52eb5551517c867">empty_fall_high_o</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Empty and full signals for fifo buffers. </p>

</div>
</div>
<a id="a1b2d08e1f860b9afd58b515206d7b729" name="a1b2d08e1f860b9afd58b515206d7b729"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b2d08e1f860b9afd58b515206d7b729">&#9670;&#160;</a></span>empty_fall_low_o</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a1b2d08e1f860b9afd58b515206d7b729">empty_fall_low_o</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38e56fe6f48f5192bcce1b7761eb53e3" name="a38e56fe6f48f5192bcce1b7761eb53e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38e56fe6f48f5192bcce1b7761eb53e3">&#9670;&#160;</a></span>empty_o</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a38e56fe6f48f5192bcce1b7761eb53e3">empty_o</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a78c1318ed6e1ac2d5359ede754014c5e" name="a78c1318ed6e1ac2d5359ede754014c5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78c1318ed6e1ac2d5359ede754014c5e">&#9670;&#160;</a></span>empty_rise_high_o</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a78c1318ed6e1ac2d5359ede754014c5e">empty_rise_high_o</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb206b797480026b01c4de5927e4ae81" name="afb206b797480026b01c4de5927e4ae81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb206b797480026b01c4de5927e4ae81">&#9670;&#160;</a></span>empty_rise_low_o</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#afb206b797480026b01c4de5927e4ae81">empty_rise_low_o</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a99d3970bc6ff29405281d145f85c7f8e" name="a99d3970bc6ff29405281d145f85c7f8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99d3970bc6ff29405281d145f85c7f8e">&#9670;&#160;</a></span>en_fall_buffer</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a99d3970bc6ff29405281d145f85c7f8e">en_fall_buffer</a> <b><span class="vhdlchar">d_ff</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Instantiation of D flip-flop for enabling writing into fall fifo buffers. </p>

</div>
</div>
<a id="a1229dc4be34b61b61d057b68a04a9fa2" name="a1229dc4be34b61b61d057b68a04a9fa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1229dc4be34b61b61d057b68a04a9fa2">&#9670;&#160;</a></span>en_fall_write</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a1229dc4be34b61b61d057b68a04a9fa2">en_fall_write</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a66ba9fe41e0becab8fc489f21c32065f" name="a66ba9fe41e0becab8fc489f21c32065f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66ba9fe41e0becab8fc489f21c32065f">&#9670;&#160;</a></span>en_fall_write_temp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a66ba9fe41e0becab8fc489f21c32065f">en_fall_write_temp</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write enable <a class="el" href="classd__ff.html">d_ff</a> signals. </p>

</div>
</div>
<a id="a9b86ff7f4c9b2f1c58ca32d173765c4d" name="a9b86ff7f4c9b2f1c58ca32d173765c4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b86ff7f4c9b2f1c58ca32d173765c4d">&#9670;&#160;</a></span>en_rise_buffer</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a9b86ff7f4c9b2f1c58ca32d173765c4d">en_rise_buffer</a> <b><span class="vhdlchar">d_ff</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Instantiation of D flip-flop for enabling writing into rise fifo buffers. </p>

</div>
</div>
<a id="a0ba539bab5495857367c9ad84885e095" name="a0ba539bab5495857367c9ad84885e095"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ba539bab5495857367c9ad84885e095">&#9670;&#160;</a></span>en_rise_write</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a0ba539bab5495857367c9ad84885e095">en_rise_write</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a107562e5afa98b157031fd5934ebeed3" name="a107562e5afa98b157031fd5934ebeed3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a107562e5afa98b157031fd5934ebeed3">&#9670;&#160;</a></span>en_rise_write_temp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a107562e5afa98b157031fd5934ebeed3">en_rise_write_temp</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa36a5baa0b512a63dd6eed3073d84add" name="aa36a5baa0b512a63dd6eed3073d84add"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa36a5baa0b512a63dd6eed3073d84add">&#9670;&#160;</a></span>fall_ts_h_buffer</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#aa36a5baa0b512a63dd6eed3073d84add">fall_ts_h_buffer</a> <b><span class="vhdlchar">output_buffer_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Instantiation of fall ts high output buffer logic. </p>

</div>
</div>
<a id="a383a893398d0556a58ce3af9424f3add" name="a383a893398d0556a58ce3af9424f3add"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a383a893398d0556a58ce3af9424f3add">&#9670;&#160;</a></span>fall_ts_h_fifo</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a383a893398d0556a58ce3af9424f3add">fall_ts_h_fifo</a> <b><span class="vhdlchar">fifo_buffer</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Instantiation of FIFO buffer for fall ts high register. </p>

</div>
</div>
<a id="a197ee255cee70bb7792f73280cb12f86" name="a197ee255cee70bb7792f73280cb12f86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a197ee255cee70bb7792f73280cb12f86">&#9670;&#160;</a></span>fall_ts_h_read</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a197ee255cee70bb7792f73280cb12f86">fall_ts_h_read</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Signals used to read from fall_x and rise_x registers. </p>

</div>
</div>
<a id="a40d35db629715e30dbf0fb915ef851ab" name="a40d35db629715e30dbf0fb915ef851ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40d35db629715e30dbf0fb915ef851ab">&#9670;&#160;</a></span>fall_ts_h_read_en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a40d35db629715e30dbf0fb915ef851ab">fall_ts_h_read_en</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Signals for reading fifo buffers. </p>

</div>
</div>
<a id="a397dcb084d4af41aff7c1f9a45079214" name="a397dcb084d4af41aff7c1f9a45079214"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a397dcb084d4af41aff7c1f9a45079214">&#9670;&#160;</a></span>fall_ts_h_temp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a397dcb084d4af41aff7c1f9a45079214">fall_ts_h_temp</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Signals for <a class="el" href="classoutput__buffer__logic.html">output_buffer_logic</a>. </p>

</div>
</div>
<a id="ae71535a6e74184a3ca9fe6bd736d67af" name="ae71535a6e74184a3ca9fe6bd736d67af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae71535a6e74184a3ca9fe6bd736d67af">&#9670;&#160;</a></span>fall_ts_h_write</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#ae71535a6e74184a3ca9fe6bd736d67af">fall_ts_h_write</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Signals used to connect <a class="el" href="classdetection__logic.html">detection_logic</a> outputs with <a class="el" href="classreg__map.html">reg_map</a> inputs. </p>

</div>
</div>
<a id="acea0b1a831bcda49ed5bad6716e6629d" name="acea0b1a831bcda49ed5bad6716e6629d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acea0b1a831bcda49ed5bad6716e6629d">&#9670;&#160;</a></span>fall_ts_l_buffer</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#acea0b1a831bcda49ed5bad6716e6629d">fall_ts_l_buffer</a> <b><span class="vhdlchar">output_buffer_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Instantiation of fall ts low output buffer logic. </p>

</div>
</div>
<a id="ab8499448fbbef94e4333753302d8943a" name="ab8499448fbbef94e4333753302d8943a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8499448fbbef94e4333753302d8943a">&#9670;&#160;</a></span>fall_ts_l_fifo</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#ab8499448fbbef94e4333753302d8943a">fall_ts_l_fifo</a> <b><span class="vhdlchar">fifo_buffer</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Instantiation of FIFO buffer for fall ts low register. </p>

</div>
</div>
<a id="a14d420a71ed6178a9c1508361d7aa782" name="a14d420a71ed6178a9c1508361d7aa782"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14d420a71ed6178a9c1508361d7aa782">&#9670;&#160;</a></span>fall_ts_l_read</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a14d420a71ed6178a9c1508361d7aa782">fall_ts_l_read</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab8820caa9c8054b5a6ae2b723caa9b48" name="ab8820caa9c8054b5a6ae2b723caa9b48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8820caa9c8054b5a6ae2b723caa9b48">&#9670;&#160;</a></span>fall_ts_l_read_en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#ab8820caa9c8054b5a6ae2b723caa9b48">fall_ts_l_read_en</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed9d564dedbdee98be0fe7e7586749e1" name="aed9d564dedbdee98be0fe7e7586749e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed9d564dedbdee98be0fe7e7586749e1">&#9670;&#160;</a></span>fall_ts_l_temp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#aed9d564dedbdee98be0fe7e7586749e1">fall_ts_l_temp</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a68bb39ae38e03fe7758cefa8a514e994" name="a68bb39ae38e03fe7758cefa8a514e994"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68bb39ae38e03fe7758cefa8a514e994">&#9670;&#160;</a></span>fall_ts_l_write</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a68bb39ae38e03fe7758cefa8a514e994">fall_ts_l_write</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3588406887f63ab2fc59371f5c6959ee" name="a3588406887f63ab2fc59371f5c6959ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3588406887f63ab2fc59371f5c6959ee">&#9670;&#160;</a></span>fifo_buffer</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a3588406887f63ab2fc59371f5c6959ee">fifo_buffer</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of <a class="el" href="classfifo__buffer.html" title="Entity consists of the following 2 generics and 10 ports:">fifo_buffer</a> component. </p>

</div>
</div>
<a id="ae11545f4f723dc28fdbbe00fb211f23c" name="ae11545f4f723dc28fdbbe00fb211f23c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae11545f4f723dc28fdbbe00fb211f23c">&#9670;&#160;</a></span>fifo_fall_ts_h_read</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#ae11545f4f723dc28fdbbe00fb211f23c">fifo_fall_ts_h_read</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Signals for fifo outputs. </p>

</div>
</div>
<a id="a18a20d12db3907817b93a1394dc5c317" name="a18a20d12db3907817b93a1394dc5c317"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18a20d12db3907817b93a1394dc5c317">&#9670;&#160;</a></span>fifo_fall_ts_l_read</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a18a20d12db3907817b93a1394dc5c317">fifo_fall_ts_l_read</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af854a02388493a63f79d65d73669b332" name="af854a02388493a63f79d65d73669b332"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af854a02388493a63f79d65d73669b332">&#9670;&#160;</a></span>fifo_rise_ts_h_read</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#af854a02388493a63f79d65d73669b332">fifo_rise_ts_h_read</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d73d953371ddf8c99de058b9316104e" name="a9d73d953371ddf8c99de058b9316104e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d73d953371ddf8c99de058b9316104e">&#9670;&#160;</a></span>fifo_rise_ts_l_read</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a9d73d953371ddf8c99de058b9316104e">fifo_rise_ts_l_read</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adca9ad05bac4bc7129b6e414a97c7574" name="adca9ad05bac4bc7129b6e414a97c7574"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adca9ad05bac4bc7129b6e414a97c7574">&#9670;&#160;</a></span>fill_count_fall_h</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#adca9ad05bac4bc7129b6e414a97c7574">fill_count_fall_h</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; 00000 &quot;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Signals for fill count. </p>

</div>
</div>
<a id="ae94dd4c61fad3a8ca10e8d81ff416d60" name="ae94dd4c61fad3a8ca10e8d81ff416d60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae94dd4c61fad3a8ca10e8d81ff416d60">&#9670;&#160;</a></span>fill_count_fall_l</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#ae94dd4c61fad3a8ca10e8d81ff416d60">fill_count_fall_l</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; 00000 &quot;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae6fdfdc29d1ce0dcb319ec85a4a13712" name="ae6fdfdc29d1ce0dcb319ec85a4a13712"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6fdfdc29d1ce0dcb319ec85a4a13712">&#9670;&#160;</a></span>fill_count_rise_h</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#ae6fdfdc29d1ce0dcb319ec85a4a13712">fill_count_rise_h</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; 00000 &quot;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a669d7328dde2f60ad5901b5dd00b16d8" name="a669d7328dde2f60ad5901b5dd00b16d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a669d7328dde2f60ad5901b5dd00b16d8">&#9670;&#160;</a></span>fill_count_rise_l</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a669d7328dde2f60ad5901b5dd00b16d8">fill_count_rise_l</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; 00000 &quot;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9fcfd8531c9d1d76329b7bb4dbc8854" name="ac9fcfd8531c9d1d76329b7bb4dbc8854"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9fcfd8531c9d1d76329b7bb4dbc8854">&#9670;&#160;</a></span>full_fall_high_o</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#ac9fcfd8531c9d1d76329b7bb4dbc8854">full_fall_high_o</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee5232e048538cbe08343bc16a825957" name="aee5232e048538cbe08343bc16a825957"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee5232e048538cbe08343bc16a825957">&#9670;&#160;</a></span>full_fall_low_o</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#aee5232e048538cbe08343bc16a825957">full_fall_low_o</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e1fb0677e66defce4c776cd40389a03" name="a3e1fb0677e66defce4c776cd40389a03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e1fb0677e66defce4c776cd40389a03">&#9670;&#160;</a></span>full_o</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a3e1fb0677e66defce4c776cd40389a03">full_o</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6dbf4899431de68cb0c96e67bd6c5993" name="a6dbf4899431de68cb0c96e67bd6c5993"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dbf4899431de68cb0c96e67bd6c5993">&#9670;&#160;</a></span>full_rise_high_o</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a6dbf4899431de68cb0c96e67bd6c5993">full_rise_high_o</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9458d72f615ae4fae59dee15346b8d9f" name="a9458d72f615ae4fae59dee15346b8d9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9458d72f615ae4fae59dee15346b8d9f">&#9670;&#160;</a></span>full_rise_low_o</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a9458d72f615ae4fae59dee15346b8d9f">full_rise_low_o</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a191b6b94a3c3919bdae8546cd479aebe" name="a191b6b94a3c3919bdae8546cd479aebe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a191b6b94a3c3919bdae8546cd479aebe">&#9670;&#160;</a></span>inner_detection_logic</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a191b6b94a3c3919bdae8546cd479aebe">inner_detection_logic</a> <b><span class="vhdlchar">detection_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Instantiaton of <a class="el" href="classdetection__logic.html">detection_logic</a> component. </p>

</div>
</div>
<a id="a57fa3a2a0ae1f368d0214065d5194cc1" name="a57fa3a2a0ae1f368d0214065d5194cc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57fa3a2a0ae1f368d0214065d5194cc1">&#9670;&#160;</a></span>inner_regmap</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a57fa3a2a0ae1f368d0214065d5194cc1">inner_regmap</a> <b><span class="vhdlchar">reg_map</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Instantiation of <a class="el" href="classreg__map.html">reg_map</a> component. </p>

</div>
</div>
<a id="a83e304ff5052947728f95b6e732e25dd" name="a83e304ff5052947728f95b6e732e25dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83e304ff5052947728f95b6e732e25dd">&#9670;&#160;</a></span>interrupt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a83e304ff5052947728f95b6e732e25dd">interrupt</a> <b><span class="vhdlchar">interrupt_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa4be4c8e53b136e5acc8ed545acaeb0c" name="aa4be4c8e53b136e5acc8ed545acaeb0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4be4c8e53b136e5acc8ed545acaeb0c">&#9670;&#160;</a></span>interrupt_logic</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#aa4be4c8e53b136e5acc8ed545acaeb0c">interrupt_logic</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The number of memory slots in ram. </p>

</div>
</div>
<a id="ac223b51bf5c9c043cf47decbeca1418a" name="ac223b51bf5c9c043cf47decbeca1418a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac223b51bf5c9c043cf47decbeca1418a">&#9670;&#160;</a></span>output_buffer_logic</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#ac223b51bf5c9c043cf47decbeca1418a">output_buffer_logic</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of <a class="el" href="classinterrupt__logic.html">interrupt_logic</a> component. </p>

</div>
</div>
<a id="aac2e1de5d7b378deff4bf4d43b5d8348" name="aac2e1de5d7b378deff4bf4d43b5d8348"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac2e1de5d7b378deff4bf4d43b5d8348">&#9670;&#160;</a></span>reg_map</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#aac2e1de5d7b378deff4bf4d43b5d8348">reg_map</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of <a class="el" href="classreg__map.html">reg_map</a> component. </p>

</div>
</div>
<a id="a879cd909c5d58b517351b3d054c5d94f" name="a879cd909c5d58b517351b3d054c5d94f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a879cd909c5d58b517351b3d054c5d94f">&#9670;&#160;</a></span>reset_temp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a879cd909c5d58b517351b3d054c5d94f">reset_temp</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Signal for integrating hardware and software reset. </p>

</div>
</div>
<a id="a8848eb81162ddf3ba2340435914e642c" name="a8848eb81162ddf3ba2340435914e642c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8848eb81162ddf3ba2340435914e642c">&#9670;&#160;</a></span>response_temp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a8848eb81162ddf3ba2340435914e642c">response_temp</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; 00 &quot;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Avalon-mm response temporary signal. </p>

</div>
</div>
<a id="a2daa116a612d2c69ad4d469a7ef9627d" name="a2daa116a612d2c69ad4d469a7ef9627d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2daa116a612d2c69ad4d469a7ef9627d">&#9670;&#160;</a></span>rise_ts_h_buffer</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a2daa116a612d2c69ad4d469a7ef9627d">rise_ts_h_buffer</a> <b><span class="vhdlchar">output_buffer_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Instantiation of rise ts high output buffer logic. </p>

</div>
</div>
<a id="a38b880923682ae8f8d2cceaeaed19b9e" name="a38b880923682ae8f8d2cceaeaed19b9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38b880923682ae8f8d2cceaeaed19b9e">&#9670;&#160;</a></span>rise_ts_h_fifo</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a38b880923682ae8f8d2cceaeaed19b9e">rise_ts_h_fifo</a> <b><span class="vhdlchar">fifo_buffer</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Instantiation of FIFO buffer for rise ts high register. </p>

</div>
</div>
<a id="aea350d768a34ac3dd9ce2e5377c4ffa8" name="aea350d768a34ac3dd9ce2e5377c4ffa8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea350d768a34ac3dd9ce2e5377c4ffa8">&#9670;&#160;</a></span>rise_ts_h_read</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#aea350d768a34ac3dd9ce2e5377c4ffa8">rise_ts_h_read</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f21eb58770919ce9f167de7618fa139" name="a5f21eb58770919ce9f167de7618fa139"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f21eb58770919ce9f167de7618fa139">&#9670;&#160;</a></span>rise_ts_h_read_en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a5f21eb58770919ce9f167de7618fa139">rise_ts_h_read_en</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8089951d22faf496c2ad542899d94440" name="a8089951d22faf496c2ad542899d94440"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8089951d22faf496c2ad542899d94440">&#9670;&#160;</a></span>rise_ts_h_temp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a8089951d22faf496c2ad542899d94440">rise_ts_h_temp</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76f982e9f896a641bb701d838fff1722" name="a76f982e9f896a641bb701d838fff1722"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76f982e9f896a641bb701d838fff1722">&#9670;&#160;</a></span>rise_ts_h_write</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a76f982e9f896a641bb701d838fff1722">rise_ts_h_write</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a455aa093c55626d7ce40d2dc6515ec82" name="a455aa093c55626d7ce40d2dc6515ec82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a455aa093c55626d7ce40d2dc6515ec82">&#9670;&#160;</a></span>rise_ts_l_buffer</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a455aa093c55626d7ce40d2dc6515ec82">rise_ts_l_buffer</a> <b><span class="vhdlchar">output_buffer_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Instantiation of rise ts low output buffer logic. </p>

</div>
</div>
<a id="ade5ec2751767f33b644a7d01181e5d52" name="ade5ec2751767f33b644a7d01181e5d52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade5ec2751767f33b644a7d01181e5d52">&#9670;&#160;</a></span>rise_ts_l_fifo</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#ade5ec2751767f33b644a7d01181e5d52">rise_ts_l_fifo</a> <b><span class="vhdlchar">fifo_buffer</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Instantiation of FIFO buffer for rise ts low register. </p>

</div>
</div>
<a id="af26b1e5eea2fac44d3863a1441d21f29" name="af26b1e5eea2fac44d3863a1441d21f29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af26b1e5eea2fac44d3863a1441d21f29">&#9670;&#160;</a></span>rise_ts_l_read</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#af26b1e5eea2fac44d3863a1441d21f29">rise_ts_l_read</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7920f6fca9b0beb55573bc3f1420de21" name="a7920f6fca9b0beb55573bc3f1420de21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7920f6fca9b0beb55573bc3f1420de21">&#9670;&#160;</a></span>rise_ts_l_read_en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a7920f6fca9b0beb55573bc3f1420de21">rise_ts_l_read_en</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac2c74bd357a10ec34748a822b750e2f5" name="ac2c74bd357a10ec34748a822b750e2f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2c74bd357a10ec34748a822b750e2f5">&#9670;&#160;</a></span>rise_ts_l_temp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#ac2c74bd357a10ec34748a822b750e2f5">rise_ts_l_temp</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa5cd45da7f3920979a0699089d71678e" name="aa5cd45da7f3920979a0699089d71678e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5cd45da7f3920979a0699089d71678e">&#9670;&#160;</a></span>rise_ts_l_write</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#aa5cd45da7f3920979a0699089d71678e">rise_ts_l_write</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af0d420f3cfe653d9afe0a056b1d0fca3" name="af0d420f3cfe653d9afe0a056b1d0fca3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0d420f3cfe653d9afe0a056b1d0fca3">&#9670;&#160;</a></span>start_enable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#af0d420f3cfe653d9afe0a056b1d0fca3">start_enable</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>start enable signal </p>

</div>
</div>
<a id="a91992f12b5f7ad7581f41d23cb905907" name="a91992f12b5f7ad7581f41d23cb905907"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91992f12b5f7ad7581f41d23cb905907">&#9670;&#160;</a></span>status_internal</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a91992f12b5f7ad7581f41d23cb905907">status_internal</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae61dc533748c4ca63c967aeb8604753a" name="ae61dc533748c4ca63c967aeb8604753a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae61dc533748c4ca63c967aeb8604753a">&#9670;&#160;</a></span>status_read</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#ae61dc533748c4ca63c967aeb8604753a">status_read</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9dbcd0ba6fdb1c2cf84c6ca26130c635" name="a9dbcd0ba6fdb1c2cf84c6ca26130c635"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9dbcd0ba6fdb1c2cf84c6ca26130c635">&#9670;&#160;</a></span>status_write</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a9dbcd0ba6fdb1c2cf84c6ca26130c635">status_write</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Signals used to read from/write to status and control register. </p>

</div>
</div>
<a id="a26316107ff972331efa4c22b0d0158a7" name="a26316107ff972331efa4c22b0d0158a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26316107ff972331efa4c22b0d0158a7">&#9670;&#160;</a></span>sys_time_read</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a26316107ff972331efa4c22b0d0158a7">sys_time_read</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Signal used to read from sys_time register and write initial unix time into counter. </p>

</div>
</div>
<a id="a0a99c5066318ba58a0272d9979e88528" name="a0a99c5066318ba58a0272d9979e88528"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a99c5066318ba58a0272d9979e88528">&#9670;&#160;</a></span>sys_time_write</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a0a99c5066318ba58a0272d9979e88528">sys_time_write</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of d flip-flop component Signal used to write into sys_time register. </p>

</div>
</div>
<a id="afc883916ccd699b844cea72c0fff28a1" name="afc883916ccd699b844cea72c0fff28a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc883916ccd699b844cea72c0fff28a1">&#9670;&#160;</a></span>unix_time_read</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#afc883916ccd699b844cea72c0fff28a1">unix_time_read</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Signal used to read current unix time from counter inside <a class="el" href="classdetection__logic.html">detection_logic</a>. </p>

</div>
</div>
<a id="a7a5e940adb6b6f68a8bd19b101b59d6a" name="a7a5e940adb6b6f68a8bd19b101b59d6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a5e940adb6b6f68a8bd19b101b59d6a">&#9670;&#160;</a></span>valid_fall_high_o</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a7a5e940adb6b6f68a8bd19b101b59d6a">valid_fall_high_o</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Valid output signals for fifo buffers. </p>

</div>
</div>
<a id="ab71ad954fbd72143d2917ac5af0cddf9" name="ab71ad954fbd72143d2917ac5af0cddf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab71ad954fbd72143d2917ac5af0cddf9">&#9670;&#160;</a></span>valid_fall_low_o</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#ab71ad954fbd72143d2917ac5af0cddf9">valid_fall_low_o</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1fbe79e6111caea7a257760f52b9dcf7" name="a1fbe79e6111caea7a257760f52b9dcf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fbe79e6111caea7a257760f52b9dcf7">&#9670;&#160;</a></span>valid_rise_high_o</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a1fbe79e6111caea7a257760f52b9dcf7">valid_rise_high_o</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab06455a0189d19d4b691c5def9e80e34" name="ab06455a0189d19d4b691c5def9e80e34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab06455a0189d19d4b691c5def9e80e34">&#9670;&#160;</a></span>valid_rise_low_o</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#ab06455a0189d19d4b691c5def9e80e34">valid_rise_low_o</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this design unit was generated from the following file:<ul>
<li><a class="el" href="timestamp__unit_8vhd.html">timestamp_unit.vhd</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
