Model {
  Name			  "ccp_slave_demo"
  Version		  7.3
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.263"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "windows-1252"
  PreLoadFcn		  "waijung.modelPreload; % Required for working with Waijung Blockset. Do not remove."
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  CloseFcn		  "waijung.modelClose; % Required for working with Waijung Blockset. Do not remove."
  Created		  "Tue May 20 20:44:19 2014"
  Creator		  "Nav"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "Krisada"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Mon Feb 06 16:58:31 2017"
  RTWModifiedTimeStamp	  0
  ModelVersionFormat	  "1.%<AutoIncrement:263>"
  ConfigurationManager	  "None"
  SampleTimeColors	  on
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "all"
  WideLines		  off
  ShowLineDimensions	  on
  ShowPortDataTypes	  on
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  on
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.6.0"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.6.0"
	  StartTime		  "0.0"
	  StopTime		  "10.0"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "SingleTasking"
	  Solver		  "ode3"
	  SolverName		  "ode3"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	  SignalSizeVariationType "Allow only fixed size"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.6.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Version		  "1.6.0"
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode on
	  LifeSpan		  "1"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.6.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  StrictBusMsg		  "Warning"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.6.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "LittleEndian"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "ARM Compatible->Cortex - M0"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "LittleEndian"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "ARM Compatible->Cortex - M0"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.6.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.SFSimCC {
	  $ObjectID		  8
	  Version		  "1.6.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimUseLocalCustomCode	  off
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  9
	  Version		  "1.6.0"
	  SystemTargetFile	  "stm32f0.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  off
	  TemplateMakefile	  "ert_default_tmf"
	  Description		  "STM32F0 Target"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ProcessScript		  "stm32f0_make_rtw_hook"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      10
	      Version		      "1.6.0"
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses off
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.STFCustomTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      11
	      Version		      "1.6.0"
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant off
	      ParMdlRefBuildCompliant off
	      CompOptLevelCompliant   off
	      IncludeMdlTerminateFcn  on
	      CombineOutputUpdateFcns on
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    on
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      off
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      SystemTargetFile	      "stm32f0.tlc"
	      DialogCategory	      0
	      Array {
		Type			"Handle"
		Dimension		1
		Simulink.ERTTargetCC {
		  $BackupClass		  "Simulink.TargetCC"
		  $ObjectID		  12
		  Version		  "1.6.0"
		  TargetFcnLib		  "ansi_tfl_table_tmw.mat"
		  TargetLibSuffix	  ""
		  TargetPreCompLibLocation ""
		  TargetFunctionLibrary	  "ANSI_C"
		  UtilityFuncGeneration	  "Auto"
		  ERTMultiwordTypeDef	  "System defined"
		  ERTMultiwordLength	  256
		  MultiwordLength	  2048
		  GenerateFullHeader	  on
		  GenerateSampleERTMain	  off
		  GenerateTestInterfaces  off
		  IsPILTarget		  off
		  ModelReferenceCompliant off
		  ParMdlRefBuildCompliant off
		  CompOptLevelCompliant	  off
		  IncludeMdlTerminateFcn  on
		  CombineOutputUpdateFcns on
		  SuppressErrorStatus	  off
		  ERTFirstTimeCompliant	  off
		  IncludeFileDelimiter	  "Auto"
		  ERTCustomFileBanners	  on
		  SupportAbsoluteTime	  on
		  LogVarNameModifier	  "rt_"
		  MatFileLogging	  off
		  MultiInstanceERTCode	  off
		  SupportNonFinite	  on
		  SupportComplex	  on
		  PurelyIntegerCode	  off
		  SupportContinuousTime	  on
		  SupportNonInlinedSFcns  off
		  EnableShiftOperators	  on
		  ParenthesesLevel	  "Nominal"
		  PortableWordSizes	  off
		  ModelStepFunctionPrototypeControlCompliant off
		  CPPClassGenCompliant	  off
		  AutosarCompliant	  off
		  GenerateErtSFunction	  off
		  GenerateASAP2		  off
		  ExtMode		  off
		  ExtModeTransport	  0
		  ExtModeStaticAlloc	  off
		  ExtModeStaticAllocSize  1000000
		  ExtModeTesting	  off
		  ExtModeMexFile	  "noextcomm"
		  ExtModeIntrfLevel	  "Level1"
		  InlinedParameterPlacement "NonHierarchical"
		  TargetOS		  "BareBoardExample"
		  MultiInstanceErrorCode  "Error"
		  RateGroupingCode	  on
		  RootIOFormat		  "Individual arguments"
		  RTWCAPISignals	  off
		  RTWCAPIParams		  off
		  RTWCAPIStates		  off
		  ERTSrcFileBannerTemplate "stm32f0_code_template.cgt"
		  ERTHdrFileBannerTemplate "stm32f0_code_template.cgt"
		  ERTDataSrcFileTemplate  "stm32f0_code_template.cgt"
		  ERTDataHdrFileTemplate  "stm32f0_code_template.cgt"
		  ERTCustomFileTemplate	  "stm32f0_file_process.tlc"
		  ModuleNamingRule	  "Unspecified"
		  SignalDisplayLevel	  10
		  ParamTuneLevel	  10
		  GlobalDataDefinition	  "Auto"
		  DataDefinitionFile	  "global.c"
		  GlobalDataReference	  "Auto"
		  DataReferenceFile	  "global.h"
		  GRTInterface		  off
		  PreserveExpressionOrder off
		  PreserveIfCondition	  off
		  EnableUserReplacementTypes off
		  Array {
		    Type		    "Struct"
		    Dimension		    1
		    MATStruct {
		    double		    ""
		    single		    ""
		    int32		    ""
		    int16		    ""
		    int8		    ""
		    uint32		    ""
		    uint16		    ""
		    uint8		    ""
		    boolean		    ""
		    int			    ""
		    uint		    ""
		    char		    ""
		    }
		    PropName		    "ReplacementTypes"
		  }
		  MemSecPackage		  "--- None ---"
		  MemSecDataConstants	  "Default"
		  MemSecDataIO		  "Default"
		  MemSecDataInternal	  "Default"
		  MemSecDataParameters	  "Default"
		  MemSecFuncInitTerm	  "Default"
		  MemSecFuncExecute	  "Default"
		}
		PropName		"Components"
	      }
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "stm32f0_configset"
      ExtraOptions	      "-aGenerateTraceInfo=0 -aIgnoreTestpoints=0 "
      CurrentDlgPage	      "Real-Time Workshop/Interface"
      ConfigPrmDlgPosition    " [ 520, 225, 1400, 855 ] "
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "fixdt(1,16,0)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
    }
    Block {
      BlockType		      DataTypeConversion
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Inherit via back propagation"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Inherit via back propagation"
      LockScale		      off
      ConvertRealWorld	      "Real World Value (RWV)"
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Demux
      Outputs		      "4"
      DisplayOption	      "none"
      BusSelectionMode	      off
    }
    Block {
      BlockType		      EnablePort
      StatesWhenEnabling      "held"
      SignalSizeVariationType "Allow only fixed size"
      ShowOutputPort	      off
      ZeroCross		      on
    }
    Block {
      BlockType		      Gain
      Gain		      "1"
      Multiplication	      "Element-wise(K.*u)"
      ParamMin		      "[]"
      ParamMax		      "[]"
      ParameterDataTypeMode   "Same as input"
      ParameterDataType	      "fixdt(1,16,0)"
      ParameterScalingMode    "Best Precision: Matrix-wise"
      ParameterScaling	      "[]"
      ParamDataTypeStr	      "Inherit: Same as input"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Same as input"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Same as input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Ground
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchByCopyingInsideSignal off
      Interpolate	      on
      DimensionsMode	      "auto"
    }
    Block {
      BlockType		      Logic
      Operator		      "AND"
      Inputs		      "2"
      IconShape		      "rectangular"
      AllPortsSameDT	      on
      OutDataTypeMode	      "Logical (see Configuration Parameters: Optimization)"
      LogicDataType	      "uint(8)"
      OutDataTypeStr	      "Inherit: Logical (see Configuration Parameters: Optimization)"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Math
      Operator		      "exp"
      OutputSignalType	      "auto"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
    }
    Block {
      BlockType		      Memory
      X0		      "0"
      InheritSampleTime	      off
      LinearizeMemory	      off
      LinearizeAsDelay	      off
      StateMustResolveToSignalObject off
      RTWStateStorageClass    "Auto"
    }
    Block {
      BlockType		      MultiPortSwitch
      Inputs		      "3"
      zeroidx		      off
      InputSameDT	      on
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Inherit via internal rule"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Mux
      Inputs		      "4"
      DisplayOption	      "none"
      UseBusObject	      off
      BusObject		      "BusObject"
      NonVirtualBus	      off
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
      DimensionsMode	      "auto"
    }
    Block {
      BlockType		      Product
      Inputs		      "2"
      Multiplication	      "Element-wise(.*)"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      RelationalOperator
      Operator		      ">="
      InputSameDT	      on
      LogicOutDataTypeMode    "Logical (see Configuration Parameters: Optimization)"
      LogicDataType	      "uint(8)"
      OutDataTypeStr	      "Inherit: Logical (see Configuration Parameters: Optimization)"
      ZeroCross		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      SFunctionModules	      "''"
      PortCounts	      "[]"
      SFunctionDeploymentMode off
    }
    Block {
      BlockType		      Saturate
      UpperLimit	      "0.5"
      LowerLimit	      "-0.5"
      LinearizeAsGain	      on
      ZeroCross		      on
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Same as input"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Same as input"
      LockScale		      off
      RndMeth		      "Floor"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Sum
      IconShape		      "rectangular"
      Inputs		      "++"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      AccumDataTypeStr	      "Inherit: Inherit via internal rule"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Switch
      Criteria		      "u2 >= Threshold"
      Threshold		      "0"
      InputSameDT	      on
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Inherit via internal rule"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      ZeroCross		      on
      SampleTime	      "-1"
      OutputVariableDimensions off
    }
    Block {
      BlockType		      Terminator
    }
    Block {
      BlockType		      WhileIterator
      MaxIters		      "5"
      WhileBlockType	      "while"
      ResetStates	      "held"
      ShowIterationPort	      off
      OutputDataType	      "int32"
    }
  }
  System {
    Name		    "ccp_slave_demo"
    Location		    [316, 84, 1593, 1033]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      Reference
      Name		      "CAN Receive"
      Ports		      [0, 10]
      Position		      [190, 273, 385, 387]
      SourceBlock	      "stm32f0_can_lib/CAN Receive"
      SourceType	      "stm32f0_can"
      conf		      "Rx"
      canmodule		      "1"
      idtype		      "Standard"
      filtertype	      "Mask"
      id		      "0"
      idmask		      "0"
      enableisr		      off
      usedlc		      off
      datatype		      "single"
      data0type		      "uint8"
      data1type		      "uint8"
      data2type		      "uint8"
      data3type		      "uint8"
      data4type		      "uint8"
      data5type		      "uint8"
      data6type		      "uint8"
      data7type		      "uint8"
      buffersize	      "8"
      sampletime	      "0.01"
      sampletimestr	      "0.01"
      blockid		      "CANReceive"
      inputarray	      "[]"
      inputlabelarray	      "{}"
      outputarray	      "[ 5, 7, 3, 3, 3, 3, 3, 3, 3, 3]"
      outputlabelarray	      "{ 'Msg Pending','ID', 'D0 (uint8)', 'D1 (uint8)', 'D2 (uint8)', 'D3 (uint8)', 'D4 (uint8"
      ")', 'D5 (uint8)', 'D6 (uint8)', 'D7 (uint8)' }"
      compat		      "0"
      confstr		      "[\"Standard\",\"Mask\",\"0\",\"0\",\"off\",\"uint8\",\"uint8\",\"uint8\",\"uint8\",\"uint8\",\"u"
      "int8\",\"uint8\",\"uint8\",\"8\",\"0\",\"0\",\"0\",\"4\"]"
    }
    Block {
      BlockType		      SubSystem
      Name		      "CAN Response"
      Ports		      [2, 0, 1]
      Position		      [700, 312, 790, 423]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"CAN Response"
	Location		[198, 269, 1210, 917]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [75, 273, 105, 287]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Reset"
	  Position		  [410, 398, 440, 412]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  EnablePort
	  Name			  "Enable"
	  Ports			  []
	  Position		  [15, 20, 35, 40]
	}
	Block {
	  BlockType		  Reference
	  Name			  "CAN Transmit"
	  Ports			  [8, 1]
	  Position		  [205, 231, 400, 329]
	  SourceBlock		  "stm32f0_can_lib/CAN Transmit"
	  SourceType		  "stm32f0_can"
	  conf			  "Tx"
	  canmodule		  "1"
	  transfer		  "Blocking"
	  timeout		  "0.1"
	  idtype		  "Standard"
	  specificid		  on
	  id			  "255"
	  specificdlc		  on
	  dlc			  "8"
	  enablestatus		  on
	  datatype		  "single"
	  data0type		  "uint8"
	  data1type		  "uint8"
	  data2type		  "uint8"
	  data3type		  "uint8"
	  data4type		  "uint8"
	  data5type		  "uint8"
	  data6type		  "uint8"
	  data7type		  "uint8"
	  inputarray		  "[ 3, 3, 3, 3, 3, 3, 3, 3]"
	  inputlabelarray	  "{ 'D0 (uint8)', 'D1 (uint8)', 'D2 (uint8)', 'D3 (uint8)', 'D4 (uint8)', 'D5 (uint8)', 'D6 (uint8"
	  ")', 'D7 (uint8)' }"
	  outputarray		  "[7]"
	  outputlabelarray	  "{'Status'}"
	  sampletime		  "-1"
	  sampletimestr		  "0.01"
	  blockid		  "CANResponseCANTransmit"
	  compat		  "0"
	  confstr		  "[\"Blocking\",\"0.1\",\"Standard\",\"on\",\"255\",\"on\",\"8\",\"on\",\"uint8\",\"uint8\",\"uint8\",\"u"
	  "int8\",\"uint8\",\"uint8\",\"uint8\",\"uint8\"]"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Zero"
	  Ports			  [1, 1]
	  Position		  [435, 265, 465, 295]
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
	  SourceType		  "Compare To Zero"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  relop			  "=="
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  off
	}
	Block {
	  BlockType		  Demux
	  Name			  "Demux"
	  Ports			  [1, 8]
	  Position		  [150, 243, 155, 317]
	  ShowName		  off
	  Outputs		  "8"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Demux
	  Name			  "Demux1"
	  Ports			  [1, 8]
	  Position		  [590, 73, 595, 147]
	  ShowName		  off
	  Outputs		  "8"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator"
	  Ports			  [2, 1]
	  Position		  [525, 382, 555, 413]
	  AllPortsSameDT	  off
	  OutDataTypeMode	  "boolean"
	  LogicDataType		  "fixdt(0, 8)"
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Reboot"
	  Ports			  [0, 0, 1]
	  Position		  [525, 504, 625, 546]
	  TreatAsAtomicUnit	  on
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Reboot"
	    Location		    [421, 301, 919, 601]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      EnablePort
	      Name		      "Enable"
	      Ports		      []
	      Position		      [235, 20, 255, 40]
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "System Reset"
	      Ports		      []
	      Position		      [70, 98, 204, 174]
	      SourceBlock	      "stm32f0_reset_lib/System Reset"
	      SourceType	      "stm32f0_reset"
	      conf		      "<empty>"
	      sampletime	      "inf"
	      sampletimestr	      "0.01"
	      blockid		      "CANResponseRebootSystemReset"
	      inputarray	      "[]"
	      inputlabelarray	      "{}"
	      outputarray	      "[]"
	      outputlabelarray	      "{}"
	      compat		      "0"
	      confstr		      "[\"Param1\",\"Param1\"]"
	    }
	  }
	}
	Block {
	  BlockType		  "S-Function"
	  Name			  "UART Tx"
	  Ports			  [9]
	  Position		  [645, 64, 790, 166]
	  FunctionName		  "stm32f0_uart"
	  Parameters		  "conf,inputporttype,inputportwidth,outputporttype,outputportwidth,asciiheader,optionstring,headerstri"
	  "ng,terminatorstring,asciidatatypestring,sampletime,blockid"
	  EnableBusSupport	  off
	  MaskType		  "stm32f0_uart"
	  MaskDescription	  "UART Module\n - Select module corresponding to \"UART Setup\" block.\nTransfer\n - Blocking: aft"
	  "er write DMA buffer, the block wait until buffer empty.\n - Non-Blocking: the block will not wait for buffer empty."
	  "\nPacket mode:\n - Ascii: sending data is ascii, Ascii format + End of packet.\n - Binary: sending data is binary f"
	  "ormat, Header + Data + Terminator\n - String Buffer: Volatile Data Storage variable name as sending data. \nAscii f"
	  "ormat:\n - %U, %I, %D, %O, %X, %u, %i, %d, %o, %x: Uint32\n - %E, %G, %F, %e, %g, %f: Single\n - %C, %c: Int8\n - %"
	  "S, %s: (char *), this port is output of Volatile Data Storage Read block, which data type is string."
	  MaskHelp		  "web(fullfile(waijungdocroot,'stm32f0_uart_tx.htm'), '-browser')"
	  MaskPromptString	  "Configuration|UART Module|Baud rate (bps)|Data bits|Parity|Stop bit|Tx pin|Rx pin|Hardware flow"
	  " control|HW Flow control, CTS Pin|HW Flow control, RTS Pin|Advance options|Rx buffer size (bytes)|Tx buffer size (b"
	  "ytes)|Transfer|Packet mode|Binary header (example: '7E 7E')|Binary terminator (example: '03 03')|Number of data por"
	  "t, type DOUBLE|Number of data port, type SINGLE|Number of data port, type INT8|Number of data port, type UINT8|Numb"
	  "er of data port, type INT16|Number of data port, type UINT16|Number of data port, type INT32|Number of data port, t"
	  "ype UINT32|Ascii format|End of packet|End of packet|Buffer|Var name|Ascii header (printf format)|Sample time (sec)|"
	  "Enable custom port labels (Ex. In1, In2, In3)|Custom input port labels (Ex. In1, In2, In3)|Custom output port label"
	  "s (Ex. Out1, Out2, Out3)|Port Pin String|Block ID|Input Port Type|Input Port Width|Input Port Label|Output Port Typ"
	  "e|Output Port Width|Output port label|Compatibility (Reserved for future use)|String(s) to be passed to TLC||||Last"
	  " module selected"
	  MaskStyleString	  "popup(Setup|Tx|Rx),popup(1|2|3|4),edit,popup(8),popup(No|Odd|Even),popup(0.5|1|1.5|2),popup(Not "
	  "used|A9|B6),popup(Not used|A10|B7),popup(None|RTS|CTS|RTS/CTS),popup(Not used|A11),popup(Not used|A12),checkbox,pop"
	  "up(16|32|64|128|256|512),popup(16|32|64|128|256|512),popup(Blocking|Non-Blocking),popup(Ascii|Binary|String Buffer)"
	  ",edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,popup(CR (0x0D - \"\\r\")|LF (0x0A - \"\\n\")|CRLF (0x0D 0x"
	  "0A - \"\\r\\n\")),popup(CR (0x0D - \"\\r\")|LF (0x0A - \"\\n\")|CRLF (0x0D 0x0A - \"\\r\\n\")|None),popup(<empty>),"
	  "edit,edit,edit,checkbox,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit"
	  MaskTunableValueString  "off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,of"
	  "f,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off"
	  MaskCallbackString	  "stm32f0_uart_callback('conf');|stm32f0_uart_callback('uartmodule');|||||||stm32f0_uart_callba"
	  "ck('flowcontrol');|||stm32f0_uart_callback('advanceoptions');|||stm32f0_uart_callback('conf');|stm32f0_uart_callbac"
	  "k('conf');|stm32f0_uart_callback('binheader');|stm32f0_uart_callback('binterminator');|||||||||stm32f0_uart_callbac"
	  "k('asciiformat');|||stm32f0_uart_callback('storagename');|||stm32f0_uart_callback('sampletime');|stm32f0_uart_callb"
	  "ack('enablecustomportlabel');|stm32f0_uart_callback('conf');|stm32f0_uart_callback('conf');||stm32f0_uart_callback("
	  "'blockid');||||||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,off,off,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,"
	  "on,on,on,on,on,on,off,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "off,on,off,off,off,off,off,off,off,off,off,off,off,off,on,on,off,off,off,off,off,off,off,of"
	  "f,off,off,on,off,on,off,off,off,on,on,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,o"
	  "n,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,"
	  MaskVariables		  "conf=&1;uartmodule=&2;baudrate=@3;databits=@4;parity=&5;stopbit=&6;remaptxpin=&7;remaprxpin=&8;fl"
	  "owcontrol=&9;remapctspin=&10;remaprtspin=&11;advanceoptions=@12;rxbuffersize=@13;txbuffersize=@14;transfer=&15;pack"
	  "etmode=&16;binheader=&17;binterminator=&18;porttype_double=@19;porttype_single=@20;porttype_int8=@21;porttype_uint8"
	  "=@22;porttype_int16=@23;porttype_uint16=@24;porttype_int32=@25;porttype_uint32=@26;asciiformat=@27;rx_asciiterminat"
	  "or=&28;tx_asciiterminator=&29;storagename=&30;varname=&31;asciiheader=&32;sampletime=@33;enablecustomportlabel=@34;"
	  "cinputportlabel=&35;coutputportlabel=&36;portpinstr=&37;blockid=&38;inputporttype=@39;inputportwidth=@40;inputportl"
	  "abel=&41;outputporttype=@42;outputportwidth=@43;outputportlabel=&44;compat=&45;optionstring=&46;headerstring=&47;te"
	  "rminatorstring=&48;asciidatatypestring=&49;lastmodule=&50;"
	  MaskInitialization	  "stm32f0_uart_callback('init');"
	  MaskDisplay		  "text(0.95, 0.5, 'Module: USART1_Tx\\nPacket: Ascii\\nTransfer: Non-Blocking\\nTs (sec): 0.01','ver'"
	  ",'middle','hor','right'); port_label('input', 1,'%X'); port_label('input', 2,'%X'); port_label('input', 3,'%X'); po"
	  "rt_label('input', 4,'%X'); port_label('input', 5,'%X'); port_label('input', 6,'%X'); port_label('input', 7,'%X'); p"
	  "ort_label('input', 8,'%X'); port_label('input', 9,'%u'); "
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "normalized"
	  MaskValueString	  "Tx|1|115200|8|No|1|A9|A10|None|Not used|Not used|off|64|64|Non-Blocking|Ascii|'7E 7E'|'03 03'|0|"
	  "0|0|0|0|0|0|2|'TX: %X,%X,%X,%X,%X,%X,%X,%X: %u'|CR (0x0D - \"\\r\")|CRLF (0x0D 0x0A - \"\\r\\n\")|<empty>||TX: %X,%"
	  "X,%X,%X,%X,%X,%X,%X: %u\\r\\n|inf|off|de|fff,ff,sdfsd|0|CANResponseUARTTx|[ -1 -1 -1 -1 -1 -1 -1 -1 -1]|[]|{ '%X' '"
	  "%X' '%X' '%X' '%X' '%X' '%X' '%X' '%u'}|[]|[]|{}|0|[\"1\", \"1\", \"A\", \"9\", \"1\", \"A\", \"10\", \"0\", \"*\","
	  " \"*\", \"0\", \"*\", \"*\", \"1\", \"1\", \"\", \"\", \"115200\", \"8\", \"No\", \"1\", \"None\", \"3\", \"2\", \""
	  "64\", \"64\", \"Ascii\", \"Non-Blocking\", \"\"]|[]|[\"13\",\"10\"]|[\"uint32_t\",\"uint32_t\",\"uint32_t\",\"uint3"
	  "2_t\",\"uint32_t\",\"uint32_t\",\"uint32_t\",\"uint32_t\",\"uint32_t\"]|1"
	  MaskTabNameString	  ",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,"
	}
	Line {
	  SrcBlock		  "Demux"
	  SrcPort		  1
	  DstBlock		  "CAN Transmit"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Demux"
	  SrcPort		  2
	  DstBlock		  "CAN Transmit"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Demux"
	  SrcPort		  3
	  DstBlock		  "CAN Transmit"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Demux"
	  SrcPort		  4
	  DstBlock		  "CAN Transmit"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Demux"
	  SrcPort		  5
	  DstBlock		  "CAN Transmit"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Demux"
	  SrcPort		  6
	  DstBlock		  "CAN Transmit"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Demux"
	  SrcPort		  7
	  DstBlock		  "CAN Transmit"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "Demux"
	  SrcPort		  8
	  DstBlock		  "CAN Transmit"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "Demux"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -170]
	    DstBlock		    "Demux1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "CAN Transmit"
	  SrcPort		  1
	  DstBlock		  "Compare\nTo Zero"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Compare\nTo Zero"
	  SrcPort		  1
	  Points		  [40, 0]
	  Branch {
	    DstBlock		    "Logical\nOperator"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -125]
	    DstBlock		    "UART Tx"
	    DstPort		    9
	  }
	}
	Line {
	  SrcBlock		  "Reset"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical\nOperator"
	  SrcPort		  1
	  Points		  [15, 0]
	  DstBlock		  "Reboot"
	  DstPort		  enable
	}
	Line {
	  SrcBlock		  "Demux1"
	  SrcPort		  1
	  DstBlock		  "UART Tx"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Demux1"
	  SrcPort		  2
	  DstBlock		  "UART Tx"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Demux1"
	  SrcPort		  3
	  DstBlock		  "UART Tx"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Demux1"
	  SrcPort		  4
	  DstBlock		  "UART Tx"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Demux1"
	  SrcPort		  5
	  DstBlock		  "UART Tx"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Demux1"
	  SrcPort		  6
	  DstBlock		  "UART Tx"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Demux1"
	  SrcPort		  7
	  DstBlock		  "UART Tx"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "Demux1"
	  SrcPort		  8
	  DstBlock		  "UART Tx"
	  DstPort		  8
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "CAN_ID"
      Ports		      [0, 1]
      Position		      [320, 216, 380, 244]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"CAN_ID"
	Location		[648, 275, 1036, 468]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Memory
	  Name			  "Memory"
	  Position		  [125, 30, 155, 60]
	  BlockMirror		  on
	  X0			  "1"
	  InheritSampleTime	  on
	  LinearizeMemory	  on
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Subsystem"
	  Ports			  [0, 2, 1]
	  Position		  [50, 84, 155, 146]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Subsystem"
	    Location		    [487, 608, 907, 801]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      EnablePort
	      Name		      "Enable"
	      Ports		      []
	      Position		      [15, 20, 35, 40]
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant"
	      Position		      [265, 50, 295, 80]
	      Value		      "0"
	      OutDataTypeMode	      "uint8"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "uint8"
	    }
	    Block {
	      BlockType		      "S-Function"
	      Name		      "EEP Emulation Read"
	      Ports		      [0, 1]
	      Position		      [25, 83, 185, 147]
	      FunctionName	      "stm32f0_eep_emulation"
	      Parameters	      "conf,inputporttype,inputportwidth,outputporttype,outputportwidth,eepfilename,eepinfo,varname,"
	      "optionstring,sampletime,blockid"
	      EnableBusSupport	      off
	      MaskType		      "stm32f0_eep_emulation"
	      MaskDescription	      "Read a value from EEProm Emulation of the specified variable anme."
	      MaskHelp		      "web(fullfile(waijungdocroot,'stm32f0_eep_emulation_read.htm'), '-browser')"
	      MaskPromptString	      "Configuration|Storage type|Storage name|Storage name|Var name (hidden)|Initial value|St"
	      "orage name index (hidden)|EEP file name (hidden)|EEP Information (hidden), [name, initialvalue, datatype]|Debug"
	      " information|Sample time (sec)|Enable custom port labels (Ex. In1, In2, In3)|Custom input port labels (Ex. In1,"
	      " In2, In3)|Custom output port labels (Ex. Out1, Out2, Out3)|Port Pin String|Block ID|Input Port Type|Input Port"
	      " Width|Input Port Label|Output Port Type|Output Port Width|Output port label|Compatibility (Reserved for future"
	      " use)|String(s) to be passed to TLC"
	      MaskStyleString	      "popup(Setup|Read|Write),popup(double|single|int8|uint8|int16|uint16|int32|uint32),edit,p"
	      "opup(CAN_ID),edit,edit,edit,edit,edit,checkbox,edit,checkbox,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,"
	      "edit,edit"
	      MaskTunableValueString  "off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,of"
	      "f,off,off"
	      MaskCallbackString      "stm32f0_eep_emulation_callback('conf');||stm32f0_eep_emulation_callback('storagedefine"
	      "name');||stm32f0_eep_emulation_callback('varname');|||stm32f0_eep_emulation_callback('eepfilename');||stm32f0_e"
	      "ep_emulation_callback('debuginfo');|stm32f0_eep_emulation_callback('sampletime');|stm32f0_eep_emulation_callbac"
	      "k('enablecustomportlabel');|stm32f0_eep_emulation_callback('conf');|stm32f0_eep_emulation_callback('conf');||st"
	      "m32f0_eep_emulation_callback('blockid');||||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,off,on,on,on,on,on,on,on,on"
	      MaskVisibilityString    "off,off,off,on,off,off,off,off,off,on,on,off,off,off,off,off,off,off,off,off,off,off,o"
	      "ff,off"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,,,,,,,,,,,,,,,,"
	      MaskVariables	      "conf=&1;datatype=&2;storagedefinename=@3;storagename=&4;varname=@5;initialvalue=@6;storage"
	      "index=@7;eepfilename=@8;eepinfo=@9;debuginfo=&10;sampletime=@11;enablecustomportlabel=@12;cinputportlabel=&13;c"
	      "outputportlabel=&14;portpinstr=&15;blockid=&16;inputporttype=@17;inputportwidth=@18;inputportlabel=&19;outputpo"
	      "rttype=@20;outputportwidth=@21;outputportlabel=&22;compat=&23;optionstring=&24;"
	      MaskInitialization      "stm32f0_eep_emulation_callback('init');"
	      MaskDisplay	      "text(0.5, 0.5, '[EEP Read]\\nName: CAN_ID\\nTs (sec): 0.01','ver','middle','hor','center'); "
	      "port_label('output', 1,'CAN_ID'); "
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "normalized"
	      MaskValueString	      "Read|single|'Data1,Data2'|CAN_ID|'CAN_ID'|[1.0 2.0]|0|'ccp_slave_demo.eeprom'|'CAN_ID,7,"
	      "0,-'|off|inf|off|0||0|CAN_IDSubsystemEEPEmulationRead|[]|[]|{}|[7]|[]|{'CAN_ID'}|0|[\"CAN_ID\",\"0\",\"7\",\"of"
	      "f\",\"\",\"\",\"\",\"\",\"\",\"\",\"2\",\"CAN_ID\",\"7\",\"0\",\"dummy\",\"0\",\"0\"]"
	      MaskTabNameString	      ",,,,,,,,,,,,,,,,,,,,,,,"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "FirstTime"
	      Position		      [340, 58, 370, 72]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "ID"
	      Position		      [340, 108, 370, 122]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      InitialOutput	      "0"
	    }
	    Line {
	      SrcBlock		      "EEP Emulation Read"
	      SrcPort		      1
	      DstBlock		      "ID"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "FirstTime"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "ID"
	  Position		  [235, 123, 265, 137]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Subsystem"
	  SrcPort		  2
	  DstBlock		  "ID"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Memory"
	  SrcPort		  1
	  Points		  [-20, 0]
	  DstBlock		  "Subsystem"
	  DstPort		  enable
	}
	Line {
	  SrcBlock		  "Subsystem"
	  SrcPort		  1
	  Points		  [30, 0; 0, -55]
	  DstBlock		  "Memory"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "CCP Handler"
      Ports		      [1, 3, 1]
      Position		      [525, 255, 645, 425]
      TreatAsAtomicUnit	      on
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"CCP Handler"
	Location		[256, 229, 1241, 764]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "DATA"
	  Position		  [35, 158, 65, 172]
	  IconDisplay		  "Port number"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  EnablePort
	  Name			  "Enable"
	  Ports			  []
	  Position		  [25, 15, 45, 35]
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "CRO CONNECT Parser"
	  Ports			  [1, 4]
	  Position		  [125, 115, 240, 210]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "CRO CONNECT Parser"
	    Location		    [980, 540, 1499, 949]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "Data(8)"
	      Position		      [30, 153, 60, 167]
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "CONNECT Handler"
	      Ports		      [3, 2]
	      Position		      [170, 25, 320, 85]
	      TreatAsAtomicUnit	      on
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"CONNECT Handler"
		Location		[448, 567, 1048, 843]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "CMD"
		  Position		  [45, 123, 75, 137]
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Station Addr LSB"
		  Position		  [110, 188, 140, 202]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Station Addr MSB"
		  Position		  [175, 213, 205, 227]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "CONNECT"
		  Ports			  [1, 1]
		  Position		  [175, 70, 205, 100]
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		  SourceType		  "Compare To Constant"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  relop			  "=="
		  const			  "1"
		  LogicOutDataTypeMode	  "uint8"
		  ZeroCross		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "DISCONNECT"
		  Ports			  [1, 1]
		  Position		  [175, 115, 205, 145]
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		  SourceType		  "Compare To Constant"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  relop			  "=="
		  const			  "7"
		  LogicOutDataTypeMode	  "uint8"
		  ZeroCross		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Enabled\nSubsystem"
		  Ports			  [3, 2, 1]
		  Position		  [250, 160, 385, 230]
		  TreatAsAtomicUnit	  on
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "Enabled\nSubsystem"
		    Location		    [831, 605, 1650, 883]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "CMD"
		    Position		    [70, 103, 100, 117]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Station address Lsb"
		    Position		    [90, 178, 120, 192]
		    NamePlacement	    "alternate"
		    Port		    "2"
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Station address Msb"
		    Position		    [50, 203, 80, 217]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [35, 15, 55, 35]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "CONNECT"
		    Ports		    [1, 1]
		    Position		    [150, 95, 180, 125]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    const		    "1"
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "DISCONNECT"
		    Ports		    [1, 1]
		    Position		    [150, 45, 180, 75]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    const		    "7"
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Enabled\nSubsystem"
		    Ports		    [2, 1, 1]
		    Position		    [150, 173, 250, 222]
		    TreatAsAtomicUnit	    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "Enabled\nSubsystem"
		    Location		    [201, 280, 852, 580]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [110, 103, 140, 117]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    Position		    [105, 153, 135, 167]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [235, 20, 255, 40]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Bitwise\nOperator"
		    Ports		    [2, 1]
		    Position		    [505, 131, 545, 169]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
		    SourceType		    "Bitwise Operator"
		    logicop		    "OR"
		    UseBitMask		    off
		    NumInputPorts	    "2"
		    BitMask		    "bin2dec('11011001')"
		    BitMaskRealWorld	    "Stored Integer"
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion"
		    Position		    [200, 93, 275, 127]
		    OutDataTypeMode	    "uint16"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint16"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion1"
		    Position		    [200, 143, 275, 177]
		    OutDataTypeMode	    "uint16"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint16"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift\nArithmetic"
		    Ports		    [1, 1]
		    Position		    [350, 140, 430, 180]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		    SourceType		    "Shift Arithmetic"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    nBitShiftRight	    "-8"
		    nBinPtShiftRight	    "0"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [585, 143, 615, 157]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion1"
		    SrcPort		    1
		    DstBlock		    "Shift\nArithmetic"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift\nArithmetic"
		    SrcPort		    1
		    DstBlock		    "Bitwise\nOperator"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion"
		    SrcPort		    1
		    Points		    [210, 0]
		    DstBlock		    "Bitwise\nOperator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Bitwise\nOperator"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "Logical\nOperator"
		    Ports		    [2, 1]
		    Position		    [295, 87, 325, 118]
		    Operator		    "OR"
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    LogicDataType	    "fixdt(0, 8)"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Connected"
		    Position		    [395, 98, 425, 112]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Station Addr"
		    Position		    [395, 193, 425, 207]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Line {
		    SrcBlock		    "CMD"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    DstBlock		    "CONNECT"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -50]
		    DstBlock		    "DISCONNECT"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "CONNECT"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "Enabled\nSubsystem"
		    DstPort		    enable
		    }
		    Branch {
		    DstBlock		    "Logical\nOperator"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Station address Lsb"
		    SrcPort		    1
		    DstBlock		    "Enabled\nSubsystem"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Enabled\nSubsystem"
		    SrcPort		    1
		    DstBlock		    "Station Addr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Station address Msb"
		    SrcPort		    1
		    DstBlock		    "Enabled\nSubsystem"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical\nOperator"
		    SrcPort		    1
		    DstBlock		    "Connected"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "DISCONNECT"
		    SrcPort		    1
		    Points		    [45, 0; 0, 35]
		    DstBlock		    "Logical\nOperator"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator"
		  Ports			  [2, 1]
		  Position		  [250, 77, 280, 108]
		  Operator		  "OR"
		  AllPortsSameDT	  off
		  OutDataTypeMode	  "boolean"
		  LogicDataType		  "fixdt(0, 8)"
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Connected"
		  Position		  [445, 173, 475, 187]
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Station Address"
		  Position		  [445, 208, 475, 222]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Line {
		  SrcBlock		  "CONNECT"
		  SrcPort		  1
		  DstBlock		  "Logical\nOperator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "DISCONNECT"
		  SrcPort		  1
		  Points		  [10, 0; 0, -30]
		  DstBlock		  "Logical\nOperator"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical\nOperator"
		  SrcPort		  1
		  Points		  [30, 0]
		  DstBlock		  "Enabled\nSubsystem"
		  DstPort		  enable
		}
		Line {
		  SrcBlock		  "CMD"
		  SrcPort		  1
		  Points		  [65, 0]
		  Branch {
		    DstBlock		    "DISCONNECT"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -45]
		    DstBlock		    "CONNECT"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 40]
		    DstBlock		    "Enabled\nSubsystem"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Enabled\nSubsystem"
		  SrcPort		  1
		  DstBlock		  "Connected"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Station Addr LSB"
		  SrcPort		  1
		  DstBlock		  "Enabled\nSubsystem"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Station Addr MSB"
		  SrcPort		  1
		  DstBlock		  "Enabled\nSubsystem"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Enabled\nSubsystem"
		  SrcPort		  2
		  DstBlock		  "Station Address"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Demux
	      Name		      "Demux"
	      Ports		      [1, 8]
	      Position		      [105, 111, 110, 209]
	      ShowName		      off
	      Outputs		      "8"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux"
	      Ports		      [6, 1]
	      Position		      [170, 137, 175, 203]
	      ShowName		      off
	      Inputs		      "6"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator"
	      Position		      [360, 60, 380, 80]
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Connected"
	      Position		      [390, 33, 420, 47]
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "CMD"
	      Position		      [260, 118, 290, 132]
	      NamePlacement	      "alternate"
	      Port		      "2"
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Data(6)"
	      Position		      [305, 163, 335, 177]
	      NamePlacement	      "alternate"
	      Port		      "3"
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "CTR"
	      Position		      [305, 238, 335, 252]
	      NamePlacement	      "alternate"
	      Port		      "4"
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      SrcBlock		      "Data(8)"
	      SrcPort		      1
	      DstBlock		      "Demux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"CMD"
		DstPort			1
	      }
	      Branch {
		Points			[0, -90]
		DstBlock		"CONNECT Handler"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      3
	      Points		      [20, 0]
	      Branch {
		Points			[0, -90]
		DstBlock		"CONNECT Handler"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Mux"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      4
	      Points		      [25, 0]
	      Branch {
		Points			[0, -80]
		DstBlock		"CONNECT Handler"
		DstPort			3
	      }
	      Branch {
		DstBlock		"Mux"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "CONNECT Handler"
	      SrcPort		      1
	      DstBlock		      "Connected"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CONNECT Handler"
	      SrcPort		      2
	      DstBlock		      "Terminator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      8
	      DstBlock		      "Mux"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      7
	      DstBlock		      "Mux"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      6
	      DstBlock		      "Mux"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      5
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "Data(6)"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      2
	      Points		      [35, 0; 0, 110]
	      DstBlock		      "CTR"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "CRO MTA Parser"
	  Ports			  [3, 4]
	  Position		  [335, 111, 445, 189]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "CRO MTA Parser"
	    Location		    [294, 164, 1652, 931]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "Connect"
	      Position		      [190, 508, 220, 522]
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "CMD"
	      Position		      [15, 263, 45, 277]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Data(6)"
	      Position		      [15, 418, 45, 432]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "DNLOAD"
	      Ports		      [1, 1]
	      Position		      [230, 215, 260, 245]
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	      SourceType	      "Compare To Constant"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      relop		      "=="
	      const		      "3"
	      LogicOutDataTypeMode    "uint8"
	      ZeroCross		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "DNLOAD_6"
	      Ports		      [1, 1]
	      Position		      [230, 125, 260, 155]
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	      SourceType	      "Compare To Constant"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      relop		      "=="
	      const		      "35"
	      LogicOutDataTypeMode    "uint8"
	      ZeroCross		      off
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Default Address"
	      Position		      [215, 575, 245, 605]
	      Value		      "0"
	      OutDataTypeMode	      "uint32"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "uint32"
	    }
	    Block {
	      BlockType		      Demux
	      Name		      "Demux"
	      Ports		      [1, 6]
	      Position		      [115, 367, 120, 483]
	      ShowName		      off
	      Outputs		      "6"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Enabled\nSubsystem"
	      Ports		      [7, 3, 1]
	      Position		      [445, 363, 550, 507]
	      TreatAsAtomicUnit	      on
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"Enabled\nSubsystem"
		Location		[845, 363, 1755, 825]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "CMD"
		  Position		  [80, 213, 110, 227]
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Size/ExtAddr"
		  Position		  [80, 73, 110, 87]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Add0"
		  Position		  [80, 288, 110, 302]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Add1"
		  Position		  [80, 313, 110, 327]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Add2"
		  Position		  [80, 338, 110, 352]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Add3"
		  Position		  [80, 363, 110, 377]
		  Port			  "6"
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Curr_addr"
		  Position		  [80, 398, 110, 412]
		  Port			  "7"
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  EnablePort
		  Name			  "Enable"
		  Ports			  []
		  Position		  [35, 15, 55, 35]
		}
		Block {
		  BlockType		  Sum
		  Name			  "Add"
		  Ports			  [2, 1]
		  Position		  [690, 142, 720, 173]
		  InputSameDT		  off
		  OutDataTypeMode	  "Inherit via internal rule"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^-10"
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Convert"
		  Ports			  [5, 2, 1]
		  Position		  [180, 254, 285, 386]
		  TreatAsAtomicUnit	  on
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "Convert"
		    Location		    [421, 301, 1127, 568]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "ExtAddr"
		    Position		    [110, 68, 140, 82]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [110, 103, 140, 117]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    Position		    [110, 133, 140, 147]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In3"
		    Position		    [110, 163, 140, 177]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In4"
		    Position		    [110, 193, 140, 207]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [235, 20, 255, 40]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Bitwise\nOperator"
		    Ports		    [4, 1]
		    Position		    [525, 91, 575, 219]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
		    SourceType		    "Bitwise Operator"
		    logicop		    "OR"
		    UseBitMask		    off
		    NumInputPorts	    "4"
		    BitMask		    "bin2dec('11011001')"
		    BitMaskRealWorld	    "Stored Integer"
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion"
		    Position		    [185, 100, 240, 120]
		    ShowName		    off
		    OutDataTypeMode	    "uint32"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint32"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion1"
		    Position		    [185, 130, 240, 150]
		    ShowName		    off
		    OutDataTypeMode	    "uint32"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint32"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion2"
		    Position		    [185, 160, 240, 180]
		    ShowName		    off
		    OutDataTypeMode	    "uint32"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint32"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion3"
		    Position		    [185, 190, 240, 210]
		    ShowName		    off
		    OutDataTypeMode	    "uint32"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint32"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift\nArithmetic"
		    Ports		    [1, 1]
		    Position		    [390, 120, 470, 160]
		    ShowName		    off
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		    SourceType		    "Shift Arithmetic"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    nBitShiftRight	    "-16"
		    nBinPtShiftRight	    "0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift\nArithmetic1"
		    Ports		    [1, 1]
		    Position		    [280, 150, 360, 190]
		    ShowName		    off
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		    SourceType		    "Shift Arithmetic"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    nBitShiftRight	    "-8"
		    nBinPtShiftRight	    "0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift\nArithmetic3"
		    Ports		    [1, 1]
		    Position		    [280, 90, 360, 130]
		    ShowName		    off
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		    SourceType		    "Shift Arithmetic"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    nBitShiftRight	    "-24"
		    nBinPtShiftRight	    "0"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "ExtAddt_out"
		    Position		    [630, 68, 660, 82]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Address"
		    Position		    [630, 148, 660, 162]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In3"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In4"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion3"
		    SrcPort		    1
		    DstBlock		    "Bitwise\nOperator"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion2"
		    SrcPort		    1
		    DstBlock		    "Shift\nArithmetic1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion"
		    SrcPort		    1
		    DstBlock		    "Shift\nArithmetic3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift\nArithmetic1"
		    SrcPort		    1
		    DstBlock		    "Bitwise\nOperator"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Bitwise\nOperator"
		    SrcPort		    1
		    DstBlock		    "Address"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift\nArithmetic3"
		    SrcPort		    1
		    DstBlock		    "Bitwise\nOperator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion1"
		    SrcPort		    1
		    DstBlock		    "Shift\nArithmetic"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift\nArithmetic"
		    SrcPort		    1
		    DstBlock		    "Bitwise\nOperator"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ExtAddr"
		    SrcPort		    1
		    DstBlock		    "ExtAddt_out"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "DNLOAD"
		  Ports			  [1, 1]
		  Position		  [385, 170, 415, 200]
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		  SourceType		  "Compare To Constant"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  relop			  "=="
		  const			  "3"
		  LogicOutDataTypeMode	  "uint8"
		  ZeroCross		  off
		}
		Block {
		  BlockType		  Constant
		  Name			  "DNLOAD_6/ PROGRAM_6"
		  Position		  [495, 170, 525, 200]
		  Value			  "6"
		  OutDataTypeMode	  "uint8"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "uint8"
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "Data Type Conversion"
		  Position		  [620, 141, 665, 159]
		  NamePlacement		  "alternate"
		  ShowName		  off
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator"
		  Ports			  [3, 1]
		  Position		  [450, 134, 480, 166]
		  Operator		  "OR"
		  Inputs		  "3"
		  AllPortsSameDT	  off
		  OutDataTypeMode	  "boolean"
		  LogicDataType		  "fixdt(0, 8)"
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Reference
		  Name			  "PROGRAM"
		  Ports			  [1, 1]
		  Position		  [340, 90, 370, 120]
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		  SourceType		  "Compare To Constant"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  relop			  "=="
		  const			  "24"
		  LogicOutDataTypeMode	  "uint8"
		  ZeroCross		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "SET_MTA"
		  Ports			  [1, 1]
		  Position		  [180, 205, 210, 235]
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		  SourceType		  "Compare To Constant"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  relop			  "=="
		  const			  "2"
		  LogicOutDataTypeMode	  "uint8"
		  ZeroCross		  off
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch"
		  Position		  [385, 350, 415, 380]
		  Criteria		  "u2 > Threshold"
		  InputSameDT		  off
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch1"
		  Position		  [670, 355, 700, 385]
		  Criteria		  "u2 > Threshold"
		  InputSameDT		  off
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch2"
		  Position		  [560, 135, 590, 165]
		  Criteria		  "u2 > Threshold"
		  InputSameDT		  off
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Reference
		  Name			  "UPLOAD"
		  Ports			  [1, 1]
		  Position		  [340, 135, 370, 165]
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		  SourceType		  "Compare To Constant"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  relop			  "=="
		  const			  "4"
		  LogicOutDataTypeMode	  "uint8"
		  ZeroCross		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "ExtAddr"
		  Position		  [765, 283, 795, 297]
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		  InitialOutput		  "0"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Curr_Address"
		  Position		  [765, 313, 795, 327]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		  InitialOutput		  "0"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Post_Address"
		  Position		  [765, 363, 795, 377]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		  InitialOutput		  "0"
		}
		Line {
		  SrcBlock		  "CMD"
		  SrcPort		  1
		  Points		  [45, 0]
		  Branch {
		    DstBlock		    "SET_MTA"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -35; 165, 0]
		    Branch {
		    DstBlock		    "DNLOAD"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -35]
		    Branch {
		    DstBlock		    "UPLOAD"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "PROGRAM"
		    DstPort		    1
		    }
		    }
		  }
		}
		Line {
		  SrcBlock		  "Add0"
		  SrcPort		  1
		  DstBlock		  "Convert"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Add1"
		  SrcPort		  1
		  DstBlock		  "Convert"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Add2"
		  SrcPort		  1
		  DstBlock		  "Convert"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Add3"
		  SrcPort		  1
		  DstBlock		  "Convert"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "SET_MTA"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    DstBlock		    "Convert"
		    DstPort		    enable
		  }
		  Branch {
		    Points		    [130, 0; 0, 115]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Switch"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [165, 0; 0, 35]
		    DstBlock		    "Switch1"
		    DstPort		    2
		    }
		  }
		}
		Line {
		  SrcBlock		  "Convert"
		  SrcPort		  2
		  DstBlock		  "Switch"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Switch"
		  SrcPort		  1
		  Points		  [0, -45; 235, 0]
		  Branch {
		    DstBlock		    "Curr_Address"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Switch1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -155]
		    DstBlock		    "Add"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Logical\nOperator"
		  SrcPort		  1
		  DstBlock		  "Switch2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Size/ExtAddr"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    Points		    [375, 0; 0, 60]
		    DstBlock		    "Switch2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 190]
		    DstBlock		    "Convert"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "DNLOAD_6/ PROGRAM_6"
		  SrcPort		  1
		  Points		  [15, 0]
		  DstBlock		  "Switch2"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Switch2"
		  SrcPort		  1
		  DstBlock		  "Data Type Conversion"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Add"
		  SrcPort		  1
		  Points		  [5, 0; 0, 70; -100, 0; 0, 150]
		  DstBlock		  "Switch1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "DNLOAD"
		  SrcPort		  1
		  Points		  [5, 0; 0, -25]
		  DstBlock		  "Logical\nOperator"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "UPLOAD"
		  SrcPort		  1
		  DstBlock		  "Logical\nOperator"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "PROGRAM"
		  SrcPort		  1
		  Points		  [30, 0; 0, 35]
		  DstBlock		  "Logical\nOperator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Data Type Conversion"
		  SrcPort		  1
		  DstBlock		  "Add"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Curr_addr"
		  SrcPort		  1
		  Points		  [245, 0; 0, -30]
		  DstBlock		  "Switch"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Switch1"
		  SrcPort		  1
		  DstBlock		  "Post_Address"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Convert"
		  SrcPort		  1
		  DstBlock		  "ExtAddr"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Hold Valid Addr"
	      Ports		      [3, 3, 1]
	      Position		      [705, 360, 790, 510]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"Hold Valid Addr"
		Location		[921, 460, 1631, 797]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [130, 103, 160, 117]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "In2"
		  Position		  [130, 153, 160, 167]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "In3"
		  Position		  [130, 203, 160, 217]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  EnablePort
		  Name			  "Enable"
		  Ports			  []
		  Position		  [30, 20, 50, 40]
		}
		Block {
		  BlockType		  Outport
		  Name			  "ExtAddr"
		  Position		  [455, 103, 485, 117]
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		  InitialOutput		  "0"
		}
		Block {
		  BlockType		  Outport
		  Name			  "MTA"
		  Position		  [455, 153, 485, 167]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		  InitialOutput		  "0"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Post_MTA"
		  Position		  [455, 203, 485, 217]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		  InitialOutput		  "0"
		}
		Line {
		  SrcBlock		  "In3"
		  SrcPort		  1
		  DstBlock		  "Post_MTA"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "ExtAddr"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In2"
		  SrcPort		  1
		  DstBlock		  "MTA"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator"
	      Ports		      [6, 1]
	      Position		      [360, 228, 390, 282]
	      Operator		      "OR"
	      Inputs		      "6"
	      AllPortsSameDT	      off
	      OutDataTypeMode	      "boolean"
	      LogicDataType	      "fixdt(0, 8)"
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator1"
	      Ports		      [2, 1]
	      Position		      [230, 262, 260, 293]
	      AllPortsSameDT	      off
	      OutDataTypeMode	      "boolean"
	      LogicDataType	      "fixdt(0, 8)"
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator2"
	      Ports		      [2, 1]
	      Position		      [445, 297, 475, 328]
	      AllPortsSameDT	      off
	      OutDataTypeMode	      "boolean"
	      LogicDataType	      "fixdt(0, 8)"
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "MTA Number"
	      Ports		      [1, 1]
	      Position		      [165, 305, 195, 335]
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	      SourceType	      "Compare To Constant"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      relop		      "=="
	      const		      "0"
	      LogicOutDataTypeMode    "uint8"
	      ZeroCross		      off
	    }
	    Block {
	      BlockType		      Memory
	      Name		      "Memory"
	      Position		      [360, 500, 390, 530]
	      InheritSampleTime	      on
	      LinearizeMemory	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "PROGRAM"
	      Ports		      [1, 1]
	      Position		      [230, 80, 260, 110]
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	      SourceType	      "Compare To Constant"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      relop		      "=="
	      const		      "24"
	      LogicOutDataTypeMode    "uint8"
	      ZeroCross		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "PROGRAM_6"
	      Ports		      [1, 1]
	      Position		      [230, 35, 260, 65]
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	      SourceType	      "Compare To Constant"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      relop		      "=="
	      const		      "34"
	      LogicOutDataTypeMode    "uint8"
	      ZeroCross		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "SET_MTA"
	      Ports		      [1, 1]
	      Position		      [165, 255, 195, 285]
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	      SourceType	      "Compare To Constant"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      relop		      "=="
	      const		      "2"
	      LogicOutDataTypeMode    "uint8"
	      ZeroCross		      off
	    }
	    Block {
	      BlockType		      Switch
	      Name		      "Switch"
	      Position		      [300, 500, 330, 530]
	      Criteria		      "u2 > Threshold"
	      InputSameDT	      off
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "UPLOAD"
	      Ports		      [1, 1]
	      Position		      [230, 170, 260, 200]
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	      SourceType	      "Compare To Constant"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      relop		      "=="
	      const		      "4"
	      LogicOutDataTypeMode    "uint8"
	      ZeroCross		      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Validate Base Address"
	      Ports		      [2, 1]
	      Position		      [640, 265, 715, 325]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"Validate Base Address"
		Location		[642, 340, 1627, 827]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "ExtAddr"
		  Position		  [25, 68, 55, 82]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "PostInc"
		  Position		  [25, 443, 55, 457]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Compare\nTo Constant"
		  Ports			  [1, 1]
		  Position		  [170, 60, 200, 90]
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		  SourceType		  "Compare To Constant"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  relop			  "<="
		  const			  "4"
		  LogicOutDataTypeMode	  "uint8"
		  ZeroCross		  off
		}
		Block {
		  BlockType		  Demux
		  Name			  "Demux"
		  Ports			  [1, 2]
		  Position		  [405, 168, 410, 232]
		  ShowName		  off
		  Outputs		  "2"
		  DisplayOption		  "bar"
		}
		Block {
		  BlockType		  Constant
		  Name			  "INVALID_EXTADDR"
		  Position		  [535, 95, 565, 125]
		  Value			  "0"
		  OutDataTypeMode	  "uint8"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "uint8"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Interval Test\nDynamic"
		  Ports			  [3, 1]
		  Position		  [505, 175, 600, 225]
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Interval Test\nDynamic"
		  SourceType		  "Interval Test Dynamic"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  IntervalClosedRight	  on
		  IntervalClosedLeft	  on
		  LogicOutDataTypeMode	  "uint8"
		}
		Block {
		  BlockType		  Constant
		  Name			  "Limit EXT_0 (ID)"
		  Position		  [110, 170, 225, 200]
		  Value			  "[16 0]"
		  OutDataTypeMode	  "uint32"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "uint32"
		}
		Block {
		  BlockType		  Constant
		  Name			  "Limit EXT_1 (RO)"
		  Position		  [110, 220, 225, 250]
		  Value			  "[255 0]"
		  OutDataTypeMode	  "uint32"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "uint32"
		}
		Block {
		  BlockType		  Constant
		  Name			  "Limit EXT_2 (RW)"
		  Position		  [110, 270, 225, 300]
		  Value			  "[255 0]"
		  OutDataTypeMode	  "uint32"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "uint32"
		}
		Block {
		  BlockType		  Constant
		  Name			  "Limit EXT_3 (FLASH)"
		  Position		  [110, 320, 225, 350]
		  Value			  "[52*1024 0]"
		  OutDataTypeMode	  "uint32"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "uint32"
		}
		Block {
		  BlockType		  Constant
		  Name			  "Limit EXT_4 (EEPROM)"
		  Position		  [110, 370, 225, 400]
		  Value			  "[255 0]"
		  OutDataTypeMode	  "uint32"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "uint32"
		}
		Block {
		  BlockType		  MultiPortSwitch
		  Name			  "Multiport\nSwitch"
		  Ports			  [6, 1]
		  Position		  [325, 123, 360, 282]
		  Inputs		  "5"
		  zeroidx		  on
		  InputSameDT		  off
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Saturate
		  Name			  "Saturation"
		  Position		  [170, 125, 200, 155]
		  UpperLimit		  "4"
		  LowerLimit		  "0"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch"
		  Position		  [665, 60, 695, 90]
		  Criteria		  "u2 ~= 0"
		  InputSameDT		  off
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Outport
		  Name			  "ValidAddr"
		  Position		  [825, 68, 855, 82]
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Line {
		  SrcBlock		  "ExtAddr"
		  SrcPort		  1
		  Points		  [55, 0]
		  Branch {
		    DstBlock		    "Compare\nTo Constant"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 65]
		    DstBlock		    "Saturation"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Compare\nTo Constant"
		  SrcPort		  1
		  DstBlock		  "Switch"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "INVALID_EXTADDR"
		  SrcPort		  1
		  Points		  [70, 0; 0, -25]
		  DstBlock		  "Switch"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Limit EXT_0 (ID)"
		  SrcPort		  1
		  Points		  [35, 0; 0, -20]
		  DstBlock		  "Multiport\nSwitch"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Limit EXT_1 (RO)"
		  SrcPort		  1
		  Points		  [40, 0; 0, -45]
		  DstBlock		  "Multiport\nSwitch"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Limit EXT_2 (RW)"
		  SrcPort		  1
		  Points		  [45, 0; 0, -70]
		  DstBlock		  "Multiport\nSwitch"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Limit EXT_3 (FLASH)"
		  SrcPort		  1
		  Points		  [50, 0; 0, -95]
		  DstBlock		  "Multiport\nSwitch"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "Limit EXT_4 (EEPROM)"
		  SrcPort		  1
		  Points		  [55, 0; 0, -120]
		  DstBlock		  "Multiport\nSwitch"
		  DstPort		  6
		}
		Line {
		  SrcBlock		  "PostInc"
		  SrcPort		  1
		  Points		  [385, 0; 0, -250]
		  DstBlock		  "Interval Test\nDynamic"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Multiport\nSwitch"
		  SrcPort		  1
		  DstBlock		  "Demux"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Interval Test\nDynamic"
		  SrcPort		  1
		  Points		  [20, 0; 0, -135]
		  DstBlock		  "Switch"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Switch"
		  SrcPort		  1
		  DstBlock		  "ValidAddr"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  1
		  DstBlock		  "Interval Test\nDynamic"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  2
		  DstBlock		  "Interval Test\nDynamic"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Saturation"
		  SrcPort		  1
		  DstBlock		  "Multiport\nSwitch"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "ValidAddr"
	      Position		      [880, 288, 910, 302]
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "ExtAddr"
	      Position		      [880, 378, 910, 392]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "MTA"
	      Position		      [880, 428, 910, 442]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "PostInc_MTA"
	      Position		      [880, 478, 910, 492]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      SrcBlock		      "Data(6)"
	      SrcPort		      1
	      DstBlock		      "Demux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CMD"
	      SrcPort		      1
	      Points		      [30, 0]
	      Branch {
		Points			[65, 0]
		Branch {
		  DstBlock		  "SET_MTA"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, -40; 70, 0]
		  Branch {
		    DstBlock		    "DNLOAD"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -45]
		    Branch {
		    DstBlock		    "UPLOAD"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -45]
		    Branch {
		    DstBlock		    "DNLOAD_6"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -45]
		    Branch {
		    DstBlock		    "PROGRAM"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "PROGRAM_6"
		    DstPort		    1
		    }
		    }
		    }
		  }
		}
	      }
	      Branch {
		Points			[0, 85; 350, 0]
		DstBlock		"Enabled\nSubsystem"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      1
	      Points		      [20, 0; 0, -55]
	      DstBlock		      "MTA Number"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "MTA Number"
	      SrcPort		      1
	      Points		      [15, 0]
	      DstBlock		      "Logical\nOperator1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "SET_MTA"
	      SrcPort		      1
	      DstBlock		      "Logical\nOperator1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      3
	      DstBlock		      "Enabled\nSubsystem"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      4
	      DstBlock		      "Enabled\nSubsystem"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      5
	      DstBlock		      "Enabled\nSubsystem"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      6
	      DstBlock		      "Enabled\nSubsystem"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      2
	      DstBlock		      "Enabled\nSubsystem"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Enabled\nSubsystem"
	      SrcPort		      2
	      DstBlock		      "Hold Valid Addr"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical\nOperator1"
	      SrcPort		      1
	      DstBlock		      "Logical\nOperator"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "PROGRAM_6"
	      SrcPort		      1
	      Points		      [75, 0; 0, 180]
	      DstBlock		      "Logical\nOperator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "PROGRAM"
	      SrcPort		      1
	      Points		      [65, 0; 0, 145]
	      DstBlock		      "Logical\nOperator"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "DNLOAD_6"
	      SrcPort		      1
	      Points		      [55, 0; 0, 110]
	      DstBlock		      "Logical\nOperator"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "UPLOAD"
	      SrcPort		      1
	      Points		      [45, 0; 0, 75]
	      DstBlock		      "Logical\nOperator"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "DNLOAD"
	      SrcPort		      1
	      Points		      [35, 0; 0, 40]
	      DstBlock		      "Logical\nOperator"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Enabled\nSubsystem"
	      SrcPort		      3
	      Points		      [50, 0]
	      Branch {
		Labels			[0, 0]
		DstBlock		"Hold Valid Addr"
		DstPort			3
	      }
	      Branch {
		Points			[0, -175]
		DstBlock		"Validate Base Address"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Memory"
	      SrcPort		      1
	      Points		      [30, 0; 0, -20]
	      DstBlock		      "Enabled\nSubsystem"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "Switch"
	      SrcPort		      1
	      DstBlock		      "Memory"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Connect"
	      SrcPort		      1
	      Points		      [35, 0]
	      Branch {
		DstBlock		"Switch"
		DstPort			2
	      }
	      Branch {
		Points			[0, -175; 170, 0]
		DstBlock		"Logical\nOperator2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Default Address"
	      SrcPort		      1
	      Points		      [35, 0]
	      DstBlock		      "Switch"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Logical\nOperator2"
	      SrcPort		      1
	      Points		      [15, 0]
	      DstBlock		      "Enabled\nSubsystem"
	      DstPort		      enable
	    }
	    Line {
	      SrcBlock		      "Logical\nOperator"
	      SrcPort		      1
	      Points		      [15, 0; 0, 65]
	      DstBlock		      "Logical\nOperator2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Enabled\nSubsystem"
	      SrcPort		      1
	      Points		      [40, 0]
	      Branch {
		DstBlock		"Hold Valid Addr"
		DstPort			1
	      }
	      Branch {
		Points			[0, -105]
		DstBlock		"Validate Base Address"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Hold Valid Addr"
	      SrcPort		      1
	      DstBlock		      "ExtAddr"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Hold Valid Addr"
	      SrcPort		      2
	      DstBlock		      "MTA"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Hold Valid Addr"
	      SrcPort		      3
	      Points		      [30, 0]
	      Branch {
		DstBlock		"PostInc_MTA"
		DstPort			1
	      }
	      Branch {
		Points			[0, 65; -555, 0; 0, -45]
		DstBlock		"Switch"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Validate Base Address"
	      SrcPort		      1
	      Points		      [25, 0]
	      Branch {
		DstBlock		"Hold Valid Addr"
		DstPort			enable
	      }
	      Branch {
		DstBlock		"ValidAddr"
		DstPort			1
	      }
	    }
	    Annotation {
	      Name		      "### TODO\nTo add set memory address for EXCHANGE_ID here"
	      Position		      [306, 575]
	      HorizontalAlignment     "left"
	      DropShadow	      on
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "CRO UNLOCK Parser"
	  Ports			  [3, 3]
	  Position		  [335, 217, 445, 293]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "CRO UNLOCK Parser"
	    Location		    [273, 628, 1109, 959]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "Connect"
	      Position		      [110, 103, 140, 117]
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "CMD"
	      Position		      [110, 153, 140, 167]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Data(6)"
	      Position		      [110, 183, 140, 197]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant"
	      Position		      [405, 55, 435, 85]
	      Value		      "[0 0 0]"
	      OutDataTypeMode	      "uint8"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "uint8"
	    }
	    Block {
	      BlockType		      Demux
	      Name		      "Demux"
	      Ports		      [1, 3]
	      Position		      [620, 91, 625, 129]
	      ShowName		      off
	      Outputs		      "3"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Enabled\nSubsystem"
	      Ports		      [3, 1, 1]
	      Position		      [285, 148, 385, 232]
	      TreatAsAtomicUnit	      on
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"Enabled\nSubsystem"
		Location		[411, 325, 1077, 678]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "CMD"
		  Position		  [110, 118, 140, 132]
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Data(6)"
		  Position		  [110, 198, 140, 212]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Last status"
		  Position		  [110, 268, 140, 282]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  EnablePort
		  Name			  "Enable"
		  Ports			  []
		  Position		  [235, 20, 255, 40]
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Enabled\nSubsystem"
		  Ports			  [2, 1, 1]
		  Position		  [270, 194, 370, 236]
		  TreatAsAtomicUnit	  on
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "Enabled\nSubsystem"
		    Location		    [152, 581, 859, 1008]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [40, 133, 70, 147]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Last state"
		    Position		    [40, 368, 70, 382]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [235, 20, 255, 40]
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "CAL_KEY"
		    Position		    [110, 97, 210, 123]
		    Value		    "[0 0 10 10 10 10]"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "DAQ_KEY"
		    Position		    [110, 252, 210, 278]
		    Value		    "[0 0 12 12 12 12]"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    Demux
		    Name		    "Demux"
		    Ports		    [1, 3]
		    Position		    [345, 340, 350, 410]
		    ShowName		    off
		    Outputs		    "3"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Mux
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [580, 186, 585, 224]
		    ShowName		    off
		    Inputs		    "3"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "PGM_KEY"
		    Position		    [110, 177, 210, 203]
		    Value		    "[0 0 11 11 11 11]"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Subsystem"
		    Ports		    [2, 1]
		    Position		    [310, 96, 350, 154]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "Subsystem"
		    Location		    [742, 625, 1217, 885]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [15, 28, 45, 42]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    Position		    [45, 48, 75, 62]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Bitwise\nOperator"
		    Ports		    [2, 1]
		    Position		    [110, 26, 150, 64]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
		    SourceType		    "Bitwise Operator"
		    logicop		    "XOR"
		    UseBitMask		    off
		    NumInputPorts	    "2"
		    BitMask		    "bin2dec('11011001')"
		    BitMaskRealWorld	    "Stored Integer"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Zero"
		    Ports		    [1, 1]
		    Position		    [265, 30, 295, 60]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
		    SourceType		    "Compare To Zero"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum of\nElements"
		    Ports		    [1, 1]
		    Position		    [195, 30, 225, 60]
		    Inputs		    "+"
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^-10"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [330, 38, 360, 52]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Bitwise\nOperator"
		    SrcPort		    1
		    DstBlock		    "Sum of\nElements"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Sum of\nElements"
		    SrcPort		    1
		    DstBlock		    "Compare\nTo Zero"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Bitwise\nOperator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Zero"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Bitwise\nOperator"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Subsystem1"
		    Ports		    [2, 1]
		    Position		    [310, 176, 350, 234]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "Subsystem1"
		    Location		    [742, 625, 1217, 885]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [15, 28, 45, 42]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    Position		    [45, 48, 75, 62]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Bitwise\nOperator"
		    Ports		    [2, 1]
		    Position		    [110, 26, 150, 64]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
		    SourceType		    "Bitwise Operator"
		    logicop		    "XOR"
		    UseBitMask		    off
		    NumInputPorts	    "2"
		    BitMask		    "bin2dec('11011001')"
		    BitMaskRealWorld	    "Stored Integer"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Zero"
		    Ports		    [1, 1]
		    Position		    [265, 30, 295, 60]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
		    SourceType		    "Compare To Zero"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum of\nElements"
		    Ports		    [1, 1]
		    Position		    [195, 30, 225, 60]
		    Inputs		    "+"
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^-10"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [330, 38, 360, 52]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Bitwise\nOperator"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Zero"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Bitwise\nOperator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Sum of\nElements"
		    SrcPort		    1
		    DstBlock		    "Compare\nTo Zero"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Bitwise\nOperator"
		    SrcPort		    1
		    DstBlock		    "Sum of\nElements"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Subsystem2"
		    Ports		    [2, 1]
		    Position		    [310, 251, 350, 309]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "Subsystem2"
		    Location		    [742, 625, 1217, 885]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [15, 28, 45, 42]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    Position		    [45, 48, 75, 62]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Bitwise\nOperator"
		    Ports		    [2, 1]
		    Position		    [110, 26, 150, 64]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
		    SourceType		    "Bitwise Operator"
		    logicop		    "XOR"
		    UseBitMask		    off
		    NumInputPorts	    "2"
		    BitMask		    "bin2dec('11011001')"
		    BitMaskRealWorld	    "Stored Integer"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Zero"
		    Ports		    [1, 1]
		    Position		    [265, 30, 295, 60]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
		    SourceType		    "Compare To Zero"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum of\nElements"
		    Ports		    [1, 1]
		    Position		    [195, 30, 225, 60]
		    Inputs		    "+"
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^-10"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [330, 38, 360, 52]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Bitwise\nOperator"
		    SrcPort		    1
		    DstBlock		    "Sum of\nElements"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Sum of\nElements"
		    SrcPort		    1
		    DstBlock		    "Compare\nTo Zero"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Bitwise\nOperator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Zero"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Bitwise\nOperator"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch"
		    Position		    [430, 110, 460, 140]
		    Criteria		    "u2 > Threshold"
		    InputSameDT		    off
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch1"
		    Position		    [430, 190, 460, 220]
		    Criteria		    "u2 > Threshold"
		    InputSameDT		    off
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch2"
		    Position		    [430, 265, 460, 295]
		    Criteria		    "u2 > Threshold"
		    InputSameDT		    off
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Unlocked"
		    Position		    [315, 40, 345, 70]
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [630, 198, 660, 212]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "CAL_KEY"
		    SrcPort		    1
		    DstBlock		    "Subsystem"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [215, 0]
		    Branch {
		    DstBlock		    "Subsystem"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 80]
		    Branch {
		    DstBlock		    "Subsystem1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 75]
		    DstBlock		    "Subsystem2"
		    DstPort		    2
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Subsystem"
		    SrcPort		    1
		    DstBlock		    "Switch"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "PGM_KEY"
		    SrcPort		    1
		    DstBlock		    "Subsystem1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Subsystem1"
		    SrcPort		    1
		    DstBlock		    "Switch1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "DAQ_KEY"
		    SrcPort		    1
		    DstBlock		    "Subsystem2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Subsystem2"
		    SrcPort		    1
		    DstBlock		    "Switch2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Last state"
		    SrcPort		    1
		    DstBlock		    "Demux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    1
		    Points		    [35, 0; 0, -215]
		    DstBlock		    "Switch"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    2
		    Points		    [45, 0; 0, -160]
		    DstBlock		    "Switch1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    3
		    Points		    [55, 0; 0, -110]
		    DstBlock		    "Switch2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Unlocked"
		    SrcPort		    1
		    Points		    [30, 0; 0, 60]
		    Branch {
		    DstBlock		    "Switch"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 80]
		    Branch {
		    DstBlock		    "Switch1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 75]
		    DstBlock		    "Switch2"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Switch1"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Switch"
		    SrcPort		    1
		    Points		    [50, 0; 0, 70]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Switch2"
		    SrcPort		    1
		    Points		    [50, 0; 0, -65]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		  }
		}
		Block {
		  BlockType		  Switch
		  Name			  "Switch"
		  Position		  [485, 110, 515, 140]
		  Criteria		  "u2 > Threshold"
		  InputSameDT		  off
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Reference
		  Name			  "UNLOCK"
		  Ports			  [1, 1]
		  Position		  [200, 110, 230, 140]
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		  SourceType		  "Compare To Constant"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  relop			  "=="
		  const			  "19"
		  LogicOutDataTypeMode	  "uint8"
		  ZeroCross		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [580, 118, 610, 132]
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Line {
		  SrcBlock		  "CMD"
		  SrcPort		  1
		  DstBlock		  "UNLOCK"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "UNLOCK"
		  SrcPort		  1
		  Points		  [85, 0]
		  Branch {
		    DstBlock		    "Switch"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Enabled\nSubsystem"
		    DstPort		    enable
		  }
		}
		Line {
		  SrcBlock		  "Last status"
		  SrcPort		  1
		  Points		  [100, 0]
		  Branch {
		    Points		    [225, 0]
		    DstBlock		    "Switch"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [0, -50]
		    DstBlock		    "Enabled\nSubsystem"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Switch"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Data(6)"
		  SrcPort		  1
		  DstBlock		  "Enabled\nSubsystem"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Enabled\nSubsystem"
		  SrcPort		  1
		  Points		  [80, 0; 0, -100]
		  DstBlock		  "Switch"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Memory
	      Name		      "Memory"
	      Position		      [500, 255, 530, 285]
	      BlockMirror	      on
	    }
	    Block {
	      BlockType		      Switch
	      Name		      "Switch"
	      Position		      [500, 95, 530, 125]
	      Criteria		      "u2 > Threshold"
	      InputSameDT	      off
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "CAL Unlocked"
	      Position		      [730, 93, 760, 107]
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "PGM Unlocked"
	      Position		      [730, 128, 760, 142]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "DAQ Unlocked"
	      Position		      [730, 163, 760, 177]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      SrcBlock		      "Connect"
	      SrcPort		      1
	      Points		      [190, 0]
	      Branch {
		DstBlock		"Switch"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Enabled\nSubsystem"
		DstPort			enable
	      }
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      Points		      [40, 0; 0, 50]
	      DstBlock		      "Switch"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Switch"
	      SrcPort		      1
	      Points		      [40, 0]
	      Branch {
		DstBlock		"Demux"
		DstPort			1
	      }
	      Branch {
		Points			[0, 160]
		DstBlock		"Memory"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      1
	      DstBlock		      "CAL Unlocked"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      2
	      Points		      [25, 0; 0, 25]
	      DstBlock		      "PGM Unlocked"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      3
	      Points		      [15, 0; 0, 50]
	      DstBlock		      "DAQ Unlocked"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Memory"
	      SrcPort		      1
	      Points		      [-235, 0; 0, -50]
	      DstBlock		      "Enabled\nSubsystem"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Data(6)"
	      SrcPort		      1
	      DstBlock		      "Enabled\nSubsystem"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CMD"
	      SrcPort		      1
	      DstBlock		      "Enabled\nSubsystem"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Enabled\nSubsystem"
	      SrcPort		      1
	      Points		      [75, 0; 0, -90]
	      DstBlock		      "Switch"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Command Processing"
	  Ports			  [5, 3, 1]
	  Position		  [590, 104, 720, 306]
	  TreatAsAtomicUnit	  on
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Command Processing"
	    Location		    [545, 150, 1756, 1016]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "CMD"
	      Position		      [105, 98, 135, 112]
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "CTR"
	      Position		      [20, 113, 50, 127]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Data(6)"
	      Position		      [20, 218, 50, 232]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "MTA_Info"
	      Position		      [20, 353, 50, 367]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Unlock status"
	      Position		      [20, 293, 50, 307]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      EnablePort
	      Name		      "Enable"
	      Ports		      []
	      Position		      [25, 50, 45, 70]
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "BUILD_CHKSUM"
	      Ports		      [5, 2]
	      Position		      [205, 639, 310, 691]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"BUILD_CHKSUM"
		Location		[382, 413, 1070, 801]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "CMD"
		  Position		  [25, 33, 55, 47]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "CTR"
		  Position		  [25, 78, 55, 92]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Data(6)"
		  Position		  [25, 113, 55, 127]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "MTA"
		  Position		  [25, 148, 55, 162]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Unlock status"
		  Position		  [25, 183, 55, 197]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "BUILD_CHKSUM"
		  Ports			  [1, 1]
		  Position		  [80, 25, 110, 55]
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		  SourceType		  "Compare To Constant"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  relop			  "=="
		  const			  "14"
		  LogicOutDataTypeMode	  "uint8"
		  ZeroCross		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "BUILD_CHKSUM Handler"
		  Ports			  [4, 1, 1]
		  Position		  [165, 71, 265, 204]
		  TreatAsAtomicUnit	  on
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "BUILD_CHKSUM Handler"
		    Location		    [542, 229, 1683, 818]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "CTR"
		    Position		    [205, 123, 235, 137]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Data(6)"
		    Position		    [60, 363, 90, 377]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "MTA"
		    Position		    [60, 238, 90, 252]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Unlock status"
		    Position		    [205, 163, 235, 177]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [30, 15, 50, 35]
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Access Denied"
		    Position		    [625, 270, 655, 300]
		    Value		    "hex2dec('33')"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Add"
		    Ports		    [2, 1]
		    Position		    [370, 247, 400, 278]
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^-10"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Bitwise\nOperator"
		    Ports		    [1, 1]
		    Position		    [365, 331, 405, 369]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
		    SourceType		    "Bitwise Operator"
		    logicop		    "AND"
		    UseBitMask		    on
		    NumInputPorts	    "1"
		    BitMask		    "3"
		    BitMaskRealWorld	    "Stored Integer"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Block Size"
		    Ports		    [4, 1]
		    Position		    [230, 307, 290, 393]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "Block Size"
		    Location		    [508, 368, 1363, 637]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [25, 33, 55, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    Position		    [25, 58, 55, 72]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In3"
		    Position		    [25, 78, 55, 92]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In4"
		    Position		    [25, 103, 55, 117]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Bitwise\nOperator"
		    Ports		    [4, 1]
		    Position		    [510, 30, 555, 125]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
		    SourceType		    "Bitwise Operator"
		    logicop		    "OR"
		    UseBitMask		    off
		    NumInputPorts	    "4"
		    BitMask		    "bin2dec('11011001')"
		    BitMaskRealWorld	    "Stored Integer"
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion1"
		    Position		    [80, 29, 125, 51]
		    ShowName		    off
		    OutDataTypeMode	    "uint32"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint32"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion2"
		    Position		    [80, 54, 125, 76]
		    ShowName		    off
		    OutDataTypeMode	    "uint32"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint32"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion3"
		    Position		    [80, 74, 125, 96]
		    ShowName		    off
		    OutDataTypeMode	    "uint32"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint32"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion4"
		    Position		    [80, 99, 125, 121]
		    ShowName		    off
		    OutDataTypeMode	    "uint32"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint32"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift\nArithmetic"
		    Ports		    [1, 1]
		    Position		    [210, 45, 290, 85]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		    SourceType		    "Shift Arithmetic"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    nBitShiftRight	    "-16"
		    nBinPtShiftRight	    "0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift\nArithmetic1"
		    Ports		    [1, 1]
		    Position		    [300, 105, 380, 145]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		    SourceType		    "Shift Arithmetic"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    nBitShiftRight	    "-8"
		    nBinPtShiftRight	    "0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift\nArithmetic3"
		    Ports		    [1, 1]
		    Position		    [315, 20, 395, 60]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		    SourceType		    "Shift Arithmetic"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    nBitShiftRight	    "-24"
		    nBinPtShiftRight	    "0"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Size"
		    Position		    [615, 73, 645, 87]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In3"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In4"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion2"
		    SrcPort		    1
		    DstBlock		    "Shift\nArithmetic"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion3"
		    SrcPort		    1
		    Points		    [45, 0; 0, 40]
		    DstBlock		    "Shift\nArithmetic1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion4"
		    SrcPort		    1
		    Points		    [35, 0; 0, 90; 330, 0]
		    DstBlock		    "Bitwise\nOperator"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion1"
		    SrcPort		    1
		    DstBlock		    "Shift\nArithmetic3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift\nArithmetic"
		    SrcPort		    1
		    DstBlock		    "Bitwise\nOperator"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Shift\nArithmetic1"
		    SrcPort		    1
		    Points		    [55, 0; 0, -35]
		    DstBlock		    "Bitwise\nOperator"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Bitwise\nOperator"
		    SrcPort		    1
		    DstBlock		    "Size"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift\nArithmetic3"
		    SrcPort		    1
		    DstBlock		    "Bitwise\nOperator"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Zero"
		    Ports		    [1, 1]
		    Position		    [435, 335, 465, 365]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
		    SourceType		    "Compare To Zero"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Zero1"
		    Ports		    [1, 1]
		    Position		    [530, 415, 560, 445]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
		    SourceType		    "Compare To Zero"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "~="
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant"
		    Position		    [625, 75, 655, 105]
		    Value		    "255"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant1"
		    Position		    [625, 140, 655, 170]
		    Value		    "0"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant2"
		    Position		    [790, 135, 820, 165]
		    Value		    "4"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    Demux
		    Name		    "Demux"
		    Ports		    [1, 6]
		    Position		    [155, 311, 160, 429]
		    ShowName		    off
		    Outputs		    "6"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Demux
		    Name		    "Demux1"
		    Ports		    [1, 3]
		    Position		    [300, 139, 305, 201]
		    ShowName		    off
		    Outputs		    "3"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Demux
		    Name		    "Demux2"
		    Ports		    [1, 4]
		    Position		    [155, 216, 160, 279]
		    ShowName		    off
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Interval Test1"
		    Ports		    [1, 1]
		    Position		    [510, 248, 545, 282]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Interval Test"
		    SourceType		    "Interval Test"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    IntervalClosedRight	    on
		    uplimit		    "52*1024"
		    IntervalClosedLeft	    on
		    lowlimit		    "0"
		    LogicOutDataTypeMode    "boolean"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "Logical\nOperator"
		    Ports		    [5, 1]
		    Position		    [625, 199, 655, 231]
		    Inputs		    "5"
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    LogicDataType	    "fixdt(0, 8)"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "MEM_FLASH"
		    Ports		    [1, 1]
		    Position		    [370, 190, 400, 220]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    const		    "3"
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Mux
		    Name		    "Mux"
		    Ports		    [8, 1]
		    Position		    [980, 84, 985, 236]
		    ShowName		    off
		    Inputs		    "8"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Subsystem"
		    Ports		    [2, 1, 1]
		    Position		    [665, 466, 725, 504]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "Subsystem"
		    Location		    [1112, 590, 1502, 771]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    Position		    [25, 88, 55, 102]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In3"
		    Position		    [25, 113, 55, 127]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [30, 15, 50, 35]
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "While Iterator\nSubsystem"
		    Ports		    [2, 1]
		    Position		    [90, 80, 200, 135]
		    TreatAsAtomicUnit	    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "While Iterator\nSubsystem"
		    Location		    [205, 392, 1293, 813]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Address"
		    Position		    [100, 108, 130, 122]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Size"
		    Position		    [100, 153, 130, 167]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Add"
		    Ports		    [2, 1]
		    Position		    [410, 107, 440, 138]
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^-10"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Add1"
		    Ports		    [2, 1]
		    Position		    [195, 187, 225, 218]
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^-10"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Bitwise\nOperator"
		    Ports		    [1, 1]
		    Position		    [660, 316, 700, 354]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
		    SourceType		    "Bitwise Operator"
		    logicop		    "AND"
		    UseBitMask		    on
		    NumInputPorts	    "1"
		    BitMask		    "hex2dec('01FFFFFF')"
		    BitMaskRealWorld	    "Stored Integer"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Bitwise\nOperator1"
		    Ports		    [1, 1]
		    Position		    [205, 96, 245, 134]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
		    SourceType		    "Bitwise Operator"
		    logicop		    "AND"
		    UseBitMask		    on
		    NumInputPorts	    "1"
		    BitMask		    "hex2dec('0001FFFF')"
		    BitMaskRealWorld	    "Stored Integer"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Zero"
		    Ports		    [1, 1]
		    Position		    [425, 265, 455, 295]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
		    SourceType		    "Compare To Zero"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Initial"
		    Position		    [135, 235, 165, 265]
		    Value		    "0"
		    OutDataTypeMode	    "uint32"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint32"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Initial1"
		    Position		    [480, 199, 595, 231]
		    Value		    "hex2dec('FFFFFFFF')"
		    OutDataTypeMode	    "uint32"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint32"
		    }
		    Block {
		    BlockType		    Memory
		    Name		    "Memory"
		    Position		    [325, 200, 355, 230]
		    InheritSampleTime	    on
		    LinearizeMemory	    on
		    }
		    Block {
		    BlockType		    Memory
		    Name		    "Memory1"
		    Position		    [850, 235, 880, 265]
		    BlockMirror		    on
		    InheritSampleTime	    on
		    LinearizeMemory	    on
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "Relational\nOperator"
		    Position		    [410, 152, 440, 183]
		    Operator		    ">"
		    InputSameDT		    off
		    LogicOutDataTypeMode    "boolean"
		    LogicDataType	    "fixdt(0, 8)"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Step"
		    Position		    [135, 195, 165, 225]
		    NamePlacement	    "alternate"
		    Value		    "4"
		    OutDataTypeMode	    "uint32"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint32"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Subsystem"
		    Ports		    [2, 1, 1]
		    Position		    [735, 288, 815, 352]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "Subsystem"
		    Location		    [715, 689, 1331, 842]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [280, 38, 310, 52]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    Position		    [25, 78, 55, 92]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [25, 15, 45, 35]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "CRC32"
		    Ports		    [2, 1]
		    Position		    [335, 27, 465, 103]
		    SourceBlock		    "waijung_crc_lib/CRC32"
		    SourceType		    "waijung_crc"
		    conf		    "<empty>"
		    sampletime		    "-1"
		    enablecustomportlabel   off
		    cinputportlabel	    "0"
		    portpinstr		    "0"
		    blockid		    "CCPHandlerCommandProcessingBUILD_CHKSUMBUILD_CHKSUMHandlerSubsystemWhileIteratorSubsystemSubsystem"
		    "CRC32"
		    inputporttype	    "[7 7]"
		    inputportwidth	    "[1 -1]"
		    inputportlabel	    "{'Initial','Value'}"
		    outputporttype	    "[7]"
		    outputportwidth	    "[]"
		    outputportlabel	    "{'Output'}"
		    compat		    "0"
		    optionstring	    "[\"Param1\",\"Param1\"]"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "FLASH Read"
		    Ports		    [1, 1]
		    Position		    [80, 42, 245, 128]
		    SourceBlock		    "stm32f0_flash_lib/FLASH Read"
		    SourceType		    "stm32f0_flash"
		    conf		    "Read"
		    startaddress	    "0x8011000"
		    pagesize		    "2k"
		    datatype		    "uint32"
		    enablestatus	    off
		    sampletime		    "inf"
		    filename		    "'ccp_slave_demo.flash'"
		    enablecustomportlabel   off
		    cinputportlabel	    "0"
		    portpinstr		    "0"
		    blockid		    "CCPHandlerCommandProcessingBUILD_CHKSUMBUILD_CHKSUMHandlerSubsystemWhileIteratorSubsystemSubsystem"
		    "FLASHRead"
		    inputporttype	    "[7]"
		    inputportwidth	    "[]"
		    inputportlabel	    "{'Offset'}"
		    outputporttype	    "[7]"
		    outputportwidth	    "[]"
		    outputportlabel	    "{'Data'}"
		    compat		    "0"
		    optionstring	    "[\"8011000\",\"0\"]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [510, 58, 540, 72]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "FLASH Read"
		    SrcPort		    1
		    DstBlock		    "CRC32"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "CRC32"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "CRC32"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "FLASH Read"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch"
		    Position		    [270, 200, 300, 230]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch1"
		    Position		    [665, 265, 695, 295]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    WhileIterator
		    Name		    "While Iterator"
		    Ports		    [1]
		    Position		    [840, 148, 915, 192]
		    MaxIters		    "-1"
		    WhileBlockType	    "do-while"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "CRC"
		    Position		    [940, 313, 970, 327]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Line {
		    SrcBlock		    "Initial"
		    SrcPort		    1
		    Points		    [65, 0; 0, -25]
		    DstBlock		    "Switch"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Add1"
		    SrcPort		    1
		    DstBlock		    "Switch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational\nOperator"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    Points		    [0, 80; -210, 0; 0, -35]
		    DstBlock		    "Switch"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [320, 0]
		    Branch {
		    DstBlock		    "While Iterator"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Subsystem"
		    DstPort		    enable
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Switch"
		    SrcPort		    1
		    DstBlock		    "Memory"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Size"
		    SrcPort		    1
		    DstBlock		    "Relational\nOperator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Step"
		    SrcPort		    1
		    DstBlock		    "Add1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Add"
		    SrcPort		    1
		    Points		    [20, 0; 0, 210]
		    DstBlock		    "Bitwise\nOperator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Memory"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    Points		    [0, -40]
		    Branch {
		    Points		    [0, 0]
		    Branch {
		    Points		    [0, -45]
		    DstBlock		    "Add"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Relational\nOperator"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [-205, 0]
		    DstBlock		    "Add1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    Points		    [0, 65]
		    DstBlock		    "Compare\nTo Zero"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Address"
		    SrcPort		    1
		    DstBlock		    "Bitwise\nOperator1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Zero"
		    SrcPort		    1
		    DstBlock		    "Switch1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Initial1"
		    SrcPort		    1
		    Points		    [25, 0; 0, 55]
		    DstBlock		    "Switch1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Switch1"
		    SrcPort		    1
		    Points		    [20, 0]
		    DstBlock		    "Subsystem"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Subsystem"
		    SrcPort		    1
		    Points		    [90, 0]
		    Branch {
		    Points		    [0, -70]
		    DstBlock		    "Memory1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "CRC"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Memory1"
		    SrcPort		    1
		    Points		    [-200, 0; 0, 40]
		    DstBlock		    "Switch1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Bitwise\nOperator"
		    SrcPort		    1
		    DstBlock		    "Subsystem"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Bitwise\nOperator1"
		    SrcPort		    1
		    DstBlock		    "Add"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [225, 103, 255, 117]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "While Iterator\nSubsystem"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In3"
		    SrcPort		    1
		    DstBlock		    "While Iterator\nSubsystem"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "While Iterator\nSubsystem"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Subsystem1"
		    Ports		    [1, 4]
		    Position		    [840, 161, 910, 239]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "Subsystem1"
		    Location		    [587, 541, 1171, 931]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [25, 38, 55, 52]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Bitwise\nOperator1"
		    Ports		    [1, 1]
		    Position		    [275, 101, 315, 139]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
		    SourceType		    "Bitwise Operator"
		    logicop		    "AND"
		    UseBitMask		    on
		    NumInputPorts	    "1"
		    BitMask		    "255"
		    BitMaskRealWorld	    "Stored Integer"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Bitwise\nOperator2"
		    Ports		    [1, 1]
		    Position		    [275, 171, 315, 209]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
		    SourceType		    "Bitwise Operator"
		    logicop		    "AND"
		    UseBitMask		    on
		    NumInputPorts	    "1"
		    BitMask		    "255"
		    BitMaskRealWorld	    "Stored Integer"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Bitwise\nOperator3"
		    Ports		    [1, 1]
		    Position		    [275, 246, 315, 284]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
		    SourceType		    "Bitwise Operator"
		    logicop		    "AND"
		    UseBitMask		    on
		    NumInputPorts	    "1"
		    BitMask		    "255"
		    BitMaskRealWorld	    "Stored Integer"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Bitwise\nOperator4"
		    Ports		    [1, 1]
		    Position		    [275, 26, 315, 64]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
		    SourceType		    "Bitwise Operator"
		    logicop		    "AND"
		    UseBitMask		    on
		    NumInputPorts	    "1"
		    BitMask		    "255"
		    BitMaskRealWorld	    "Stored Integer"
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion"
		    Position		    [360, 28, 435, 62]
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion1"
		    Position		    [360, 103, 435, 137]
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion2"
		    Position		    [360, 173, 435, 207]
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion3"
		    Position		    [360, 248, 435, 282]
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift\nArithmetic"
		    Ports		    [1, 1]
		    Position		    [155, 100, 235, 140]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		    SourceType		    "Shift Arithmetic"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    nBitShiftRight	    "16"
		    nBinPtShiftRight	    "0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift\nArithmetic1"
		    Ports		    [1, 1]
		    Position		    [155, 170, 235, 210]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		    SourceType		    "Shift Arithmetic"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    nBitShiftRight	    "8"
		    nBinPtShiftRight	    "0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift\nArithmetic4"
		    Ports		    [1, 1]
		    Position		    [155, 25, 235, 65]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		    SourceType		    "Shift Arithmetic"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    nBitShiftRight	    "24"
		    nBinPtShiftRight	    "0"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [460, 38, 490, 52]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [460, 113, 490, 127]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out3"
		    Position		    [460, 183, 490, 197]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out4"
		    Position		    [460, 258, 490, 272]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Shift\nArithmetic"
		    SrcPort		    1
		    DstBlock		    "Bitwise\nOperator1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift\nArithmetic1"
		    SrcPort		    1
		    DstBlock		    "Bitwise\nOperator2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Bitwise\nOperator4"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Bitwise\nOperator1"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Bitwise\nOperator2"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Bitwise\nOperator3"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [70, 0]
		    Branch {
		    Points		    [0, 75]
		    Branch {
		    DstBlock		    "Shift\nArithmetic"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 70]
		    Branch {
		    DstBlock		    "Shift\nArithmetic1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 75]
		    DstBlock		    "Bitwise\nOperator3"
		    DstPort		    1
		    }
		    }
		    }
		    Branch {
		    DstBlock		    "Shift\nArithmetic4"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion2"
		    SrcPort		    1
		    DstBlock		    "Out3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion3"
		    SrcPort		    1
		    DstBlock		    "Out4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift\nArithmetic4"
		    SrcPort		    1
		    DstBlock		    "Bitwise\nOperator4"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch"
		    Position		    [725, 200, 755, 230]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    Position		    [215, 415, 235, 435]
		    ShowName		    off
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator1"
		    Position		    [190, 435, 210, 455]
		    ShowName		    off
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator2"
		    Position		    [340, 140, 360, 160]
		    ShowName		    off
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator3"
		    Position		    [340, 180, 360, 200]
		    ShowName		    off
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator4"
		    Position		    [190, 260, 210, 280]
		    ShowName		    off
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator5"
		    Position		    [190, 215, 210, 235]
		    ShowName		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [1030, 153, 1060, 167]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    InitialOutput	    "[0 0 0 0 0 0 0 0]"
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "CTR"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Data(6)"
		    SrcPort		    1
		    DstBlock		    "Demux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    1
		    DstBlock		    "Block Size"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    2
		    DstBlock		    "Block Size"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    3
		    DstBlock		    "Block Size"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    4
		    DstBlock		    "Block Size"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    5
		    Points		    [20, 0; 0, 25]
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    6
		    Points		    [10, 0]
		    DstBlock		    "Terminator1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Block Size"
		    SrcPort		    1
		    Points		    [40, 0]
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "Add"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Bitwise\nOperator"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 80; 0, 0]
		    Branch {
		    DstBlock		    "Compare\nTo Zero1"
		    DstPort		    1
		    }
		    Branch {
		    Labels		    [0, 0]
		    Points		    [0, 65]
		    DstBlock		    "Subsystem"
		    DstPort		    2
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Add"
		    SrcPort		    1
		    DstBlock		    "Interval Test1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Interval Test1"
		    SrcPort		    1
		    Points		    [10, 0; 0, -55]
		    DstBlock		    "Logical\nOperator"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Bitwise\nOperator"
		    SrcPort		    1
		    DstBlock		    "Compare\nTo Zero"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Zero"
		    SrcPort		    1
		    Points		    [10, 0; 0, -135]
		    DstBlock		    "Logical\nOperator"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Logical\nOperator"
		    SrcPort		    1
		    Points		    [35, 0]
		    Branch {
		    DstBlock		    "Switch"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Subsystem"
		    DstPort		    enable
		    }
		    }
		    Line {
		    SrcBlock		    "Switch"
		    SrcPort		    1
		    Points		    [15, 0; 0, -105]
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [20, 0; 0, 50]
		    DstBlock		    "Switch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Access Denied"
		    SrcPort		    1
		    Points		    [20, 0; 0, -60]
		    DstBlock		    "Switch"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Zero1"
		    SrcPort		    1
		    Points		    [20, 0; 0, -210]
		    DstBlock		    "Logical\nOperator"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Subsystem1"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "Subsystem1"
		    SrcPort		    2
		    DstBlock		    "Mux"
		    DstPort		    6
		    }
		    Line {
		    SrcBlock		    "Subsystem1"
		    SrcPort		    3
		    DstBlock		    "Mux"
		    DstPort		    7
		    }
		    Line {
		    SrcBlock		    "Subsystem1"
		    SrcPort		    4
		    DstBlock		    "Mux"
		    DstPort		    8
		    }
		    Line {
		    SrcBlock		    "Subsystem"
		    SrcPort		    1
		    Points		    [70, 0; 0, -285]
		    DstBlock		    "Subsystem1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Unlock status"
		    SrcPort		    1
		    DstBlock		    "Demux1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux1"
		    SrcPort		    2
		    Points		    [290, 0; 0, 55]
		    DstBlock		    "Logical\nOperator"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "Demux1"
		    SrcPort		    1
		    DstBlock		    "Terminator2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux1"
		    SrcPort		    3
		    DstBlock		    "Terminator3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "MTA"
		    SrcPort		    1
		    DstBlock		    "Demux2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux2"
		    SrcPort		    2
		    Points		    [165, 0; 0, -35]
		    DstBlock		    "MEM_FLASH"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "MEM_FLASH"
		    SrcPort		    1
		    DstBlock		    "Logical\nOperator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux2"
		    SrcPort		    3
		    Points		    [160, 0]
		    Branch {
		    DstBlock		    "Add"
		    DstPort		    1
		    }
		    Branch {
		    Labels		    [0, 0]
		    Points		    [0, 220]
		    DstBlock		    "Subsystem"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Demux2"
		    SrcPort		    4
		    DstBlock		    "Terminator4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux2"
		    SrcPort		    1
		    DstBlock		    "Terminator5"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "Valid"
		  Position		  [390, 33, 420, 47]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Data (8)"
		  Position		  [390, 133, 420, 147]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "BUILD_CHKSUM"
		  SrcPort		  1
		  Points		  [100, 0]
		  Branch {
		    DstBlock		    "BUILD_CHKSUM Handler"
		    DstPort		    enable
		  }
		  Branch {
		    DstBlock		    "Valid"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "CMD"
		  SrcPort		  1
		  DstBlock		  "BUILD_CHKSUM"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "CTR"
		  SrcPort		  1
		  DstBlock		  "BUILD_CHKSUM Handler"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "BUILD_CHKSUM Handler"
		  SrcPort		  1
		  DstBlock		  "Data (8)"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Data(6)"
		  SrcPort		  1
		  DstBlock		  "BUILD_CHKSUM Handler"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "MTA"
		  SrcPort		  1
		  DstBlock		  "BUILD_CHKSUM Handler"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Unlock status"
		  SrcPort		  1
		  DstBlock		  "BUILD_CHKSUM Handler"
		  DstPort		  4
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "CLEAR_MEMORY"
	      Ports		      [5, 2]
	      Position		      [205, 709, 310, 761]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"CLEAR_MEMORY"
		Location		[1042, 503, 1654, 847]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "CMD"
		  Position		  [25, 33, 55, 47]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "CTR"
		  Position		  [25, 88, 55, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Data(6)"
		  Position		  [25, 123, 55, 137]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "MTA"
		  Position		  [25, 158, 55, 172]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Unlock status"
		  Position		  [25, 193, 55, 207]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "CLEAR_MEMORY"
		  Ports			  [1, 1]
		  Position		  [80, 25, 110, 55]
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		  SourceType		  "Compare To Constant"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  relop			  "=="
		  const			  "16"
		  LogicOutDataTypeMode	  "uint8"
		  ZeroCross		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "CLEAR_MEMORY Handler"
		  Ports			  [4, 1, 1]
		  Position		  [180, 81, 280, 214]
		  TreatAsAtomicUnit	  on
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "CLEAR_MEMORY Handler"
		    Location		    [542, 229, 1683, 818]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "CTR"
		    Position		    [205, 123, 235, 137]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Data(6)"
		    Position		    [60, 363, 90, 377]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "MTA"
		    Position		    [60, 243, 90, 257]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Unlock status"
		    Position		    [205, 163, 235, 177]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [30, 15, 50, 35]
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Access Denied"
		    Position		    [625, 270, 655, 300]
		    Value		    "hex2dec('33')"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Add"
		    Ports		    [2, 1]
		    Position		    [370, 247, 400, 278]
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^-10"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Bitwise\nOperator"
		    Ports		    [1, 1]
		    Position		    [365, 331, 405, 369]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
		    SourceType		    "Bitwise Operator"
		    logicop		    "AND"
		    UseBitMask		    on
		    NumInputPorts	    "1"
		    BitMask		    "3"
		    BitMaskRealWorld	    "Stored Integer"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Block Size"
		    Ports		    [4, 1]
		    Position		    [230, 307, 290, 393]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "Block Size"
		    Location		    [508, 368, 1363, 637]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [25, 33, 55, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    Position		    [25, 58, 55, 72]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In3"
		    Position		    [25, 78, 55, 92]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In4"
		    Position		    [25, 103, 55, 117]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Bitwise\nOperator"
		    Ports		    [4, 1]
		    Position		    [510, 30, 555, 125]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
		    SourceType		    "Bitwise Operator"
		    logicop		    "OR"
		    UseBitMask		    off
		    NumInputPorts	    "4"
		    BitMask		    "bin2dec('11011001')"
		    BitMaskRealWorld	    "Stored Integer"
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion1"
		    Position		    [80, 29, 125, 51]
		    ShowName		    off
		    OutDataTypeMode	    "uint32"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint32"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion2"
		    Position		    [80, 54, 125, 76]
		    ShowName		    off
		    OutDataTypeMode	    "uint32"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint32"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion3"
		    Position		    [80, 74, 125, 96]
		    ShowName		    off
		    OutDataTypeMode	    "uint32"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint32"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion4"
		    Position		    [80, 99, 125, 121]
		    ShowName		    off
		    OutDataTypeMode	    "uint32"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint32"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift\nArithmetic"
		    Ports		    [1, 1]
		    Position		    [210, 45, 290, 85]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		    SourceType		    "Shift Arithmetic"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    nBitShiftRight	    "-16"
		    nBinPtShiftRight	    "0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift\nArithmetic1"
		    Ports		    [1, 1]
		    Position		    [300, 105, 380, 145]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		    SourceType		    "Shift Arithmetic"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    nBitShiftRight	    "-8"
		    nBinPtShiftRight	    "0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift\nArithmetic3"
		    Ports		    [1, 1]
		    Position		    [315, 20, 395, 60]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		    SourceType		    "Shift Arithmetic"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    nBitShiftRight	    "-24"
		    nBinPtShiftRight	    "0"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Size"
		    Position		    [615, 73, 645, 87]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In3"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In4"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion2"
		    SrcPort		    1
		    DstBlock		    "Shift\nArithmetic"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion3"
		    SrcPort		    1
		    Points		    [45, 0; 0, 40]
		    DstBlock		    "Shift\nArithmetic1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion4"
		    SrcPort		    1
		    Points		    [35, 0; 0, 90; 330, 0]
		    DstBlock		    "Bitwise\nOperator"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion1"
		    SrcPort		    1
		    DstBlock		    "Shift\nArithmetic3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift\nArithmetic"
		    SrcPort		    1
		    DstBlock		    "Bitwise\nOperator"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Shift\nArithmetic1"
		    SrcPort		    1
		    Points		    [55, 0; 0, -35]
		    DstBlock		    "Bitwise\nOperator"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Bitwise\nOperator"
		    SrcPort		    1
		    DstBlock		    "Size"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift\nArithmetic3"
		    SrcPort		    1
		    DstBlock		    "Bitwise\nOperator"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Zero"
		    Ports		    [1, 1]
		    Position		    [435, 335, 465, 365]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
		    SourceType		    "Compare To Zero"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant"
		    Position		    [625, 75, 655, 105]
		    Value		    "255"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant1"
		    Position		    [625, 140, 655, 170]
		    Value		    "0"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant2"
		    Position		    [790, 135, 820, 165]
		    Value		    "0"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    Demux
		    Name		    "Demux"
		    Ports		    [1, 6]
		    Position		    [155, 311, 160, 429]
		    ShowName		    off
		    Outputs		    "6"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Demux
		    Name		    "Demux1"
		    Ports		    [1, 3]
		    Position		    [300, 139, 305, 201]
		    ShowName		    off
		    Outputs		    "3"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Demux
		    Name		    "Demux2"
		    Ports		    [1, 4]
		    Position		    [155, 216, 160, 279]
		    ShowName		    off
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Flash Erase"
		    Ports		    [2, 0, 1]
		    Position		    [645, 395, 750, 455]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "Flash Erase"
		    Location		    [981, 602, 1288, 743]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Address"
		    Position		    [25, 48, 55, 62]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Size"
		    Position		    [25, 73, 55, 87]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [15, 15, 35, 35]
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator4"
		    Position		    [245, 60, 265, 80]
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "While Iterator\nSubsystem"
		    Ports		    [2, 1]
		    Position		    [90, 40, 200, 95]
		    TreatAsAtomicUnit	    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "While Iterator\nSubsystem"
		    Location		    [194, 204, 1215, 559]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Address"
		    Position		    [100, 108, 130, 122]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Size"
		    Position		    [100, 153, 130, 167]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Add"
		    Ports		    [2, 1]
		    Position		    [410, 107, 440, 138]
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^-10"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Add1"
		    Ports		    [2, 1]
		    Position		    [195, 187, 225, 218]
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^-10"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Bitwise\nOperator"
		    Ports		    [1, 1]
		    Position		    [555, 230, 620, 270]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
		    SourceType		    "Bitwise Operator"
		    logicop		    "AND"
		    UseBitMask		    on
		    NumInputPorts	    "1"
		    BitMask		    "hex2dec('0000FFFF')"
		    BitMaskRealWorld	    "Stored Integer"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Initial"
		    Position		    [135, 235, 165, 265]
		    Value		    "0"
		    OutDataTypeMode	    "uint32"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint32"
		    }
		    Block {
		    BlockType		    Memory
		    Name		    "Memory"
		    Position		    [325, 200, 355, 230]
		    InheritSampleTime	    on
		    LinearizeMemory	    on
		    }
		    Block {
		    BlockType		    RelationalOperator
		    Name		    "Relational\nOperator"
		    Position		    [410, 152, 440, 183]
		    Operator		    ">"
		    InputSameDT		    off
		    LogicOutDataTypeMode    "boolean"
		    LogicDataType	    "fixdt(0, 8)"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Step"
		    Position		    [135, 195, 165, 225]
		    NamePlacement	    "alternate"
		    Value		    "2048"
		    OutDataTypeMode	    "uint32"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint32"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Subsystem"
		    Ports		    [1, 1, 1]
		    Position		    [665, 218, 745, 282]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "Subsystem"
		    Location		    [843, 564, 1736, 900]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Address"
		    Position		    [25, 78, 55, 92]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [25, 15, 45, 35]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "FLASH Erase"
		    Ports		    [1, 1]
		    Position		    [145, 40, 310, 130]
		    SourceBlock		    "stm32f0_flash_lib/FLASH Erase"
		    SourceType		    "stm32f0_flash"
		    conf		    "Erase"
		    startaddress	    "0x8011000"
		    pagesize		    "2k"
		    datatype		    "int32"
		    enablestatus	    on
		    sampletime		    "inf"
		    filename		    "'ccp_slave_demo.flash'"
		    enablecustomportlabel   off
		    cinputportlabel	    "0"
		    portpinstr		    "0"
		    blockid		    "CCPHandlerCommandProcessingCLEAR_MEMORYCLEAR_MEMORYHandlerFlashEraseWhileIteratorSubsystemSubsyste"
		    "mFLASHErase"
		    inputporttype	    "[7]"
		    inputportwidth	    "[]"
		    inputportlabel	    "{'Page Offset'}"
		    outputporttype	    "[3]"
		    outputportwidth	    "[]"
		    outputportlabel	    "{'Status'}"
		    compat		    "0"
		    optionstring	    "[\"8011000\",\"0\"]"
		    }
		    Block {
		    BlockType		    "S-Function"
		    Name		    "UART Tx"
		    Ports		    [2]
		    Position		    [390, 140, 525, 200]
		    FunctionName	    "stm32f0_uart"
		    Parameters		    "conf,inputporttype,inputportwidth,outputporttype,outputportwidth,asciiheader,optionstring,heade"
		    "rstring,terminatorstring,asciidatatypestring,sampletime,blockid"
		    EnableBusSupport	    off
		    MaskType		    "stm32f0_uart"
		    MaskDescription	    "UART Module\n - Select module corresponding to \"UART Setup\" block.\nTransfer\n - Blocking"
		    ": after write DMA buffer, the block wait until buffer empty.\n - Non-Blocking: the block will not wait for buffe"
		    "r empty.\nPacket mode:\n - Ascii: sending data is ascii, Ascii format + End of packet.\n - Binary: sending data "
		    "is binary format, Header + Data + Terminator\n - String Buffer: Volatile Data Storage variable name as sending d"
		    "ata. \nAscii format:\n - %U, %I, %D, %O, %X, %u, %i, %d, %o, %x: Uint32\n - %E, %G, %F, %e, %g, %f: Single\n - %"
		    "C, %c: Int8\n - %S, %s: (char *), this port is output of Volatile Data Storage Read block, which data type is st"
		    "ring."
		    MaskHelp		    "web(fullfile(waijungdocroot,'stm32f0_uart_tx.htm'), '-browser')"
		    MaskPromptString	    "Configuration|UART Module|Baud rate (bps)|Data bits|Parity|Stop bit|Tx pin|Rx pin|Hardware"
		    " flow control|HW Flow control, CTS Pin|HW Flow control, RTS Pin|Advance options|Rx buffer size (bytes)|Tx buffer"
		    " size (bytes)|Transfer|Packet mode|Binary header (example: '7E 7E')|Binary terminator (example: '03 03')|Number "
		    "of data port, type DOUBLE|Number of data port, type SINGLE|Number of data port, type INT8|Number of data port, t"
		    "ype UINT8|Number of data port, type INT16|Number of data port, type UINT16|Number of data port, type INT32|Numbe"
		    "r of data port, type UINT32|Ascii format|End of packet|End of packet|Buffer|Var name|Ascii header (printf format"
		    ")|Sample time (sec)|Enable custom port labels (Ex. In1, In2, In3)|Custom input port labels (Ex. In1, In2, In3)|C"
		    "ustom output port labels (Ex. Out1, Out2, Out3)|Port Pin String|Block ID|Input Port Type|Input Port Width|Input "
		    "Port Label|Output Port Type|Output Port Width|Output port label|Compatibility (Reserved for future use)|String(s"
		    ") to be passed to TLC||||Last module selected"
		    MaskStyleString	    "popup(Setup|Tx|Rx),popup(1|2|3|4),edit,popup(8),popup(No|Odd|Even),popup(0.5|1|1.5|2),popup"
		    "(Not used|A9|B6),popup(Not used|A10|B7),popup(None|RTS|CTS|RTS/CTS),popup(Not used|A11),popup(Not used|A12),chec"
		    "kbox,popup(16|32|64|128|256|512),popup(16|32|64|128|256|512),popup(Blocking|Non-Blocking),popup(Ascii|Binary|Str"
		    "ing Buffer),edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,popup(CR (0x0D - \"\\r\")|LF (0x0A - \"\\n\")"
		    "|CRLF (0x0D 0x0A - \"\\r\\n\")),popup(CR (0x0D - \"\\r\")|LF (0x0A - \"\\n\")|CRLF (0x0D 0x0A - \"\\r\\n\")|None"
		    "),popup(<empty>),edit,edit,edit,checkbox,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,e"
		    "dit,edit"
		    MaskTunableValueString  "off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off"
		    ",off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off"
		    MaskCallbackString	    "stm32f0_uart_callback('conf');|stm32f0_uart_callback('uartmodule');|||||||stm32f0_uart_c"
		    "allback('flowcontrol');|||stm32f0_uart_callback('advanceoptions');|||stm32f0_uart_callback('conf');|stm32f0_uart"
		    "_callback('conf');|stm32f0_uart_callback('binheader');|stm32f0_uart_callback('binterminator');|||||||||stm32f0_u"
		    "art_callback('asciiformat');|||stm32f0_uart_callback('storagename');|||stm32f0_uart_callback('sampletime');|stm3"
		    "2f0_uart_callback('enablecustomportlabel');|stm32f0_uart_callback('conf');|stm32f0_uart_callback('conf');||stm32"
		    "f0_uart_callback('blockid');||||||||||||"
		    MaskEnableString	    "on,on,on,on,on,on,on,on,on,off,off,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,o"
		    "n,on,on,on,on,on,on,on,off,on,on,on,on,on,on,on,on,on,on,on,on"
		    MaskVisibilityString    "off,on,off,off,off,off,off,off,off,off,off,off,off,off,on,on,off,off,off,off,off,off,of"
		    "f,off,off,off,on,off,on,off,off,off,on,on,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off"
		    MaskToolTipString	    "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
		    ",on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
		    MaskVarAliasString	    ",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,"
		    MaskVariables	    "conf=&1;uartmodule=&2;baudrate=@3;databits=@4;parity=&5;stopbit=&6;remaptxpin=&7;remaprxpin=&"
		    "8;flowcontrol=&9;remapctspin=&10;remaprtspin=&11;advanceoptions=@12;rxbuffersize=@13;txbuffersize=@14;transfer=&"
		    "15;packetmode=&16;binheader=&17;binterminator=&18;porttype_double=@19;porttype_single=@20;porttype_int8=@21;port"
		    "type_uint8=@22;porttype_int16=@23;porttype_uint16=@24;porttype_int32=@25;porttype_uint32=@26;asciiformat=@27;rx_"
		    "asciiterminator=&28;tx_asciiterminator=&29;storagename=&30;varname=&31;asciiheader=&32;sampletime=@33;enablecust"
		    "omportlabel=@34;cinputportlabel=&35;coutputportlabel=&36;portpinstr=&37;blockid=&38;inputporttype=@39;inputportw"
		    "idth=@40;inputportlabel=&41;outputporttype=@42;outputportwidth=@43;outputportlabel=&44;compat=&45;optionstring=&"
		    "46;headerstring=&47;terminatorstring=&48;asciidatatypestring=&49;lastmodule=&50;"
		    MaskInitialization	    "stm32f0_uart_callback('init');"
		    MaskDisplay		    "text(0.95, 0.5, 'Module: USART1_Tx\\nPacket: Ascii\\nTransfer: Non-Blocking\\nTs (sec): -1','v"
		    "er','middle','hor','right'); port_label('input', 1,'%X'); port_label('input', 2,'%u'); "
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "normalized"
		    MaskValueString	    "Tx|1|115200|8|No|1|A9|A10|None|Not used|Not used|off|64|64|Non-Blocking|Ascii|'7E 7E'|'03 0"
		    "3'|0|0|0|0|0|0|0|2|'Erase 0x%X, sta=%u'|CR (0x0D - \"\\r\")|CRLF (0x0D 0x0A - \"\\r\\n\")|<empty>||Erase 0x%X, s"
		    "ta=%u\\r\\n|inf|off|de|fff,ff,sdfsd|0|CCPHandlerCommandProcessingCLEAR_MEMORYCLEAR_MEMORYHandlerFlashEraseWhileI"
		    "teratorSubsystemSubsystemUARTTx|[ -1 -1]|[]|{ '%X' '%u'}|[]|[]|{}|0|[\"1\", \"1\", \"A\", \"9\", \"1\", \"A\", \""
		    "10\", \"0\", \"*\", \"*\", \"0\", \"*\", \"*\", \"1\", \"1\", \"\", \"\", \"115200\", \"8\", \"No\", \"1\", \"No"
		    "ne\", \"3\", \"2\", \"64\", \"64\", \"Ascii\", \"Non-Blocking\", \"\"]|[]|[\"13\",\"10\"]|[\"uint32_t\",\"uint32"
		    "_t\"]|1"
		    MaskTabNameString	    ",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Sta"
		    Position		    [390, 78, 420, 92]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Line {
		    SrcBlock		    "Address"
		    SrcPort		    1
		    Points		    [55, 0]
		    Branch {
		    DstBlock		    "FLASH Erase"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "UART Tx"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "FLASH Erase"
		    SrcPort		    1
		    Points		    [35, 0]
		    Branch {
		    DstBlock		    "Sta"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 100]
		    DstBlock		    "UART Tx"
		    DstPort		    2
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch"
		    Position		    [270, 200, 300, 230]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    WhileIterator
		    Name		    "While Iterator"
		    Ports		    [1]
		    Position		    [840, 148, 915, 192]
		    MaxIters		    "-1"
		    WhileBlockType	    "do-while"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Sta"
		    Position		    [885, 243, 915, 257]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Line {
		    SrcBlock		    "Bitwise\nOperator"
		    SrcPort		    1
		    DstBlock		    "Subsystem"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Subsystem"
		    SrcPort		    1
		    DstBlock		    "Sta"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Address"
		    SrcPort		    1
		    DstBlock		    "Add"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Memory"
		    SrcPort		    1
		    Points		    [25, 0; 0, -40]
		    Branch {
		    Points		    [-205, 0]
		    DstBlock		    "Add1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Relational\nOperator"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -45]
		    DstBlock		    "Add"
		    DstPort		    2
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Add"
		    SrcPort		    1
		    Points		    [65, 0; 0, 125]
		    DstBlock		    "Bitwise\nOperator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Step"
		    SrcPort		    1
		    DstBlock		    "Add1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Size"
		    SrcPort		    1
		    DstBlock		    "Relational\nOperator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Switch"
		    SrcPort		    1
		    DstBlock		    "Memory"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational\nOperator"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    Points		    [0, 80; -210, 0; 0, -35]
		    DstBlock		    "Switch"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [250, 0]
		    Branch {
		    DstBlock		    "While Iterator"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Subsystem"
		    DstPort		    enable
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Add1"
		    SrcPort		    1
		    DstBlock		    "Switch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Initial"
		    SrcPort		    1
		    Points		    [65, 0; 0, -25]
		    DstBlock		    "Switch"
		    DstPort		    3
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "While Iterator\nSubsystem"
		    SrcPort		    1
		    DstBlock		    "Terminator4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Address"
		    SrcPort		    1
		    DstBlock		    "While Iterator\nSubsystem"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Size"
		    SrcPort		    1
		    DstBlock		    "While Iterator\nSubsystem"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Interval Test1"
		    Ports		    [1, 1]
		    Position		    [510, 248, 545, 282]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Interval Test"
		    SourceType		    "Interval Test"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    IntervalClosedRight	    on
		    uplimit		    "52*1024"
		    IntervalClosedLeft	    on
		    lowlimit		    "2"
		    LogicOutDataTypeMode    "boolean"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "Logical\nOperator"
		    Ports		    [4, 1]
		    Position		    [625, 204, 655, 236]
		    Inputs		    "4"
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    LogicDataType	    "fixdt(0, 8)"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "MEM_FLASH"
		    Ports		    [1, 1]
		    Position		    [370, 190, 400, 220]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    const		    "3"
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Mux
		    Name		    "Mux"
		    Ports		    [8, 1]
		    Position		    [980, 84, 985, 236]
		    ShowName		    off
		    Inputs		    "8"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch"
		    Position		    [725, 200, 755, 230]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    Position		    [215, 415, 235, 435]
		    ShowName		    off
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator1"
		    Position		    [190, 435, 210, 455]
		    ShowName		    off
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator2"
		    Position		    [340, 140, 360, 160]
		    ShowName		    off
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator3"
		    Position		    [340, 180, 360, 200]
		    ShowName		    off
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator4"
		    Position		    [190, 260, 210, 280]
		    ShowName		    off
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator5"
		    Position		    [190, 215, 210, 235]
		    ShowName		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [1030, 153, 1060, 167]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    InitialOutput	    "[0 0 0 0 0 0 0 0]"
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "CTR"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Data(6)"
		    SrcPort		    1
		    DstBlock		    "Demux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    1
		    DstBlock		    "Block Size"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    2
		    DstBlock		    "Block Size"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    3
		    DstBlock		    "Block Size"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    4
		    DstBlock		    "Block Size"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    5
		    Points		    [20, 0; 0, 25]
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    6
		    Points		    [10, 0]
		    DstBlock		    "Terminator1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Block Size"
		    SrcPort		    1
		    Points		    [40, 0]
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "Add"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Bitwise\nOperator"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 90]
		    DstBlock		    "Flash Erase"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Add"
		    SrcPort		    1
		    DstBlock		    "Interval Test1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Interval Test1"
		    SrcPort		    1
		    Points		    [10, 0; 0, -50]
		    DstBlock		    "Logical\nOperator"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Bitwise\nOperator"
		    SrcPort		    1
		    DstBlock		    "Compare\nTo Zero"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Zero"
		    SrcPort		    1
		    Points		    [10, 0; 0, -125]
		    DstBlock		    "Logical\nOperator"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Logical\nOperator"
		    SrcPort		    1
		    Points		    [0, -5; 35, 0]
		    Branch {
		    DstBlock		    "Switch"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Flash Erase"
		    DstPort		    enable
		    }
		    }
		    Line {
		    SrcBlock		    "Switch"
		    SrcPort		    1
		    Points		    [15, 0; 0, -105]
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [20, 0; 0, 50]
		    DstBlock		    "Switch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Access Denied"
		    SrcPort		    1
		    Points		    [20, 0; 0, -60]
		    DstBlock		    "Switch"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    Points		    [120, 0]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [0, 20]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    5
		    }
		    Branch {
		    Points		    [0, 20]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    6
		    }
		    Branch {
		    Points		    [0, 20]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    7
		    }
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Mux"
		    DstPort		    8
		    }
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Unlock status"
		    SrcPort		    1
		    DstBlock		    "Demux1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux1"
		    SrcPort		    2
		    Points		    [290, 0; 0, 65]
		    DstBlock		    "Logical\nOperator"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Demux1"
		    SrcPort		    1
		    DstBlock		    "Terminator2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux1"
		    SrcPort		    3
		    DstBlock		    "Terminator3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "MTA"
		    SrcPort		    1
		    DstBlock		    "Demux2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux2"
		    SrcPort		    2
		    Points		    [165, 0; 0, -35]
		    DstBlock		    "MEM_FLASH"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "MEM_FLASH"
		    SrcPort		    1
		    DstBlock		    "Logical\nOperator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux2"
		    SrcPort		    3
		    Points		    [160, 0]
		    Branch {
		    DstBlock		    "Add"
		    DstPort		    1
		    }
		    Branch {
		    Labels		    [0, 0]
		    Points		    [0, 155]
		    DstBlock		    "Flash Erase"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Demux2"
		    SrcPort		    4
		    DstBlock		    "Terminator4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux2"
		    SrcPort		    1
		    DstBlock		    "Terminator5"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "Valid"
		  Position		  [390, 33, 420, 47]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Data (8)"
		  Position		  [390, 143, 420, 157]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Unlock status"
		  SrcPort		  1
		  DstBlock		  "CLEAR_MEMORY Handler"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Data(6)"
		  SrcPort		  1
		  DstBlock		  "CLEAR_MEMORY Handler"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "CLEAR_MEMORY Handler"
		  SrcPort		  1
		  DstBlock		  "Data (8)"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "CTR"
		  SrcPort		  1
		  DstBlock		  "CLEAR_MEMORY Handler"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "CMD"
		  SrcPort		  1
		  DstBlock		  "CLEAR_MEMORY"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "CLEAR_MEMORY"
		  SrcPort		  1
		  Points		  [115, 0]
		  Branch {
		    DstBlock		    "Valid"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "CLEAR_MEMORY Handler"
		    DstPort		    enable
		  }
		}
		Line {
		  SrcBlock		  "MTA"
		  SrcPort		  1
		  DstBlock		  "CLEAR_MEMORY Handler"
		  DstPort		  3
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "CONNECT"
	      Ports		      [2, 2]
	      Position		      [205, 96, 310, 129]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"CONNECT"
		Location		[738, 498, 998, 646]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "CMD"
		  Position		  [25, 33, 55, 47]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "CTR"
		  Position		  [25, 93, 55, 107]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "CONNECT"
		  Ports			  [1, 1]
		  Position		  [80, 25, 110, 55]
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		  SourceType		  "Compare To Constant"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  relop			  "=="
		  const			  "1"
		  LogicOutDataTypeMode	  "uint8"
		  ZeroCross		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "CONNECT Handler"
		  Ports			  [1, 1, 1]
		  Position		  [80, 79, 180, 121]
		  TreatAsAtomicUnit	  on
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "CONNECT Handler"
		    Location		    [891, 611, 1426, 873]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "CTR"
		    Position		    [45, 123, 75, 137]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [235, 20, 255, 40]
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant"
		    Position		    [115, 75, 145, 105]
		    Value		    "255"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant1"
		    Position		    [115, 135, 145, 165]
		    Value		    "0"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    Mux
		    Name		    "Mux"
		    Ports		    [8, 1]
		    Position		    [180, 84, 185, 236]
		    ShowName		    off
		    Inputs		    "8"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [375, 153, 405, 167]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    InitialOutput	    "[0 0 0 0 0 0 0 0]"
		    }
		    Line {
		    SrcBlock		    "CTR"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [0, -40]
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 20]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    5
		    }
		    Branch {
		    Points		    [0, 20]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    6
		    }
		    Branch {
		    Points		    [0, 20]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    7
		    }
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Mux"
		    DstPort		    8
		    }
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "Valid"
		  Position		  [150, 33, 180, 47]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Data (8)"
		  Position		  [205, 93, 235, 107]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "CONNECT"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    DstBlock		    "CONNECT Handler"
		    DstPort		    enable
		  }
		  Branch {
		    DstBlock		    "Valid"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "CMD"
		  SrcPort		  1
		  DstBlock		  "CONNECT"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "CTR"
		  SrcPort		  1
		  DstBlock		  "CONNECT Handler"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "CONNECT Handler"
		  SrcPort		  1
		  DstBlock		  "Data (8)"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "DISCONNECT"
	      Ports		      [3, 3]
	      Position		      [205, 588, 310, 622]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"DISCONNECT"
		Location		[738, 479, 1604, 693]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "CMD"
		  Position		  [25, 33, 55, 47]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "CTR"
		  Position		  [25, 93, 55, 107]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Unlock status"
		  Position		  [25, 133, 55, 147]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "DISCONNECT"
		  Ports			  [1, 1]
		  Position		  [80, 25, 110, 55]
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		  SourceType		  "Compare To Constant"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  relop			  "=="
		  const			  "7"
		  LogicOutDataTypeMode	  "uint8"
		  ZeroCross		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "DISCONNECT Handler"
		  Ports			  [2, 2, 1]
		  Position		  [80, 81, 180, 159]
		  TreatAsAtomicUnit	  on
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "DISCONNECT Handler"
		    Location		    [945, 342, 1734, 821]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "CTR"
		    Position		    [290, 123, 320, 137]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Unlock status"
		    Position		    [20, 183, 50, 197]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [235, 20, 255, 40]
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant"
		    Position		    [115, 75, 145, 105]
		    Value		    "255"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant1"
		    Position		    [340, 135, 370, 165]
		    Value		    "0"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    Demux
		    Name		    "Demux"
		    Ports		    [1, 3]
		    Position		    [115, 171, 120, 209]
		    ShowName		    off
		    Outputs		    "3"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Mux
		    Name		    "Mux"
		    Ports		    [8, 1]
		    Position		    [425, 84, 430, 236]
		    ShowName		    off
		    Inputs		    "8"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    Position		    [200, 135, 220, 155]
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator1"
		    Position		    [200, 105, 220, 125]
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [480, 153, 510, 167]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    InitialOutput	    "[0 0 0 0 0 0 0 0]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Reset"
		    Position		    [480, 258, 510, 272]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    InitialOutput	    "0"
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    Points		    [0, 20]
		    Branch {
		    Points		    [0, 20]
		    Branch {
		    Points		    [0, 20]
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Mux"
		    DstPort		    8
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    7
		    }
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    6
		    }
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    5
		    }
		    }
		    Branch {
		    Points		    [0, -40]
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "CTR"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    2
		    Points		    [60, 0; 0, 75]
		    DstBlock		    "Reset"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    1
		    Points		    [15, 0; 0, -35]
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    3
		    Points		    [20, 0; 0, -85]
		    DstBlock		    "Terminator1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Unlock status"
		    SrcPort		    1
		    DstBlock		    "Demux"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator"
		  Ports			  [2, 1]
		  Position		  [245, 117, 275, 148]
		  AllPortsSameDT	  off
		  OutDataTypeMode	  "boolean"
		  LogicDataType		  "fixdt(0, 8)"
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Valid"
		  Position		  [300, 33, 330, 47]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Data (8)"
		  Position		  [400, 93, 430, 107]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Reset"
		  Position		  [400, 128, 430, 142]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "DISCONNECT Handler"
		  SrcPort		  1
		  DstBlock		  "Data (8)"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "CTR"
		  SrcPort		  1
		  DstBlock		  "DISCONNECT Handler"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "CMD"
		  SrcPort		  1
		  DstBlock		  "DISCONNECT"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "DISCONNECT"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    DstBlock		    "DISCONNECT Handler"
		    DstPort		    enable
		  }
		  Branch {
		    Points		    [100, 0]
		    Branch {
		    DstBlock		    "Valid"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Logical\nOperator"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "Unlock status"
		  SrcPort		  1
		  DstBlock		  "DISCONNECT Handler"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "DISCONNECT Handler"
		  SrcPort		  2
		  DstBlock		  "Logical\nOperator"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical\nOperator"
		  SrcPort		  1
		  DstBlock		  "Reset"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "DNLOAD/DNLOAD_6"
	      Ports		      [4, 2]
	      Position		      [205, 381, 310, 429]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"DNLOAD/DNLOAD_6"
		Location		[919, 326, 1430, 682]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "CMD"
		  Position		  [25, 33, 55, 47]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "CTR"
		  Position		  [25, 193, 55, 207]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "MTA"
		  Position		  [25, 228, 55, 242]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Data(6)"
		  Position		  [25, 263, 55, 277]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "DOWNLOAD"
		  Ports			  [1, 1]
		  Position		  [105, 25, 135, 55]
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		  SourceType		  "Compare To Constant"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  relop			  "=="
		  const			  "3"
		  LogicOutDataTypeMode	  "uint8"
		  ZeroCross		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "DOWNLOAD/DOWNLOAD_6 Handler"
		  Ports			  [4, 1, 1]
		  Position		  [195, 146, 295, 289]
		  TreatAsAtomicUnit	  on
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "DOWNLOAD/DOWNLOAD_6 Handler"
		    Location		    [739, 224, 1700, 916]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "CMD"
		    Position		    [455, 298, 485, 312]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "CTR"
		    Position		    [25, 123, 55, 137]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "MTA"
		    Position		    [25, 268, 55, 282]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Data(6)"
		    Position		    [25, 388, 55, 402]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [30, 20, 50, 40]
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Access Denied"
		    Position		    [245, 70, 315, 100]
		    Value		    "hex2dec('33')"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Zero"
		    Ports		    [1, 1]
		    Position		    [540, 225, 570, 255]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
		    SourceType		    "Compare To Zero"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant"
		    Position		    [600, 50, 630, 80]
		    Value		    "255"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant1"
		    Position		    [265, 165, 295, 195]
		    Value		    "0"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant2"
		    Position		    [540, 135, 570, 165]
		    Value		    "0"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "DOWNLOAD"
		    Ports		    [1, 1]
		    Position		    [540, 290, 570, 320]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    const		    "3"
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "DOWNLOAD_6"
		    Ports		    [1, 1]
		    Position		    [540, 485, 570, 515]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    const		    "35"
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion"
		    Position		    [360, 428, 435, 462]
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Demux
		    Name		    "Demux"
		    Ports		    [1, 6]
		    Position		    [115, 345, 120, 440]
		    ShowName		    off
		    Outputs		    "6"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Demux
		    Name		    "Demux1"
		    Ports		    [1, 4]
		    Position		    [100, 218, 105, 327]
		    ShowName		    off
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "Logical\nOperator1"
		    Ports		    [2, 1]
		    Position		    [620, 282, 650, 313]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    LogicDataType	    "fixdt(0, 8)"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "Logical\nOperator2"
		    Ports		    [2, 1]
		    Position		    [620, 477, 650, 508]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    LogicDataType	    "fixdt(0, 8)"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Mux
		    Name		    "Mux"
		    Ports		    [8, 1]
		    Position		    [725, 84, 730, 236]
		    ShowName		    off
		    Inputs		    "8"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Mux
		    Name		    "Mux1"
		    Ports		    [5, 1]
		    Position		    [245, 359, 250, 441]
		    ShowName		    off
		    Inputs		    "5"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Out of Range"
		    Position		    [355, 70, 425, 100]
		    Value		    "hex2dec('32')"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "RW Memory"
		    Ports		    [1, 1]
		    Position		    [260, 220, 290, 250]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    const		    "2"
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Subsystem1"
		    Ports		    [1, 4]
		    Position		    [600, 161, 670, 239]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "Subsystem1"
		    Location		    [483, 523, 1067, 913]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [25, 38, 55, 52]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Bitwise\nOperator1"
		    Ports		    [1, 1]
		    Position		    [275, 101, 315, 139]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
		    SourceType		    "Bitwise Operator"
		    logicop		    "AND"
		    UseBitMask		    on
		    NumInputPorts	    "1"
		    BitMask		    "255"
		    BitMaskRealWorld	    "Stored Integer"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Bitwise\nOperator2"
		    Ports		    [1, 1]
		    Position		    [275, 171, 315, 209]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
		    SourceType		    "Bitwise Operator"
		    logicop		    "AND"
		    UseBitMask		    on
		    NumInputPorts	    "1"
		    BitMask		    "255"
		    BitMaskRealWorld	    "Stored Integer"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Bitwise\nOperator3"
		    Ports		    [1, 1]
		    Position		    [275, 246, 315, 284]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
		    SourceType		    "Bitwise Operator"
		    logicop		    "AND"
		    UseBitMask		    on
		    NumInputPorts	    "1"
		    BitMask		    "255"
		    BitMaskRealWorld	    "Stored Integer"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Bitwise\nOperator4"
		    Ports		    [1, 1]
		    Position		    [275, 26, 315, 64]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
		    SourceType		    "Bitwise Operator"
		    logicop		    "AND"
		    UseBitMask		    on
		    NumInputPorts	    "1"
		    BitMask		    "255"
		    BitMaskRealWorld	    "Stored Integer"
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion"
		    Position		    [360, 28, 435, 62]
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion1"
		    Position		    [360, 103, 435, 137]
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion2"
		    Position		    [360, 173, 435, 207]
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion3"
		    Position		    [360, 248, 435, 282]
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift\nArithmetic"
		    Ports		    [1, 1]
		    Position		    [155, 100, 235, 140]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		    SourceType		    "Shift Arithmetic"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    nBitShiftRight	    "16"
		    nBinPtShiftRight	    "0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift\nArithmetic1"
		    Ports		    [1, 1]
		    Position		    [155, 170, 235, 210]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		    SourceType		    "Shift Arithmetic"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    nBitShiftRight	    "8"
		    nBinPtShiftRight	    "0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift\nArithmetic3"
		    Ports		    [1, 1]
		    Position		    [155, 25, 235, 65]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		    SourceType		    "Shift Arithmetic"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    nBitShiftRight	    "24"
		    nBinPtShiftRight	    "0"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [460, 38, 490, 52]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [460, 113, 490, 127]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out3"
		    Position		    [460, 183, 490, 197]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out4"
		    Position		    [460, 258, 490, 272]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Shift\nArithmetic"
		    SrcPort		    1
		    DstBlock		    "Bitwise\nOperator1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift\nArithmetic1"
		    SrcPort		    1
		    DstBlock		    "Bitwise\nOperator2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Bitwise\nOperator4"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Bitwise\nOperator1"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Bitwise\nOperator2"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Bitwise\nOperator3"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [70, 0]
		    Branch {
		    Points		    [0, 75]
		    Branch {
		    DstBlock		    "Shift\nArithmetic"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 70]
		    Branch {
		    DstBlock		    "Shift\nArithmetic1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 75]
		    DstBlock		    "Bitwise\nOperator3"
		    DstPort		    1
		    }
		    }
		    }
		    Branch {
		    DstBlock		    "Shift\nArithmetic3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion2"
		    SrcPort		    1
		    DstBlock		    "Out3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion3"
		    SrcPort		    1
		    DstBlock		    "Out4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift\nArithmetic3"
		    SrcPort		    1
		    DstBlock		    "Bitwise\nOperator4"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch"
		    Position		    [455, 135, 485, 165]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch1"
		    Position		    [375, 175, 405, 205]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Write DOWNLOAD"
		    Ports		    [3, 0, 1]
		    Position		    [670, 334, 760, 466]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "Write DOWNLOAD"
		    Location		    [880, 684, 1280, 984]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Offset"
		    Position		    [30, 123, 60, 137]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Data"
		    Position		    [55, 148, 85, 162]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Size"
		    Position		    [80, 173, 110, 187]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [105, 20, 125, 40]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Volatile Data Array Write"
		    Ports		    [3]
		    Position		    [150, 117, 315, 193]
		    SourceBlock		    "waijung_addon_module/Data Storage/Volatile Data Array Write"
		    SourceType		    "waijung_vdata_array"
		    conf		    "Write"
		    specificaddress	    off
		    storagename		    "CONTROL"
		    memoryaddress	    "hex2dec('64000000')"
		    storagetype		    "uint8"
		    datasize		    "120*160*3"
		    varname		    "VolatileDataArray_CONTROL"
		    datatype		    "uint8"
		    datacount		    "5"
		    variablesize	    on
		    portpinstr		    "0"
		    sampletime		    "inf"
		    blockid		    "CCPHandlerCommandProcessingDNLOADDNLOAD_6DOWNLOADDOWNLOAD_6HandlerWriteDOWNLOADVolatileDataArrayWr"
		    "ite"
		    inputporttype	    "[7 3 7]"
		    inputportwidth	    "[1 5 1 ]"
		    inputportlabel	    "{'Offset', 'Data','Size'}"
		    outputporttype	    "[]"
		    outputportwidth	    "[]"
		    outputportlabel	    "{}"
		    compat		    "0"
		    optionstring	    "[\"CONTROL\",\"uint8\",\"256\",\"VolatileDataArray_CONTROL\",\"uint8_t\",\"uint8\",\"uint8_t\""
		    ",\"5\",\"Param1\"]"
		    }
		    Line {
		    SrcBlock		    "Size"
		    SrcPort		    1
		    DstBlock		    "Volatile Data Array Write"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Offset"
		    SrcPort		    1
		    DstBlock		    "Volatile Data Array Write"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Data"
		    SrcPort		    1
		    DstBlock		    "Volatile Data Array Write"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Write DOWNLOAD_6"
		    Ports		    [2, 0, 1]
		    Position		    [670, 524, 765, 611]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "Write DOWNLOAD_6"
		    Location		    [887, 397, 1287, 697]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Offset"
		    Position		    [30, 128, 60, 142]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Data"
		    Position		    [55, 168, 85, 182]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [105, 20, 125, 40]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Volatile Data Array Write"
		    Ports		    [2]
		    Position		    [150, 117, 315, 193]
		    SourceBlock		    "waijung_addon_module/Data Storage/Volatile Data Array Write"
		    SourceType		    "waijung_vdata_array"
		    conf		    "Write"
		    specificaddress	    off
		    storagename		    "CONTROL"
		    memoryaddress	    "hex2dec('64000000')"
		    storagetype		    "uint8"
		    datasize		    "120*160*3"
		    varname		    "VolatileDataArray_CONTROL"
		    datatype		    "uint8"
		    datacount		    "6"
		    variablesize	    off
		    portpinstr		    "0"
		    sampletime		    "inf"
		    blockid		    "CCPHandlerCommandProcessingDNLOADDNLOAD_6DOWNLOADDOWNLOAD_6HandlerWriteDOWNLOAD_6VolatileDataArray"
		    "Write"
		    inputporttype	    "[7 3]"
		    inputportwidth	    "[1 6]"
		    inputportlabel	    "{'Offset', 'Data'}"
		    outputporttype	    "[]"
		    outputportwidth	    "[]"
		    outputportlabel	    "{}"
		    compat		    "0"
		    optionstring	    "[\"CONTROL\",\"uint8\",\"256\",\"VolatileDataArray_CONTROL\",\"uint8_t\",\"uint8\",\"uint8_t\""
		    ",\"6\",\"Param1\"]"
		    }
		    Line {
		    SrcBlock		    "Data"
		    SrcPort		    1
		    DstBlock		    "Volatile Data Array Write"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Offset"
		    SrcPort		    1
		    DstBlock		    "Volatile Data Array Write"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [875, 153, 905, 167]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    InitialOutput	    "[0 0 0 0 0 0 0 0]"
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    Points		    [0, 25]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "CTR"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Data(6)"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    DstBlock		    "Demux"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 195]
		    DstBlock		    "Write DOWNLOAD_6"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "MTA"
		    SrcPort		    1
		    DstBlock		    "Demux1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    1
		    Points		    [65, 0; 0, 90]
		    DstBlock		    "Data Type Conversion"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Switch1"
		    SrcPort		    1
		    Points		    [20, 0; 0, -50]
		    DstBlock		    "Switch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    DstBlock		    "Switch1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Switch"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    Points		    [0, -40]
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 90]
		    DstBlock		    "Compare\nTo Zero"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Demux1"
		    SrcPort		    3
		    Points		    [150, 0; 0, 70; 240, 0]
		    Branch {
		    DstBlock		    "Write DOWNLOAD"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 190]
		    DstBlock		    "Write DOWNLOAD_6"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    2
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    3
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    4
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    5
		    DstBlock		    "Mux1"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    6
		    DstBlock		    "Mux1"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    DstBlock		    "Write DOWNLOAD"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Subsystem1"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "Subsystem1"
		    SrcPort		    2
		    DstBlock		    "Mux"
		    DstPort		    6
		    }
		    Line {
		    SrcBlock		    "Subsystem1"
		    SrcPort		    3
		    DstBlock		    "Mux"
		    DstPort		    7
		    }
		    Line {
		    SrcBlock		    "Subsystem1"
		    SrcPort		    4
		    DstBlock		    "Mux"
		    DstPort		    8
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion"
		    SrcPort		    1
		    DstBlock		    "Write DOWNLOAD"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Zero"
		    SrcPort		    1
		    Points		    [10, 0; 0, 50]
		    Branch {
		    DstBlock		    "Logical\nOperator1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 195]
		    DstBlock		    "Logical\nOperator2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "CMD"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    DstBlock		    "DOWNLOAD"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 195]
		    DstBlock		    "DOWNLOAD_6"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "DOWNLOAD"
		    SrcPort		    1
		    DstBlock		    "Logical\nOperator1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical\nOperator1"
		    SrcPort		    1
		    Points		    [60, 0]
		    DstBlock		    "Write DOWNLOAD"
		    DstPort		    enable
		    }
		    Line {
		    SrcBlock		    "Logical\nOperator2"
		    SrcPort		    1
		    Points		    [60, 0]
		    DstBlock		    "Write DOWNLOAD_6"
		    DstPort		    enable
		    }
		    Line {
		    SrcBlock		    "DOWNLOAD_6"
		    SrcPort		    1
		    DstBlock		    "Logical\nOperator2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Demux1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -85]
		    DstBlock		    "Switch"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Out of Range"
		    SrcPort		    1
		    Points		    [5, 0; 0, 75]
		    DstBlock		    "Switch"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Demux1"
		    SrcPort		    2
		    Points		    [125, 0; 0, -25]
		    DstBlock		    "RW Memory"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "RW Memory"
		    SrcPort		    1
		    Points		    [30, 0; 0, -45]
		    DstBlock		    "Switch1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Access Denied"
		    SrcPort		    1
		    Points		    [15, 0; 0, 115]
		    DstBlock		    "Switch1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Demux1"
		    SrcPort		    4
		    Points		    [330, 0; 0, -110]
		    DstBlock		    "Subsystem1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "DOWNLOAD_6"
		  Ports			  [1, 1]
		  Position		  [105, 70, 135, 100]
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		  SourceType		  "Compare To Constant"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  relop			  "=="
		  const			  "35"
		  LogicOutDataTypeMode	  "uint8"
		  ZeroCross		  off
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "Data Type Conversion"
		  Position		  [290, 33, 365, 67]
		  OutDataTypeMode	  "uint8"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "uint8"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator"
		  Ports			  [2, 1]
		  Position		  [175, 32, 205, 63]
		  Operator		  "OR"
		  AllPortsSameDT	  off
		  OutDataTypeMode	  "boolean"
		  LogicDataType		  "fixdt(0, 8)"
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Valid"
		  Position		  [415, 43, 445, 57]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Data (8)"
		  Position		  [355, 213, 385, 227]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "DOWNLOAD/DOWNLOAD_6 Handler"
		  SrcPort		  1
		  DstBlock		  "Data (8)"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "CTR"
		  SrcPort		  1
		  DstBlock		  "DOWNLOAD/DOWNLOAD_6 Handler"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "CMD"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    DstBlock		    "DOWNLOAD"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 45]
		    Branch {
		    DstBlock		    "DOWNLOAD_6"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "DOWNLOAD/DOWNLOAD_6 Handler"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "Data(6)"
		  SrcPort		  1
		  DstBlock		  "DOWNLOAD/DOWNLOAD_6 Handler"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "MTA"
		  SrcPort		  1
		  DstBlock		  "DOWNLOAD/DOWNLOAD_6 Handler"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "DOWNLOAD"
		  SrcPort		  1
		  DstBlock		  "Logical\nOperator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "DOWNLOAD_6"
		  SrcPort		  1
		  Points		  [10, 0; 0, -30]
		  DstBlock		  "Logical\nOperator"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical\nOperator"
		  SrcPort		  1
		  Points		  [35, 0]
		  Branch {
		    DstBlock		    "DOWNLOAD/DOWNLOAD_6 Handler"
		    DstPort		    enable
		  }
		  Branch {
		    DstBlock		    "Data Type Conversion"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Data Type Conversion"
		  SrcPort		  1
		  DstBlock		  "Valid"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "EXCHANGE_ID"
	      Ports		      [2, 2]
	      Position		      [205, 146, 310, 179]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"EXCHANGE_ID"
		Location		[738, 498, 998, 646]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "CMD"
		  Position		  [25, 33, 55, 47]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "CTR"
		  Position		  [25, 93, 55, 107]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "EXCHANGE_ID"
		  Ports			  [1, 1]
		  Position		  [80, 25, 110, 55]
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		  SourceType		  "Compare To Constant"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  relop			  "=="
		  const			  "23"
		  LogicOutDataTypeMode	  "uint8"
		  ZeroCross		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "EXCHANGE_ID Handler"
		  Ports			  [1, 1, 1]
		  Position		  [80, 79, 180, 121]
		  TreatAsAtomicUnit	  on
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "EXCHANGE_ID Handler"
		    Location		    [895, 455, 1424, 840]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "CTR"
		    Position		    [45, 123, 75, 137]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [235, 20, 255, 40]
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant"
		    Position		    [115, 75, 145, 105]
		    Value		    "255"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant1"
		    Position		    [115, 135, 145, 165]
		    Value		    "0"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant2"
		    Position		    [25, 175, 90, 205]
		    Value		    "hex2dec('43')"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    Mux
		    Name		    "Mux"
		    Ports		    [8, 1]
		    Position		    [180, 84, 185, 236]
		    ShowName		    off
		    Inputs		    "8"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [375, 153, 405, 167]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    InitialOutput	    "[0 0 0 0 0 0 0 0]"
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    Points		    [0, 20]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    5
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Mux"
		    DstPort		    8
		    }
		    }
		    Branch {
		    Points		    [0, -40]
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "CTR"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    Points		    [55, 0]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    6
		    }
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Mux"
		    DstPort		    7
		    }
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "Valid"
		  Position		  [150, 33, 180, 47]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Data (8)"
		  Position		  [205, 93, 235, 107]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "EXCHANGE_ID Handler"
		  SrcPort		  1
		  DstBlock		  "Data (8)"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "CTR"
		  SrcPort		  1
		  DstBlock		  "EXCHANGE_ID Handler"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "CMD"
		  SrcPort		  1
		  DstBlock		  "EXCHANGE_ID"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "EXCHANGE_ID"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    DstBlock		    "Valid"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "EXCHANGE_ID Handler"
		    DstPort		    enable
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "GET_SEED"
	      Ports		      [4, 2]
	      Position		      [205, 195, 310, 245]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"GET_SEED"
		Location		[738, 479, 1242, 805]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "CMD"
		  Position		  [25, 33, 55, 47]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "CTR"
		  Position		  [25, 88, 55, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Data(6)"
		  Position		  [25, 123, 55, 137]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Unlock status"
		  Position		  [25, 158, 55, 172]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "GET_SEED"
		  Ports			  [1, 1]
		  Position		  [80, 25, 110, 55]
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		  SourceType		  "Compare To Constant"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  relop			  "=="
		  const			  "18"
		  LogicOutDataTypeMode	  "uint8"
		  ZeroCross		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "GET_SEED Handler"
		  Ports			  [3, 1, 1]
		  Position		  [180, 80, 280, 180]
		  TreatAsAtomicUnit	  on
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "GET_SEED Handler"
		    Location		    [810, 256, 1628, 816]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "CTR"
		    Position		    [45, 123, 75, 137]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Data(6)"
		    Position		    [45, 403, 75, 417]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Unlock status"
		    Position		    [45, 238, 75, 252]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [30, 15, 50, 35]
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "CAL Seed"
		    Position		    [315, 400, 345, 430]
		    Value		    "10"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Zero"
		    Ports		    [1, 1]
		    Position		    [560, 95, 590, 125]
		    NamePlacement	    "alternate"
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
		    SourceType		    "Compare To Zero"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Zero1"
		    Ports		    [1, 1]
		    Position		    [155, 265, 185, 295]
		    ShowName		    off
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
		    SourceType		    "Compare To Zero"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Zero2"
		    Ports		    [1, 1]
		    Position		    [195, 230, 225, 260]
		    ShowName		    off
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
		    SourceType		    "Compare To Zero"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Zero3"
		    Ports		    [1, 1]
		    Position		    [155, 195, 185, 225]
		    ShowName		    off
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
		    SourceType		    "Compare To Zero"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant"
		    Position		    [470, 75, 500, 105]
		    Value		    "255"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "DAQ Seed"
		    Position		    [370, 345, 400, 375]
		    Value		    "12"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion"
		    Position		    [450, 139, 500, 161]
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Demux
		    Name		    "Demux"
		    Ports		    [1, 6]
		    Position		    [125, 318, 130, 502]
		    ShowName		    off
		    Outputs		    "6"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Demux
		    Name		    "Demux1"
		    Ports		    [1, 3]
		    Position		    [125, 210, 130, 280]
		    ShowName		    off
		    Outputs		    "3"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "ERROR Seed"
		    Position		    [315, 495, 345, 525]
		    Value		    "0"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "Logical\nOperator"
		    Ports		    [2, 1]
		    Position		    [300, 202, 330, 233]
		    ShowName		    off
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    LogicDataType	    "fixdt(0, 8)"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "Logical\nOperator1"
		    Ports		    [2, 1]
		    Position		    [300, 237, 330, 268]
		    ShowName		    off
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    LogicDataType	    "fixdt(0, 8)"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "Logical\nOperator2"
		    Ports		    [2, 1]
		    Position		    [300, 272, 330, 303]
		    ShowName		    off
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    LogicDataType	    "fixdt(0, 8)"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "Logical\nOperator3"
		    Ports		    [3, 1]
		    Position		    [380, 214, 410, 246]
		    ShowName		    off
		    Operator		    "OR"
		    Inputs		    "3"
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    LogicDataType	    "fixdt(0, 8)"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "MASK_CAL"
		    Ports		    [1, 1]
		    Position		    [205, 446, 245, 484]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
		    SourceType		    "Bitwise Operator"
		    logicop		    "AND"
		    UseBitMask		    on
		    NumInputPorts	    "1"
		    BitMask		    "hex2dec('01')"
		    BitMaskRealWorld	    "Stored Integer"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "MASK_DAQ"
		    Ports		    [1, 1]
		    Position		    [205, 376, 245, 414]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
		    SourceType		    "Bitwise Operator"
		    logicop		    "AND"
		    UseBitMask		    on
		    NumInputPorts	    "1"
		    BitMask		    "hex2dec('02')"
		    BitMaskRealWorld	    "Stored Integer"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "MASK_PGM"
		    Ports		    [1, 1]
		    Position		    [205, 316, 245, 354]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
		    SourceType		    "Bitwise Operator"
		    logicop		    "AND"
		    UseBitMask		    on
		    NumInputPorts	    "1"
		    BitMask		    "hex2dec('40')"
		    BitMaskRealWorld	    "Stored Integer"
		    }
		    Block {
		    BlockType		    Mux
		    Name		    "Mux"
		    Ports		    [8, 1]
		    Position		    [615, 84, 620, 236]
		    ShowName		    off
		    Inputs		    "8"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "PGM Seed"
		    Position		    [430, 285, 460, 315]
		    Value		    "11"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch"
		    Position		    [500, 320, 530, 350]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch1"
		    Position		    [430, 380, 460, 410]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch2"
		    Position		    [370, 450, 400, 480]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    Position		    [155, 355, 175, 375]
		    ShowName		    off
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator1"
		    Position		    [155, 385, 175, 405]
		    ShowName		    off
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator2"
		    Position		    [155, 415, 175, 435]
		    ShowName		    off
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator3"
		    Position		    [155, 445, 175, 465]
		    ShowName		    off
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator4"
		    Position		    [155, 475, 175, 495]
		    ShowName		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [760, 153, 790, 167]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    InitialOutput	    "[0 0 0 0 0 0 0 0]"
		    }
		    Line {
		    SrcBlock		    "CTR"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Data(6)"
		    SrcPort		    1
		    DstBlock		    "Demux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    1
		    Points		    [50, 0]
		    Branch {
		    DstBlock		    "MASK_PGM"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    Branch {
		    DstBlock		    "MASK_DAQ"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "MASK_CAL"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "MASK_PGM"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    DstBlock		    "Switch"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Logical\nOperator1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "PGM Seed"
		    SrcPort		    1
		    Points		    [20, 0]
		    DstBlock		    "Switch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "MASK_DAQ"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    DstBlock		    "Switch1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -100]
		    DstBlock		    "Logical\nOperator2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "DAQ Seed"
		    SrcPort		    1
		    Points		    [10, 0]
		    DstBlock		    "Switch1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Switch1"
		    SrcPort		    1
		    Points		    [20, 0]
		    DstBlock		    "Switch"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "MASK_CAL"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    DstBlock		    "Switch2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -240]
		    DstBlock		    "Logical\nOperator"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "CAL Seed"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Switch2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Switch2"
		    SrcPort		    1
		    Points		    [10, 0]
		    DstBlock		    "Switch1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "ERROR Seed"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Switch2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Switch"
		    SrcPort		    1
		    Points		    [10, 0; 0, -105]
		    Branch {
		    Points		    [0, -20]
		    Branch {
		    Points		    [0, -20]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    6
		    }
		    Branch {
		    Points		    [0, -20]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    5
		    }
		    Branch {
		    DstBlock		    "Compare\nTo Zero"
		    DstPort		    1
		    }
		    }
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    7
		    }
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    8
		    }
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    2
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    3
		    DstBlock		    "Terminator1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    4
		    DstBlock		    "Terminator2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    5
		    DstBlock		    "Terminator3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    6
		    DstBlock		    "Terminator4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Zero"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Unlock status"
		    SrcPort		    1
		    DstBlock		    "Demux1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux1"
		    SrcPort		    1
		    Points		    [0, -10]
		    DstBlock		    "Compare\nTo Zero3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux1"
		    SrcPort		    2
		    DstBlock		    "Compare\nTo Zero2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux1"
		    SrcPort		    3
		    Points		    [5, 0]
		    DstBlock		    "Compare\nTo Zero1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Zero1"
		    SrcPort		    1
		    DstBlock		    "Logical\nOperator2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Zero2"
		    SrcPort		    1
		    DstBlock		    "Logical\nOperator1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Zero3"
		    SrcPort		    1
		    DstBlock		    "Logical\nOperator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical\nOperator1"
		    SrcPort		    1
		    Points		    [25, 0; 0, -25]
		    DstBlock		    "Logical\nOperator3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical\nOperator"
		    SrcPort		    1
		    DstBlock		    "Logical\nOperator3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical\nOperator2"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical\nOperator3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Logical\nOperator3"
		    SrcPort		    1
		    Points		    [20, 0]
		    DstBlock		    "Data Type Conversion"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    4
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "Valid"
		  Position		  [395, 33, 425, 47]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Data (8)"
		  Position		  [395, 123, 425, 137]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "GET_SEED"
		  SrcPort		  1
		  Points		  [115, 0]
		  Branch {
		    DstBlock		    "GET_SEED Handler"
		    DstPort		    enable
		  }
		  Branch {
		    DstBlock		    "Valid"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "CMD"
		  SrcPort		  1
		  DstBlock		  "GET_SEED"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "CTR"
		  SrcPort		  1
		  DstBlock		  "GET_SEED Handler"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "GET_SEED Handler"
		  SrcPort		  1
		  DstBlock		  "Data (8)"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Data(6)"
		  SrcPort		  1
		  DstBlock		  "GET_SEED Handler"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Unlock status"
		  SrcPort		  1
		  DstBlock		  "GET_SEED Handler"
		  DstPort		  3
		}
	      }
	    }
	    Block {
	      BlockType		      Ground
	      Name		      "Ground"
	      Position		      [520, 830, 540, 850]
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator"
	      Ports		      [12, 1]
	      Position		      [455, 14, 485, 91]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      Operator		      "OR"
	      Inputs		      "12"
	      AllPortsSameDT	      off
	      OutDataTypeMode	      "boolean"
	      LogicDataType	      "fixdt(0, 8)"
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "PROGRAM/ PROGRAM_6"
	      Ports		      [5, 2]
	      Position		      [205, 779, 310, 831]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"PROGRAM/ PROGRAM_6"
		Location		[519, 308, 1256, 673]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "CMD"
		  Position		  [25, 183, 55, 197]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "CTR"
		  Position		  [25, 213, 55, 227]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Data(6)"
		  Position		  [25, 243, 55, 257]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "MTA"
		  Position		  [25, 273, 55, 287]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Unlock status"
		  Position		  [155, 303, 185, 317]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "Data Type Conversion"
		  Position		  [355, 78, 430, 112]
		  OutDataTypeMode	  "uint8"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "uint8"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator"
		  Ports			  [2, 1]
		  Position		  [255, 77, 285, 108]
		  Operator		  "OR"
		  AllPortsSameDT	  off
		  OutDataTypeMode	  "boolean"
		  LogicDataType		  "fixdt(0, 8)"
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Reference
		  Name			  "PROGRAM"
		  Ports			  [1, 1]
		  Position		  [115, 40, 145, 70]
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		  SourceType		  "Compare To Constant"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  relop			  "=="
		  const			  "24"
		  LogicOutDataTypeMode	  "uint8"
		  ZeroCross		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "PROGRAM/PROGRAM_6 Handler"
		  Ports			  [5, 1, 1]
		  Position		  [255, 175, 355, 325]
		  TreatAsAtomicUnit	  on
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "PROGRAM/PROGRAM_6 Handler"
		    Location		    [582, 186, 1736, 940]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "CMD"
		    Position		    [35, 313, 65, 327]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "CTR"
		    Position		    [45, 123, 75, 137]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Data(6)"
		    Position		    [35, 363, 65, 377]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "MTA"
		    Position		    [35, 248, 65, 262]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Unlock status"
		    Position		    [45, 163, 75, 177]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [30, 25, 50, 45]
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Access Denied"
		    Position		    [655, 195, 685, 225]
		    Value		    "hex2dec('33')"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant"
		    Position		    [465, 75, 495, 105]
		    Value		    "255"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant2"
		    Position		    [590, 175, 620, 205]
		    Value		    "0"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion"
		    Position		    [155, 213, 195, 237]
		    ShowName		    off
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion1"
		    Position		    [155, 233, 195, 257]
		    ShowName		    off
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Demux
		    Name		    "Demux1"
		    Ports		    [1, 3]
		    Position		    [110, 139, 115, 201]
		    ShowName		    off
		    Outputs		    "3"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Demux
		    Name		    "Demux2"
		    Ports		    [1, 4]
		    Position		    [110, 213, 115, 297]
		    ShowName		    off
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "EEPROM Program"
		    Ports		    [2, 1, 1]
		    Position		    [390, 563, 495, 607]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "EEPROM Program"
		    Location		    [451, 160, 1322, 1009]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Offset"
		    Position		    [25, 138, 55, 152]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Data(6)"
		    Position		    [25, 308, 55, 322]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [15, 15, 35, 35]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Constant"
		    Ports		    [1, 1]
		    Position		    [345, 190, 375, 220]
		    ShowName		    off
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    const		    "1"
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Constant1"
		    Ports		    [1, 1]
		    Position		    [345, 325, 375, 355]
		    ShowName		    off
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    const		    "2"
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Constant2"
		    Ports		    [1, 1]
		    Position		    [345, 455, 375, 485]
		    ShowName		    off
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    const		    "3"
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Constant3"
		    Ports		    [1, 1]
		    Position		    [345, 585, 375, 615]
		    ShowName		    off
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    const		    "4"
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Constant4"
		    Ports		    [1, 1]
		    Position		    [345, 715, 375, 745]
		    ShowName		    off
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    const		    "5"
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant2"
		    Position		    [160, 60, 225, 90]
		    Value		    "hex2dec('A0')"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion"
		    Position		    [155, 128, 230, 162]
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Demux
		    Name		    "Demux"
		    Ports		    [1, 6]
		    Position		    [120, 267, 125, 358]
		    ShowName		    off
		    Outputs		    "6"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "Logical\nOperator"
		    Ports		    [2, 1]
		    Position		    [500, 197, 530, 228]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    LogicDataType	    "fixdt(0, 8)"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "Logical\nOperator1"
		    Ports		    [2, 1]
		    Position		    [500, 332, 530, 363]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    LogicDataType	    "fixdt(0, 8)"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "Logical\nOperator2"
		    Ports		    [2, 1]
		    Position		    [500, 462, 530, 493]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    LogicDataType	    "fixdt(0, 8)"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "Logical\nOperator3"
		    Ports		    [2, 1]
		    Position		    [500, 592, 530, 623]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    LogicDataType	    "fixdt(0, 8)"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "Logical\nOperator4"
		    Ports		    [2, 1]
		    Position		    [500, 722, 530, 753]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    LogicDataType	    "fixdt(0, 8)"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "Logical\nOperator5"
		    Ports		    [5, 1]
		    Position		    [660, 207, 690, 283]
		    Operator		    "OR"
		    Inputs		    "5"
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    LogicDataType	    "fixdt(0, 8)"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Subsystem"
		    Ports		    [3, 1, 1]
		    Position		    [345, 228, 450, 302]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "Subsystem"
		    Location		    [674, 312, 1415, 513]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "SlaveAddr"
		    Position		    [25, 108, 55, 122]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Offset"
		    Position		    [25, 133, 55, 147]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "D0"
		    Position		    [25, 158, 55, 172]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [55, 25, 75, 45]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Zero"
		    Ports		    [1, 1]
		    Position		    [325, 125, 355, 155]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
		    SourceType		    "Compare To Zero"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Soft I2C Master Read/Write"
		    Ports		    [3, 1]
		    Position		    [80, 103, 280, 177]
		    SourceBlock		    "waijung_soft_i2c_lib/Soft I2C Master Read//Write"
		    SourceType		    "waijung_soft_i2c"
		    conf		    "ReadWrite"
		    targetname		    "stm32f0"
		    module		    "1"
		    transfer		    "Blocking"
		    clk			    "100"
		    timeout		    "25"
		    sdapins		    "{'A4','A6'}"
		    sclpins		    "'A5'"
		    writecount		    "2"
		    readcount		    "0"
		    waittime		    "5"
		    forcestop		    off
		    portpinstr		    "0"
		    sampletime		    "inf"
		    blockid		    "CCPHandlerCommandProcessingPROGRAMPROGRAM_6PROGRAMPROGRAM_6HandlerEEPROMProgramSubsystemSoftI2CMas"
		    "terReadWrite"
		    inputporttype	    "[3 3 3]"
		    inputportwidth	    "[]"
		    inputportlabel	    "{'SlvAddr' 'Wr0 (uint8)' 'Wr1 (uint8)'}"
		    outputporttype	    "[3]"
		    outputportwidth	    "[1]"
		    outputportlabel	    "{'Status'}"
		    compat		    "0"
		    optionstring	    "[\"1\",\"2\",\"0\",\"5\",\"off\",\"1\"]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Success"
		    Position		    [435, 133, 465, 147]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "SlaveAddr"
		    SrcPort		    1
		    DstBlock		    "Soft I2C Master Read/Write"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Offset"
		    SrcPort		    1
		    DstBlock		    "Soft I2C Master Read/Write"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Soft I2C Master Read/Write"
		    SrcPort		    1
		    DstBlock		    "Compare\nTo Zero"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "D0"
		    SrcPort		    1
		    DstBlock		    "Soft I2C Master Read/Write"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Zero"
		    SrcPort		    1
		    DstBlock		    "Success"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Subsystem1"
		    Ports		    [4, 1, 1]
		    Position		    [345, 363, 450, 437]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "Subsystem1"
		    Location		    [674, 312, 1415, 649]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "SlaveAddr"
		    Position		    [25, 108, 55, 122]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Offset"
		    Position		    [25, 133, 55, 147]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "D0"
		    Position		    [25, 158, 55, 172]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "D1"
		    Position		    [25, 183, 55, 197]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [55, 25, 75, 45]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Zero"
		    Ports		    [1, 1]
		    Position		    [325, 135, 355, 165]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
		    SourceType		    "Compare To Zero"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Soft I2C Master Read/Write"
		    Ports		    [4, 1]
		    Position		    [80, 103, 280, 202]
		    SourceBlock		    "waijung_soft_i2c_lib/Soft I2C Master Read//Write"
		    SourceType		    "waijung_soft_i2c"
		    conf		    "ReadWrite"
		    targetname		    "stm32f0"
		    module		    "1"
		    transfer		    "Blocking"
		    clk			    "100"
		    timeout		    "25"
		    sdapins		    "{'A4','A6'}"
		    sclpins		    "'A5'"
		    writecount		    "3"
		    readcount		    "0"
		    waittime		    "5"
		    forcestop		    off
		    portpinstr		    "0"
		    sampletime		    "inf"
		    blockid		    "CCPHandlerCommandProcessingPROGRAMPROGRAM_6PROGRAMPROGRAM_6HandlerEEPROMProgramSubsystem1SoftI2CMa"
		    "sterReadWrite"
		    inputporttype	    "[3 3 3 3]"
		    inputportwidth	    "[]"
		    inputportlabel	    "{'SlvAddr' 'Wr0 (uint8)' 'Wr1 (uint8)' 'Wr2 (uint8)'}"
		    outputporttype	    "[3]"
		    outputportwidth	    "[1]"
		    outputportlabel	    "{'Status'}"
		    compat		    "0"
		    optionstring	    "[\"1\",\"3\",\"0\",\"5\",\"off\",\"1\"]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Success"
		    Position		    [435, 143, 465, 157]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Zero"
		    SrcPort		    1
		    DstBlock		    "Success"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "D0"
		    SrcPort		    1
		    DstBlock		    "Soft I2C Master Read/Write"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Soft I2C Master Read/Write"
		    SrcPort		    1
		    DstBlock		    "Compare\nTo Zero"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Offset"
		    SrcPort		    1
		    DstBlock		    "Soft I2C Master Read/Write"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "SlaveAddr"
		    SrcPort		    1
		    DstBlock		    "Soft I2C Master Read/Write"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "D1"
		    SrcPort		    1
		    DstBlock		    "Soft I2C Master Read/Write"
		    DstPort		    4
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Subsystem2"
		    Ports		    [5, 1, 1]
		    Position		    [345, 493, 450, 567]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "Subsystem2"
		    Location		    [674, 312, 1415, 649]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "SlaveAddr"
		    Position		    [25, 108, 55, 122]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Offset"
		    Position		    [25, 133, 55, 147]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "D0"
		    Position		    [25, 158, 55, 172]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "D1"
		    Position		    [25, 183, 55, 197]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "D2"
		    Position		    [25, 208, 55, 222]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [55, 25, 75, 45]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Zero"
		    Ports		    [1, 1]
		    Position		    [325, 150, 355, 180]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
		    SourceType		    "Compare To Zero"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Soft I2C Master Read/Write"
		    Ports		    [5, 1]
		    Position		    [80, 102, 280, 228]
		    SourceBlock		    "waijung_soft_i2c_lib/Soft I2C Master Read//Write"
		    SourceType		    "waijung_soft_i2c"
		    conf		    "ReadWrite"
		    targetname		    "stm32f0"
		    module		    "1"
		    transfer		    "Blocking"
		    clk			    "100"
		    timeout		    "25"
		    sdapins		    "{'A4','A6'}"
		    sclpins		    "'A5'"
		    writecount		    "4"
		    readcount		    "0"
		    waittime		    "5"
		    forcestop		    off
		    portpinstr		    "0"
		    sampletime		    "inf"
		    blockid		    "CCPHandlerCommandProcessingPROGRAMPROGRAM_6PROGRAMPROGRAM_6HandlerEEPROMProgramSubsystem2SoftI2CMa"
		    "sterReadWrite"
		    inputporttype	    "[3 3 3 3 3]"
		    inputportwidth	    "[]"
		    inputportlabel	    "{'SlvAddr' 'Wr0 (uint8)' 'Wr1 (uint8)' 'Wr2 (uint8)' 'Wr3 (uint8)'}"
		    outputporttype	    "[3]"
		    outputportwidth	    "[1]"
		    outputportlabel	    "{'Status'}"
		    compat		    "0"
		    optionstring	    "[\"1\",\"4\",\"0\",\"5\",\"off\",\"1\"]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Success"
		    Position		    [435, 158, 465, 172]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "D1"
		    SrcPort		    1
		    DstBlock		    "Soft I2C Master Read/Write"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "SlaveAddr"
		    SrcPort		    1
		    DstBlock		    "Soft I2C Master Read/Write"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Offset"
		    SrcPort		    1
		    DstBlock		    "Soft I2C Master Read/Write"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Soft I2C Master Read/Write"
		    SrcPort		    1
		    DstBlock		    "Compare\nTo Zero"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "D0"
		    SrcPort		    1
		    DstBlock		    "Soft I2C Master Read/Write"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Zero"
		    SrcPort		    1
		    DstBlock		    "Success"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "D2"
		    SrcPort		    1
		    DstBlock		    "Soft I2C Master Read/Write"
		    DstPort		    5
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Subsystem3"
		    Ports		    [6, 1, 1]
		    Position		    [345, 623, 450, 697]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "Subsystem3"
		    Location		    [674, 312, 1415, 649]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "SlaveAddr"
		    Position		    [25, 108, 55, 122]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Offset"
		    Position		    [25, 133, 55, 147]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "D0"
		    Position		    [25, 158, 55, 172]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "D1"
		    Position		    [25, 183, 55, 197]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "D2"
		    Position		    [25, 208, 55, 222]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "D3"
		    Position		    [25, 233, 55, 247]
		    Port		    "6"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [55, 25, 75, 45]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Zero"
		    Ports		    [1, 1]
		    Position		    [325, 160, 355, 190]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
		    SourceType		    "Compare To Zero"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Soft I2C Master Read/Write"
		    Ports		    [6, 1]
		    Position		    [80, 103, 285, 252]
		    SourceBlock		    "waijung_soft_i2c_lib/Soft I2C Master Read//Write"
		    SourceType		    "waijung_soft_i2c"
		    conf		    "ReadWrite"
		    targetname		    "stm32f0"
		    module		    "1"
		    transfer		    "Blocking"
		    clk			    "100"
		    timeout		    "25"
		    sdapins		    "{'A4','A6'}"
		    sclpins		    "'A5'"
		    writecount		    "5"
		    readcount		    "0"
		    waittime		    "5"
		    forcestop		    off
		    portpinstr		    "0"
		    sampletime		    "inf"
		    blockid		    "CCPHandlerCommandProcessingPROGRAMPROGRAM_6PROGRAMPROGRAM_6HandlerEEPROMProgramSubsystem3SoftI2CMa"
		    "sterReadWrite"
		    inputporttype	    "[3 3 3 3 3 3]"
		    inputportwidth	    "[]"
		    inputportlabel	    "{'SlvAddr' 'Wr0 (uint8)' 'Wr1 (uint8)' 'Wr2 (uint8)' 'Wr3 (uint8)' 'Wr4 (uint8)'}"
		    outputporttype	    "[3]"
		    outputportwidth	    "[1]"
		    outputportlabel	    "{'Status'}"
		    compat		    "0"
		    optionstring	    "[\"1\",\"5\",\"0\",\"5\",\"off\",\"1\"]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Success"
		    Position		    [435, 168, 465, 182]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "D2"
		    SrcPort		    1
		    DstBlock		    "Soft I2C Master Read/Write"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Zero"
		    SrcPort		    1
		    DstBlock		    "Success"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "D0"
		    SrcPort		    1
		    DstBlock		    "Soft I2C Master Read/Write"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Soft I2C Master Read/Write"
		    SrcPort		    1
		    DstBlock		    "Compare\nTo Zero"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Offset"
		    SrcPort		    1
		    DstBlock		    "Soft I2C Master Read/Write"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "SlaveAddr"
		    SrcPort		    1
		    DstBlock		    "Soft I2C Master Read/Write"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "D1"
		    SrcPort		    1
		    DstBlock		    "Soft I2C Master Read/Write"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "D3"
		    SrcPort		    1
		    DstBlock		    "Soft I2C Master Read/Write"
		    DstPort		    6
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Subsystem4"
		    Ports		    [7, 1, 1]
		    Position		    [345, 753, 450, 827]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "Subsystem4"
		    Location		    [674, 312, 1415, 649]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "SlaveAddr"
		    Position		    [25, 108, 55, 122]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Offset"
		    Position		    [25, 133, 55, 147]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "D0"
		    Position		    [25, 158, 55, 172]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "D1"
		    Position		    [25, 183, 55, 197]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "D2"
		    Position		    [25, 208, 55, 222]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "D3"
		    Position		    [25, 233, 55, 247]
		    Port		    "6"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "D4"
		    Position		    [25, 258, 55, 272]
		    Port		    "7"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [55, 25, 75, 45]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Zero"
		    Ports		    [1, 1]
		    Position		    [325, 175, 355, 205]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
		    SourceType		    "Compare To Zero"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Soft I2C Master Read/Write"
		    Ports		    [7, 1]
		    Position		    [80, 104, 285, 276]
		    SourceBlock		    "waijung_soft_i2c_lib/Soft I2C Master Read//Write"
		    SourceType		    "waijung_soft_i2c"
		    conf		    "ReadWrite"
		    targetname		    "stm32f0"
		    module		    "1"
		    transfer		    "Blocking"
		    clk			    "100"
		    timeout		    "25"
		    sdapins		    "{'A4','A6'}"
		    sclpins		    "'A5'"
		    writecount		    "6"
		    readcount		    "0"
		    waittime		    "5"
		    forcestop		    off
		    portpinstr		    "0"
		    sampletime		    "inf"
		    blockid		    "CCPHandlerCommandProcessingPROGRAMPROGRAM_6PROGRAMPROGRAM_6HandlerEEPROMProgramSubsystem4SoftI2CMa"
		    "sterReadWrite"
		    inputporttype	    "[3 3 3 3 3 3 3]"
		    inputportwidth	    "[]"
		    inputportlabel	    "{'SlvAddr' 'Wr0 (uint8)' 'Wr1 (uint8)' 'Wr2 (uint8)' 'Wr3 (uint8)' 'Wr4 (uint8)' 'Wr5 (uint8"
		    ")'}"
		    outputporttype	    "[3]"
		    outputportwidth	    "[1]"
		    outputportlabel	    "{'Status'}"
		    compat		    "0"
		    optionstring	    "[\"1\",\"6\",\"0\",\"5\",\"off\",\"1\"]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Success"
		    Position		    [435, 183, 465, 197]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "D3"
		    SrcPort		    1
		    DstBlock		    "Soft I2C Master Read/Write"
		    DstPort		    6
		    }
		    Line {
		    SrcBlock		    "D1"
		    SrcPort		    1
		    DstBlock		    "Soft I2C Master Read/Write"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "SlaveAddr"
		    SrcPort		    1
		    DstBlock		    "Soft I2C Master Read/Write"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Offset"
		    SrcPort		    1
		    DstBlock		    "Soft I2C Master Read/Write"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Soft I2C Master Read/Write"
		    SrcPort		    1
		    DstBlock		    "Compare\nTo Zero"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "D0"
		    SrcPort		    1
		    DstBlock		    "Soft I2C Master Read/Write"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Zero"
		    SrcPort		    1
		    DstBlock		    "Success"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "D2"
		    SrcPort		    1
		    DstBlock		    "Soft I2C Master Read/Write"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "D4"
		    SrcPort		    1
		    DstBlock		    "Soft I2C Master Read/Write"
		    DstPort		    7
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Success"
		    Position		    [760, 238, 790, 252]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Line {
		    SrcBlock		    "Data(6)"
		    SrcPort		    1
		    DstBlock		    "Demux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Offset"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    Points		    [45, 0; 0, 165]
		    Branch {
		    DstBlock		    "Subsystem"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 130]
		    Branch {
		    DstBlock		    "Subsystem1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 130]
		    Branch {
		    DstBlock		    "Subsystem2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 135]
		    Branch {
		    DstBlock		    "Subsystem3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 125]
		    DstBlock		    "Subsystem4"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion"
		    SrcPort		    1
		    Points		    [30, 0; 0, 120]
		    Branch {
		    DstBlock		    "Subsystem"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 125]
		    Branch {
		    DstBlock		    "Subsystem1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 125]
		    Branch {
		    DstBlock		    "Subsystem2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 130]
		    Branch {
		    DstBlock		    "Subsystem3"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 125]
		    DstBlock		    "Subsystem4"
		    DstPort		    2
		    }
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    2
		    Points		    [115, 0]
		    Branch {
		    DstBlock		    "Subsystem"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 120]
		    Branch {
		    DstBlock		    "Subsystem1"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 120]
		    Branch {
		    DstBlock		    "Subsystem2"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 125]
		    Branch {
		    DstBlock		    "Subsystem3"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 125]
		    DstBlock		    "Subsystem4"
		    DstPort		    3
		    }
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    1
		    Points		    [125, 0]
		    Branch {
		    Points		    [0, -70]
		    DstBlock		    "Compare\nTo Constant"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 65]
		    Branch {
		    DstBlock		    "Compare\nTo Constant1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 130]
		    Branch {
		    DstBlock		    "Compare\nTo Constant2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 130]
		    Branch {
		    DstBlock		    "Compare\nTo Constant3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 130]
		    DstBlock		    "Compare\nTo Constant4"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Constant"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "Subsystem"
		    DstPort		    enable
		    }
		    Branch {
		    DstBlock		    "Logical\nOperator"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Constant1"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "Subsystem1"
		    DstPort		    enable
		    }
		    Branch {
		    DstBlock		    "Logical\nOperator1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    3
		    Points		    [105, 0; 0, 125]
		    Branch {
		    DstBlock		    "Subsystem1"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [0, 115]
		    Branch {
		    DstBlock		    "Subsystem2"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [0, 120]
		    Branch {
		    DstBlock		    "Subsystem3"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [0, 125]
		    DstBlock		    "Subsystem4"
		    DstPort		    4
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Constant2"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "Subsystem2"
		    DstPort		    enable
		    }
		    Branch {
		    DstBlock		    "Logical\nOperator2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    4
		    Points		    [95, 0; 0, 240]
		    Branch {
		    DstBlock		    "Subsystem2"
		    DstPort		    5
		    }
		    Branch {
		    Points		    [0, 115]
		    Branch {
		    DstBlock		    "Subsystem3"
		    DstPort		    5
		    }
		    Branch {
		    Points		    [0, 125]
		    DstBlock		    "Subsystem4"
		    DstPort		    5
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Constant3"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "Subsystem3"
		    DstPort		    enable
		    }
		    Branch {
		    DstBlock		    "Logical\nOperator3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    5
		    Points		    [85, 0; 0, 350]
		    Branch {
		    DstBlock		    "Subsystem3"
		    DstPort		    6
		    }
		    Branch {
		    Points		    [0, 125]
		    DstBlock		    "Subsystem4"
		    DstPort		    6
		    }
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    6
		    Points		    [75, 0; 0, 470]
		    DstBlock		    "Subsystem4"
		    DstPort		    7
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Constant4"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "Subsystem4"
		    DstPort		    enable
		    }
		    Branch {
		    DstBlock		    "Logical\nOperator4"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Subsystem"
		    SrcPort		    1
		    Points		    [15, 0; 0, -45]
		    DstBlock		    "Logical\nOperator"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Subsystem1"
		    SrcPort		    1
		    Points		    [15, 0; 0, -45]
		    DstBlock		    "Logical\nOperator1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Subsystem2"
		    SrcPort		    1
		    Points		    [15, 0; 0, -45]
		    DstBlock		    "Logical\nOperator2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Subsystem3"
		    SrcPort		    1
		    Points		    [15, 0; 0, -45]
		    DstBlock		    "Logical\nOperator3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Subsystem4"
		    SrcPort		    1
		    Points		    [15, 0; 0, -45]
		    DstBlock		    "Logical\nOperator4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical\nOperator"
		    SrcPort		    1
		    DstBlock		    "Logical\nOperator5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical\nOperator4"
		    SrcPort		    1
		    Points		    [70, 0; 0, -465]
		    DstBlock		    "Logical\nOperator5"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "Logical\nOperator3"
		    SrcPort		    1
		    Points		    [55, 0; 0, -350]
		    DstBlock		    "Logical\nOperator5"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Logical\nOperator2"
		    SrcPort		    1
		    Points		    [45, 0; 0, -235]
		    DstBlock		    "Logical\nOperator5"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Logical\nOperator1"
		    SrcPort		    1
		    Points		    [35, 0; 0, -120]
		    DstBlock		    "Logical\nOperator5"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical\nOperator5"
		    SrcPort		    1
		    DstBlock		    "Success"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "EEPROM Program 6"
		    Ports		    [2, 1, 1]
		    Position		    [395, 675, 500, 715]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "EEPROM Program 6"
		    Location		    [275, 563, 1146, 972]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Offset"
		    Position		    [45, 148, 75, 162]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Data(6)"
		    Position		    [45, 203, 75, 217]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [15, 15, 35, 35]
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant2"
		    Position		    [120, 80, 185, 110]
		    Value		    "hex2dec('A0')"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion"
		    Position		    [120, 138, 195, 172]
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Demux
		    Name		    "Demux"
		    Ports		    [1, 6]
		    Position		    [215, 162, 220, 253]
		    ShowName		    off
		    Outputs		    "6"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "MEM_FLASH"
		    Ports		    [1, 1]
		    Position		    [495, 180, 525, 210]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    const		    "0"
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Soft I2C Master Read/Write"
		    Ports		    [8, 1]
		    Position		    [265, 125, 430, 260]
		    SourceBlock		    "waijung_soft_i2c_lib/Soft I2C Master Read//Write"
		    SourceType		    "waijung_soft_i2c"
		    conf		    "ReadWrite"
		    targetname		    "stm32f0"
		    module		    "1"
		    transfer		    "Blocking"
		    clk			    "100"
		    timeout		    "25"
		    sdapins		    "{'A4','A6'}"
		    sclpins		    "'A5'"
		    writecount		    "7"
		    readcount		    "0"
		    waittime		    "5"
		    forcestop		    off
		    portpinstr		    "0"
		    sampletime		    "inf"
		    blockid		    "CCPHandlerCommandProcessingPROGRAMPROGRAM_6PROGRAMPROGRAM_6HandlerEEPROMProgram6SoftI2CMasterReadW"
		    "rite"
		    inputporttype	    "[3 3 3 3 3 3 3 3]"
		    inputportwidth	    "[]"
		    inputportlabel	    "{'SlvAddr' 'Wr0 (uint8)' 'Wr1 (uint8)' 'Wr2 (uint8)' 'Wr3 (uint8)' 'Wr4 (uint8)' 'Wr5 (uint8"
		    ")' 'Wr6 (uint8)'}"
		    outputporttype	    "[3]"
		    outputportwidth	    "[1]"
		    outputportlabel	    "{'Status'}"
		    compat		    "0"
		    optionstring	    "[\"1\",\"7\",\"0\",\"5\",\"off\",\"1\"]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Success"
		    Position		    [620, 188, 650, 202]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Line {
		    SrcBlock		    "Data(6)"
		    SrcPort		    1
		    DstBlock		    "Demux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    Points		    [30, 0; 0, 45]
		    DstBlock		    "Soft I2C Master Read/Write"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Offset"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion"
		    SrcPort		    1
		    DstBlock		    "Soft I2C Master Read/Write"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    1
		    DstBlock		    "Soft I2C Master Read/Write"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    2
		    DstBlock		    "Soft I2C Master Read/Write"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    3
		    DstBlock		    "Soft I2C Master Read/Write"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    4
		    DstBlock		    "Soft I2C Master Read/Write"
		    DstPort		    6
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    5
		    DstBlock		    "Soft I2C Master Read/Write"
		    DstPort		    7
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    6
		    DstBlock		    "Soft I2C Master Read/Write"
		    DstPort		    8
		    }
		    Line {
		    SrcBlock		    "Soft I2C Master Read/Write"
		    SrcPort		    1
		    DstBlock		    "MEM_FLASH"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "MEM_FLASH"
		    SrcPort		    1
		    DstBlock		    "Success"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Flash Program"
		    Ports		    [2, 1, 1]
		    Position		    [390, 338, 495, 382]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "Flash Program"
		    Location		    [401, 384, 1354, 972]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Offset"
		    Position		    [40, 108, 70, 122]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Data(6)"
		    Position		    [25, 248, 55, 262]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [15, 15, 35, 35]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Constant"
		    Ports		    [1, 1]
		    Position		    [385, 120, 415, 150]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    const		    "2"
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Constant1"
		    Ports		    [1, 1]
		    Position		    [385, 275, 415, 305]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    const		    "4"
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Demux
		    Name		    "Demux"
		    Ports		    [1, 6]
		    Position		    [100, 207, 105, 298]
		    ShowName		    off
		    Outputs		    "6"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "Logical\nOperator1"
		    Ports		    [2, 1]
		    Position		    [530, 281, 560, 314]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    LogicDataType	    "fixdt(0, 8)"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "Logical\nOperator2"
		    Ports		    [2, 1]
		    Position		    [645, 136, 675, 169]
		    Operator		    "OR"
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    LogicDataType	    "fixdt(0, 8)"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "Logical\nOperator4"
		    Ports		    [2, 1]
		    Position		    [525, 126, 555, 159]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    LogicDataType	    "fixdt(0, 8)"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Subsystem"
		    Ports		    [3, 1, 1]
		    Position		    [385, 204, 480, 256]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "Subsystem"
		    Location		    [378, 509, 1379, 913]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Addr"
		    Position		    [20, 63, 50, 77]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In3"
		    Position		    [25, 108, 55, 122]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In4"
		    Position		    [25, 143, 55, 157]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [40, 15, 60, 35]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Bitwise\nOperator"
		    Ports		    [2, 1]
		    Position		    [340, 121, 380, 159]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
		    SourceType		    "Bitwise Operator"
		    logicop		    "OR"
		    UseBitMask		    off
		    NumInputPorts	    "2"
		    BitMask		    "bin2dec('11011001')"
		    BitMaskRealWorld	    "Stored Integer"
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion"
		    Position		    [105, 104, 160, 126]
		    OutDataTypeMode	    "uint16"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint16"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion1"
		    Position		    [105, 139, 160, 161]
		    OutDataTypeMode	    "uint16"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint16"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "FLASH Write"
		    Ports		    [2, 1]
		    Position		    [440, 74, 605, 161]
		    SourceBlock		    "stm32f0_flash_lib/FLASH Write"
		    SourceType		    "stm32f0_flash"
		    conf		    "Write"
		    startaddress	    "0x8011000"
		    pagesize		    "2k"
		    datatype		    "uint16"
		    enablestatus	    on
		    sampletime		    "inf"
		    filename		    "'ccp_slave_demo.flash'"
		    enablecustomportlabel   off
		    cinputportlabel	    "0"
		    portpinstr		    "0"
		    blockid		    "CCPHandlerCommandProcessingPROGRAMPROGRAM_6PROGRAMPROGRAM_6HandlerFlashProgramSubsystemFLASHWrite"
		    inputporttype	    "[7 5]"
		    inputportwidth	    "[]"
		    inputportlabel	    "{'Offset','Data (uint16)'}"
		    outputporttype	    "[3]"
		    outputportwidth	    "[]"
		    outputportlabel	    "{'Status'}"
		    compat		    "0"
		    optionstring	    "[\"8011000\",\"0\"]"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "FLASH_COMPLETE"
		    Ports		    [1, 1]
		    Position		    [650, 105, 680, 135]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    const		    "4"
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift\nArithmetic"
		    Ports		    [1, 1]
		    Position		    [200, 130, 280, 170]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		    SourceType		    "Shift Arithmetic"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    nBitShiftRight	    "-8"
		    nBinPtShiftRight	    "0"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Success"
		    Position		    [730, 113, 760, 127]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "In3"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In4"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion1"
		    SrcPort		    1
		    DstBlock		    "Shift\nArithmetic"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift\nArithmetic"
		    SrcPort		    1
		    DstBlock		    "Bitwise\nOperator"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion"
		    SrcPort		    1
		    Points		    [160, 0]
		    DstBlock		    "Bitwise\nOperator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Bitwise\nOperator"
		    SrcPort		    1
		    DstBlock		    "FLASH Write"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addr"
		    SrcPort		    1
		    Points		    [370, 0]
		    DstBlock		    "FLASH Write"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "FLASH Write"
		    SrcPort		    1
		    DstBlock		    "FLASH_COMPLETE"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "FLASH_COMPLETE"
		    SrcPort		    1
		    DstBlock		    "Success"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Subsystem1"
		    Ports		    [5, 1, 1]
		    Position		    [385, 328, 480, 382]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "Subsystem1"
		    Location		    [378, 509, 1200, 913]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Addr"
		    Position		    [20, 63, 50, 77]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In3"
		    Position		    [25, 108, 55, 122]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In4"
		    Position		    [25, 143, 55, 157]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [25, 188, 55, 202]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    Position		    [25, 228, 55, 242]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [40, 15, 60, 35]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Bitwise\nOperator"
		    Ports		    [4, 1]
		    Position		    [395, 111, 435, 149]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
		    SourceType		    "Bitwise Operator"
		    logicop		    "OR"
		    UseBitMask		    off
		    NumInputPorts	    "4"
		    BitMask		    "bin2dec('11011001')"
		    BitMaskRealWorld	    "Stored Integer"
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion"
		    Position		    [105, 104, 160, 126]
		    OutDataTypeMode	    "uint32"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint32"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion1"
		    Position		    [105, 139, 160, 161]
		    OutDataTypeMode	    "uint32"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint32"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion2"
		    Position		    [105, 184, 160, 206]
		    OutDataTypeMode	    "uint32"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint32"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion3"
		    Position		    [105, 224, 160, 246]
		    OutDataTypeMode	    "uint32"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint32"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "FLASH Write"
		    Ports		    [2, 1]
		    Position		    [480, 49, 645, 136]
		    SourceBlock		    "stm32f0_flash_lib/FLASH Write"
		    SourceType		    "stm32f0_flash"
		    conf		    "Write"
		    startaddress	    "0x8011000"
		    pagesize		    "2k"
		    datatype		    "uint32"
		    enablestatus	    on
		    sampletime		    "inf"
		    filename		    "'ccp_slave_demo.flash'"
		    enablecustomportlabel   off
		    cinputportlabel	    "0"
		    portpinstr		    "0"
		    blockid		    "CCPHandlerCommandProcessingPROGRAMPROGRAM_6PROGRAMPROGRAM_6HandlerFlashProgramSubsystem1FLASHWrite"
		    inputporttype	    "[7 7]"
		    inputportwidth	    "[]"
		    inputportlabel	    "{'Offset','Data (uint32)'}"
		    outputporttype	    "[3]"
		    outputportwidth	    "[]"
		    outputportlabel	    "{'Status'}"
		    compat		    "0"
		    optionstring	    "[\"8011000\",\"0\"]"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "FLASH_COMPLETE"
		    Ports		    [1, 1]
		    Position		    [690, 80, 720, 110]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    const		    "4"
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift\nArithmetic"
		    Ports		    [1, 1]
		    Position		    [200, 136, 280, 164]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		    SourceType		    "Shift Arithmetic"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    nBitShiftRight	    "-8"
		    nBinPtShiftRight	    "0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift\nArithmetic1"
		    Ports		    [1, 1]
		    Position		    [200, 181, 280, 209]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		    SourceType		    "Shift Arithmetic"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    nBitShiftRight	    "-16"
		    nBinPtShiftRight	    "0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift\nArithmetic2"
		    Ports		    [1, 1]
		    Position		    [200, 221, 280, 249]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		    SourceType		    "Shift Arithmetic"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    nBitShiftRight	    "-24"
		    nBinPtShiftRight	    "0"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Success"
		    Position		    [760, 88, 790, 102]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Bitwise\nOperator"
		    SrcPort		    1
		    Points		    [25, 0]
		    DstBlock		    "FLASH Write"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addr"
		    SrcPort		    1
		    DstBlock		    "FLASH Write"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion"
		    SrcPort		    1
		    DstBlock		    "Bitwise\nOperator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift\nArithmetic"
		    SrcPort		    1
		    Points		    [55, 0; 0, -25]
		    DstBlock		    "Bitwise\nOperator"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion1"
		    SrcPort		    1
		    DstBlock		    "Shift\nArithmetic"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In4"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In3"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion2"
		    SrcPort		    1
		    DstBlock		    "Shift\nArithmetic1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion3"
		    SrcPort		    1
		    DstBlock		    "Shift\nArithmetic2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift\nArithmetic1"
		    SrcPort		    1
		    Points		    [70, 0; 0, -60]
		    DstBlock		    "Bitwise\nOperator"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Shift\nArithmetic2"
		    SrcPort		    1
		    Points		    [95, 0]
		    DstBlock		    "Bitwise\nOperator"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "FLASH Write"
		    SrcPort		    1
		    DstBlock		    "FLASH_COMPLETE"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "FLASH_COMPLETE"
		    SrcPort		    1
		    DstBlock		    "Success"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator1"
		    Position		    [210, 315, 230, 335]
		    }
		    Block {
		    BlockType		    "S-Function"
		    Name		    "UART Tx"
		    Ports		    [3]
		    Position		    [660, 430, 795, 490]
		    FunctionName	    "stm32f0_uart"
		    Parameters		    "conf,inputporttype,inputportwidth,outputporttype,outputportwidth,asciiheader,optionstring,heade"
		    "rstring,terminatorstring,asciidatatypestring,sampletime,blockid"
		    EnableBusSupport	    off
		    MaskType		    "stm32f0_uart"
		    MaskDescription	    "UART Module\n - Select module corresponding to \"UART Setup\" block.\nTransfer\n - Blocking"
		    ": after write DMA buffer, the block wait until buffer empty.\n - Non-Blocking: the block will not wait for buffe"
		    "r empty.\nPacket mode:\n - Ascii: sending data is ascii, Ascii format + End of packet.\n - Binary: sending data "
		    "is binary format, Header + Data + Terminator\n - String Buffer: Volatile Data Storage variable name as sending d"
		    "ata. \nAscii format:\n - %U, %I, %D, %O, %X, %u, %i, %d, %o, %x: Uint32\n - %E, %G, %F, %e, %g, %f: Single\n - %"
		    "C, %c: Int8\n - %S, %s: (char *), this port is output of Volatile Data Storage Read block, which data type is st"
		    "ring."
		    MaskHelp		    "web(fullfile(waijungdocroot,'stm32f0_uart_tx.htm'), '-browser')"
		    MaskPromptString	    "Configuration|UART Module|Baud rate (bps)|Data bits|Parity|Stop bit|Tx pin|Rx pin|Hardware"
		    " flow control|HW Flow control, CTS Pin|HW Flow control, RTS Pin|Advance options|Rx buffer size (bytes)|Tx buffer"
		    " size (bytes)|Transfer|Packet mode|Binary header (example: '7E 7E')|Binary terminator (example: '03 03')|Number "
		    "of data port, type DOUBLE|Number of data port, type SINGLE|Number of data port, type INT8|Number of data port, t"
		    "ype UINT8|Number of data port, type INT16|Number of data port, type UINT16|Number of data port, type INT32|Numbe"
		    "r of data port, type UINT32|Ascii format|End of packet|End of packet|Buffer|Var name|Ascii header (printf format"
		    ")|Sample time (sec)|Enable custom port labels (Ex. In1, In2, In3)|Custom input port labels (Ex. In1, In2, In3)|C"
		    "ustom output port labels (Ex. Out1, Out2, Out3)|Port Pin String|Block ID|Input Port Type|Input Port Width|Input "
		    "Port Label|Output Port Type|Output Port Width|Output port label|Compatibility (Reserved for future use)|String(s"
		    ") to be passed to TLC||||Last module selected"
		    MaskStyleString	    "popup(Setup|Tx|Rx),popup(1|2|3|4),edit,popup(8),popup(No|Odd|Even),popup(0.5|1|1.5|2),popup"
		    "(Not used|A9|B6),popup(Not used|A10|B7),popup(None|RTS|CTS|RTS/CTS),popup(Not used|A11),popup(Not used|A12),chec"
		    "kbox,popup(16|32|64|128|256|512),popup(16|32|64|128|256|512),popup(Blocking|Non-Blocking),popup(Ascii|Binary|Str"
		    "ing Buffer),edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,popup(CR (0x0D - \"\\r\")|LF (0x0A - \"\\n\")"
		    "|CRLF (0x0D 0x0A - \"\\r\\n\")),popup(CR (0x0D - \"\\r\")|LF (0x0A - \"\\n\")|CRLF (0x0D 0x0A - \"\\r\\n\")|None"
		    "),popup(<empty>),edit,edit,edit,checkbox,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,e"
		    "dit,edit"
		    MaskTunableValueString  "off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off"
		    ",off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off"
		    MaskCallbackString	    "stm32f0_uart_callback('conf');|stm32f0_uart_callback('uartmodule');|||||||stm32f0_uart_c"
		    "allback('flowcontrol');|||stm32f0_uart_callback('advanceoptions');|||stm32f0_uart_callback('conf');|stm32f0_uart"
		    "_callback('conf');|stm32f0_uart_callback('binheader');|stm32f0_uart_callback('binterminator');|||||||||stm32f0_u"
		    "art_callback('asciiformat');|||stm32f0_uart_callback('storagename');|||stm32f0_uart_callback('sampletime');|stm3"
		    "2f0_uart_callback('enablecustomportlabel');|stm32f0_uart_callback('conf');|stm32f0_uart_callback('conf');||stm32"
		    "f0_uart_callback('blockid');||||||||||||"
		    MaskEnableString	    "on,on,on,on,on,on,on,on,on,off,off,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,o"
		    "n,on,on,on,on,on,on,on,off,on,on,on,on,on,on,on,on,on,on,on,on"
		    MaskVisibilityString    "off,on,off,off,off,off,off,off,off,off,off,off,off,off,on,on,off,off,off,off,off,off,of"
		    "f,off,off,off,on,off,on,off,off,off,on,on,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off"
		    MaskToolTipString	    "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
		    ",on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
		    MaskVarAliasString	    ",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,"
		    MaskVariables	    "conf=&1;uartmodule=&2;baudrate=@3;databits=@4;parity=&5;stopbit=&6;remaptxpin=&7;remaprxpin=&"
		    "8;flowcontrol=&9;remapctspin=&10;remaprtspin=&11;advanceoptions=@12;rxbuffersize=@13;txbuffersize=@14;transfer=&"
		    "15;packetmode=&16;binheader=&17;binterminator=&18;porttype_double=@19;porttype_single=@20;porttype_int8=@21;port"
		    "type_uint8=@22;porttype_int16=@23;porttype_uint16=@24;porttype_int32=@25;porttype_uint32=@26;asciiformat=@27;rx_"
		    "asciiterminator=&28;tx_asciiterminator=&29;storagename=&30;varname=&31;asciiheader=&32;sampletime=@33;enablecust"
		    "omportlabel=@34;cinputportlabel=&35;coutputportlabel=&36;portpinstr=&37;blockid=&38;inputporttype=@39;inputportw"
		    "idth=@40;inputportlabel=&41;outputporttype=@42;outputportwidth=@43;outputportlabel=&44;compat=&45;optionstring=&"
		    "46;headerstring=&47;terminatorstring=&48;asciidatatypestring=&49;lastmodule=&50;"
		    MaskInitialization	    "stm32f0_uart_callback('init');"
		    MaskDisplay		    "text(0.95, 0.5, 'Module: USART1_Tx\\nPacket: Ascii\\nTransfer: Non-Blocking\\nTs (sec): 0.01',"
		    "'ver','middle','hor','right'); port_label('input', 1,'%X'); port_label('input', 2,'%u'); port_label('input', 3,'"
		    "%u'); "
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "normalized"
		    MaskValueString	    "Tx|1|115200|8|No|1|A9|A10|None|Not used|Not used|off|64|64|Non-Blocking|Ascii|'7E 7E'|'03 0"
		    "3'|0|0|0|0|0|0|0|2|'Program6: 0x%X, sta=%u,%u'|CR (0x0D - \"\\r\")|CRLF (0x0D 0x0A - \"\\r\\n\")|<empty>||Progra"
		    "m6: 0x%X, sta=%u,%u\\r\\n|inf|off|de|fff,ff,sdfsd|0|CCPHandlerCommandProcessingPROGRAMPROGRAM_6PROGRAMPROGRAM_6H"
		    "andlerFlashProgramUARTTx|[ -1 -1 -1]|[]|{ '%X' '%u' '%u'}|[]|[]|{}|0|[\"1\", \"1\", \"A\", \"9\", \"1\", \"A\", "
		    "\"10\", \"0\", \"*\", \"*\", \"0\", \"*\", \"*\", \"1\", \"1\", \"\", \"\", \"115200\", \"8\", \"No\", \"1\", \""
		    "None\", \"3\", \"2\", \"64\", \"64\", \"Ascii\", \"Non-Blocking\", \"\"]|[]|[\"13\",\"10\"]|[\"uint32_t\",\"uint"
		    "32_t\",\"uint32_t\"]|1"
		    MaskTabNameString	    ",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Success"
		    Position		    [715, 148, 745, 162]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Line {
		    SrcBlock		    "Data(6)"
		    SrcPort		    1
		    DstBlock		    "Demux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Offset"
		    SrcPort		    1
		    Points		    [260, 0; 0, 100]
		    Branch {
		    DstBlock		    "Subsystem"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 120]
		    Branch {
		    DstBlock		    "Subsystem1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 105]
		    DstBlock		    "UART Tx"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    2
		    Points		    [215, 0]
		    Branch {
		    DstBlock		    "Subsystem"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 115]
		    DstBlock		    "Subsystem1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    3
		    Points		    [205, 0]
		    Branch {
		    DstBlock		    "Subsystem"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Subsystem1"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    1
		    Points		    [50, 0]
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "Compare\nTo Constant"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 75]
		    DstBlock		    "Compare\nTo Constant1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Constant"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    DstBlock		    "Subsystem"
		    DstPort		    enable
		    }
		    Branch {
		    DstBlock		    "Logical\nOperator4"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Constant1"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    DstBlock		    "Subsystem1"
		    DstPort		    enable
		    }
		    Branch {
		    DstBlock		    "Logical\nOperator1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    4
		    Points		    [40, 0; 0, 105]
		    DstBlock		    "Subsystem1"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    5
		    Points		    [30, 0; 0, 100]
		    DstBlock		    "Subsystem1"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    6
		    Points		    [15, 0; 0, 35]
		    DstBlock		    "Terminator1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Subsystem"
		    SrcPort		    1
		    Points		    [10, 0; 0, -80]
		    DstBlock		    "Logical\nOperator4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Subsystem1"
		    SrcPort		    1
		    Points		    [15, 0; 0, -50]
		    DstBlock		    "Logical\nOperator1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical\nOperator4"
		    SrcPort		    1
		    Points		    [55, 0]
		    Branch {
		    DstBlock		    "Logical\nOperator2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 315]
		    DstBlock		    "UART Tx"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical\nOperator1"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, -140]
		    DstBlock		    "Logical\nOperator2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 180]
		    DstBlock		    "UART Tx"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Logical\nOperator2"
		    SrcPort		    1
		    DstBlock		    "Success"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Flash Program 6"
		    Ports		    [2, 1, 1]
		    Position		    [390, 449, 495, 496]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "Flash Program 6"
		    Location		    [45, 323, 1199, 938]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Offset"
		    Position		    [90, 148, 120, 162]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Data(6)"
		    Position		    [25, 278, 55, 292]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [15, 15, 35, 35]
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Add"
		    Ports		    [2, 1]
		    Position		    [380, 307, 410, 338]
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^-10"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant"
		    Position		    [290, 315, 320, 345]
		    Value		    "2"
		    OutDataTypeMode	    "uint32"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint32"
		    }
		    Block {
		    BlockType		    Demux
		    Name		    "Demux2"
		    Ports		    [1, 6]
		    Position		    [115, 235, 120, 330]
		    ShowName		    off
		    Outputs		    "6"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "FLASH Write"
		    Ports		    [2, 1]
		    Position		    [460, 189, 625, 276]
		    SourceBlock		    "stm32f0_flash_lib/FLASH Write"
		    SourceType		    "stm32f0_flash"
		    conf		    "Write"
		    startaddress	    "0x8011000"
		    pagesize		    "2k"
		    datatype		    "uint16"
		    enablestatus	    on
		    sampletime		    "inf"
		    filename		    "'ccp_slave_demo.flash'"
		    enablecustomportlabel   off
		    cinputportlabel	    "0"
		    portpinstr		    "0"
		    blockid		    "CCPHandlerCommandProcessingPROGRAMPROGRAM_6PROGRAMPROGRAM_6HandlerFlashProgram6FLASHWrite"
		    inputporttype	    "[7 5]"
		    inputportwidth	    "[]"
		    inputportlabel	    "{'Offset','Data (uint16)'}"
		    outputporttype	    "[3]"
		    outputportwidth	    "[]"
		    outputportlabel	    "{'Status'}"
		    compat		    "0"
		    optionstring	    "[\"8011000\",\"0\"]"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "FLASH Write1"
		    Ports		    [2, 1]
		    Position		    [460, 304, 625, 391]
		    SourceBlock		    "stm32f0_flash_lib/FLASH Write"
		    SourceType		    "stm32f0_flash"
		    conf		    "Write"
		    startaddress	    "0x8011000"
		    pagesize		    "2k"
		    datatype		    "uint32"
		    enablestatus	    on
		    sampletime		    "inf"
		    filename		    "'ccp_slave_demo.flash'"
		    enablecustomportlabel   off
		    cinputportlabel	    "0"
		    portpinstr		    "0"
		    blockid		    "CCPHandlerCommandProcessingPROGRAMPROGRAM_6PROGRAMPROGRAM_6HandlerFlashProgram6FLASHWrite1"
		    inputporttype	    "[7 7]"
		    inputportwidth	    "[]"
		    inputportlabel	    "{'Offset','Data (uint32)'}"
		    outputporttype	    "[3]"
		    outputportwidth	    "[]"
		    outputportlabel	    "{'Status'}"
		    compat		    "0"
		    optionstring	    "[\"8011000\",\"0\"]"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "FLASH_COMPLETE"
		    Ports		    [1, 1]
		    Position		    [675, 220, 705, 250]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    const		    "4"
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "FLASH_COMPLETE1"
		    Ports		    [1, 1]
		    Position		    [675, 335, 705, 365]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    const		    "4"
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "Logical\nOperator"
		    Ports		    [2, 1]
		    Position		    [790, 227, 820, 258]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    LogicDataType	    "fixdt(0, 8)"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Subsystem"
		    Ports		    [2, 1]
		    Position		    [215, 236, 255, 269]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "Subsystem"
		    Location		    [637, 591, 1072, 709]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [25, 33, 55, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    Position		    [25, 68, 55, 82]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Bitwise\nOperator"
		    Ports		    [2, 1]
		    Position		    [315, 46, 355, 84]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
		    SourceType		    "Bitwise Operator"
		    logicop		    "OR"
		    UseBitMask		    off
		    NumInputPorts	    "2"
		    BitMask		    "bin2dec('11011001')"
		    BitMaskRealWorld	    "Stored Integer"
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion"
		    Position		    [80, 29, 135, 51]
		    OutDataTypeMode	    "uint16"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint16"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion1"
		    Position		    [80, 64, 135, 86]
		    OutDataTypeMode	    "uint16"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint16"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift\nArithmetic"
		    Ports		    [1, 1]
		    Position		    [175, 55, 255, 95]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		    SourceType		    "Shift Arithmetic"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    nBitShiftRight	    "-8"
		    nBinPtShiftRight	    "0"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [380, 58, 410, 72]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion1"
		    SrcPort		    1
		    DstBlock		    "Shift\nArithmetic"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift\nArithmetic"
		    SrcPort		    1
		    DstBlock		    "Bitwise\nOperator"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion"
		    SrcPort		    1
		    Points		    [160, 0]
		    DstBlock		    "Bitwise\nOperator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Bitwise\nOperator"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Subsystem1"
		    Ports		    [4, 1]
		    Position		    [215, 337, 255, 398]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "Subsystem1"
		    Location		    [627, 616, 1117, 813]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [25, 33, 55, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    Position		    [25, 68, 55, 82]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In3"
		    Position		    [25, 113, 55, 127]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In4"
		    Position		    [25, 153, 55, 167]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Bitwise\nOperator"
		    Ports		    [4, 1]
		    Position		    [370, 36, 410, 74]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
		    SourceType		    "Bitwise Operator"
		    logicop		    "OR"
		    UseBitMask		    off
		    NumInputPorts	    "4"
		    BitMask		    "bin2dec('11011001')"
		    BitMaskRealWorld	    "Stored Integer"
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion"
		    Position		    [80, 29, 135, 51]
		    OutDataTypeMode	    "uint32"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint32"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion1"
		    Position		    [80, 64, 135, 86]
		    OutDataTypeMode	    "uint32"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint32"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion2"
		    Position		    [80, 109, 135, 131]
		    OutDataTypeMode	    "uint32"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint32"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion3"
		    Position		    [80, 149, 135, 171]
		    OutDataTypeMode	    "uint32"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint32"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift\nArithmetic"
		    Ports		    [1, 1]
		    Position		    [175, 61, 255, 89]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		    SourceType		    "Shift Arithmetic"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    nBitShiftRight	    "-8"
		    nBinPtShiftRight	    "0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift\nArithmetic1"
		    Ports		    [1, 1]
		    Position		    [175, 106, 255, 134]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		    SourceType		    "Shift Arithmetic"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    nBitShiftRight	    "-16"
		    nBinPtShiftRight	    "0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift\nArithmetic2"
		    Ports		    [1, 1]
		    Position		    [175, 146, 255, 174]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		    SourceType		    "Shift Arithmetic"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    nBitShiftRight	    "-24"
		    nBinPtShiftRight	    "0"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [435, 48, 465, 62]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion"
		    SrcPort		    1
		    DstBlock		    "Bitwise\nOperator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift\nArithmetic"
		    SrcPort		    1
		    Points		    [55, 0; 0, -25]
		    DstBlock		    "Bitwise\nOperator"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion1"
		    SrcPort		    1
		    DstBlock		    "Shift\nArithmetic"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion2"
		    SrcPort		    1
		    DstBlock		    "Shift\nArithmetic1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion3"
		    SrcPort		    1
		    DstBlock		    "Shift\nArithmetic2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift\nArithmetic1"
		    SrcPort		    1
		    Points		    [70, 0; 0, -60]
		    DstBlock		    "Bitwise\nOperator"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Shift\nArithmetic2"
		    SrcPort		    1
		    Points		    [95, 0]
		    DstBlock		    "Bitwise\nOperator"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Bitwise\nOperator"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In3"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In4"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion3"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    "S-Function"
		    Name		    "UART Tx"
		    Ports		    [3]
		    Position		    [800, 460, 935, 520]
		    FunctionName	    "stm32f0_uart"
		    Parameters		    "conf,inputporttype,inputportwidth,outputporttype,outputportwidth,asciiheader,optionstring,heade"
		    "rstring,terminatorstring,asciidatatypestring,sampletime,blockid"
		    EnableBusSupport	    off
		    MaskType		    "stm32f0_uart"
		    MaskDescription	    "UART Module\n - Select module corresponding to \"UART Setup\" block.\nTransfer\n - Blocking"
		    ": after write DMA buffer, the block wait until buffer empty.\n - Non-Blocking: the block will not wait for buffe"
		    "r empty.\nPacket mode:\n - Ascii: sending data is ascii, Ascii format + End of packet.\n - Binary: sending data "
		    "is binary format, Header + Data + Terminator\n - String Buffer: Volatile Data Storage variable name as sending d"
		    "ata. \nAscii format:\n - %U, %I, %D, %O, %X, %u, %i, %d, %o, %x: Uint32\n - %E, %G, %F, %e, %g, %f: Single\n - %"
		    "C, %c: Int8\n - %S, %s: (char *), this port is output of Volatile Data Storage Read block, which data type is st"
		    "ring."
		    MaskHelp		    "web(fullfile(waijungdocroot,'stm32f0_uart_tx.htm'), '-browser')"
		    MaskPromptString	    "Configuration|UART Module|Baud rate (bps)|Data bits|Parity|Stop bit|Tx pin|Rx pin|Hardware"
		    " flow control|HW Flow control, CTS Pin|HW Flow control, RTS Pin|Advance options|Rx buffer size (bytes)|Tx buffer"
		    " size (bytes)|Transfer|Packet mode|Binary header (example: '7E 7E')|Binary terminator (example: '03 03')|Number "
		    "of data port, type DOUBLE|Number of data port, type SINGLE|Number of data port, type INT8|Number of data port, t"
		    "ype UINT8|Number of data port, type INT16|Number of data port, type UINT16|Number of data port, type INT32|Numbe"
		    "r of data port, type UINT32|Ascii format|End of packet|End of packet|Buffer|Var name|Ascii header (printf format"
		    ")|Sample time (sec)|Enable custom port labels (Ex. In1, In2, In3)|Custom input port labels (Ex. In1, In2, In3)|C"
		    "ustom output port labels (Ex. Out1, Out2, Out3)|Port Pin String|Block ID|Input Port Type|Input Port Width|Input "
		    "Port Label|Output Port Type|Output Port Width|Output port label|Compatibility (Reserved for future use)|String(s"
		    ") to be passed to TLC||||Last module selected"
		    MaskStyleString	    "popup(Setup|Tx|Rx),popup(1|2|3|4),edit,popup(8),popup(No|Odd|Even),popup(0.5|1|1.5|2),popup"
		    "(Not used|A9|B6),popup(Not used|A10|B7),popup(None|RTS|CTS|RTS/CTS),popup(Not used|A11),popup(Not used|A12),chec"
		    "kbox,popup(16|32|64|128|256|512),popup(16|32|64|128|256|512),popup(Blocking|Non-Blocking),popup(Ascii|Binary|Str"
		    "ing Buffer),edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,popup(CR (0x0D - \"\\r\")|LF (0x0A - \"\\n\")"
		    "|CRLF (0x0D 0x0A - \"\\r\\n\")),popup(CR (0x0D - \"\\r\")|LF (0x0A - \"\\n\")|CRLF (0x0D 0x0A - \"\\r\\n\")|None"
		    "),popup(<empty>),edit,edit,edit,checkbox,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,e"
		    "dit,edit"
		    MaskTunableValueString  "off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off"
		    ",off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off"
		    MaskCallbackString	    "stm32f0_uart_callback('conf');|stm32f0_uart_callback('uartmodule');|||||||stm32f0_uart_c"
		    "allback('flowcontrol');|||stm32f0_uart_callback('advanceoptions');|||stm32f0_uart_callback('conf');|stm32f0_uart"
		    "_callback('conf');|stm32f0_uart_callback('binheader');|stm32f0_uart_callback('binterminator');|||||||||stm32f0_u"
		    "art_callback('asciiformat');|||stm32f0_uart_callback('storagename');|||stm32f0_uart_callback('sampletime');|stm3"
		    "2f0_uart_callback('enablecustomportlabel');|stm32f0_uart_callback('conf');|stm32f0_uart_callback('conf');||stm32"
		    "f0_uart_callback('blockid');||||||||||||"
		    MaskEnableString	    "on,on,on,on,on,on,on,on,on,off,off,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,o"
		    "n,on,on,on,on,on,on,on,off,on,on,on,on,on,on,on,on,on,on,on,on"
		    MaskVisibilityString    "off,on,off,off,off,off,off,off,off,off,off,off,off,off,on,on,off,off,off,off,off,off,of"
		    "f,off,off,off,on,off,on,off,off,off,on,on,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off"
		    MaskToolTipString	    "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
		    ",on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
		    MaskVarAliasString	    ",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,"
		    MaskVariables	    "conf=&1;uartmodule=&2;baudrate=@3;databits=@4;parity=&5;stopbit=&6;remaptxpin=&7;remaprxpin=&"
		    "8;flowcontrol=&9;remapctspin=&10;remaprtspin=&11;advanceoptions=@12;rxbuffersize=@13;txbuffersize=@14;transfer=&"
		    "15;packetmode=&16;binheader=&17;binterminator=&18;porttype_double=@19;porttype_single=@20;porttype_int8=@21;port"
		    "type_uint8=@22;porttype_int16=@23;porttype_uint16=@24;porttype_int32=@25;porttype_uint32=@26;asciiformat=@27;rx_"
		    "asciiterminator=&28;tx_asciiterminator=&29;storagename=&30;varname=&31;asciiheader=&32;sampletime=@33;enablecust"
		    "omportlabel=@34;cinputportlabel=&35;coutputportlabel=&36;portpinstr=&37;blockid=&38;inputporttype=@39;inputportw"
		    "idth=@40;inputportlabel=&41;outputporttype=@42;outputportwidth=@43;outputportlabel=&44;compat=&45;optionstring=&"
		    "46;headerstring=&47;terminatorstring=&48;asciidatatypestring=&49;lastmodule=&50;"
		    MaskInitialization	    "stm32f0_uart_callback('init');"
		    MaskDisplay		    "text(0.95, 0.5, 'Module: USART1_Tx\\nPacket: Ascii\\nTransfer: Non-Blocking\\nTs (sec): 0.01',"
		    "'ver','middle','hor','right'); port_label('input', 1,'%X'); port_label('input', 2,'%u'); port_label('input', 3,'"
		    "%u'); "
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "normalized"
		    MaskValueString	    "Tx|1|115200|8|No|1|A9|A10|None|Not used|Not used|off|64|64|Non-Blocking|Ascii|'7E 7E'|'03 0"
		    "3'|0|0|0|0|0|0|0|2|'Program6: 0x%X, sta=%u,%u'|CR (0x0D - \"\\r\")|CRLF (0x0D 0x0A - \"\\r\\n\")|<empty>||Progra"
		    "m6: 0x%X, sta=%u,%u\\r\\n|inf|off|de|fff,ff,sdfsd|0|CCPHandlerCommandProcessingPROGRAMPROGRAM_6PROGRAMPROGRAM_6H"
		    "andlerFlashProgram6UARTTx|[ -1 -1 -1]|[]|{ '%X' '%u' '%u'}|[]|[]|{}|0|[\"1\", \"1\", \"A\", \"9\", \"1\", \"A\","
		    " \"10\", \"0\", \"*\", \"*\", \"0\", \"*\", \"*\", \"1\", \"1\", \"\", \"\", \"115200\", \"8\", \"No\", \"1\", \""
		    "None\", \"3\", \"2\", \"64\", \"64\", \"Ascii\", \"Non-Blocking\", \"\"]|[]|[\"13\",\"10\"]|[\"uint32_t\",\"uint"
		    "32_t\",\"uint32_t\"]|1"
		    MaskTabNameString	    ",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Success"
		    Position		    [885, 238, 915, 252]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Line {
		    SrcBlock		    "Offset"
		    SrcPort		    1
		    Points		    [225, 0; 0, 55]
		    Branch {
		    DstBlock		    "FLASH Write"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 105]
		    Branch {
		    DstBlock		    "Add"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 155]
		    DstBlock		    "UART Tx"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Data(6)"
		    SrcPort		    1
		    DstBlock		    "Demux2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux2"
		    SrcPort		    1
		    DstBlock		    "Subsystem"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux2"
		    SrcPort		    2
		    DstBlock		    "Subsystem"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Subsystem"
		    SrcPort		    1
		    DstBlock		    "FLASH Write"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Demux2"
		    SrcPort		    3
		    Points		    [35, 0; 0, 70]
		    DstBlock		    "Subsystem1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux2"
		    SrcPort		    4
		    Points		    [25, 0; 0, 70]
		    DstBlock		    "Subsystem1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Demux2"
		    SrcPort		    5
		    Points		    [15, 0; 0, 70]
		    DstBlock		    "Subsystem1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Demux2"
		    SrcPort		    6
		    Points		    [5, 0; 0, 70]
		    DstBlock		    "Subsystem1"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Subsystem1"
		    SrcPort		    1
		    DstBlock		    "FLASH Write1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Add"
		    SrcPort		    1
		    DstBlock		    "FLASH Write1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Add"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "FLASH Write"
		    SrcPort		    1
		    DstBlock		    "FLASH_COMPLETE"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "FLASH Write1"
		    SrcPort		    1
		    DstBlock		    "FLASH_COMPLETE1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "FLASH_COMPLETE"
		    SrcPort		    1
		    Points		    [50, 0]
		    Branch {
		    DstBlock		    "Logical\nOperator"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 255]
		    DstBlock		    "UART Tx"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "FLASH_COMPLETE1"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    Points		    [0, -100]
		    DstBlock		    "Logical\nOperator"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 160]
		    DstBlock		    "UART Tx"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Logical\nOperator"
		    SrcPort		    1
		    DstBlock		    "Success"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "Logical\nOperator1"
		    Ports		    [2, 1]
		    Position		    [255, 160, 285, 195]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    LogicDataType	    "fixdt(0, 8)"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "Logical\nOperator10"
		    Ports		    [2, 1]
		    Position		    [545, 411, 575, 444]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    LogicDataType	    "fixdt(0, 8)"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "Logical\nOperator11"
		    Ports		    [2, 1]
		    Position		    [545, 526, 575, 559]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    LogicDataType	    "fixdt(0, 8)"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "Logical\nOperator12"
		    Ports		    [2, 1]
		    Position		    [545, 636, 575, 669]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    LogicDataType	    "fixdt(0, 8)"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "Logical\nOperator2"
		    Ports		    [3, 1]
		    Position		    [390, 293, 420, 327]
		    ShowName		    off
		    Inputs		    "3"
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    LogicDataType	    "fixdt(0, 8)"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "Logical\nOperator3"
		    Ports		    [3, 1]
		    Position		    [390, 403, 420, 437]
		    ShowName		    off
		    Inputs		    "3"
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    LogicDataType	    "fixdt(0, 8)"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "Logical\nOperator4"
		    Ports		    [2, 1]
		    Position		    [545, 301, 575, 334]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    LogicDataType	    "fixdt(0, 8)"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "Logical\nOperator5"
		    Ports		    [4, 1]
		    Position		    [665, 318, 695, 352]
		    Operator		    "OR"
		    Inputs		    "4"
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    LogicDataType	    "fixdt(0, 8)"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "Logical\nOperator7"
		    Ports		    [3, 1]
		    Position		    [390, 518, 420, 552]
		    ShowName		    off
		    Inputs		    "3"
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    LogicDataType	    "fixdt(0, 8)"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "Logical\nOperator9"
		    Ports		    [3, 1]
		    Position		    [395, 628, 425, 662]
		    ShowName		    off
		    Inputs		    "3"
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    LogicDataType	    "fixdt(0, 8)"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "MEM_EEPROM"
		    Ports		    [1, 1]
		    Position		    [255, 520, 285, 550]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    const		    "4"
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "MEM_FLASH"
		    Ports		    [1, 1]
		    Position		    [255, 230, 285, 260]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    const		    "3"
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Mux
		    Name		    "Mux"
		    Ports		    [8, 1]
		    Position		    [1010, 84, 1015, 236]
		    ShowName		    off
		    Inputs		    "8"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "PROGRAM"
		    Ports		    [1, 1]
		    Position		    [255, 305, 285, 335]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    const		    "24"
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "PROGRAM_6"
		    Ports		    [1, 1]
		    Position		    [255, 415, 285, 445]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    const		    "34"
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Subsystem1"
		    Ports		    [1, 4]
		    Position		    [885, 161, 955, 239]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "Subsystem1"
		    Location		    [922, 583, 1506, 980]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [25, 38, 55, 52]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Bitwise\nOperator1"
		    Ports		    [1, 1]
		    Position		    [275, 101, 315, 139]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
		    SourceType		    "Bitwise Operator"
		    logicop		    "AND"
		    UseBitMask		    on
		    NumInputPorts	    "1"
		    BitMask		    "255"
		    BitMaskRealWorld	    "Stored Integer"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Bitwise\nOperator2"
		    Ports		    [1, 1]
		    Position		    [275, 171, 315, 209]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
		    SourceType		    "Bitwise Operator"
		    logicop		    "AND"
		    UseBitMask		    on
		    NumInputPorts	    "1"
		    BitMask		    "255"
		    BitMaskRealWorld	    "Stored Integer"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Bitwise\nOperator3"
		    Ports		    [1, 1]
		    Position		    [275, 246, 315, 284]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
		    SourceType		    "Bitwise Operator"
		    logicop		    "AND"
		    UseBitMask		    on
		    NumInputPorts	    "1"
		    BitMask		    "255"
		    BitMaskRealWorld	    "Stored Integer"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Bitwise\nOperator4"
		    Ports		    [1, 1]
		    Position		    [275, 26, 315, 64]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
		    SourceType		    "Bitwise Operator"
		    logicop		    "AND"
		    UseBitMask		    on
		    NumInputPorts	    "1"
		    BitMask		    "255"
		    BitMaskRealWorld	    "Stored Integer"
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion"
		    Position		    [360, 28, 435, 62]
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion1"
		    Position		    [360, 103, 435, 137]
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion2"
		    Position		    [360, 173, 435, 207]
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion3"
		    Position		    [360, 248, 435, 282]
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift\nArithmetic"
		    Ports		    [1, 1]
		    Position		    [155, 100, 235, 140]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		    SourceType		    "Shift Arithmetic"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    nBitShiftRight	    "16"
		    nBinPtShiftRight	    "0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift\nArithmetic1"
		    Ports		    [1, 1]
		    Position		    [155, 170, 235, 210]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		    SourceType		    "Shift Arithmetic"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    nBitShiftRight	    "8"
		    nBinPtShiftRight	    "0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift\nArithmetic3"
		    Ports		    [1, 1]
		    Position		    [155, 25, 235, 65]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		    SourceType		    "Shift Arithmetic"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    nBitShiftRight	    "24"
		    nBinPtShiftRight	    "0"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [460, 38, 490, 52]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [460, 113, 490, 127]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out3"
		    Position		    [460, 183, 490, 197]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out4"
		    Position		    [460, 258, 490, 272]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Shift\nArithmetic"
		    SrcPort		    1
		    DstBlock		    "Bitwise\nOperator1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift\nArithmetic1"
		    SrcPort		    1
		    DstBlock		    "Bitwise\nOperator2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Bitwise\nOperator4"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Bitwise\nOperator1"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Bitwise\nOperator2"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Bitwise\nOperator3"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [70, 0]
		    Branch {
		    Points		    [0, 75]
		    Branch {
		    DstBlock		    "Shift\nArithmetic"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 70]
		    Branch {
		    DstBlock		    "Shift\nArithmetic1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 75]
		    DstBlock		    "Bitwise\nOperator3"
		    DstPort		    1
		    }
		    }
		    }
		    Branch {
		    DstBlock		    "Shift\nArithmetic3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion2"
		    SrcPort		    1
		    DstBlock		    "Out3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion3"
		    SrcPort		    1
		    DstBlock		    "Out4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift\nArithmetic3"
		    SrcPort		    1
		    DstBlock		    "Bitwise\nOperator4"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch"
		    Position		    [765, 185, 795, 215]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator2"
		    Position		    [155, 140, 175, 160]
		    ShowName		    off
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator3"
		    Position		    [155, 180, 175, 200]
		    ShowName		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [1080, 153, 1110, 167]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    InitialOutput	    "[0 0 0 0 0 0 0 0]"
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "CTR"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Unlock status"
		    SrcPort		    1
		    DstBlock		    "Demux1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux1"
		    SrcPort		    1
		    DstBlock		    "Terminator2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux1"
		    SrcPort		    3
		    DstBlock		    "Terminator3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "MTA"
		    SrcPort		    1
		    DstBlock		    "Demux2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Switch"
		    SrcPort		    1
		    Points		    [35, 0; 0, -90]
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Subsystem1"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "Subsystem1"
		    SrcPort		    2
		    DstBlock		    "Mux"
		    DstPort		    6
		    }
		    Line {
		    SrcBlock		    "Subsystem1"
		    SrcPort		    3
		    DstBlock		    "Mux"
		    DstPort		    7
		    }
		    Line {
		    SrcBlock		    "Subsystem1"
		    SrcPort		    4
		    DstBlock		    "Mux"
		    DstPort		    8
		    }
		    Line {
		    SrcBlock		    "Demux2"
		    SrcPort		    2
		    DstBlock		    "Data Type Conversion1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical\nOperator2"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "Flash Program"
		    DstPort		    enable
		    }
		    Branch {
		    DstBlock		    "Logical\nOperator4"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical\nOperator3"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "Flash Program 6"
		    DstPort		    enable
		    }
		    Branch {
		    DstBlock		    "Logical\nOperator10"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Demux2"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux1"
		    SrcPort		    2
		    DstBlock		    "Logical\nOperator1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "PROGRAM"
		    SrcPort		    1
		    Points		    [45, 0]
		    Branch {
		    DstBlock		    "Logical\nOperator2"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 225]
		    DstBlock		    "Logical\nOperator7"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "MEM_FLASH"
		    SrcPort		    1
		    Points		    [55, 0; 0, 65]
		    Branch {
		    DstBlock		    "Logical\nOperator2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical\nOperator3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical\nOperator1"
		    SrcPort		    1
		    Points		    [65, 0; 0, 120]
		    Branch {
		    DstBlock		    "Logical\nOperator2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 110]
		    Branch {
		    DstBlock		    "Logical\nOperator3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 115]
		    Branch {
		    DstBlock		    "Logical\nOperator7"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical\nOperator9"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "PROGRAM_6"
		    SrcPort		    1
		    Points		    [35, 0]
		    Branch {
		    DstBlock		    "Logical\nOperator3"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 225]
		    DstBlock		    "Logical\nOperator9"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Logical\nOperator7"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "EEPROM Program"
		    DstPort		    enable
		    }
		    Branch {
		    DstBlock		    "Logical\nOperator11"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "MEM_EEPROM"
		    SrcPort		    1
		    Points		    [55, 0]
		    Branch {
		    DstBlock		    "Logical\nOperator7"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical\nOperator9"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical\nOperator9"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "EEPROM Program 6"
		    DstPort		    enable
		    }
		    Branch {
		    DstBlock		    "Logical\nOperator12"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Data(6)"
		    SrcPort		    1
		    Points		    [295, 0]
		    Branch {
		    DstBlock		    "Flash Program"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 115]
		    Branch {
		    DstBlock		    "Flash Program 6"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 110]
		    Branch {
		    DstBlock		    "EEPROM Program"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "EEPROM Program 6"
		    DstPort		    2
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Demux2"
		    SrcPort		    3
		    Points		    [85, 0; 0, 85; 110, 0]
		    Branch {
		    DstBlock		    "Flash Program"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 110]
		    Branch {
		    DstBlock		    "Flash Program 6"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 115]
		    Branch {
		    DstBlock		    "EEPROM Program"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "EEPROM Program 6"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Demux2"
		    SrcPort		    4
		    Points		    [750, 0]
		    DstBlock		    "Subsystem1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "CMD"
		    SrcPort		    1
		    Points		    [155, 0]
		    Branch {
		    DstBlock		    "PROGRAM"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "PROGRAM_6"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Flash Program"
		    SrcPort		    1
		    Points		    [15, 0; 0, -35]
		    DstBlock		    "Logical\nOperator4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Flash Program 6"
		    SrcPort		    1
		    Points		    [15, 0; 0, -40]
		    DstBlock		    "Logical\nOperator10"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "EEPROM Program"
		    SrcPort		    1
		    Points		    [15, 0; 0, -35]
		    DstBlock		    "Logical\nOperator11"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "EEPROM Program 6"
		    SrcPort		    1
		    Points		    [10, 0; 0, -35]
		    DstBlock		    "Logical\nOperator12"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical\nOperator4"
		    SrcPort		    1
		    DstBlock		    "Logical\nOperator5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical\nOperator12"
		    SrcPort		    1
		    Points		    [35, 0; 0, -305]
		    DstBlock		    "Logical\nOperator5"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Logical\nOperator11"
		    SrcPort		    1
		    Points		    [25, 0; 0, -205]
		    DstBlock		    "Logical\nOperator5"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Logical\nOperator10"
		    SrcPort		    1
		    Points		    [15, 0; 0, -100]
		    DstBlock		    "Logical\nOperator5"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical\nOperator5"
		    SrcPort		    1
		    Points		    [40, 0; 0, -135]
		    DstBlock		    "Switch"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Access Denied"
		    SrcPort		    1
		    DstBlock		    "Switch"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    DstBlock		    "Switch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion"
		    SrcPort		    1
		    Points		    [40, 0]
		    DstBlock		    "Logical\nOperator1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion1"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "MEM_FLASH"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 290]
		    DstBlock		    "MEM_EEPROM"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -95]
		    DstBlock		    "Mux"
		    DstPort		    4
		    }
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "PROGRAM_6"
		  Ports			  [1, 1]
		  Position		  [115, 85, 145, 115]
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		  SourceType		  "Compare To Constant"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  relop			  "=="
		  const			  "34"
		  LogicOutDataTypeMode	  "uint8"
		  ZeroCross		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Valid"
		  Position		  [460, 88, 490, 102]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Data (8)"
		  Position		  [390, 243, 420, 257]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "CMD"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    Points		    [0, -90; 0, 0]
		    Branch {
		    Points		    [0, -45]
		    DstBlock		    "PROGRAM"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "PROGRAM_6"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "PROGRAM/PROGRAM_6 Handler"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "CTR"
		  SrcPort		  1
		  DstBlock		  "PROGRAM/PROGRAM_6 Handler"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "PROGRAM/PROGRAM_6 Handler"
		  SrcPort		  1
		  DstBlock		  "Data (8)"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Data(6)"
		  SrcPort		  1
		  DstBlock		  "PROGRAM/PROGRAM_6 Handler"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Unlock status"
		  SrcPort		  1
		  DstBlock		  "PROGRAM/PROGRAM_6 Handler"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "PROGRAM_6"
		  SrcPort		  1
		  DstBlock		  "Logical\nOperator"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "PROGRAM"
		  SrcPort		  1
		  Points		  [10, 0; 0, 30]
		  DstBlock		  "Logical\nOperator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical\nOperator"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    DstBlock		    "PROGRAM/PROGRAM_6 Handler"
		    DstPort		    enable
		  }
		  Branch {
		    DstBlock		    "Data Type Conversion"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "MTA"
		  SrcPort		  1
		  DstBlock		  "PROGRAM/PROGRAM_6 Handler"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Data Type Conversion"
		  SrcPort		  1
		  DstBlock		  "Valid"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "SET_MTA"
	      Ports		      [3, 2]
	      Position		      [205, 324, 310, 366]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"SET_MTA"
		Location		[573, 643, 1474, 1033]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "CMD"
		  Position		  [25, 33, 55, 47]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "CTR"
		  Position		  [25, 93, 55, 107]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "MTA"
		  Position		  [25, 123, 55, 137]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "SET_MTA"
		  Ports			  [1, 1]
		  Position		  [80, 25, 110, 55]
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		  SourceType		  "Compare To Constant"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  relop			  "=="
		  const			  "2"
		  LogicOutDataTypeMode	  "uint8"
		  ZeroCross		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "SET_MTA Handler"
		  Ports			  [2, 1, 1]
		  Position		  [135, 85, 235, 145]
		  TreatAsAtomicUnit	  on
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "SET_MTA Handler"
		    Location		    [554, 306, 1398, 694]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "CTR"
		    Position		    [45, 123, 75, 137]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "MTA"
		    Position		    [45, 208, 75, 222]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [30, 20, 50, 40]
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant"
		    Position		    [115, 75, 145, 105]
		    Value		    "255"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant1"
		    Position		    [190, 135, 220, 165]
		    Value		    "0"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    Demux
		    Name		    "Demux"
		    Ports		    [1, 4]
		    Position		    [115, 187, 120, 248]
		    ShowName		    off
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Mux
		    Name		    "Mux"
		    Ports		    [8, 1]
		    Position		    [565, 84, 570, 236]
		    ShowName		    off
		    Inputs		    "8"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Out of Range"
		    Position		    [355, 245, 425, 275]
		    Value		    "hex2dec('32')"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch"
		    Position		    [470, 180, 500, 210]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    Position		    [185, 200, 205, 220]
		    ShowName		    off
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator1"
		    Position		    [150, 215, 170, 235]
		    ShowName		    off
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator2"
		    Position		    [185, 225, 205, 245]
		    ShowName		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [600, 153, 630, 167]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    InitialOutput	    "[0 0 0 0 0 0 0 0]"
		    }
		    Line {
		    Labels		    [0, 0]
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [225, 0]
		    Branch {
		    Points		    [75, 0]
		    Branch {
		    Points		    [0, 20]
		    Branch {
		    Points		    [0, 20]
		    Branch {
		    Points		    [0, 20]
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Mux"
		    DstPort		    8
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    7
		    }
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    6
		    }
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    5
		    }
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    4
		    }
		    }
		    Branch {
		    Points		    [0, 35]
		    DstBlock		    "Switch"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "CTR"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Switch"
		    SrcPort		    1
		    Points		    [5, 0; 0, -85]
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Out of Range"
		    SrcPort		    1
		    Points		    [25, 0]
		    DstBlock		    "Switch"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "MTA"
		    SrcPort		    1
		    DstBlock		    "Demux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    1
		    DstBlock		    "Switch"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    2
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    3
		    DstBlock		    "Terminator1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    4
		    Points		    [45, 0]
		    DstBlock		    "Terminator2"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "Valid"
		  Position		  [355, 33, 385, 47]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Data (8)"
		  Position		  [355, 108, 385, 122]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "SET_MTA"
		  SrcPort		  1
		  Points		  [70, 0]
		  Branch {
		    DstBlock		    "SET_MTA Handler"
		    DstPort		    enable
		  }
		  Branch {
		    DstBlock		    "Valid"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "CMD"
		  SrcPort		  1
		  DstBlock		  "SET_MTA"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "CTR"
		  SrcPort		  1
		  DstBlock		  "SET_MTA Handler"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "SET_MTA Handler"
		  SrcPort		  1
		  DstBlock		  "Data (8)"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "MTA"
		  SrcPort		  1
		  DstBlock		  "SET_MTA Handler"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "SHORT_UP"
	      Ports		      [3, 2]
	      Position		      [205, 516, 310, 564]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"SHORT_UP"
		Location		[872, 309, 1515, 710]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "CMD"
		  Position		  [25, 43, 55, 57]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "CTR"
		  Position		  [25, 153, 55, 167]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Data(6)"
		  Position		  [25, 223, 55, 237]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "SHORT_UP"
		  Ports			  [1, 1]
		  Position		  [115, 35, 145, 65]
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		  SourceType		  "Compare To Constant"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  relop			  "=="
		  const			  "15"
		  LogicOutDataTypeMode	  "uint8"
		  ZeroCross		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "SHORT_UP Handler"
		  Ports			  [2, 1, 1]
		  Position		  [195, 123, 295, 267]
		  TreatAsAtomicUnit	  on
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "SHORT_UP Handler"
		    Location		    [428, 250, 1591, 760]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "CTR"
		    Position		    [840, 123, 870, 137]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Data(6)"
		    Position		    [35, 318, 65, 332]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [40, 20, 60, 40]
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Access Denied"
		    Position		    [460, 105, 530, 135]
		    Value		    "hex2dec('33')"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Add"
		    Ports		    [2, 1]
		    Position		    [260, 152, 290, 183]
		    InputSameDT		    off
		    OutDataTypeMode	    "Inherit via internal rule"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^-10"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant"
		    Position		    [910, 75, 940, 105]
		    Value		    "255"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant1"
		    Position		    [560, 65, 590, 95]
		    Value		    "0"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion"
		    Position		    [475, 353, 550, 387]
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Demux
		    Name		    "Demux"
		    Ports		    [1, 6]
		    Position		    [110, 269, 115, 376]
		    ShowName		    off
		    Outputs		    "6"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Demux
		    Name		    "Demux2"
		    Ports		    [1, 5]
		    Position		    [1000, 139, 1005, 241]
		    ShowName		    off
		    Outputs		    "5"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Interval Test1"
		    Ports		    [1, 1]
		    Position		    [495, 173, 530, 207]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Interval Test"
		    SourceType		    "Interval Test"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    IntervalClosedRight	    on
		    uplimit		    "5"
		    IntervalClosedLeft	    on
		    lowlimit		    "1"
		    LogicOutDataTypeMode    "boolean"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "Logical\nOperator1"
		    Ports		    [2, 1]
		    Position		    [560, 139, 590, 206]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    LogicDataType	    "fixdt(0, 8)"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Mux
		    Name		    "Mux"
		    Ports		    [8, 1]
		    Position		    [1055, 84, 1060, 236]
		    ShowName		    off
		    Inputs		    "8"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Out of Range"
		    Position		    [460, 35, 530, 65]
		    Value		    "hex2dec('33')"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Subsystem"
		    Ports		    [4, 1]
		    Position		    [185, 307, 225, 368]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "Subsystem"
		    Location		    [561, 613, 986, 931]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [25, 38, 55, 52]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    Position		    [25, 113, 55, 127]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In3"
		    Position		    [25, 198, 55, 212]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In4"
		    Position		    [25, 273, 55, 287]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Bitwise\nOperator"
		    Ports		    [4, 1]
		    Position		    [305, 41, 345, 79]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
		    SourceType		    "Bitwise Operator"
		    logicop		    "OR"
		    UseBitMask		    off
		    NumInputPorts	    "4"
		    BitMask		    "bin2dec('11011001')"
		    BitMaskRealWorld	    "Stored Integer"
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion1"
		    Position		    [80, 34, 135, 56]
		    OutDataTypeMode	    "uint32"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint32"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion2"
		    Position		    [80, 109, 135, 131]
		    OutDataTypeMode	    "uint32"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint32"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion3"
		    Position		    [80, 194, 135, 216]
		    OutDataTypeMode	    "uint32"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint32"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion4"
		    Position		    [80, 269, 135, 291]
		    OutDataTypeMode	    "uint32"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint32"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift\nArithmetic"
		    Ports		    [1, 1]
		    Position		    [170, 25, 250, 65]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		    SourceType		    "Shift Arithmetic"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    nBitShiftRight	    "-24"
		    nBinPtShiftRight	    "0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift\nArithmetic1"
		    Ports		    [1, 1]
		    Position		    [170, 100, 250, 140]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		    SourceType		    "Shift Arithmetic"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    nBitShiftRight	    "-16"
		    nBinPtShiftRight	    "0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift\nArithmetic2"
		    Ports		    [1, 1]
		    Position		    [170, 185, 250, 225]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		    SourceType		    "Shift Arithmetic"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    nBitShiftRight	    "-8"
		    nBinPtShiftRight	    "0"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [370, 53, 400, 67]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion1"
		    SrcPort		    1
		    DstBlock		    "Shift\nArithmetic"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion2"
		    SrcPort		    1
		    DstBlock		    "Shift\nArithmetic1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion3"
		    SrcPort		    1
		    DstBlock		    "Shift\nArithmetic2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift\nArithmetic"
		    SrcPort		    1
		    DstBlock		    "Bitwise\nOperator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion4"
		    SrcPort		    1
		    Points		    [150, 0]
		    DstBlock		    "Bitwise\nOperator"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Shift\nArithmetic2"
		    SrcPort		    1
		    Points		    [15, 0; 0, -140]
		    DstBlock		    "Bitwise\nOperator"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Shift\nArithmetic1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -65]
		    DstBlock		    "Bitwise\nOperator"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Bitwise\nOperator"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In3"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In4"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion4"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch1"
		    Position		    [910, 160, 940, 190]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch2"
		    Position		    [815, 200, 845, 230]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "UPLOAD"
		    Ports		    [3, 2, 1]
		    Position		    [585, 281, 675, 389]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "UPLOAD"
		    Location		    [496, 312, 1570, 965]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Mem Sector"
		    Position		    [90, 83, 120, 97]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Offset"
		    Position		    [90, 118, 120, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Size"
		    Position		    [130, 138, 160, 152]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [40, 20, 60, 40]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Constant"
		    Ports		    [1, 1]
		    Position		    [260, 75, 290, 105]
		    ShowName		    off
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    const		    "0"
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Constant1"
		    Ports		    [1, 1]
		    Position		    [260, 195, 290, 225]
		    ShowName		    off
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    const		    "1"
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Constant2"
		    Ports		    [1, 1]
		    Position		    [260, 310, 290, 340]
		    ShowName		    off
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    const		    "2"
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Constant3"
		    Ports		    [1, 1]
		    Position		    [260, 420, 290, 450]
		    ShowName		    off
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    const		    "3"
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Constant4"
		    Ports		    [1, 1]
		    Position		    [260, 540, 290, 570]
		    ShowName		    off
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    const		    "4"
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "MEM_EEPROM"
		    Ports		    [2, 2, 1]
		    Position		    [260, 579, 360, 621]
		    TreatAsAtomicUnit	    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "MEM_EEPROM"
		    Location		    [358, 232, 1456, 969]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Offset"
		    Position		    [145, 193, 175, 207]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Size"
		    Position		    [145, 153, 175, 167]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [235, 20, 255, 40]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Constant"
		    Ports		    [1, 1]
		    Position		    [400, 145, 430, 175]
		    ShowName		    off
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    const		    "1"
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Constant1"
		    Ports		    [1, 1]
		    Position		    [400, 245, 430, 275]
		    ShowName		    off
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    const		    "2"
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Constant2"
		    Ports		    [1, 1]
		    Position		    [400, 340, 430, 370]
		    ShowName		    off
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    const		    "3"
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Constant3"
		    Ports		    [1, 1]
		    Position		    [400, 440, 430, 470]
		    ShowName		    off
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    const		    "4"
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Constant4"
		    Ports		    [1, 1]
		    Position		    [400, 545, 430, 575]
		    ShowName		    off
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    const		    "5"
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Ground
		    Name		    "Ground"
		    Position		    [635, 625, 655, 645]
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "Logical\nOperator"
		    Ports		    [2, 1]
		    Position		    [550, 152, 580, 183]
		    ShowName		    off
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    LogicDataType	    "fixdt(0, 8)"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "Logical\nOperator1"
		    Ports		    [2, 1]
		    Position		    [550, 252, 580, 283]
		    ShowName		    off
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    LogicDataType	    "fixdt(0, 8)"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "Logical\nOperator2"
		    Ports		    [2, 1]
		    Position		    [550, 347, 580, 378]
		    ShowName		    off
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    LogicDataType	    "fixdt(0, 8)"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "Logical\nOperator3"
		    Ports		    [2, 1]
		    Position		    [550, 447, 580, 478]
		    ShowName		    off
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    LogicDataType	    "fixdt(0, 8)"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "Logical\nOperator4"
		    Ports		    [2, 1]
		    Position		    [550, 552, 580, 583]
		    ShowName		    off
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    LogicDataType	    "fixdt(0, 8)"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "Logical\nOperator5"
		    Ports		    [5, 1]
		    Position		    [690, 98, 720, 162]
		    ShowName		    off
		    Operator		    "OR"
		    Inputs		    "5"
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    LogicDataType	    "fixdt(0, 8)"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Subsystem"
		    Ports		    [1, 2, 1]
		    Position		    [400, 180, 490, 220]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "Subsystem"
		    Location		    [423, 399, 1283, 637]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [25, 103, 55, 117]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [20, 15, 40, 35]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Zero"
		    Ports		    [1, 1]
		    Position		    [420, 40, 450, 70]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
		    SourceType		    "Compare To Zero"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant"
		    Position		    [420, 125, 450, 155]
		    Value		    "0"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant1"
		    Position		    [75, 40, 160, 70]
		    Value		    "hex2dec('A0')"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion"
		    Position		    [80, 93, 155, 127]
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Mux
		    Name		    "Mux"
		    Ports		    [5, 1]
		    Position		    [510, 106, 515, 174]
		    ShowName		    off
		    Inputs		    "5"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Soft I2C Master Read/Write"
		    Ports		    [2, 2]
		    Position		    [205, 28, 370, 137]
		    SourceBlock		    "waijung_soft_i2c_lib/Soft I2C Master Read//Write"
		    SourceType		    "waijung_soft_i2c"
		    conf		    "ReadWrite"
		    targetname		    "stm32f0"
		    module		    "1"
		    transfer		    "Blocking"
		    clk			    "100"
		    timeout		    "25"
		    sdapins		    "{'A4','A6'}"
		    sclpins		    "'A5'"
		    writecount		    "1"
		    readcount		    "1"
		    waittime		    "0"
		    forcestop		    off
		    portpinstr		    "0"
		    sampletime		    "inf"
		    blockid		    "CCPHandlerCommandProcessingSHORT_UPSHORT_UPHandlerUPLOADMEM_EEPROMSubsystemSoftI2CMasterReadWrite"
		    inputporttype	    "[3 3]"
		    inputportwidth	    "[]"
		    inputportlabel	    "{'SlvAddr' 'Wr0 (uint8)'}"
		    outputporttype	    "[3 3 ]"
		    outputportwidth	    "[1 1]"
		    outputportlabel	    "{'Status' 'Rd0 (uint8)'}"
		    compat		    "0"
		    optionstring	    "[\"1\",\"1\",\"1\",\"0\",\"off\",\"1\"]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Valid"
		    Position		    [605, 48, 635, 62]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out"
		    Position		    [605, 133, 635, 147]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    InitialOutput	    "[0 0 0 0 0]"
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    DstBlock		    "Soft I2C Master Read/Write"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion"
		    SrcPort		    1
		    DstBlock		    "Soft I2C Master Read/Write"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Soft I2C Master Read/Write"
		    SrcPort		    1
		    DstBlock		    "Compare\nTo Zero"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Zero"
		    SrcPort		    1
		    DstBlock		    "Valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Soft I2C Master Read/Write"
		    SrcPort		    2
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "Out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, -15]
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 15]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [0, 15]
		    DstBlock		    "Mux"
		    DstPort		    5
		    }
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Subsystem1"
		    Ports		    [1, 2, 1]
		    Position		    [400, 280, 490, 320]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "Subsystem1"
		    Location		    [423, 399, 1176, 610]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [25, 103, 55, 117]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [20, 15, 40, 35]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Zero"
		    Ports		    [1, 1]
		    Position		    [535, 35, 565, 65]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
		    SourceType		    "Compare To Zero"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant"
		    Position		    [425, 115, 455, 145]
		    Value		    "0"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant1"
		    Position		    [75, 40, 160, 70]
		    Value		    "hex2dec('A0')"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion"
		    Position		    [80, 93, 155, 127]
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Mux
		    Name		    "Mux"
		    Ports		    [5, 1]
		    Position		    [510, 81, 515, 149]
		    ShowName		    off
		    Inputs		    "5"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Soft I2C Master Read/Write"
		    Ports		    [2, 3]
		    Position		    [205, 30, 370, 140]
		    SourceBlock		    "waijung_soft_i2c_lib/Soft I2C Master Read//Write"
		    SourceType		    "waijung_soft_i2c"
		    conf		    "ReadWrite"
		    targetname		    "stm32f0"
		    module		    "1"
		    transfer		    "Blocking"
		    clk			    "100"
		    timeout		    "25"
		    sdapins		    "{'A4','A6'}"
		    sclpins		    "'A5'"
		    writecount		    "1"
		    readcount		    "2"
		    waittime		    "0"
		    forcestop		    off
		    portpinstr		    "0"
		    sampletime		    "inf"
		    blockid		    "CCPHandlerCommandProcessingSHORT_UPSHORT_UPHandlerUPLOADMEM_EEPROMSubsystem1SoftI2CMasterReadWrite"
		    inputporttype	    "[3 3]"
		    inputportwidth	    "[]"
		    inputportlabel	    "{'SlvAddr' 'Wr0 (uint8)'}"
		    outputporttype	    "[3 3 3  ]"
		    outputportwidth	    "[1 1 1]"
		    outputportlabel	    "{'Status' 'Rd0 (uint8)' 'Rd1 (uint8)'}"
		    compat		    "0"
		    optionstring	    "[\"1\",\"1\",\"2\",\"0\",\"off\",\"1\"]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Valid"
		    Position		    [605, 43, 635, 57]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out"
		    Position		    [605, 108, 635, 122]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    InitialOutput	    "[0 0 0 0 0]"
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "Out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Soft I2C Master Read/Write"
		    SrcPort		    2
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Zero"
		    SrcPort		    1
		    DstBlock		    "Valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Soft I2C Master Read/Write"
		    SrcPort		    1
		    DstBlock		    "Compare\nTo Zero"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion"
		    SrcPort		    1
		    DstBlock		    "Soft I2C Master Read/Write"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    DstBlock		    "Soft I2C Master Read/Write"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Soft I2C Master Read/Write"
		    SrcPort		    3
		    Points		    [40, 0; 0, -20]
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [0, -15]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 15]
		    DstBlock		    "Mux"
		    DstPort		    5
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Subsystem2"
		    Ports		    [1, 2, 1]
		    Position		    [400, 380, 490, 420]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "Subsystem2"
		    Location		    [423, 399, 1176, 610]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 108, 50, 122]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [20, 15, 40, 35]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Zero"
		    Ports		    [1, 1]
		    Position		    [535, 35, 565, 65]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
		    SourceType		    "Compare To Zero"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant"
		    Position		    [395, 135, 425, 165]
		    Value		    "0"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant1"
		    Position		    [75, 45, 160, 75]
		    Value		    "hex2dec('A0')"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion"
		    Position		    [80, 98, 155, 132]
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Mux
		    Name		    "Mux"
		    Ports		    [5, 1]
		    Position		    [470, 62, 475, 188]
		    ShowName		    off
		    Inputs		    "5"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Soft I2C Master Read/Write"
		    Ports		    [2, 4]
		    Position		    [205, 32, 370, 143]
		    SourceBlock		    "waijung_soft_i2c_lib/Soft I2C Master Read//Write"
		    SourceType		    "waijung_soft_i2c"
		    conf		    "ReadWrite"
		    targetname		    "stm32f0"
		    module		    "1"
		    transfer		    "Blocking"
		    clk			    "100"
		    timeout		    "25"
		    sdapins		    "{'A4','A6'}"
		    sclpins		    "'A5'"
		    writecount		    "1"
		    readcount		    "3"
		    waittime		    "0"
		    forcestop		    off
		    portpinstr		    "0"
		    sampletime		    "inf"
		    blockid		    "CCPHandlerCommandProcessingSHORT_UPSHORT_UPHandlerUPLOADMEM_EEPROMSubsystem2SoftI2CMasterReadWrite"
		    inputporttype	    "[3 3]"
		    inputportwidth	    "[]"
		    inputportlabel	    "{'SlvAddr' 'Wr0 (uint8)'}"
		    outputporttype	    "[3 3 3 3   ]"
		    outputportwidth	    "[1 1 1 1]"
		    outputportlabel	    "{'Status' 'Rd0 (uint8)' 'Rd1 (uint8)' 'Rd2 (uint8)'}"
		    compat		    "0"
		    optionstring	    "[\"1\",\"1\",\"3\",\"0\",\"off\",\"1\"]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Valid"
		    Position		    [605, 43, 635, 57]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out"
		    Position		    [605, 118, 635, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    InitialOutput	    "[0 0 0 0 0]"
		    }
		    Line {
		    SrcBlock		    "Soft I2C Master Read/Write"
		    SrcPort		    3
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    DstBlock		    "Soft I2C Master Read/Write"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion"
		    SrcPort		    1
		    DstBlock		    "Soft I2C Master Read/Write"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Soft I2C Master Read/Write"
		    SrcPort		    1
		    DstBlock		    "Compare\nTo Zero"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Zero"
		    SrcPort		    1
		    DstBlock		    "Valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Soft I2C Master Read/Write"
		    SrcPort		    2
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "Out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Soft I2C Master Read/Write"
		    SrcPort		    4
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Mux"
		    DstPort		    5
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Subsystem3"
		    Ports		    [1, 2, 1]
		    Position		    [400, 480, 490, 520]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "Subsystem3"
		    Location		    [423, 399, 1176, 697]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [15, 123, 45, 137]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [20, 15, 40, 35]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Zero"
		    Ports		    [1, 1]
		    Position		    [535, 35, 565, 65]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
		    SourceType		    "Compare To Zero"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant"
		    Position		    [395, 160, 425, 190]
		    Value		    "0"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant1"
		    Position		    [70, 55, 155, 85]
		    Value		    "hex2dec('A0')"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion"
		    Position		    [80, 113, 155, 147]
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Mux
		    Name		    "Mux"
		    Ports		    [5, 1]
		    Position		    [470, 62, 475, 188]
		    ShowName		    off
		    Inputs		    "5"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Soft I2C Master Read/Write"
		    Ports		    [2, 5]
		    Position		    [205, 38, 370, 162]
		    SourceBlock		    "waijung_soft_i2c_lib/Soft I2C Master Read//Write"
		    SourceType		    "waijung_soft_i2c"
		    conf		    "ReadWrite"
		    targetname		    "stm32f0"
		    module		    "1"
		    transfer		    "Blocking"
		    clk			    "100"
		    timeout		    "25"
		    sdapins		    "{'A4','A6'}"
		    sclpins		    "'A5'"
		    writecount		    "1"
		    readcount		    "4"
		    waittime		    "0"
		    forcestop		    off
		    portpinstr		    "0"
		    sampletime		    "inf"
		    blockid		    "CCPHandlerCommandProcessingSHORT_UPSHORT_UPHandlerUPLOADMEM_EEPROMSubsystem3SoftI2CMasterReadWrite"
		    inputporttype	    "[3 3]"
		    inputportwidth	    "[]"
		    inputportlabel	    "{'SlvAddr' 'Wr0 (uint8)'}"
		    outputporttype	    "[3 3 3 3 3    ]"
		    outputportwidth	    "[1 1 1 1 1]"
		    outputportlabel	    "{'Status' 'Rd0 (uint8)' 'Rd1 (uint8)' 'Rd2 (uint8)' 'Rd3 (uint8)'}"
		    compat		    "0"
		    optionstring	    "[\"1\",\"1\",\"4\",\"0\",\"off\",\"1\"]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Valid"
		    Position		    [605, 43, 635, 57]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out"
		    Position		    [605, 118, 635, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    InitialOutput	    "[0 0 0 0 0]"
		    }
		    Line {
		    SrcBlock		    "Soft I2C Master Read/Write"
		    SrcPort		    4
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "Out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Soft I2C Master Read/Write"
		    SrcPort		    2
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Zero"
		    SrcPort		    1
		    DstBlock		    "Valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Soft I2C Master Read/Write"
		    SrcPort		    1
		    DstBlock		    "Compare\nTo Zero"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion"
		    SrcPort		    1
		    DstBlock		    "Soft I2C Master Read/Write"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    DstBlock		    "Soft I2C Master Read/Write"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Soft I2C Master Read/Write"
		    SrcPort		    3
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "Soft I2C Master Read/Write"
		    SrcPort		    5
		    DstBlock		    "Mux"
		    DstPort		    4
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Subsystem4"
		    Ports		    [1, 2, 1]
		    Position		    [400, 585, 490, 625]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "Subsystem4"
		    Location		    [423, 399, 1176, 697]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [15, 143, 45, 157]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [20, 15, 40, 35]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Zero"
		    Ports		    [1, 1]
		    Position		    [535, 35, 565, 65]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
		    SourceType		    "Compare To Zero"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant1"
		    Position		    [70, 60, 155, 90]
		    Value		    "hex2dec('A0')"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion"
		    Position		    [75, 133, 150, 167]
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Mux
		    Name		    "Mux"
		    Ports		    [5, 1]
		    Position		    [470, 62, 475, 188]
		    ShowName		    off
		    Inputs		    "5"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Soft I2C Master Read/Write"
		    Ports		    [2, 6]
		    Position		    [200, 38, 365, 187]
		    SourceBlock		    "waijung_soft_i2c_lib/Soft I2C Master Read//Write"
		    SourceType		    "waijung_soft_i2c"
		    conf		    "ReadWrite"
		    targetname		    "stm32f0"
		    module		    "1"
		    transfer		    "Blocking"
		    clk			    "100"
		    timeout		    "25"
		    sdapins		    "{'A4','A6'}"
		    sclpins		    "'A5'"
		    writecount		    "1"
		    readcount		    "5"
		    waittime		    "0"
		    forcestop		    off
		    portpinstr		    "0"
		    sampletime		    "inf"
		    blockid		    "CCPHandlerCommandProcessingSHORT_UPSHORT_UPHandlerUPLOADMEM_EEPROMSubsystem4SoftI2CMasterReadWrite"
		    inputporttype	    "[3 3]"
		    inputportwidth	    "[]"
		    inputportlabel	    "{'SlvAddr' 'Wr0 (uint8)'}"
		    outputporttype	    "[3 3 3 3 3 3     ]"
		    outputportwidth	    "[1 1 1 1 1 1]"
		    outputportlabel	    "{'Status' 'Rd0 (uint8)' 'Rd1 (uint8)' 'Rd2 (uint8)' 'Rd3 (uint8)' 'Rd4 (uint8)'}"
		    compat		    "0"
		    optionstring	    "[\"1\",\"1\",\"5\",\"0\",\"off\",\"1\"]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Valid"
		    Position		    [605, 43, 635, 57]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out"
		    Position		    [605, 118, 635, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    InitialOutput	    "[0 0 0 0 0]"
		    }
		    Line {
		    SrcBlock		    "Soft I2C Master Read/Write"
		    SrcPort		    5
		    DstBlock		    "Mux"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Soft I2C Master Read/Write"
		    SrcPort		    6
		    DstBlock		    "Mux"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "Soft I2C Master Read/Write"
		    SrcPort		    3
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    DstBlock		    "Soft I2C Master Read/Write"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion"
		    SrcPort		    1
		    DstBlock		    "Soft I2C Master Read/Write"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Soft I2C Master Read/Write"
		    SrcPort		    1
		    DstBlock		    "Compare\nTo Zero"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Zero"
		    SrcPort		    1
		    DstBlock		    "Valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Soft I2C Master Read/Write"
		    SrcPort		    2
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "Out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Soft I2C Master Read/Write"
		    SrcPort		    4
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch"
		    Position		    [960, 155, 990, 185]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch1"
		    Position		    [905, 255, 935, 285]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch2"
		    Position		    [825, 350, 855, 380]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch3"
		    Position		    [765, 450, 795, 480]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch4"
		    Position		    [690, 555, 720, 585]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Valid"
		    Position		    [1035, 123, 1065, 137]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [1035, 163, 1065, 177]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Line {
		    SrcBlock		    "Offset"
		    SrcPort		    1
		    Points		    [175, 0]
		    Branch {
		    DstBlock		    "Subsystem"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 100]
		    Branch {
		    DstBlock		    "Subsystem1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 100]
		    Branch {
		    DstBlock		    "Subsystem2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 100]
		    Branch {
		    DstBlock		    "Subsystem3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 105]
		    DstBlock		    "Subsystem4"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Constant"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    DstBlock		    "Subsystem"
		    DstPort		    enable
		    }
		    Branch {
		    DstBlock		    "Logical\nOperator"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Size"
		    SrcPort		    1
		    Points		    [185, 0]
		    Branch {
		    DstBlock		    "Compare\nTo Constant"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 100]
		    Branch {
		    DstBlock		    "Compare\nTo Constant1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 95]
		    Branch {
		    DstBlock		    "Compare\nTo Constant2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 100]
		    Branch {
		    DstBlock		    "Compare\nTo Constant3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 105]
		    DstBlock		    "Compare\nTo Constant4"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Constant1"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    DstBlock		    "Subsystem1"
		    DstPort		    enable
		    }
		    Branch {
		    DstBlock		    "Logical\nOperator1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Constant2"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    DstBlock		    "Subsystem2"
		    DstPort		    enable
		    }
		    Branch {
		    DstBlock		    "Logical\nOperator2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Constant3"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    DstBlock		    "Subsystem3"
		    DstPort		    enable
		    }
		    Branch {
		    DstBlock		    "Logical\nOperator3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Constant4"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    DstBlock		    "Subsystem4"
		    DstPort		    enable
		    }
		    Branch {
		    DstBlock		    "Logical\nOperator4"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Subsystem"
		    SrcPort		    1
		    Points		    [40, 0]
		    DstBlock		    "Logical\nOperator"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Subsystem1"
		    SrcPort		    1
		    Points		    [20, 0; 0, -15]
		    DstBlock		    "Logical\nOperator1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Subsystem2"
		    SrcPort		    1
		    Points		    [20, 0; 0, -20]
		    DstBlock		    "Logical\nOperator2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Subsystem3"
		    SrcPort		    1
		    Points		    [20, 0; 0, -20]
		    DstBlock		    "Logical\nOperator3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Subsystem4"
		    SrcPort		    1
		    Points		    [20, 0; 0, -20]
		    DstBlock		    "Logical\nOperator4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical\nOperator5"
		    SrcPort		    1
		    DstBlock		    "Valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical\nOperator"
		    SrcPort		    1
		    Points		    [35, 0]
		    Branch {
		    Points		    [0, -60]
		    DstBlock		    "Logical\nOperator5"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Switch"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical\nOperator4"
		    SrcPort		    1
		    Points		    [75, 0]
		    Branch {
		    Points		    [0, -420]
		    DstBlock		    "Logical\nOperator5"
		    DstPort		    5
		    }
		    Branch {
		    DstBlock		    "Switch4"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical\nOperator3"
		    SrcPort		    1
		    Points		    [65, 0]
		    Branch {
		    Points		    [0, -325]
		    DstBlock		    "Logical\nOperator5"
		    DstPort		    4
		    }
		    Branch {
		    DstBlock		    "Switch3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical\nOperator2"
		    SrcPort		    1
		    Points		    [55, 0]
		    Branch {
		    Points		    [0, -235]
		    DstBlock		    "Logical\nOperator5"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Switch2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical\nOperator1"
		    SrcPort		    1
		    Points		    [45, 0]
		    Branch {
		    Points		    [0, -150]
		    DstBlock		    "Logical\nOperator5"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Switch1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Subsystem"
		    SrcPort		    2
		    Points		    [325, 0; 0, -50]
		    DstBlock		    "Switch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Subsystem1"
		    SrcPort		    2
		    Points		    [325, 0; 0, -50]
		    DstBlock		    "Switch1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Switch1"
		    SrcPort		    1
		    Points		    [0, -90]
		    DstBlock		    "Switch"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Subsystem2"
		    SrcPort		    2
		    Points		    [275, 0; 0, -55]
		    DstBlock		    "Switch2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Switch2"
		    SrcPort		    1
		    Points		    [25, 0; 0, -85]
		    DstBlock		    "Switch1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Switch"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Subsystem3"
		    SrcPort		    2
		    Points		    [205, 0; 0, -55]
		    DstBlock		    "Switch3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Switch3"
		    SrcPort		    1
		    Points		    [5, 0; 0, -90]
		    DstBlock		    "Switch2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Switch4"
		    SrcPort		    1
		    Points		    [10, 0; 0, -95]
		    DstBlock		    "Switch3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Subsystem4"
		    SrcPort		    2
		    Points		    [175, 0; 0, -55]
		    DstBlock		    "Switch4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Ground"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Switch4"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "MEM_FLASH"
		    Ports		    [2, 2, 1]
		    Position		    [260, 464, 360, 506]
		    TreatAsAtomicUnit	    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "MEM_FLASH"
		    Location		    [440, 314, 1437, 924]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Offset"
		    Position		    [230, 243, 260, 257]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Size"
		    Position		    [85, 193, 115, 207]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [235, 20, 255, 40]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Constant"
		    Ports		    [1, 1]
		    Position		    [430, 185, 460, 215]
		    ShowName		    off
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    const		    "2"
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Constant1"
		    Ports		    [1, 1]
		    Position		    [430, 310, 460, 340]
		    ShowName		    off
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    const		    "4"
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "Logical\nOperator"
		    Ports		    [2, 1]
		    Position		    [725, 192, 755, 223]
		    Operator		    "OR"
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    LogicDataType	    "fixdt(0, 8)"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Read Flash 2 Byte"
		    Ports		    [1, 1, 1]
		    Position		    [430, 229, 530, 271]
		    TreatAsAtomicUnit	    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "Read Flash 2 Byte"
		    Location		    [421, 301, 1312, 716]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Offset"
		    Position		    [55, 203, 85, 217]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [235, 20, 255, 40]
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant"
		    Position		    [575, 235, 605, 265]
		    Value		    "0"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion"
		    Position		    [545, 196, 605, 224]
		    ShowName		    off
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion1"
		    Position		    [545, 156, 605, 184]
		    ShowName		    off
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "FLASH Read"
		    Ports		    [1, 1]
		    Position		    [185, 167, 350, 253]
		    SourceBlock		    "stm32f0_flash_lib/FLASH Read"
		    SourceType		    "stm32f0_flash"
		    conf		    "Read"
		    startaddress	    "0x8011000"
		    pagesize		    "2k"
		    datatype		    "uint16"
		    enablestatus	    off
		    sampletime		    "inf"
		    filename		    "'ccp_slave_demo.flash'"
		    enablecustomportlabel   off
		    cinputportlabel	    "0"
		    portpinstr		    "0"
		    blockid		    "CCPHandlerCommandProcessingSHORT_UPSHORT_UPHandlerUPLOADMEM_FLASHReadFlash2ByteFLASHRead"
		    inputporttype	    "[7]"
		    inputportwidth	    "[]"
		    inputportlabel	    "{'Offset'}"
		    outputporttype	    "[5]"
		    outputportwidth	    "[]"
		    outputportlabel	    "{'Data'}"
		    compat		    "0"
		    optionstring	    "[\"8011000\",\"0\"]"
		    }
		    Block {
		    BlockType		    Mux
		    Name		    "Mux"
		    Ports		    [5, 1]
		    Position		    [650, 184, 655, 276]
		    ShowName		    off
		    Inputs		    "5"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift\nArithmetic"
		    Ports		    [1, 1]
		    Position		    [410, 190, 490, 230]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		    SourceType		    "Shift Arithmetic"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    nBitShiftRight	    "8"
		    nBinPtShiftRight	    "0"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [790, 223, 820, 237]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift\nArithmetic"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "FLASH Read"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    DstBlock		    "Shift\nArithmetic"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -40]
		    DstBlock		    "Data Type Conversion1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Offset"
		    SrcPort		    1
		    DstBlock		    "FLASH Read"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion1"
		    SrcPort		    1
		    Points		    [10, 0; 0, 20]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    Points		    [0, -20]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Mux"
		    DstPort		    5
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Read Flash 4 Byte"
		    Ports		    [1, 1, 1]
		    Position		    [430, 354, 530, 396]
		    TreatAsAtomicUnit	    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "Read Flash 4 Byte"
		    Location		    [421, 301, 1457, 860]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [90, 233, 120, 247]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [235, 20, 255, 40]
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant"
		    Position		    [795, 285, 825, 315]
		    Value		    "0"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion"
		    Position		    [565, 226, 625, 254]
		    ShowName		    off
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion1"
		    Position		    [565, 186, 625, 214]
		    ShowName		    off
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion2"
		    Position		    [640, 271, 700, 299]
		    ShowName		    off
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion3"
		    Position		    [650, 326, 710, 354]
		    ShowName		    off
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "FLASH Read"
		    Ports		    [1, 1]
		    Position		    [205, 197, 370, 283]
		    SourceBlock		    "stm32f0_flash_lib/FLASH Read"
		    SourceType		    "stm32f0_flash"
		    conf		    "Read"
		    startaddress	    "0x8011000"
		    pagesize		    "2k"
		    datatype		    "uint32"
		    enablestatus	    off
		    sampletime		    "inf"
		    filename		    "'ccp_slave_demo.flash'"
		    enablecustomportlabel   off
		    cinputportlabel	    "0"
		    portpinstr		    "0"
		    blockid		    "CCPHandlerCommandProcessingSHORT_UPSHORT_UPHandlerUPLOADMEM_FLASHReadFlash4ByteFLASHRead"
		    inputporttype	    "[7]"
		    inputportwidth	    "[]"
		    inputportlabel	    "{'Offset'}"
		    outputporttype	    "[7]"
		    outputportwidth	    "[]"
		    outputportlabel	    "{'Data'}"
		    compat		    "0"
		    optionstring	    "[\"8011000\",\"0\"]"
		    }
		    Block {
		    BlockType		    Mux
		    Name		    "Mux"
		    Ports		    [5, 1]
		    Position		    [860, 214, 865, 306]
		    ShowName		    off
		    Inputs		    "5"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift\nArithmetic"
		    Ports		    [1, 1]
		    Position		    [430, 220, 510, 260]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		    SourceType		    "Shift Arithmetic"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    nBitShiftRight	    "8"
		    nBinPtShiftRight	    "0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift\nArithmetic1"
		    Ports		    [1, 1]
		    Position		    [515, 265, 595, 305]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		    SourceType		    "Shift Arithmetic"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    nBitShiftRight	    "16"
		    nBinPtShiftRight	    "0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift\nArithmetic2"
		    Ports		    [1, 1]
		    Position		    [430, 320, 510, 360]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		    SourceType		    "Shift Arithmetic"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    nBitShiftRight	    "24"
		    nBinPtShiftRight	    "0"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [935, 253, 965, 267]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    InitialOutput	    "[0 0 0 0 0]"
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift\nArithmetic"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "FLASH Read"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    DstBlock		    "Shift\nArithmetic"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -40]
		    DstBlock		    "Data Type Conversion1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 45]
		    Branch {
		    DstBlock		    "Shift\nArithmetic1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 55]
		    DstBlock		    "Shift\nArithmetic2"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion1"
		    SrcPort		    1
		    Points		    [10, 0; 0, 20]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift\nArithmetic1"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion2"
		    SrcPort		    1
		    Points		    [70, 0; 0, -25]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Shift\nArithmetic2"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion3"
		    SrcPort		    1
		    Points		    [65, 0; 0, -60]
		    DstBlock		    "Mux"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "FLASH Read"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch"
		    Position		    [620, 245, 650, 275]
		    InputSameDT		    off
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Valid"
		    Position		    [855, 203, 885, 217]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [855, 253, 885, 267]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Line {
		    SrcBlock		    "Logical\nOperator"
		    SrcPort		    1
		    DstBlock		    "Valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Size"
		    SrcPort		    1
		    Points		    [285, 0]
		    Branch {
		    DstBlock		    "Compare\nTo Constant"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 125]
		    DstBlock		    "Compare\nTo Constant1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Constant"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "Read Flash 2 Byte"
		    DstPort		    enable
		    }
		    Branch {
		    Points		    [115, 0]
		    Branch {
		    DstBlock		    "Logical\nOperator"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Switch"
		    DstPort		    2
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Constant1"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "Read Flash 4 Byte"
		    DstPort		    enable
		    }
		    Branch {
		    Points		    [220, 0; 0, -110]
		    DstBlock		    "Logical\nOperator"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Offset"
		    SrcPort		    1
		    Points		    [125, 0]
		    Branch {
		    DstBlock		    "Read Flash 2 Byte"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 125]
		    DstBlock		    "Read Flash 4 Byte"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Read Flash 2 Byte"
		    SrcPort		    1
		    DstBlock		    "Switch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Read Flash 4 Byte"
		    SrcPort		    1
		    Points		    [70, 0]
		    DstBlock		    "Switch"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Switch"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "MEM_RO"
		    Ports		    [2, 2, 1]
		    Position		    [260, 239, 360, 281]
		    TreatAsAtomicUnit	    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "MEM_RO"
		    Location		    [421, 301, 1320, 932]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Offset"
		    Position		    [110, 103, 140, 117]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Size"
		    Position		    [110, 173, 140, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [235, 20, 255, 40]
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant"
		    Position		    [505, 80, 535, 110]
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Volatile Data Array Read"
		    Ports		    [2, 1]
		    Position		    [330, 87, 465, 183]
		    SourceBlock		    "waijung_addon_module/Data Storage/Volatile Data Array Read"
		    SourceType		    "waijung_vdata_array"
		    conf		    "Read"
		    specificaddress	    off
		    storagename		    "READ_DATA"
		    memoryaddress	    "hex2dec('64000000')"
		    storagetype		    "uint8"
		    datasize		    "120*160*3"
		    varname		    "VolatileDataArray_READ_DATA"
		    datatype		    "uint8"
		    datacount		    "5"
		    variablesize	    on
		    portpinstr		    "0"
		    sampletime		    "inf"
		    blockid		    "CCPHandlerCommandProcessingSHORT_UPSHORT_UPHandlerUPLOADMEM_ROVolatileDataArrayRead"
		    inputporttype	    "[7 7]"
		    inputportwidth	    "[1 1 ]"
		    inputportlabel	    "{'Offset','Size'}"
		    outputporttype	    "[3]"
		    outputportwidth	    "[5]"
		    outputportlabel	    "{'Data(5)'}"
		    compat		    "0"
		    optionstring	    "[\"READ_DATA\",\"uint8\",\"256\",\"VolatileDataArray_READ_DATA\",\"uint8_t\",\"uint8\",\"uint8"
		    "_t\",\"5\",\"Param1\"]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Valid"
		    Position		    [590, 88, 620, 102]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [590, 128, 620, 142]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Line {
		    SrcBlock		    "Offset"
		    SrcPort		    1
		    DstBlock		    "Volatile Data Array Read"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Volatile Data Array Read"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Size"
		    SrcPort		    1
		    Points		    [90, 0; 0, -20]
		    DstBlock		    "Volatile Data Array Read"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Valid"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "MEM_RW"
		    Ports		    [2, 2, 1]
		    Position		    [260, 354, 360, 396]
		    TreatAsAtomicUnit	    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "MEM_RW"
		    Location		    [411, 425, 1120, 725]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Offset"
		    Position		    [110, 103, 140, 117]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Size"
		    Position		    [110, 153, 140, 167]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [235, 20, 255, 40]
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant"
		    Position		    [505, 40, 535, 70]
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Volatile Data Array Read"
		    Ports		    [2, 1]
		    Position		    [325, 87, 460, 183]
		    SourceBlock		    "waijung_addon_module/Data Storage/Volatile Data Array Read"
		    SourceType		    "waijung_vdata_array"
		    conf		    "Read"
		    specificaddress	    off
		    storagename		    "CONTROL"
		    memoryaddress	    "hex2dec('64000000')"
		    storagetype		    "uint8"
		    datasize		    "120*160*3"
		    varname		    "VolatileDataArray_CONTROL"
		    datatype		    "uint8"
		    datacount		    "5"
		    variablesize	    on
		    portpinstr		    "0"
		    sampletime		    "inf"
		    blockid		    "CCPHandlerCommandProcessingSHORT_UPSHORT_UPHandlerUPLOADMEM_RWVolatileDataArrayRead"
		    inputporttype	    "[7 7]"
		    inputportwidth	    "[1 1 ]"
		    inputportlabel	    "{'Offset','Size'}"
		    outputporttype	    "[3]"
		    outputportwidth	    "[5]"
		    outputportlabel	    "{'Data(5)'}"
		    compat		    "0"
		    optionstring	    "[\"CONTROL\",\"uint8\",\"256\",\"VolatileDataArray_CONTROL\",\"uint8_t\",\"uint8\",\"uint8_t\""
		    ",\"5\",\"Param1\"]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Valid"
		    Position		    [600, 43, 630, 57]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [510, 128, 540, 142]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Line {
		    SrcBlock		    "Offset"
		    SrcPort		    1
		    DstBlock		    "Volatile Data Array Read"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Size"
		    SrcPort		    1
		    DstBlock		    "Volatile Data Array Read"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Volatile Data Array Read"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    Points		    [20, 0; 0, -5]
		    DstBlock		    "Valid"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "Multiport\nSwitch"
		    Ports		    [6, 1]
		    Position		    [555, 12, 585, 93]
		    Inputs		    "5"
		    zeroidx		    on
		    InputSameDT		    off
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "Multiport\nSwitch1"
		    Ports		    [6, 1]
		    Position		    [555, 127, 585, 208]
		    Inputs		    "5"
		    zeroidx		    on
		    InputSameDT		    off
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "SLAVE_DEVICE_ID"
		    Ports		    [2, 2, 1]
		    Position		    [260, 114, 360, 156]
		    TreatAsAtomicUnit	    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "SLAVE_DEVICE_ID"
		    Location		    [421, 301, 1104, 601]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Offset"
		    Position		    [110, 103, 140, 117]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Size"
		    Position		    [110, 153, 140, 167]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [235, 20, 255, 40]
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant"
		    Position		    [480, 35, 510, 65]
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Volatile Data Array Read"
		    Ports		    [2, 1]
		    Position		    [220, 87, 355, 183]
		    SourceBlock		    "waijung_addon_module/Data Storage/Volatile Data Array Read"
		    SourceType		    "waijung_vdata_array"
		    conf		    "Read"
		    specificaddress	    off
		    storagename		    "SLAVE_DEV_ID"
		    memoryaddress	    "hex2dec('64000000')"
		    storagetype		    "uint8"
		    datasize		    "120*160*3"
		    varname		    "VolatileDataArray_SLAVE_DEV_ID"
		    datatype		    "uint8"
		    datacount		    "5"
		    variablesize	    on
		    portpinstr		    "0"
		    sampletime		    "inf"
		    blockid		    "CCPHandlerCommandProcessingSHORT_UPSHORT_UPHandlerUPLOADSLAVE_DEVICE_IDVolatileDataArrayRead"
		    inputporttype	    "[7 7]"
		    inputportwidth	    "[1 1 ]"
		    inputportlabel	    "{'Offset','Size'}"
		    outputporttype	    "[3]"
		    outputportwidth	    "[5]"
		    outputportlabel	    "{'Data(5)'}"
		    compat		    "0"
		    optionstring	    "[\"SLAVE_DEV_ID\",\"uint8\",\"16\",\"VolatileDataArray_SLAVE_DEV_ID\",\"uint8_t\",\"uint8\",\""
		    "uint8_t\",\"5\",\"Param1\"]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Valid"
		    Position		    [580, 43, 610, 57]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [405, 128, 435, 142]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Line {
		    SrcBlock		    "Offset"
		    SrcPort		    1
		    DstBlock		    "Volatile Data Array Read"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Size"
		    SrcPort		    1
		    DstBlock		    "Volatile Data Array Read"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Volatile Data Array Read"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Valid"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Valid"
		    Position		    [730, 48, 760, 62]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    InitialOutput	    "0"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [730, 163, 760, 177]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    InitialOutput	    "[0 0 0 0 0]"
		    }
		    Line {
		    SrcBlock		    "Mem Sector"
		    SrcPort		    1
		    Points		    [100, 0]
		    Branch {
		    DstBlock		    "Compare\nTo Constant"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 120]
		    Branch {
		    DstBlock		    "Compare\nTo Constant1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 115]
		    Branch {
		    DstBlock		    "Compare\nTo Constant2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 110]
		    Branch {
		    DstBlock		    "Compare\nTo Constant3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 120]
		    DstBlock		    "Compare\nTo Constant4"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Branch {
		    Points		    [0, -75; 285, 0]
		    Branch {
		    DstBlock		    "Multiport\nSwitch"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 115]
		    DstBlock		    "Multiport\nSwitch1"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Constant"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "SLAVE_DEVICE_ID"
		    DstPort		    enable
		    }
		    Line {
		    SrcBlock		    "Offset"
		    SrcPort		    1
		    Points		    [95, 0]
		    Branch {
		    DstBlock		    "SLAVE_DEVICE_ID"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 125]
		    Branch {
		    DstBlock		    "MEM_RO"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 115]
		    Branch {
		    DstBlock		    "MEM_RW"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 110]
		    Branch {
		    DstBlock		    "MEM_FLASH"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 115]
		    DstBlock		    "MEM_EEPROM"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Size"
		    SrcPort		    1
		    Points		    [50, 0]
		    Branch {
		    DstBlock		    "SLAVE_DEVICE_ID"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 125]
		    Branch {
		    DstBlock		    "MEM_RO"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 115]
		    Branch {
		    DstBlock		    "MEM_RW"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 110]
		    Branch {
		    DstBlock		    "MEM_FLASH"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 115]
		    DstBlock		    "MEM_EEPROM"
		    DstPort		    2
		    }
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Constant1"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "MEM_RO"
		    DstPort		    enable
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Constant2"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "MEM_RW"
		    DstPort		    enable
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Constant3"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "MEM_FLASH"
		    DstPort		    enable
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Constant4"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "MEM_EEPROM"
		    DstPort		    enable
		    }
		    Line {
		    SrcBlock		    "SLAVE_DEVICE_ID"
		    SrcPort		    1
		    Points		    [40, 0; 0, -95]
		    DstBlock		    "Multiport\nSwitch"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "MEM_EEPROM"
		    SrcPort		    1
		    Points		    [100, 0; 0, -500]
		    DstBlock		    "Multiport\nSwitch"
		    DstPort		    6
		    }
		    Line {
		    SrcBlock		    "MEM_FLASH"
		    SrcPort		    1
		    Points		    [85, 0; 0, -400]
		    DstBlock		    "Multiport\nSwitch"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "MEM_RW"
		    SrcPort		    1
		    Points		    [70, 0; 0, -305]
		    DstBlock		    "Multiport\nSwitch"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "MEM_RO"
		    SrcPort		    1
		    Points		    [55, 0; 0, -205]
		    DstBlock		    "Multiport\nSwitch"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "SLAVE_DEVICE_ID"
		    SrcPort		    2
		    DstBlock		    "Multiport\nSwitch1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "MEM_EEPROM"
		    SrcPort		    2
		    Points		    [175, 0]
		    DstBlock		    "Multiport\nSwitch1"
		    DstPort		    6
		    }
		    Line {
		    SrcBlock		    "MEM_FLASH"
		    SrcPort		    2
		    Points		    [160, 0; 0, -305]
		    DstBlock		    "Multiport\nSwitch1"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "MEM_RW"
		    SrcPort		    2
		    Points		    [145, 0; 0, -210]
		    DstBlock		    "Multiport\nSwitch1"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "MEM_RO"
		    SrcPort		    2
		    Points		    [130, 0; 0, -110]
		    DstBlock		    "Multiport\nSwitch1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Multiport\nSwitch"
		    SrcPort		    1
		    DstBlock		    "Valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Multiport\nSwitch1"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Validate Base Address"
		    Ports		    [2, 1]
		    Position		    [345, 125, 420, 185]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "Validate Base Address"
		    Location		    [642, 340, 1490, 827]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "ExtAddr"
		    Position		    [25, 68, 55, 82]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "PostIncAddr"
		    Position		    [25, 443, 55, 457]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Constant"
		    Ports		    [1, 1]
		    Position		    [170, 60, 200, 90]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "<="
		    const		    "4"
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Demux
		    Name		    "Demux"
		    Ports		    [1, 2]
		    Position		    [405, 168, 410, 232]
		    ShowName		    off
		    Outputs		    "2"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "INVALID_EXTADDR"
		    Position		    [535, 95, 565, 125]
		    Value		    "0"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Interval Test\nDynamic"
		    Ports		    [3, 1]
		    Position		    [505, 175, 600, 225]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Interval Test\nDynamic"
		    SourceType		    "Interval Test Dynamic"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    IntervalClosedRight	    on
		    IntervalClosedLeft	    on
		    LogicOutDataTypeMode    "uint8"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Limit EXT_0 (ID)"
		    Position		    [110, 170, 225, 200]
		    Value		    "[16 0]"
		    OutDataTypeMode	    "uint32"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint32"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Limit EXT_1 (RO)"
		    Position		    [110, 220, 225, 250]
		    Value		    "[255 0]"
		    OutDataTypeMode	    "uint32"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint32"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Limit EXT_2 (RW)"
		    Position		    [110, 270, 225, 300]
		    Value		    "[255 0]"
		    OutDataTypeMode	    "uint32"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint32"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Limit EXT_3 (FLASH)"
		    Position		    [110, 320, 225, 350]
		    Value		    "[52*1024 0]"
		    OutDataTypeMode	    "uint32"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint32"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Limit EXT_4 (EEPROM)"
		    Position		    [110, 370, 225, 400]
		    Value		    "[255 0]"
		    OutDataTypeMode	    "uint32"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint32"
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "Multiport\nSwitch"
		    Ports		    [6, 1]
		    Position		    [325, 123, 360, 282]
		    Inputs		    "5"
		    zeroidx		    on
		    InputSameDT		    off
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Saturate
		    Name		    "Saturation"
		    Position		    [170, 125, 200, 155]
		    UpperLimit		    "4"
		    LowerLimit		    "0"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch"
		    Position		    [665, 60, 695, 90]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "ValidAddr"
		    Position		    [760, 68, 790, 82]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Line {
		    SrcBlock		    "ExtAddr"
		    SrcPort		    1
		    Points		    [55, 0]
		    Branch {
		    DstBlock		    "Compare\nTo Constant"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 65]
		    DstBlock		    "Saturation"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Constant"
		    SrcPort		    1
		    DstBlock		    "Switch"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "INVALID_EXTADDR"
		    SrcPort		    1
		    Points		    [70, 0; 0, -25]
		    DstBlock		    "Switch"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Limit EXT_0 (ID)"
		    SrcPort		    1
		    Points		    [35, 0; 0, -20]
		    DstBlock		    "Multiport\nSwitch"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Limit EXT_1 (RO)"
		    SrcPort		    1
		    Points		    [40, 0; 0, -45]
		    DstBlock		    "Multiport\nSwitch"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Limit EXT_2 (RW)"
		    SrcPort		    1
		    Points		    [45, 0; 0, -70]
		    DstBlock		    "Multiport\nSwitch"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Limit EXT_3 (FLASH)"
		    SrcPort		    1
		    Points		    [50, 0; 0, -95]
		    DstBlock		    "Multiport\nSwitch"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "Limit EXT_4 (EEPROM)"
		    SrcPort		    1
		    Points		    [55, 0; 0, -120]
		    DstBlock		    "Multiport\nSwitch"
		    DstPort		    6
		    }
		    Line {
		    SrcBlock		    "PostIncAddr"
		    SrcPort		    1
		    Points		    [385, 0; 0, -250]
		    DstBlock		    "Interval Test\nDynamic"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Multiport\nSwitch"
		    SrcPort		    1
		    Points		    [0, -5]
		    DstBlock		    "Demux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Interval Test\nDynamic"
		    SrcPort		    1
		    Points		    [20, 0; 0, -135]
		    DstBlock		    "Switch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Switch"
		    SrcPort		    1
		    DstBlock		    "ValidAddr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    1
		    DstBlock		    "Interval Test\nDynamic"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    2
		    DstBlock		    "Interval Test\nDynamic"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Saturation"
		    SrcPort		    1
		    DstBlock		    "Multiport\nSwitch"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [1100, 153, 1130, 167]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    InitialOutput	    "[0 0 0 0 0 0 0 0]"
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    1
		    Points		    [95, 0]
		    Branch {
		    Points		    [230, 0]
		    Branch {
		    Points		    [0, 85]
		    DstBlock		    "Data Type Conversion"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -95]
		    DstBlock		    "Interval Test1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    Points		    [0, -125]
		    DstBlock		    "Add"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Data(6)"
		    SrcPort		    1
		    DstBlock		    "Demux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "CTR"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Out of Range"
		    SrcPort		    1
		    Points		    [125, 0; 0, 135]
		    DstBlock		    "Switch1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Switch2"
		    SrcPort		    1
		    Points		    [30, 0; 0, -50]
		    DstBlock		    "Switch1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Access Denied"
		    SrcPort		    1
		    Points		    [105, 0; 0, 105]
		    DstBlock		    "Switch2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [55, 0; 0, 125]
		    DstBlock		    "Switch2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux2"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Demux2"
		    SrcPort		    2
		    DstBlock		    "Mux"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "Demux2"
		    SrcPort		    3
		    DstBlock		    "Mux"
		    DstPort		    6
		    }
		    Line {
		    SrcBlock		    "Demux2"
		    SrcPort		    4
		    DstBlock		    "Mux"
		    DstPort		    7
		    }
		    Line {
		    SrcBlock		    "Demux2"
		    SrcPort		    5
		    DstBlock		    "Mux"
		    DstPort		    8
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion"
		    SrcPort		    1
		    DstBlock		    "UPLOAD"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Switch1"
		    SrcPort		    1
		    Points		    [10, 0; 0, -65]
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Interval Test1"
		    SrcPort		    1
		    DstBlock		    "Logical\nOperator1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical\nOperator1"
		    SrcPort		    1
		    Points		    [35, 0]
		    Branch {
		    DstBlock		    "Switch1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "UPLOAD"
		    DstPort		    enable
		    }
		    }
		    Line {
		    SrcBlock		    "UPLOAD"
		    SrcPort		    2
		    Points		    [280, 0; 0, -175]
		    DstBlock		    "Demux2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "UPLOAD"
		    SrcPort		    1
		    Points		    [100, 0; 0, -95]
		    DstBlock		    "Switch2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    2
		    Points		    [75, 0]
		    Branch {
		    Points		    [0, -160]
		    DstBlock		    "Validate Base Address"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "UPLOAD"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Validate Base Address"
		    SrcPort		    1
		    DstBlock		    "Logical\nOperator1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    3
		    DstBlock		    "Subsystem"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    4
		    DstBlock		    "Subsystem"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    5
		    DstBlock		    "Subsystem"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    6
		    DstBlock		    "Subsystem"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Subsystem"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "Add"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "UPLOAD"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Add"
		    SrcPort		    1
		    DstBlock		    "Validate Base Address"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "Valid"
		  Position		  [335, 43, 365, 57]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Data (8)"
		  Position		  [385, 188, 415, 202]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "CTR"
		  SrcPort		  1
		  DstBlock		  "SHORT_UP Handler"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "CMD"
		  SrcPort		  1
		  DstBlock		  "SHORT_UP"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "SHORT_UP"
		  SrcPort		  1
		  Points		  [95, 0]
		  Branch {
		    DstBlock		    "Valid"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "SHORT_UP Handler"
		    DstPort		    enable
		  }
		}
		Line {
		  SrcBlock		  "Data(6)"
		  SrcPort		  1
		  DstBlock		  "SHORT_UP Handler"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "SHORT_UP Handler"
		  SrcPort		  1
		  DstBlock		  "Data (8)"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Switch
	      Name		      "Switch"
	      Position		      [830, 90, 860, 120]
	      Criteria		      "u2 ~= 0"
	      InputSameDT	      off
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Switch
	      Name		      "Switch1"
	      Position		      [780, 140, 810, 170]
	      Criteria		      "u2 ~= 0"
	      InputSameDT	      off
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Switch
	      Name		      "Switch10"
	      Position		      [560, 710, 590, 740]
	      Criteria		      "u2 ~= 0"
	      InputSameDT	      off
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Switch
	      Name		      "Switch11"
	      Position		      [560, 780, 590, 810]
	      Criteria		      "u2 ~= 0"
	      InputSameDT	      off
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Switch
	      Name		      "Switch2"
	      Position		      [725, 195, 755, 225]
	      Criteria		      "u2 ~= 0"
	      InputSameDT	      off
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Switch
	      Name		      "Switch3"
	      Position		      [670, 260, 700, 290]
	      Criteria		      "u2 ~= 0"
	      InputSameDT	      off
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Switch
	      Name		      "Switch4"
	      Position		      [620, 320, 650, 350]
	      Criteria		      "u2 ~= 0"
	      InputSameDT	      off
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Switch
	      Name		      "Switch5"
	      Position		      [560, 380, 590, 410]
	      Criteria		      "u2 ~= 0"
	      InputSameDT	      off
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Switch
	      Name		      "Switch6"
	      Position		      [560, 450, 590, 480]
	      Criteria		      "u2 ~= 0"
	      InputSameDT	      off
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Switch
	      Name		      "Switch7"
	      Position		      [560, 505, 590, 535]
	      Criteria		      "u2 ~= 0"
	      InputSameDT	      off
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Switch
	      Name		      "Switch8"
	      Position		      [560, 570, 590, 600]
	      Criteria		      "u2 ~= 0"
	      InputSameDT	      off
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Switch
	      Name		      "Switch9"
	      Position		      [560, 640, 590, 670]
	      Criteria		      "u2 ~= 0"
	      InputSameDT	      off
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "UNLOCK"
	      Ports		      [3, 2]
	      Position		      [205, 265, 310, 305]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"UNLOCK"
		Location		[854, 618, 1661, 890]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "CMD"
		  Position		  [25, 33, 55, 47]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "CTR"
		  Position		  [25, 83, 55, 97]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Unlock status"
		  Position		  [25, 133, 55, 147]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "UNLOCK"
		  Ports			  [1, 1]
		  Position		  [80, 25, 110, 55]
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		  SourceType		  "Compare To Constant"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  relop			  "=="
		  const			  "19"
		  LogicOutDataTypeMode	  "uint8"
		  ZeroCross		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "UNLOCK Handler"
		  Ports			  [2, 1, 1]
		  Position		  [135, 79, 235, 121]
		  TreatAsAtomicUnit	  on
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "UNLOCK Handler"
		    Location		    [225, 452, 1051, 882]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "CTR"
		    Position		    [45, 123, 75, 137]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Unlock status"
		    Position		    [45, 258, 75, 272]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [30, 20, 50, 40]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Bitwise\nOperator"
		    Ports		    [3, 1]
		    Position		    [395, 181, 435, 219]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
		    SourceType		    "Bitwise Operator"
		    logicop		    "OR"
		    UseBitMask		    off
		    NumInputPorts	    "3"
		    BitMask		    "bin2dec('11011001')"
		    BitMaskRealWorld	    "Stored Integer"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant"
		    Position		    [115, 75, 145, 105]
		    Value		    "255"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant1"
		    Position		    [190, 95, 220, 125]
		    Value		    "0"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant2"
		    Position		    [235, 355, 265, 385]
		    Value		    "0"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion"
		    Position		    [475, 139, 515, 161]
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Demux
		    Name		    "Demux"
		    Ports		    [1, 3]
		    Position		    [115, 214, 120, 316]
		    ShowName		    off
		    Outputs		    "3"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Mask CAL"
		    Position		    [70, 166, 145, 194]
		    Value		    "hex2dec('01')"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Mask DAQ"
		    Position		    [190, 291, 265, 319]
		    Value		    "hex2dec('02')"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Mask PGM"
		    Position		    [190, 231, 265, 259]
		    Value		    "hex2dec('40')"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    Mux
		    Name		    "Mux"
		    Ports		    [8, 1]
		    Position		    [565, 84, 570, 236]
		    ShowName		    off
		    Inputs		    "8"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch1"
		    Position		    [340, 175, 370, 205]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch2"
		    Position		    [340, 250, 370, 280]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch3"
		    Position		    [340, 325, 370, 355]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [600, 153, 630, 167]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    InitialOutput	    "[0 0 0 0 0 0 0 0]"
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "CTR"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Unlock status"
		    SrcPort		    1
		    DstBlock		    "Demux"
		    DstPort		    1
		    }
		    Line {
		    Labels		    [0, 0]
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [300, 0]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 60]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    5
		    }
		    Branch {
		    Points		    [0, 20]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    6
		    }
		    Branch {
		    Points		    [0, 20]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    7
		    }
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Mux"
		    DstPort		    8
		    }
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    1
		    Points		    [40, 0; 0, -40]
		    DstBlock		    "Switch1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    2
		    DstBlock		    "Switch2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    3
		    Points		    [40, 0; 0, 40]
		    DstBlock		    "Switch3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mask CAL"
		    SrcPort		    1
		    DstBlock		    "Switch1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mask PGM"
		    SrcPort		    1
		    Points		    [10, 0; 0, 10]
		    DstBlock		    "Switch2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mask DAQ"
		    SrcPort		    1
		    Points		    [10, 0; 0, 25]
		    DstBlock		    "Switch3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    Points		    [25, 0; 0, -20]
		    Branch {
		    DstBlock		    "Switch3"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, -75]
		    Branch {
		    DstBlock		    "Switch2"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Switch1"
		    DstPort		    3
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Switch1"
		    SrcPort		    1
		    DstBlock		    "Bitwise\nOperator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Switch2"
		    SrcPort		    1
		    Points		    [0, -65]
		    DstBlock		    "Bitwise\nOperator"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Switch3"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Bitwise\nOperator"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Bitwise\nOperator"
		    SrcPort		    1
		    Points		    [0, -50]
		    DstBlock		    "Data Type Conversion"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "Valid"
		  Position		  [355, 33, 385, 47]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Data (8)"
		  Position		  [355, 93, 385, 107]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "UNLOCK Handler"
		  SrcPort		  1
		  DstBlock		  "Data (8)"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "CTR"
		  SrcPort		  1
		  DstBlock		  "UNLOCK Handler"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "CMD"
		  SrcPort		  1
		  DstBlock		  "UNLOCK"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "UNLOCK"
		  SrcPort		  1
		  Points		  [70, 0]
		  Branch {
		    DstBlock		    "Valid"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "UNLOCK Handler"
		    DstPort		    enable
		  }
		}
		Line {
		  SrcBlock		  "Unlock status"
		  SrcPort		  1
		  Points		  [30, 0; 0, -30]
		  DstBlock		  "UNLOCK Handler"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "UPLOAD"
	      Ports		      [4, 2]
	      Position		      [205, 451, 310, 499]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"UPLOAD"
		Location		[828, 377, 1475, 745]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "CMD"
		  Position		  [25, 43, 55, 57]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "CTR"
		  Position		  [25, 163, 55, 177]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "MTA"
		  Position		  [25, 213, 55, 227]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Data(6)"
		  Position		  [25, 263, 55, 277]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "DOWNLOAD"
		  Ports			  [1, 1]
		  Position		  [115, 35, 145, 65]
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		  SourceType		  "Compare To Constant"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  relop			  "=="
		  const			  "4"
		  LogicOutDataTypeMode	  "uint8"
		  ZeroCross		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "UPLOAD"
		  Ports			  [3, 1, 1]
		  Position		  [195, 148, 295, 292]
		  TreatAsAtomicUnit	  on
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "UPLOAD"
		    Location		    [551, 193, 1558, 634]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "CTR"
		    Position		    [45, 123, 75, 137]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "MTA"
		    Position		    [45, 173, 75, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Data(6)"
		    Position		    [45, 308, 75, 322]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [30, 20, 50, 40]
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Access Denied"
		    Position		    [315, 40, 385, 70]
		    Value		    "hex2dec('33')"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant"
		    Position		    [590, 75, 620, 105]
		    Value		    "255"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant1"
		    Position		    [415, 75, 445, 105]
		    Value		    "0"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion"
		    Position		    [300, 363, 375, 397]
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Demux
		    Name		    "Demux"
		    Ports		    [1, 6]
		    Position		    [115, 265, 120, 360]
		    ShowName		    off
		    Outputs		    "6"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Demux
		    Name		    "Demux1"
		    Ports		    [1, 4]
		    Position		    [115, 147, 120, 218]
		    ShowName		    off
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Demux
		    Name		    "Demux2"
		    Ports		    [1, 5]
		    Position		    [855, 139, 860, 241]
		    ShowName		    off
		    Outputs		    "5"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Interval Test1"
		    Ports		    [1, 1]
		    Position		    [300, 178, 335, 212]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Interval Test"
		    SourceType		    "Interval Test"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    IntervalClosedRight	    on
		    uplimit		    "5"
		    IntervalClosedLeft	    on
		    lowlimit		    "1"
		    LogicOutDataTypeMode    "boolean"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "Logical\nOperator1"
		    Ports		    [2, 1]
		    Position		    [385, 144, 415, 211]
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    LogicDataType	    "fixdt(0, 8)"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Mux
		    Name		    "Mux"
		    Ports		    [8, 1]
		    Position		    [910, 84, 915, 236]
		    ShowName		    off
		    Inputs		    "8"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Out of Range"
		    Position		    [230, 15, 300, 45]
		    Value		    "hex2dec('33')"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch1"
		    Position		    [765, 160, 795, 190]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch2"
		    Position		    [670, 200, 700, 230]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    Position		    [160, 280, 180, 300]
		    ShowName		    off
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator1"
		    Position		    [160, 295, 180, 315]
		    ShowName		    off
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator2"
		    Position		    [160, 310, 180, 330]
		    ShowName		    off
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator3"
		    Position		    [160, 325, 180, 345]
		    ShowName		    off
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator4"
		    Position		    [160, 340, 180, 360]
		    ShowName		    off
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator5"
		    Position		    [160, 195, 180, 215]
		    ShowName		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "UPLOAD"
		    Ports		    [3, 2, 1]
		    Position		    [410, 268, 500, 402]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "UPLOAD"
		    Location		    [496, 312, 1570, 965]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Mem Sector"
		    Position		    [90, 83, 120, 97]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Offset"
		    Position		    [90, 118, 120, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Size"
		    Position		    [130, 138, 160, 152]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [40, 20, 60, 40]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Constant"
		    Ports		    [1, 1]
		    Position		    [260, 75, 290, 105]
		    ShowName		    off
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    const		    "0"
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Constant1"
		    Ports		    [1, 1]
		    Position		    [260, 195, 290, 225]
		    ShowName		    off
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    const		    "1"
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Constant2"
		    Ports		    [1, 1]
		    Position		    [260, 310, 290, 340]
		    ShowName		    off
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    const		    "2"
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Constant3"
		    Ports		    [1, 1]
		    Position		    [260, 420, 290, 450]
		    ShowName		    off
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    const		    "3"
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Constant4"
		    Ports		    [1, 1]
		    Position		    [260, 540, 290, 570]
		    ShowName		    off
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    const		    "4"
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "MEM_EEPROM"
		    Ports		    [2, 2, 1]
		    Position		    [260, 579, 360, 621]
		    TreatAsAtomicUnit	    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "MEM_EEPROM"
		    Location		    [358, 232, 1456, 969]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Offset"
		    Position		    [145, 193, 175, 207]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Size"
		    Position		    [145, 153, 175, 167]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [235, 20, 255, 40]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Constant"
		    Ports		    [1, 1]
		    Position		    [400, 145, 430, 175]
		    ShowName		    off
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    const		    "1"
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Constant1"
		    Ports		    [1, 1]
		    Position		    [400, 245, 430, 275]
		    ShowName		    off
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    const		    "2"
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Constant2"
		    Ports		    [1, 1]
		    Position		    [400, 340, 430, 370]
		    ShowName		    off
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    const		    "3"
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Constant3"
		    Ports		    [1, 1]
		    Position		    [400, 440, 430, 470]
		    ShowName		    off
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    const		    "4"
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Constant4"
		    Ports		    [1, 1]
		    Position		    [400, 545, 430, 575]
		    ShowName		    off
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    const		    "5"
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Ground
		    Name		    "Ground"
		    Position		    [635, 625, 655, 645]
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "Logical\nOperator"
		    Ports		    [2, 1]
		    Position		    [550, 152, 580, 183]
		    ShowName		    off
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    LogicDataType	    "fixdt(0, 8)"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "Logical\nOperator1"
		    Ports		    [2, 1]
		    Position		    [550, 252, 580, 283]
		    ShowName		    off
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    LogicDataType	    "fixdt(0, 8)"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "Logical\nOperator2"
		    Ports		    [2, 1]
		    Position		    [550, 347, 580, 378]
		    ShowName		    off
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    LogicDataType	    "fixdt(0, 8)"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "Logical\nOperator3"
		    Ports		    [2, 1]
		    Position		    [550, 447, 580, 478]
		    ShowName		    off
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    LogicDataType	    "fixdt(0, 8)"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "Logical\nOperator4"
		    Ports		    [2, 1]
		    Position		    [550, 552, 580, 583]
		    ShowName		    off
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    LogicDataType	    "fixdt(0, 8)"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "Logical\nOperator5"
		    Ports		    [5, 1]
		    Position		    [690, 98, 720, 162]
		    ShowName		    off
		    Operator		    "OR"
		    Inputs		    "5"
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    LogicDataType	    "fixdt(0, 8)"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Subsystem"
		    Ports		    [1, 2, 1]
		    Position		    [400, 180, 490, 220]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "Subsystem"
		    Location		    [423, 399, 1283, 637]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [25, 103, 55, 117]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [20, 15, 40, 35]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Zero"
		    Ports		    [1, 1]
		    Position		    [420, 40, 450, 70]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
		    SourceType		    "Compare To Zero"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant"
		    Position		    [420, 125, 450, 155]
		    Value		    "0"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant1"
		    Position		    [75, 40, 160, 70]
		    Value		    "hex2dec('A0')"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion"
		    Position		    [80, 93, 155, 127]
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Mux
		    Name		    "Mux"
		    Ports		    [5, 1]
		    Position		    [510, 106, 515, 174]
		    ShowName		    off
		    Inputs		    "5"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Soft I2C Master Read/Write"
		    Ports		    [2, 2]
		    Position		    [205, 28, 370, 137]
		    SourceBlock		    "waijung_soft_i2c_lib/Soft I2C Master Read//Write"
		    SourceType		    "waijung_soft_i2c"
		    conf		    "ReadWrite"
		    targetname		    "stm32f0"
		    module		    "1"
		    transfer		    "Blocking"
		    clk			    "100"
		    timeout		    "25"
		    sdapins		    "{'A4','A6'}"
		    sclpins		    "'A5'"
		    writecount		    "1"
		    readcount		    "1"
		    waittime		    "0"
		    forcestop		    off
		    portpinstr		    "0"
		    sampletime		    "inf"
		    blockid		    "CCPHandlerCommandProcessingUPLOADUPLOADUPLOADMEM_EEPROMSubsystemSoftI2CMasterReadWrite"
		    inputporttype	    "[3 3]"
		    inputportwidth	    "[]"
		    inputportlabel	    "{'SlvAddr' 'Wr0 (uint8)'}"
		    outputporttype	    "[3 3 ]"
		    outputportwidth	    "[1 1]"
		    outputportlabel	    "{'Status' 'Rd0 (uint8)'}"
		    compat		    "0"
		    optionstring	    "[\"1\",\"1\",\"1\",\"0\",\"off\",\"1\"]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Valid"
		    Position		    [605, 48, 635, 62]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out"
		    Position		    [605, 133, 635, 147]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    InitialOutput	    "[0 0 0 0 0]"
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    DstBlock		    "Soft I2C Master Read/Write"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion"
		    SrcPort		    1
		    DstBlock		    "Soft I2C Master Read/Write"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Soft I2C Master Read/Write"
		    SrcPort		    1
		    DstBlock		    "Compare\nTo Zero"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Zero"
		    SrcPort		    1
		    DstBlock		    "Valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Soft I2C Master Read/Write"
		    SrcPort		    2
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "Out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, -15]
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 15]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [0, 15]
		    DstBlock		    "Mux"
		    DstPort		    5
		    }
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Subsystem1"
		    Ports		    [1, 2, 1]
		    Position		    [400, 280, 490, 320]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "Subsystem1"
		    Location		    [423, 399, 1176, 610]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [25, 103, 55, 117]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [20, 15, 40, 35]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Zero"
		    Ports		    [1, 1]
		    Position		    [535, 35, 565, 65]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
		    SourceType		    "Compare To Zero"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant"
		    Position		    [425, 115, 455, 145]
		    Value		    "0"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant1"
		    Position		    [75, 40, 160, 70]
		    Value		    "hex2dec('A0')"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion"
		    Position		    [80, 93, 155, 127]
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Mux
		    Name		    "Mux"
		    Ports		    [5, 1]
		    Position		    [510, 81, 515, 149]
		    ShowName		    off
		    Inputs		    "5"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Soft I2C Master Read/Write"
		    Ports		    [2, 3]
		    Position		    [205, 30, 370, 140]
		    SourceBlock		    "waijung_soft_i2c_lib/Soft I2C Master Read//Write"
		    SourceType		    "waijung_soft_i2c"
		    conf		    "ReadWrite"
		    targetname		    "stm32f0"
		    module		    "1"
		    transfer		    "Blocking"
		    clk			    "100"
		    timeout		    "25"
		    sdapins		    "{'A4','A6'}"
		    sclpins		    "'A5'"
		    writecount		    "1"
		    readcount		    "2"
		    waittime		    "0"
		    forcestop		    off
		    portpinstr		    "0"
		    sampletime		    "inf"
		    blockid		    "CCPHandlerCommandProcessingUPLOADUPLOADUPLOADMEM_EEPROMSubsystem1SoftI2CMasterReadWrite"
		    inputporttype	    "[3 3]"
		    inputportwidth	    "[]"
		    inputportlabel	    "{'SlvAddr' 'Wr0 (uint8)'}"
		    outputporttype	    "[3 3 3  ]"
		    outputportwidth	    "[1 1 1]"
		    outputportlabel	    "{'Status' 'Rd0 (uint8)' 'Rd1 (uint8)'}"
		    compat		    "0"
		    optionstring	    "[\"1\",\"1\",\"2\",\"0\",\"off\",\"1\"]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Valid"
		    Position		    [605, 43, 635, 57]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out"
		    Position		    [605, 108, 635, 122]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    InitialOutput	    "[0 0 0 0 0]"
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "Out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Soft I2C Master Read/Write"
		    SrcPort		    2
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Zero"
		    SrcPort		    1
		    DstBlock		    "Valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Soft I2C Master Read/Write"
		    SrcPort		    1
		    DstBlock		    "Compare\nTo Zero"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion"
		    SrcPort		    1
		    DstBlock		    "Soft I2C Master Read/Write"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    DstBlock		    "Soft I2C Master Read/Write"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Soft I2C Master Read/Write"
		    SrcPort		    3
		    Points		    [40, 0; 0, -20]
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [0, -15]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 15]
		    DstBlock		    "Mux"
		    DstPort		    5
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Subsystem2"
		    Ports		    [1, 2, 1]
		    Position		    [400, 380, 490, 420]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "Subsystem2"
		    Location		    [423, 399, 1176, 610]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 108, 50, 122]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [20, 15, 40, 35]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Zero"
		    Ports		    [1, 1]
		    Position		    [535, 35, 565, 65]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
		    SourceType		    "Compare To Zero"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant"
		    Position		    [395, 135, 425, 165]
		    Value		    "0"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant1"
		    Position		    [75, 45, 160, 75]
		    Value		    "hex2dec('A0')"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion"
		    Position		    [80, 98, 155, 132]
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Mux
		    Name		    "Mux"
		    Ports		    [5, 1]
		    Position		    [470, 62, 475, 188]
		    ShowName		    off
		    Inputs		    "5"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Soft I2C Master Read/Write"
		    Ports		    [2, 4]
		    Position		    [205, 32, 370, 143]
		    SourceBlock		    "waijung_soft_i2c_lib/Soft I2C Master Read//Write"
		    SourceType		    "waijung_soft_i2c"
		    conf		    "ReadWrite"
		    targetname		    "stm32f0"
		    module		    "1"
		    transfer		    "Blocking"
		    clk			    "100"
		    timeout		    "25"
		    sdapins		    "{'A4','A6'}"
		    sclpins		    "'A5'"
		    writecount		    "1"
		    readcount		    "3"
		    waittime		    "0"
		    forcestop		    off
		    portpinstr		    "0"
		    sampletime		    "inf"
		    blockid		    "CCPHandlerCommandProcessingUPLOADUPLOADUPLOADMEM_EEPROMSubsystem2SoftI2CMasterReadWrite"
		    inputporttype	    "[3 3]"
		    inputportwidth	    "[]"
		    inputportlabel	    "{'SlvAddr' 'Wr0 (uint8)'}"
		    outputporttype	    "[3 3 3 3   ]"
		    outputportwidth	    "[1 1 1 1]"
		    outputportlabel	    "{'Status' 'Rd0 (uint8)' 'Rd1 (uint8)' 'Rd2 (uint8)'}"
		    compat		    "0"
		    optionstring	    "[\"1\",\"1\",\"3\",\"0\",\"off\",\"1\"]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Valid"
		    Position		    [605, 43, 635, 57]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out"
		    Position		    [605, 118, 635, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    InitialOutput	    "[0 0 0 0 0]"
		    }
		    Line {
		    SrcBlock		    "Soft I2C Master Read/Write"
		    SrcPort		    3
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    DstBlock		    "Soft I2C Master Read/Write"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion"
		    SrcPort		    1
		    DstBlock		    "Soft I2C Master Read/Write"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Soft I2C Master Read/Write"
		    SrcPort		    1
		    DstBlock		    "Compare\nTo Zero"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Zero"
		    SrcPort		    1
		    DstBlock		    "Valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Soft I2C Master Read/Write"
		    SrcPort		    2
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "Out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Soft I2C Master Read/Write"
		    SrcPort		    4
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Mux"
		    DstPort		    5
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Subsystem3"
		    Ports		    [1, 2, 1]
		    Position		    [400, 480, 490, 520]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "Subsystem3"
		    Location		    [423, 399, 1176, 697]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [15, 123, 45, 137]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [20, 15, 40, 35]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Zero"
		    Ports		    [1, 1]
		    Position		    [535, 35, 565, 65]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
		    SourceType		    "Compare To Zero"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant"
		    Position		    [395, 160, 425, 190]
		    Value		    "0"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant1"
		    Position		    [70, 55, 155, 85]
		    Value		    "hex2dec('A0')"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion"
		    Position		    [80, 113, 155, 147]
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Mux
		    Name		    "Mux"
		    Ports		    [5, 1]
		    Position		    [470, 62, 475, 188]
		    ShowName		    off
		    Inputs		    "5"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Soft I2C Master Read/Write"
		    Ports		    [2, 5]
		    Position		    [205, 38, 370, 162]
		    SourceBlock		    "waijung_soft_i2c_lib/Soft I2C Master Read//Write"
		    SourceType		    "waijung_soft_i2c"
		    conf		    "ReadWrite"
		    targetname		    "stm32f0"
		    module		    "1"
		    transfer		    "Blocking"
		    clk			    "100"
		    timeout		    "25"
		    sdapins		    "{'A4','A6'}"
		    sclpins		    "'A5'"
		    writecount		    "1"
		    readcount		    "4"
		    waittime		    "0"
		    forcestop		    off
		    portpinstr		    "0"
		    sampletime		    "inf"
		    blockid		    "CCPHandlerCommandProcessingUPLOADUPLOADUPLOADMEM_EEPROMSubsystem3SoftI2CMasterReadWrite"
		    inputporttype	    "[3 3]"
		    inputportwidth	    "[]"
		    inputportlabel	    "{'SlvAddr' 'Wr0 (uint8)'}"
		    outputporttype	    "[3 3 3 3 3    ]"
		    outputportwidth	    "[1 1 1 1 1]"
		    outputportlabel	    "{'Status' 'Rd0 (uint8)' 'Rd1 (uint8)' 'Rd2 (uint8)' 'Rd3 (uint8)'}"
		    compat		    "0"
		    optionstring	    "[\"1\",\"1\",\"4\",\"0\",\"off\",\"1\"]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Valid"
		    Position		    [605, 43, 635, 57]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out"
		    Position		    [605, 118, 635, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    InitialOutput	    "[0 0 0 0 0]"
		    }
		    Line {
		    SrcBlock		    "Soft I2C Master Read/Write"
		    SrcPort		    4
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "Out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Soft I2C Master Read/Write"
		    SrcPort		    2
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Zero"
		    SrcPort		    1
		    DstBlock		    "Valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Soft I2C Master Read/Write"
		    SrcPort		    1
		    DstBlock		    "Compare\nTo Zero"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion"
		    SrcPort		    1
		    DstBlock		    "Soft I2C Master Read/Write"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    DstBlock		    "Soft I2C Master Read/Write"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Soft I2C Master Read/Write"
		    SrcPort		    3
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "Soft I2C Master Read/Write"
		    SrcPort		    5
		    DstBlock		    "Mux"
		    DstPort		    4
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Subsystem4"
		    Ports		    [1, 2, 1]
		    Position		    [400, 585, 490, 625]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "Subsystem4"
		    Location		    [423, 399, 1176, 697]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [15, 143, 45, 157]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [20, 15, 40, 35]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Zero"
		    Ports		    [1, 1]
		    Position		    [535, 35, 565, 65]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
		    SourceType		    "Compare To Zero"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant1"
		    Position		    [70, 60, 155, 90]
		    Value		    "hex2dec('A0')"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion"
		    Position		    [75, 133, 150, 167]
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Mux
		    Name		    "Mux"
		    Ports		    [5, 1]
		    Position		    [470, 62, 475, 188]
		    ShowName		    off
		    Inputs		    "5"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Soft I2C Master Read/Write"
		    Ports		    [2, 6]
		    Position		    [200, 38, 365, 187]
		    SourceBlock		    "waijung_soft_i2c_lib/Soft I2C Master Read//Write"
		    SourceType		    "waijung_soft_i2c"
		    conf		    "ReadWrite"
		    targetname		    "stm32f0"
		    module		    "1"
		    transfer		    "Blocking"
		    clk			    "100"
		    timeout		    "25"
		    sdapins		    "{'A4','A6'}"
		    sclpins		    "'A5'"
		    writecount		    "1"
		    readcount		    "5"
		    waittime		    "0"
		    forcestop		    off
		    portpinstr		    "0"
		    sampletime		    "inf"
		    blockid		    "CCPHandlerCommandProcessingUPLOADUPLOADUPLOADMEM_EEPROMSubsystem4SoftI2CMasterReadWrite"
		    inputporttype	    "[3 3]"
		    inputportwidth	    "[]"
		    inputportlabel	    "{'SlvAddr' 'Wr0 (uint8)'}"
		    outputporttype	    "[3 3 3 3 3 3     ]"
		    outputportwidth	    "[1 1 1 1 1 1]"
		    outputportlabel	    "{'Status' 'Rd0 (uint8)' 'Rd1 (uint8)' 'Rd2 (uint8)' 'Rd3 (uint8)' 'Rd4 (uint8)'}"
		    compat		    "0"
		    optionstring	    "[\"1\",\"1\",\"5\",\"0\",\"off\",\"1\"]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Valid"
		    Position		    [605, 43, 635, 57]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out"
		    Position		    [605, 118, 635, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    InitialOutput	    "[0 0 0 0 0]"
		    }
		    Line {
		    SrcBlock		    "Soft I2C Master Read/Write"
		    SrcPort		    5
		    DstBlock		    "Mux"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Soft I2C Master Read/Write"
		    SrcPort		    6
		    DstBlock		    "Mux"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "Soft I2C Master Read/Write"
		    SrcPort		    3
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    DstBlock		    "Soft I2C Master Read/Write"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion"
		    SrcPort		    1
		    DstBlock		    "Soft I2C Master Read/Write"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Soft I2C Master Read/Write"
		    SrcPort		    1
		    DstBlock		    "Compare\nTo Zero"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Zero"
		    SrcPort		    1
		    DstBlock		    "Valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Soft I2C Master Read/Write"
		    SrcPort		    2
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "Out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Soft I2C Master Read/Write"
		    SrcPort		    4
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch"
		    Position		    [960, 155, 990, 185]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch1"
		    Position		    [905, 255, 935, 285]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch2"
		    Position		    [825, 350, 855, 380]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch3"
		    Position		    [765, 450, 795, 480]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch4"
		    Position		    [690, 555, 720, 585]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Valid"
		    Position		    [1035, 123, 1065, 137]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [1035, 163, 1065, 177]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Line {
		    SrcBlock		    "Offset"
		    SrcPort		    1
		    Points		    [175, 0]
		    Branch {
		    DstBlock		    "Subsystem"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 100]
		    Branch {
		    DstBlock		    "Subsystem1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 100]
		    Branch {
		    DstBlock		    "Subsystem2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 100]
		    Branch {
		    DstBlock		    "Subsystem3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 105]
		    DstBlock		    "Subsystem4"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Constant"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    DstBlock		    "Subsystem"
		    DstPort		    enable
		    }
		    Branch {
		    DstBlock		    "Logical\nOperator"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Size"
		    SrcPort		    1
		    Points		    [185, 0]
		    Branch {
		    DstBlock		    "Compare\nTo Constant"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 100]
		    Branch {
		    DstBlock		    "Compare\nTo Constant1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 95]
		    Branch {
		    DstBlock		    "Compare\nTo Constant2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 100]
		    Branch {
		    DstBlock		    "Compare\nTo Constant3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 105]
		    DstBlock		    "Compare\nTo Constant4"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Constant1"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    DstBlock		    "Subsystem1"
		    DstPort		    enable
		    }
		    Branch {
		    DstBlock		    "Logical\nOperator1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Constant2"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    DstBlock		    "Subsystem2"
		    DstPort		    enable
		    }
		    Branch {
		    DstBlock		    "Logical\nOperator2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Constant3"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    DstBlock		    "Subsystem3"
		    DstPort		    enable
		    }
		    Branch {
		    DstBlock		    "Logical\nOperator3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Constant4"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    DstBlock		    "Subsystem4"
		    DstPort		    enable
		    }
		    Branch {
		    DstBlock		    "Logical\nOperator4"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Subsystem"
		    SrcPort		    1
		    Points		    [40, 0]
		    DstBlock		    "Logical\nOperator"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Subsystem1"
		    SrcPort		    1
		    Points		    [20, 0; 0, -15]
		    DstBlock		    "Logical\nOperator1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Subsystem2"
		    SrcPort		    1
		    Points		    [20, 0; 0, -20]
		    DstBlock		    "Logical\nOperator2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Subsystem3"
		    SrcPort		    1
		    Points		    [20, 0; 0, -20]
		    DstBlock		    "Logical\nOperator3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Subsystem4"
		    SrcPort		    1
		    Points		    [20, 0; 0, -20]
		    DstBlock		    "Logical\nOperator4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical\nOperator5"
		    SrcPort		    1
		    DstBlock		    "Valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical\nOperator"
		    SrcPort		    1
		    Points		    [35, 0]
		    Branch {
		    Points		    [0, -60]
		    DstBlock		    "Logical\nOperator5"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Switch"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical\nOperator4"
		    SrcPort		    1
		    Points		    [75, 0]
		    Branch {
		    Points		    [0, -420]
		    DstBlock		    "Logical\nOperator5"
		    DstPort		    5
		    }
		    Branch {
		    DstBlock		    "Switch4"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical\nOperator3"
		    SrcPort		    1
		    Points		    [65, 0]
		    Branch {
		    Points		    [0, -325]
		    DstBlock		    "Logical\nOperator5"
		    DstPort		    4
		    }
		    Branch {
		    DstBlock		    "Switch3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical\nOperator2"
		    SrcPort		    1
		    Points		    [55, 0]
		    Branch {
		    Points		    [0, -235]
		    DstBlock		    "Logical\nOperator5"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Switch2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical\nOperator1"
		    SrcPort		    1
		    Points		    [45, 0]
		    Branch {
		    Points		    [0, -150]
		    DstBlock		    "Logical\nOperator5"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Switch1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Subsystem"
		    SrcPort		    2
		    Points		    [325, 0; 0, -50]
		    DstBlock		    "Switch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Subsystem1"
		    SrcPort		    2
		    Points		    [325, 0; 0, -50]
		    DstBlock		    "Switch1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Switch1"
		    SrcPort		    1
		    Points		    [0, -90]
		    DstBlock		    "Switch"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Subsystem2"
		    SrcPort		    2
		    Points		    [275, 0; 0, -55]
		    DstBlock		    "Switch2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Switch2"
		    SrcPort		    1
		    Points		    [25, 0; 0, -85]
		    DstBlock		    "Switch1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Switch"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Subsystem3"
		    SrcPort		    2
		    Points		    [205, 0; 0, -55]
		    DstBlock		    "Switch3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Switch3"
		    SrcPort		    1
		    Points		    [5, 0; 0, -90]
		    DstBlock		    "Switch2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Switch4"
		    SrcPort		    1
		    Points		    [10, 0; 0, -95]
		    DstBlock		    "Switch3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Subsystem4"
		    SrcPort		    2
		    Points		    [175, 0; 0, -55]
		    DstBlock		    "Switch4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Ground"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Switch4"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "MEM_FLASH"
		    Ports		    [2, 2, 1]
		    Position		    [260, 464, 360, 506]
		    TreatAsAtomicUnit	    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "MEM_FLASH"
		    Location		    [440, 314, 1437, 924]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Offset"
		    Position		    [230, 243, 260, 257]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Size"
		    Position		    [85, 193, 115, 207]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [235, 20, 255, 40]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Constant"
		    Ports		    [1, 1]
		    Position		    [430, 185, 460, 215]
		    ShowName		    off
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    const		    "2"
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Compare\nTo Constant1"
		    Ports		    [1, 1]
		    Position		    [430, 310, 460, 340]
		    ShowName		    off
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
		    SourceType		    "Compare To Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    relop		    "=="
		    const		    "4"
		    LogicOutDataTypeMode    "uint8"
		    ZeroCross		    off
		    }
		    Block {
		    BlockType		    Logic
		    Name		    "Logical\nOperator"
		    Ports		    [2, 1]
		    Position		    [725, 192, 755, 223]
		    Operator		    "OR"
		    AllPortsSameDT	    off
		    OutDataTypeMode	    "boolean"
		    LogicDataType	    "fixdt(0, 8)"
		    OutDataTypeStr	    "boolean"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Read Flash 2 Byte"
		    Ports		    [1, 1, 1]
		    Position		    [430, 229, 530, 271]
		    TreatAsAtomicUnit	    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "Read Flash 2 Byte"
		    Location		    [421, 301, 1312, 716]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Offset"
		    Position		    [55, 203, 85, 217]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [235, 20, 255, 40]
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant"
		    Position		    [575, 235, 605, 265]
		    Value		    "0"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion"
		    Position		    [545, 196, 605, 224]
		    ShowName		    off
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion1"
		    Position		    [545, 156, 605, 184]
		    ShowName		    off
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "FLASH Read"
		    Ports		    [1, 1]
		    Position		    [185, 167, 350, 253]
		    SourceBlock		    "stm32f0_flash_lib/FLASH Read"
		    SourceType		    "stm32f0_flash"
		    conf		    "Read"
		    startaddress	    "0x8011000"
		    pagesize		    "2k"
		    datatype		    "uint16"
		    enablestatus	    off
		    sampletime		    "inf"
		    filename		    "'ccp_slave_demo.flash'"
		    enablecustomportlabel   off
		    cinputportlabel	    "0"
		    portpinstr		    "0"
		    blockid		    "CCPHandlerCommandProcessingUPLOADUPLOADUPLOADMEM_FLASHReadFlash2ByteFLASHRead"
		    inputporttype	    "[7]"
		    inputportwidth	    "[]"
		    inputportlabel	    "{'Offset'}"
		    outputporttype	    "[5]"
		    outputportwidth	    "[]"
		    outputportlabel	    "{'Data'}"
		    compat		    "0"
		    optionstring	    "[\"8011000\",\"0\"]"
		    }
		    Block {
		    BlockType		    Mux
		    Name		    "Mux"
		    Ports		    [5, 1]
		    Position		    [650, 184, 655, 276]
		    ShowName		    off
		    Inputs		    "5"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift\nArithmetic"
		    Ports		    [1, 1]
		    Position		    [410, 190, 490, 230]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		    SourceType		    "Shift Arithmetic"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    nBitShiftRight	    "8"
		    nBinPtShiftRight	    "0"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [790, 223, 820, 237]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift\nArithmetic"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "FLASH Read"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    DstBlock		    "Shift\nArithmetic"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -40]
		    DstBlock		    "Data Type Conversion1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Offset"
		    SrcPort		    1
		    DstBlock		    "FLASH Read"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion1"
		    SrcPort		    1
		    Points		    [10, 0; 0, 20]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    Points		    [0, -20]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Mux"
		    DstPort		    5
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Read Flash 4 Byte"
		    Ports		    [1, 1, 1]
		    Position		    [430, 354, 530, 396]
		    TreatAsAtomicUnit	    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "Read Flash 4 Byte"
		    Location		    [421, 301, 1457, 860]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [90, 233, 120, 247]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [235, 20, 255, 40]
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant"
		    Position		    [795, 285, 825, 315]
		    Value		    "0"
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion"
		    Position		    [565, 226, 625, 254]
		    ShowName		    off
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion1"
		    Position		    [565, 186, 625, 214]
		    ShowName		    off
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion2"
		    Position		    [640, 271, 700, 299]
		    ShowName		    off
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    DataTypeConversion
		    Name		    "Data Type Conversion3"
		    Position		    [650, 326, 710, 354]
		    ShowName		    off
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    RndMeth		    "Floor"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "FLASH Read"
		    Ports		    [1, 1]
		    Position		    [205, 197, 370, 283]
		    SourceBlock		    "stm32f0_flash_lib/FLASH Read"
		    SourceType		    "stm32f0_flash"
		    conf		    "Read"
		    startaddress	    "0x8011000"
		    pagesize		    "2k"
		    datatype		    "uint32"
		    enablestatus	    off
		    sampletime		    "inf"
		    filename		    "'ccp_slave_demo.flash'"
		    enablecustomportlabel   off
		    cinputportlabel	    "0"
		    portpinstr		    "0"
		    blockid		    "CCPHandlerCommandProcessingUPLOADUPLOADUPLOADMEM_FLASHReadFlash4ByteFLASHRead"
		    inputporttype	    "[7]"
		    inputportwidth	    "[]"
		    inputportlabel	    "{'Offset'}"
		    outputporttype	    "[7]"
		    outputportwidth	    "[]"
		    outputportlabel	    "{'Data'}"
		    compat		    "0"
		    optionstring	    "[\"8011000\",\"0\"]"
		    }
		    Block {
		    BlockType		    Mux
		    Name		    "Mux"
		    Ports		    [5, 1]
		    Position		    [860, 214, 865, 306]
		    ShowName		    off
		    Inputs		    "5"
		    DisplayOption	    "bar"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift\nArithmetic"
		    Ports		    [1, 1]
		    Position		    [430, 220, 510, 260]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		    SourceType		    "Shift Arithmetic"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    nBitShiftRight	    "8"
		    nBinPtShiftRight	    "0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift\nArithmetic1"
		    Ports		    [1, 1]
		    Position		    [515, 265, 595, 305]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		    SourceType		    "Shift Arithmetic"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    nBitShiftRight	    "16"
		    nBinPtShiftRight	    "0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift\nArithmetic2"
		    Ports		    [1, 1]
		    Position		    [430, 320, 510, 360]
		    SourceBlock		    "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		    SourceType		    "Shift Arithmetic"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    nBitShiftRight	    "24"
		    nBinPtShiftRight	    "0"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [935, 253, 965, 267]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift\nArithmetic"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "FLASH Read"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    DstBlock		    "Shift\nArithmetic"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -40]
		    DstBlock		    "Data Type Conversion1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 45]
		    Branch {
		    DstBlock		    "Shift\nArithmetic1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 55]
		    DstBlock		    "Shift\nArithmetic2"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion1"
		    SrcPort		    1
		    Points		    [10, 0; 0, 20]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift\nArithmetic1"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion2"
		    SrcPort		    1
		    Points		    [70, 0; 0, -25]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Shift\nArithmetic2"
		    SrcPort		    1
		    DstBlock		    "Data Type Conversion3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion3"
		    SrcPort		    1
		    Points		    [65, 0; 0, -60]
		    DstBlock		    "Mux"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "FLASH Read"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch"
		    Position		    [620, 245, 650, 275]
		    InputSameDT		    off
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Valid"
		    Position		    [855, 203, 885, 217]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [855, 253, 885, 267]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Line {
		    SrcBlock		    "Logical\nOperator"
		    SrcPort		    1
		    DstBlock		    "Valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Size"
		    SrcPort		    1
		    Points		    [285, 0]
		    Branch {
		    DstBlock		    "Compare\nTo Constant"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 125]
		    DstBlock		    "Compare\nTo Constant1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Constant"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "Read Flash 2 Byte"
		    DstPort		    enable
		    }
		    Branch {
		    Points		    [115, 0]
		    Branch {
		    DstBlock		    "Logical\nOperator"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Switch"
		    DstPort		    2
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Constant1"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "Read Flash 4 Byte"
		    DstPort		    enable
		    }
		    Branch {
		    Points		    [220, 0; 0, -110]
		    DstBlock		    "Logical\nOperator"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Offset"
		    SrcPort		    1
		    Points		    [125, 0]
		    Branch {
		    DstBlock		    "Read Flash 2 Byte"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 125]
		    DstBlock		    "Read Flash 4 Byte"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Read Flash 2 Byte"
		    SrcPort		    1
		    DstBlock		    "Switch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Read Flash 4 Byte"
		    SrcPort		    1
		    Points		    [70, 0]
		    DstBlock		    "Switch"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Switch"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "MEM_RO"
		    Ports		    [2, 2, 1]
		    Position		    [260, 239, 360, 281]
		    TreatAsAtomicUnit	    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "MEM_RO"
		    Location		    [421, 301, 1320, 932]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Offset"
		    Position		    [110, 103, 140, 117]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Size"
		    Position		    [110, 173, 140, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [235, 20, 255, 40]
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant"
		    Position		    [505, 80, 535, 110]
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Volatile Data Array Read"
		    Ports		    [2, 1]
		    Position		    [330, 87, 465, 183]
		    SourceBlock		    "waijung_addon_module/Data Storage/Volatile Data Array Read"
		    SourceType		    "waijung_vdata_array"
		    conf		    "Read"
		    specificaddress	    off
		    storagename		    "READ_DATA"
		    memoryaddress	    "hex2dec('64000000')"
		    storagetype		    "uint8"
		    datasize		    "120*160*3"
		    varname		    "VolatileDataArray_READ_DATA"
		    datatype		    "uint8"
		    datacount		    "5"
		    variablesize	    on
		    portpinstr		    "0"
		    sampletime		    "inf"
		    blockid		    "CCPHandlerCommandProcessingUPLOADUPLOADUPLOADMEM_ROVolatileDataArrayRead"
		    inputporttype	    "[7 7]"
		    inputportwidth	    "[1 1 ]"
		    inputportlabel	    "{'Offset','Size'}"
		    outputporttype	    "[3]"
		    outputportwidth	    "[5]"
		    outputportlabel	    "{'Data(5)'}"
		    compat		    "0"
		    optionstring	    "[\"READ_DATA\",\"uint8\",\"256\",\"VolatileDataArray_READ_DATA\",\"uint8_t\",\"uint8\",\"uint8"
		    "_t\",\"5\",\"Param1\"]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Valid"
		    Position		    [590, 88, 620, 102]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [590, 128, 620, 142]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Line {
		    SrcBlock		    "Offset"
		    SrcPort		    1
		    DstBlock		    "Volatile Data Array Read"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Volatile Data Array Read"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Size"
		    SrcPort		    1
		    Points		    [90, 0; 0, -20]
		    DstBlock		    "Volatile Data Array Read"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Valid"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "MEM_RW"
		    Ports		    [2, 2, 1]
		    Position		    [260, 354, 360, 396]
		    TreatAsAtomicUnit	    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "MEM_RW"
		    Location		    [411, 425, 1120, 725]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Offset"
		    Position		    [110, 103, 140, 117]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Size"
		    Position		    [110, 153, 140, 167]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [235, 20, 255, 40]
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant"
		    Position		    [505, 40, 535, 70]
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Volatile Data Array Read"
		    Ports		    [2, 1]
		    Position		    [325, 87, 460, 183]
		    SourceBlock		    "waijung_addon_module/Data Storage/Volatile Data Array Read"
		    SourceType		    "waijung_vdata_array"
		    conf		    "Read"
		    specificaddress	    off
		    storagename		    "CONTROL"
		    memoryaddress	    "hex2dec('64000000')"
		    storagetype		    "uint8"
		    datasize		    "120*160*3"
		    varname		    "VolatileDataArray_CONTROL"
		    datatype		    "uint8"
		    datacount		    "5"
		    variablesize	    on
		    portpinstr		    "0"
		    sampletime		    "inf"
		    blockid		    "CCPHandlerCommandProcessingUPLOADUPLOADUPLOADMEM_RWVolatileDataArrayRead"
		    inputporttype	    "[7 7]"
		    inputportwidth	    "[1 1 ]"
		    inputportlabel	    "{'Offset','Size'}"
		    outputporttype	    "[3]"
		    outputportwidth	    "[5]"
		    outputportlabel	    "{'Data(5)'}"
		    compat		    "0"
		    optionstring	    "[\"CONTROL\",\"uint8\",\"256\",\"VolatileDataArray_CONTROL\",\"uint8_t\",\"uint8\",\"uint8_t\""
		    ",\"5\",\"Param1\"]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Valid"
		    Position		    [600, 43, 630, 57]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [510, 128, 540, 142]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Line {
		    SrcBlock		    "Offset"
		    SrcPort		    1
		    DstBlock		    "Volatile Data Array Read"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Size"
		    SrcPort		    1
		    DstBlock		    "Volatile Data Array Read"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Volatile Data Array Read"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    Points		    [20, 0; 0, -5]
		    DstBlock		    "Valid"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "Multiport\nSwitch"
		    Ports		    [6, 1]
		    Position		    [555, 12, 585, 93]
		    Inputs		    "5"
		    zeroidx		    on
		    InputSameDT		    off
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    MultiPortSwitch
		    Name		    "Multiport\nSwitch1"
		    Ports		    [6, 1]
		    Position		    [555, 127, 585, 208]
		    Inputs		    "5"
		    zeroidx		    on
		    InputSameDT		    off
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "SLAVE_DEVICE_ID"
		    Ports		    [2, 2, 1]
		    Position		    [260, 114, 360, 156]
		    TreatAsAtomicUnit	    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "SLAVE_DEVICE_ID"
		    Location		    [421, 301, 1104, 601]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Offset"
		    Position		    [110, 103, 140, 117]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Size"
		    Position		    [110, 153, 140, 167]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    Ports		    []
		    Position		    [235, 20, 255, 40]
		    }
		    Block {
		    BlockType		    Constant
		    Name		    "Constant"
		    Position		    [480, 35, 510, 65]
		    OutDataTypeMode	    "uint8"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    OutDataTypeStr	    "uint8"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Volatile Data Array Read"
		    Ports		    [2, 1]
		    Position		    [220, 87, 355, 183]
		    SourceBlock		    "waijung_addon_module/Data Storage/Volatile Data Array Read"
		    SourceType		    "waijung_vdata_array"
		    conf		    "Read"
		    specificaddress	    off
		    storagename		    "SLAVE_DEV_ID"
		    memoryaddress	    "hex2dec('64000000')"
		    storagetype		    "uint8"
		    datasize		    "120*160*3"
		    varname		    "VolatileDataArray_SLAVE_DEV_ID"
		    datatype		    "uint8"
		    datacount		    "5"
		    variablesize	    on
		    portpinstr		    "0"
		    sampletime		    "inf"
		    blockid		    "CCPHandlerCommandProcessingUPLOADUPLOADUPLOADSLAVE_DEVICE_IDVolatileDataArrayRead"
		    inputporttype	    "[7 7]"
		    inputportwidth	    "[1 1 ]"
		    inputportlabel	    "{'Offset','Size'}"
		    outputporttype	    "[3]"
		    outputportwidth	    "[5]"
		    outputportlabel	    "{'Data(5)'}"
		    compat		    "0"
		    optionstring	    "[\"SLAVE_DEV_ID\",\"uint8\",\"16\",\"VolatileDataArray_SLAVE_DEV_ID\",\"uint8_t\",\"uint8\",\""
		    "uint8_t\",\"5\",\"Param1\"]"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Valid"
		    Position		    [580, 43, 610, 57]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [405, 128, 435, 142]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    }
		    Line {
		    SrcBlock		    "Offset"
		    SrcPort		    1
		    DstBlock		    "Volatile Data Array Read"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Size"
		    SrcPort		    1
		    DstBlock		    "Volatile Data Array Read"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Volatile Data Array Read"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Valid"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Valid"
		    Position		    [730, 48, 760, 62]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    InitialOutput	    "0"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [730, 163, 760, 177]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    InitialOutput	    "[0 0 0 0 0]"
		    }
		    Line {
		    SrcBlock		    "Mem Sector"
		    SrcPort		    1
		    Points		    [100, 0]
		    Branch {
		    DstBlock		    "Compare\nTo Constant"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 120]
		    Branch {
		    DstBlock		    "Compare\nTo Constant1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 115]
		    Branch {
		    DstBlock		    "Compare\nTo Constant2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 110]
		    Branch {
		    DstBlock		    "Compare\nTo Constant3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 120]
		    DstBlock		    "Compare\nTo Constant4"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Branch {
		    Points		    [0, -75; 285, 0]
		    Branch {
		    DstBlock		    "Multiport\nSwitch"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 115]
		    DstBlock		    "Multiport\nSwitch1"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Constant"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "SLAVE_DEVICE_ID"
		    DstPort		    enable
		    }
		    Line {
		    SrcBlock		    "Offset"
		    SrcPort		    1
		    Points		    [95, 0]
		    Branch {
		    DstBlock		    "SLAVE_DEVICE_ID"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 125]
		    Branch {
		    DstBlock		    "MEM_RO"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 115]
		    Branch {
		    DstBlock		    "MEM_RW"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 110]
		    Branch {
		    DstBlock		    "MEM_FLASH"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 115]
		    DstBlock		    "MEM_EEPROM"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Size"
		    SrcPort		    1
		    Points		    [50, 0]
		    Branch {
		    DstBlock		    "SLAVE_DEVICE_ID"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 125]
		    Branch {
		    DstBlock		    "MEM_RO"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 115]
		    Branch {
		    DstBlock		    "MEM_RW"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 110]
		    Branch {
		    DstBlock		    "MEM_FLASH"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 115]
		    DstBlock		    "MEM_EEPROM"
		    DstPort		    2
		    }
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Constant1"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "MEM_RO"
		    DstPort		    enable
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Constant2"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "MEM_RW"
		    DstPort		    enable
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Constant3"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "MEM_FLASH"
		    DstPort		    enable
		    }
		    Line {
		    SrcBlock		    "Compare\nTo Constant4"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "MEM_EEPROM"
		    DstPort		    enable
		    }
		    Line {
		    SrcBlock		    "SLAVE_DEVICE_ID"
		    SrcPort		    1
		    Points		    [40, 0; 0, -95]
		    DstBlock		    "Multiport\nSwitch"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "MEM_EEPROM"
		    SrcPort		    1
		    Points		    [100, 0; 0, -500]
		    DstBlock		    "Multiport\nSwitch"
		    DstPort		    6
		    }
		    Line {
		    SrcBlock		    "MEM_FLASH"
		    SrcPort		    1
		    Points		    [85, 0; 0, -400]
		    DstBlock		    "Multiport\nSwitch"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "MEM_RW"
		    SrcPort		    1
		    Points		    [70, 0; 0, -305]
		    DstBlock		    "Multiport\nSwitch"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "MEM_RO"
		    SrcPort		    1
		    Points		    [55, 0; 0, -205]
		    DstBlock		    "Multiport\nSwitch"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "SLAVE_DEVICE_ID"
		    SrcPort		    2
		    DstBlock		    "Multiport\nSwitch1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "MEM_EEPROM"
		    SrcPort		    2
		    Points		    [175, 0]
		    DstBlock		    "Multiport\nSwitch1"
		    DstPort		    6
		    }
		    Line {
		    SrcBlock		    "MEM_FLASH"
		    SrcPort		    2
		    Points		    [160, 0; 0, -305]
		    DstBlock		    "Multiport\nSwitch1"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "MEM_RW"
		    SrcPort		    2
		    Points		    [145, 0; 0, -210]
		    DstBlock		    "Multiport\nSwitch1"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "MEM_RO"
		    SrcPort		    2
		    Points		    [130, 0; 0, -110]
		    DstBlock		    "Multiport\nSwitch1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Multiport\nSwitch"
		    SrcPort		    1
		    DstBlock		    "Valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Multiport\nSwitch1"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [955, 153, 985, 167]
		    IconDisplay		    "Port number"
		    OutDataType		    "fixdt(1, 16)"
		    OutScaling		    "2^0"
		    InitialOutput	    "[0 0 0 0 0 0 0 0]"
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    1
		    Points		    [140, 0]
		    Branch {
		    Points		    [0, 105]
		    DstBlock		    "Data Type Conversion"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "Interval Test1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "MTA"
		    SrcPort		    1
		    DstBlock		    "Demux1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Data(6)"
		    SrcPort		    1
		    DstBlock		    "Demux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "CTR"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Out of Range"
		    SrcPort		    1
		    Points		    [210, 0; 0, 155]
		    DstBlock		    "Switch1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Switch2"
		    SrcPort		    1
		    Points		    [30, 0; 0, -50]
		    DstBlock		    "Switch1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Access Denied"
		    SrcPort		    1
		    Points		    [105, 0; 0, 170]
		    DstBlock		    "Switch2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [55, 0; 0, 115]
		    DstBlock		    "Switch2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    2
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    3
		    DstBlock		    "Terminator1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    4
		    DstBlock		    "Terminator2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    5
		    DstBlock		    "Terminator3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux"
		    SrcPort		    6
		    DstBlock		    "Terminator4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux2"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Demux2"
		    SrcPort		    2
		    DstBlock		    "Mux"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "Demux2"
		    SrcPort		    3
		    DstBlock		    "Mux"
		    DstPort		    6
		    }
		    Line {
		    SrcBlock		    "Demux2"
		    SrcPort		    4
		    DstBlock		    "Mux"
		    DstPort		    7
		    }
		    Line {
		    SrcBlock		    "Demux2"
		    SrcPort		    5
		    DstBlock		    "Mux"
		    DstPort		    8
		    }
		    Line {
		    SrcBlock		    "Data Type Conversion"
		    SrcPort		    1
		    DstBlock		    "UPLOAD"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Switch1"
		    SrcPort		    1
		    Points		    [10, 0; 0, -65]
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Interval Test1"
		    SrcPort		    1
		    DstBlock		    "Logical\nOperator1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Demux1"
		    SrcPort		    1
		    DstBlock		    "Logical\nOperator1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical\nOperator1"
		    SrcPort		    1
		    Points		    [0, -5; 35, 0]
		    Branch {
		    DstBlock		    "Switch1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "UPLOAD"
		    DstPort		    enable
		    }
		    }
		    Line {
		    SrcBlock		    "Demux1"
		    SrcPort		    2
		    Points		    [110, 0; 0, 115]
		    DstBlock		    "UPLOAD"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Demux1"
		    SrcPort		    3
		    Points		    [95, 0; 0, 145]
		    DstBlock		    "UPLOAD"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Demux1"
		    SrcPort		    4
		    DstBlock		    "Terminator5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "UPLOAD"
		    SrcPort		    2
		    Points		    [310, 0; 0, -180]
		    DstBlock		    "Demux2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "UPLOAD"
		    SrcPort		    1
		    Points		    [130, 0; 0, -90]
		    DstBlock		    "Switch2"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "Valid"
		  Position		  [335, 43, 365, 57]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Data (8)"
		  Position		  [355, 213, 385, 227]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "DOWNLOAD"
		  SrcPort		  1
		  Points		  [95, 0]
		  Branch {
		    DstBlock		    "UPLOAD"
		    DstPort		    enable
		  }
		  Branch {
		    DstBlock		    "Valid"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "MTA"
		  SrcPort		  1
		  DstBlock		  "UPLOAD"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Data(6)"
		  SrcPort		  1
		  DstBlock		  "UPLOAD"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "CMD"
		  SrcPort		  1
		  DstBlock		  "DOWNLOAD"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "CTR"
		  SrcPort		  1
		  DstBlock		  "UPLOAD"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "UPLOAD"
		  SrcPort		  1
		  DstBlock		  "Data (8)"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Response"
	      Position		      [810, 48, 840, 62]
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "CAN Tx Data"
	      Position		      [975, 98, 1005, 112]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      InitialOutput	      "[0 0 0 0 0 0 0 0]"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Reset"
	      Position		      [950, 608, 980, 622]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      InitialOutput	      "0"
	    }
	    Line {
	      SrcBlock		      "CMD"
	      SrcPort		      1
	      Points		      [30, 0]
	      Branch {
		DstBlock		"CONNECT"
		DstPort			1
	      }
	      Branch {
		Points			[0, 50]
		Branch {
		  DstBlock		  "EXCHANGE_ID"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 50]
		  Branch {
		    DstBlock		    "GET_SEED"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 65]
		    Branch {
		    DstBlock		    "UNLOCK"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    Branch {
		    DstBlock		    "SET_MTA"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    Branch {
		    Points		    [0, 70]
		    Branch {
		    DstBlock		    "UPLOAD"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 65]
		    Branch {
		    DstBlock		    "SHORT_UP"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 70]
		    Branch {
		    DstBlock		    "DISCONNECT"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 50]
		    Branch {
		    DstBlock		    "BUILD_CHKSUM"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 70]
		    Branch {
		    DstBlock		    "CLEAR_MEMORY"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "PROGRAM/ PROGRAM_6"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    }
		    }
		    Branch {
		    DstBlock		    "DNLOAD/DNLOAD_6"
		    DstPort		    1
		    }
		    }
		    }
		  }
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Switch"
	      SrcPort		      1
	      DstBlock		      "CAN Tx Data"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CTR"
	      SrcPort		      1
	      Points		      [100, 0]
	      Branch {
		DstBlock		"CONNECT"
		DstPort			2
	      }
	      Branch {
		Points			[0, 50]
		Branch {
		  DstBlock		  "EXCHANGE_ID"
		  DstPort		  2
		}
		Branch {
		  Points		  [0, 45]
		  Branch {
		    DstBlock		    "GET_SEED"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 70]
		    Branch {
		    DstBlock		    "UNLOCK"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 60]
		    Branch {
		    DstBlock		    "SET_MTA"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 55]
		    Branch {
		    DstBlock		    "DNLOAD/DNLOAD_6"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 70]
		    Branch {
		    DstBlock		    "UPLOAD"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 70]
		    Branch {
		    DstBlock		    "SHORT_UP"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 65]
		    Branch {
		    DstBlock		    "DISCONNECT"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 50]
		    Branch {
		    DstBlock		    "BUILD_CHKSUM"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 70]
		    Branch {
		    DstBlock		    "CLEAR_MEMORY"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "PROGRAM/ PROGRAM_6"
		    DstPort		    2
		    }
		    }
		    }
		    }
		    }
		    }
		    }
		    }
		  }
		}
	      }
	    }
	    Line {
	      SrcBlock		      "CONNECT"
	      SrcPort		      1
	      Points		      [55, 0]
	      Branch {
		Points			[0, -80]
		DstBlock		"Logical\nOperator"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Switch"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "EXCHANGE_ID"
	      SrcPort		      1
	      Points		      [60, 0]
	      Branch {
		Points			[0, -125]
		DstBlock		"Logical\nOperator"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Switch1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Data(6)"
	      SrcPort		      1
	      Points		      [70, 0]
	      Branch {
		DstBlock		"GET_SEED"
		DstPort			3
	      }
	      Branch {
		Points			[0, 195]
		Branch {
		  DstBlock		  "DNLOAD/DNLOAD_6"
		  DstPort		  4
		}
		Branch {
		  Points		  [0, 70]
		  Branch {
		    DstBlock		    "UPLOAD"
		    DstPort		    4
		  }
		  Branch {
		    Points		    [0, 65]
		    Branch {
		    DstBlock		    "SHORT_UP"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 110]
		    Branch {
		    DstBlock		    "BUILD_CHKSUM"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 70]
		    Branch {
		    DstBlock		    "CLEAR_MEMORY"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "PROGRAM/ PROGRAM_6"
		    DstPort		    3
		    }
		    }
		    }
		  }
		}
	      }
	    }
	    Line {
	      SrcBlock		      "GET_SEED"
	      SrcPort		      1
	      Points		      [65, 0]
	      Branch {
		Points			[0, -175]
		DstBlock		"Logical\nOperator"
		DstPort			3
	      }
	      Branch {
		DstBlock		"Switch2"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Switch2"
	      SrcPort		      1
	      Points		      [5, 0]
	      DstBlock		      "Switch1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "GET_SEED"
	      SrcPort		      2
	      Points		      [280, 0; 0, -35]
	      DstBlock		      "Switch2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "EXCHANGE_ID"
	      SrcPort		      2
	      Points		      [280, 0; 0, -25]
	      DstBlock		      "Switch1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CONNECT"
	      SrcPort		      2
	      Points		      [280, 0; 0, -25]
	      DstBlock		      "Switch"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Switch1"
	      SrcPort		      1
	      DstBlock		      "Switch"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Logical\nOperator"
	      SrcPort		      1
	      DstBlock		      "Response"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Unlock status"
	      SrcPort		      1
	      Points		      [85, 0]
	      Branch {
		Points			[0, -65]
		DstBlock		"GET_SEED"
		DstPort			4
	      }
	      Branch {
		DstBlock		"UNLOCK"
		DstPort			3
	      }
	      Branch {
		Points			[0, 315]
		Branch {
		  Points		  [0, 70]
		  Branch {
		    DstBlock		    "BUILD_CHKSUM"
		    DstPort		    5
		  }
		  Branch {
		    Points		    [0, 70]
		    Branch {
		    DstBlock		    "CLEAR_MEMORY"
		    DstPort		    5
		    }
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "PROGRAM/ PROGRAM_6"
		    DstPort		    5
		    }
		  }
		}
		Branch {
		  DstBlock		  "DISCONNECT"
		  DstPort		  3
		}
	      }
	    }
	    Line {
	      SrcBlock		      "UNLOCK"
	      SrcPort		      1
	      Points		      [70, 0]
	      Branch {
		Points			[0, -235]
		DstBlock		"Logical\nOperator"
		DstPort			4
	      }
	      Branch {
		DstBlock		"Switch3"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Switch3"
	      SrcPort		      1
	      Points		      [5, 0]
	      DstBlock		      "Switch2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "UNLOCK"
	      SrcPort		      2
	      Points		      [280, 0; 0, -30]
	      DstBlock		      "Switch3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "SET_MTA"
	      SrcPort		      1
	      Points		      [75, 0]
	      Branch {
		Points			[0, -290]
		DstBlock		"Logical\nOperator"
		DstPort			5
	      }
	      Branch {
		DstBlock		"Switch4"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Switch4"
	      SrcPort		      1
	      DstBlock		      "Switch3"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "SET_MTA"
	      SrcPort		      2
	      Points		      [280, 0; 0, -30]
	      DstBlock		      "Switch4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "MTA_Info"
	      SrcPort		      1
	      Points		      [45, 0]
	      Branch {
		DstBlock		"SET_MTA"
		DstPort			3
	      }
	      Branch {
		Points			[0, 50; 0, 0]
		Branch {
		  DstBlock		  "DNLOAD/DNLOAD_6"
		  DstPort		  3
		}
		Branch {
		  Points		  [0, 70; 0, 0]
		  Branch {
		    DstBlock		    "UPLOAD"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [0, 195; 80, 0; -80, 0]
		    Branch {
		    DstBlock		    "BUILD_CHKSUM"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [0, 70; 0, 0]
		    Branch {
		    DstBlock		    "CLEAR_MEMORY"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "PROGRAM/ PROGRAM_6"
		    DstPort		    4
		    }
		    }
		  }
		}
	      }
	    }
	    Line {
	      SrcBlock		      "DNLOAD/DNLOAD_6"
	      SrcPort		      1
	      Points		      [80, 0]
	      Branch {
		Points			[0, -345]
		DstBlock		"Logical\nOperator"
		DstPort			6
	      }
	      Branch {
		DstBlock		"Switch5"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Switch5"
	      SrcPort		      1
	      Points		      [10, 0]
	      DstBlock		      "Switch4"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "DNLOAD/DNLOAD_6"
	      SrcPort		      2
	      Points		      [220, 0; 0, -35]
	      DstBlock		      "Switch5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "UPLOAD"
	      SrcPort		      1
	      Points		      [85, 0]
	      Branch {
		Points			[0, -410]
		DstBlock		"Logical\nOperator"
		DstPort			7
	      }
	      Branch {
		DstBlock		"Switch6"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Switch6"
	      SrcPort		      1
	      Points		      [0, -35; -50, 0]
	      DstBlock		      "Switch5"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "UPLOAD"
	      SrcPort		      2
	      Points		      [215, 0; 0, -35]
	      DstBlock		      "Switch6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "SHORT_UP"
	      SrcPort		      1
	      Points		      [90, 0]
	      Branch {
		Points			[0, -470]
		DstBlock		"Logical\nOperator"
		DstPort			8
	      }
	      Branch {
		Points			[140, 0]
		DstBlock		"Switch7"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Switch7"
	      SrcPort		      1
	      Points		      [0, -45]
	      DstBlock		      "Switch6"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "SHORT_UP"
	      SrcPort		      2
	      Points		      [215, 0; 0, -45]
	      DstBlock		      "Switch7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "DISCONNECT"
	      SrcPort		      1
	      Points		      [95, 0]
	      Branch {
		Points			[0, -530]
		DstBlock		"Logical\nOperator"
		DstPort			9
	      }
	      Branch {
		Points			[135, 0]
		DstBlock		"Switch8"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Switch8"
	      SrcPort		      1
	      Points		      [0, -20; -50, 0]
	      DstBlock		      "Switch7"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "DISCONNECT"
	      SrcPort		      2
	      Points		      [215, 0; 0, -30]
	      DstBlock		      "Switch8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BUILD_CHKSUM"
	      SrcPort		      1
	      Points		      [100, 0]
	      Branch {
		Points			[0, -585]
		DstBlock		"Logical\nOperator"
		DstPort			10
	      }
	      Branch {
		DstBlock		"Switch9"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "BUILD_CHKSUM"
	      SrcPort		      2
	      Points		      [215, 0; 0, -35]
	      DstBlock		      "Switch9"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Switch9"
	      SrcPort		      1
	      Points		      [0, -25; -50, 0]
	      DstBlock		      "Switch8"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "CLEAR_MEMORY"
	      SrcPort		      1
	      Points		      [105, 0]
	      Branch {
		Points			[0, -650]
		DstBlock		"Logical\nOperator"
		DstPort			11
	      }
	      Branch {
		DstBlock		"Switch10"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Switch10"
	      SrcPort		      1
	      Points		      [0, -30; -50, 0]
	      DstBlock		      "Switch9"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "CLEAR_MEMORY"
	      SrcPort		      2
	      Points		      [215, 0; 0, -35]
	      DstBlock		      "Switch10"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "PROGRAM/ PROGRAM_6"
	      SrcPort		      1
	      Points		      [110, 0]
	      Branch {
		Points			[0, -715]
		DstBlock		"Logical\nOperator"
		DstPort			12
	      }
	      Branch {
		DstBlock		"Switch11"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "PROGRAM/ PROGRAM_6"
	      SrcPort		      2
	      Points		      [215, 0; 0, -35]
	      DstBlock		      "Switch11"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Switch11"
	      SrcPort		      1
	      Points		      [0, -35; -50, 0]
	      DstBlock		      "Switch10"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Ground"
	      SrcPort		      1
	      DstBlock		      "Switch11"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "DISCONNECT"
	      SrcPort		      3
	      DstBlock		      "Reset"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  Position		  [710, 15, 740, 45]
	  Value			  "0"
	  OutDataTypeMode	  "uint8"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "uint8"
	}
	Block {
	  BlockType		  Demux
	  Name			  "Demux"
	  Ports			  [1, 8]
	  Position		  [265, 384, 270, 466]
	  ShowName		  off
	  Outputs		  "8"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux"
	  Ports			  [3, 1]
	  Position		  [495, 218, 500, 292]
	  ShowName		  off
	  Inputs		  "3"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux1"
	  Ports			  [4, 1]
	  Position		  [495, 111, 500, 189]
	  ShowName		  off
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Switch
	  Name			  "Switch"
	  Position		  [785, 50, 815, 80]
	  Criteria		  "u2 ~= 0"
	  InputSameDT		  off
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  "S-Function"
	  Name			  "UART Tx"
	  Ports			  [8]
	  Position		  [300, 374, 445, 476]
	  FunctionName		  "stm32f0_uart"
	  Parameters		  "conf,inputporttype,inputportwidth,outputporttype,outputportwidth,asciiheader,optionstring,headerstri"
	  "ng,terminatorstring,asciidatatypestring,sampletime,blockid"
	  EnableBusSupport	  off
	  MaskType		  "stm32f0_uart"
	  MaskDescription	  "UART Module\n - Select module corresponding to \"UART Setup\" block.\nTransfer\n - Blocking: aft"
	  "er write DMA buffer, the block wait until buffer empty.\n - Non-Blocking: the block will not wait for buffer empty."
	  "\nPacket mode:\n - Ascii: sending data is ascii, Ascii format + End of packet.\n - Binary: sending data is binary f"
	  "ormat, Header + Data + Terminator\n - String Buffer: Volatile Data Storage variable name as sending data. \nAscii f"
	  "ormat:\n - %U, %I, %D, %O, %X, %u, %i, %d, %o, %x: Uint32\n - %E, %G, %F, %e, %g, %f: Single\n - %C, %c: Int8\n - %"
	  "S, %s: (char *), this port is output of Volatile Data Storage Read block, which data type is string."
	  MaskHelp		  "web(fullfile(waijungdocroot,'stm32f0_uart_tx.htm'), '-browser')"
	  MaskPromptString	  "Configuration|UART Module|Baud rate (bps)|Data bits|Parity|Stop bit|Tx pin|Rx pin|Hardware flow"
	  " control|HW Flow control, CTS Pin|HW Flow control, RTS Pin|Advance options|Rx buffer size (bytes)|Tx buffer size (b"
	  "ytes)|Transfer|Packet mode|Binary header (example: '7E 7E')|Binary terminator (example: '03 03')|Number of data por"
	  "t, type DOUBLE|Number of data port, type SINGLE|Number of data port, type INT8|Number of data port, type UINT8|Numb"
	  "er of data port, type INT16|Number of data port, type UINT16|Number of data port, type INT32|Number of data port, t"
	  "ype UINT32|Ascii format|End of packet|End of packet|Buffer|Var name|Ascii header (printf format)|Sample time (sec)|"
	  "Enable custom port labels (Ex. In1, In2, In3)|Custom input port labels (Ex. In1, In2, In3)|Custom output port label"
	  "s (Ex. Out1, Out2, Out3)|Port Pin String|Block ID|Input Port Type|Input Port Width|Input Port Label|Output Port Typ"
	  "e|Output Port Width|Output port label|Compatibility (Reserved for future use)|String(s) to be passed to TLC||||Last"
	  " module selected"
	  MaskStyleString	  "popup(Setup|Tx|Rx),popup(1|2|3|4),edit,popup(8),popup(No|Odd|Even),popup(0.5|1|1.5|2),popup(Not "
	  "used|A9|B6),popup(Not used|A10|B7),popup(None|RTS|CTS|RTS/CTS),popup(Not used|A11),popup(Not used|A12),checkbox,pop"
	  "up(16|32|64|128|256|512),popup(16|32|64|128|256|512),popup(Blocking|Non-Blocking),popup(Ascii|Binary|String Buffer)"
	  ",edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,popup(CR (0x0D - \"\\r\")|LF (0x0A - \"\\n\")|CRLF (0x0D 0x"
	  "0A - \"\\r\\n\")),popup(CR (0x0D - \"\\r\")|LF (0x0A - \"\\n\")|CRLF (0x0D 0x0A - \"\\r\\n\")|None),popup(<empty>),"
	  "edit,edit,edit,checkbox,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit"
	  MaskTunableValueString  "off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,of"
	  "f,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off"
	  MaskCallbackString	  "stm32f0_uart_callback('conf');|stm32f0_uart_callback('uartmodule');|||||||stm32f0_uart_callba"
	  "ck('flowcontrol');|||stm32f0_uart_callback('advanceoptions');|||stm32f0_uart_callback('conf');|stm32f0_uart_callbac"
	  "k('conf');|stm32f0_uart_callback('binheader');|stm32f0_uart_callback('binterminator');|||||||||stm32f0_uart_callbac"
	  "k('asciiformat');|||stm32f0_uart_callback('storagename');|||stm32f0_uart_callback('sampletime');|stm32f0_uart_callb"
	  "ack('enablecustomportlabel');|stm32f0_uart_callback('conf');|stm32f0_uart_callback('conf');||stm32f0_uart_callback("
	  "'blockid');||||||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,off,off,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,"
	  "on,on,on,on,on,on,off,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "off,on,off,off,off,off,off,off,off,off,off,off,off,off,on,on,off,off,off,off,off,off,off,of"
	  "f,off,off,on,off,on,off,off,off,on,on,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,o"
	  "n,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,"
	  MaskVariables		  "conf=&1;uartmodule=&2;baudrate=@3;databits=@4;parity=&5;stopbit=&6;remaptxpin=&7;remaprxpin=&8;fl"
	  "owcontrol=&9;remapctspin=&10;remaprtspin=&11;advanceoptions=@12;rxbuffersize=@13;txbuffersize=@14;transfer=&15;pack"
	  "etmode=&16;binheader=&17;binterminator=&18;porttype_double=@19;porttype_single=@20;porttype_int8=@21;porttype_uint8"
	  "=@22;porttype_int16=@23;porttype_uint16=@24;porttype_int32=@25;porttype_uint32=@26;asciiformat=@27;rx_asciiterminat"
	  "or=&28;tx_asciiterminator=&29;storagename=&30;varname=&31;asciiheader=&32;sampletime=@33;enablecustomportlabel=@34;"
	  "cinputportlabel=&35;coutputportlabel=&36;portpinstr=&37;blockid=&38;inputporttype=@39;inputportwidth=@40;inputportl"
	  "abel=&41;outputporttype=@42;outputportwidth=@43;outputportlabel=&44;compat=&45;optionstring=&46;headerstring=&47;te"
	  "rminatorstring=&48;asciidatatypestring=&49;lastmodule=&50;"
	  MaskInitialization	  "stm32f0_uart_callback('init');"
	  MaskDisplay		  "text(0.95, 0.5, 'Module: USART1_Tx\\nPacket: Ascii\\nTransfer: Non-Blocking\\nTs (sec): 0.01','ver'"
	  ",'middle','hor','right'); port_label('input', 1,'%X'); port_label('input', 2,'%X'); port_label('input', 3,'%X'); po"
	  "rt_label('input', 4,'%X'); port_label('input', 5,'%X'); port_label('input', 6,'%X'); port_label('input', 7,'%X'); p"
	  "ort_label('input', 8,'%X'); "
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "normalized"
	  MaskValueString	  "Tx|1|115200|8|No|1|A9|A10|None|Not used|Not used|off|64|64|Non-Blocking|Ascii|'7E 7E'|'03 03'|0|"
	  "0|0|0|0|0|0|2|'RX: %X,%X,%X,%X,%X,%X,%X,%X'|CR (0x0D - \"\\r\")|CRLF (0x0D 0x0A - \"\\r\\n\")|<empty>||RX: %X,%X,%X"
	  ",%X,%X,%X,%X,%X\\r\\n|inf|off|de|fff,ff,sdfsd|0|CCPHandlerUARTTx|[ -1 -1 -1 -1 -1 -1 -1 -1]|[]|{ '%X' '%X' '%X' '%X"
	  "' '%X' '%X' '%X' '%X'}|[]|[]|{}|0|[\"1\", \"1\", \"A\", \"9\", \"1\", \"A\", \"10\", \"0\", \"*\", \"*\", \"0\", \""
	  "*\", \"*\", \"1\", \"1\", \"\", \"\", \"115200\", \"8\", \"No\", \"1\", \"None\", \"3\", \"2\", \"64\", \"64\", \"A"
	  "scii\", \"Non-Blocking\", \"\"]|[]|[\"13\",\"10\"]|[\"uint32_t\",\"uint32_t\",\"uint32_t\",\"uint32_t\",\"uint32_t\""
	  ",\"uint32_t\",\"uint32_t\",\"uint32_t\"]|1"
	  MaskTabNameString	  ",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Response"
	  Position		  [920, 58, 950, 72]
	  IconDisplay		  "Port number"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "OUT"
	  Position		  [920, 198, 950, 212]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Reset"
	  Position		  [920, 263, 950, 277]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "DATA"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    DstBlock		    "CRO CONNECT Parser"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 260]
	    DstBlock		    "Demux"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "CRO CONNECT Parser"
	  SrcPort		  2
	  Points		  [50, 0]
	  Branch {
	    Points		    [0, 105]
	    DstBlock		    "CRO UNLOCK Parser"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "CRO MTA Parser"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -70; 270, 0; 0, 45]
	    DstBlock		    "Command Processing"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "CRO CONNECT Parser"
	  SrcPort		  3
	  Points		  [40, 0]
	  Branch {
	    DstBlock		    "CRO MTA Parser"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, 105]
	    DstBlock		    "CRO UNLOCK Parser"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, -75; 260, 0; 0, 105]
	    DstBlock		    "Command Processing"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "CRO CONNECT Parser"
	  SrcPort		  1
	  Points		  [60, 0]
	  Branch {
	    DstBlock		    "CRO MTA Parser"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 105]
	    DstBlock		    "CRO UNLOCK Parser"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -60; 350, 0]
	    Branch {
	      DstBlock		      "Switch"
	      DstPort		      2
	    }
	    Branch {
	      DstBlock		      "Command Processing"
	      DstPort		      enable
	    }
	  }
	}
	Line {
	  SrcBlock		  "Switch"
	  SrcPort		  1
	  DstBlock		  "Response"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [20, 0; 0, 45]
	  DstBlock		  "Switch"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Command Processing"
	  SrcPort		  2
	  DstBlock		  "OUT"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "CRO CONNECT Parser"
	  SrcPort		  4
	  Points		  [30, 0; 0, -110; 280, 0; 0, 75]
	  DstBlock		  "Command Processing"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Command Processing"
	  SrcPort		  1
	  Points		  [30, 0; 0, -85]
	  DstBlock		  "Switch"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "CRO UNLOCK Parser"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "CRO UNLOCK Parser"
	  SrcPort		  2
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "CRO UNLOCK Parser"
	  SrcPort		  3
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Mux1"
	  SrcPort		  1
	  Points		  [25, 0; 0, 95]
	  DstBlock		  "Command Processing"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  Points		  [25, 0; 0, 30]
	  DstBlock		  "Command Processing"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "CRO MTA Parser"
	  SrcPort		  1
	  DstBlock		  "Mux1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "CRO MTA Parser"
	  SrcPort		  2
	  DstBlock		  "Mux1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "CRO MTA Parser"
	  SrcPort		  3
	  DstBlock		  "Mux1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "CRO MTA Parser"
	  SrcPort		  4
	  DstBlock		  "Mux1"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Command Processing"
	  SrcPort		  3
	  DstBlock		  "Reset"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Demux"
	  SrcPort		  1
	  DstBlock		  "UART Tx"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Demux"
	  SrcPort		  2
	  DstBlock		  "UART Tx"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Demux"
	  SrcPort		  3
	  DstBlock		  "UART Tx"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Demux"
	  SrcPort		  4
	  DstBlock		  "UART Tx"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Demux"
	  SrcPort		  5
	  DstBlock		  "UART Tx"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Demux"
	  SrcPort		  6
	  DstBlock		  "UART Tx"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Demux"
	  SrcPort		  7
	  DstBlock		  "UART Tx"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "Demux"
	  SrcPort		  8
	  DstBlock		  "UART Tx"
	  DstPort		  8
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Compare\nTo Zero"
      Ports		      [1, 1]
      Position		      [455, 180, 485, 210]
      NamePlacement	      "alternate"
      ShowName		      off
      SourceBlock	      "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
      SourceType	      "Compare To Zero"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      relop		      "~="
      LogicOutDataTypeMode    "uint8"
      ZeroCross		      off
    }
    Block {
      BlockType		      Constant
      Name		      "Constant"
      Position		      [225, 460, 255, 490]
      Value		      "256"
      OutDataTypeMode	      "uint32"
      OutDataType	      "fixdt(1, 16)"
      OutScaling	      "2^0"
      OutDataTypeStr	      "uint32"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant1"
      Position		      [500, 555, 530, 585]
      Value		      "0"
      OutDataTypeMode	      "uint32"
      OutDataType	      "fixdt(1, 16)"
      OutScaling	      "2^0"
      OutDataTypeStr	      "uint32"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant2"
      Position		      [260, 615, 290, 645]
      Value		      "4"
      OutDataTypeMode	      "uint32"
      OutDataType	      "fixdt(1, 16)"
      OutScaling	      "2^0"
      OutDataTypeStr	      "uint32"
    }
    Block {
      BlockType		      DataTypeConversion
      Name		      "Data Type Conversion"
      Position		      [475, 603, 550, 637]
      OutDataType	      "fixdt(1, 16)"
      OutScaling	      "2^0"
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      SubSystem
      Name		      "HIH6131"
      Ports		      [0, 2]
      Position		      [150, 518, 255, 607]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"HIH6131"
	Location		[533, 441, 1285, 764]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Reference
	  Name			  "Bitwise\nOperator"
	  Ports			  [1, 1]
	  Position		  [100, 26, 140, 64]
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
	  SourceType		  "Bitwise Operator"
	  logicop		  "AND"
	  UseBitMask		  on
	  NumInputPorts		  "1"
	  BitMask		  "1"
	  BitMaskRealWorld	  "Stored Integer"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  Position		  [85, 135, 155, 165]
	  Value			  "hex2dec('4E')"
	  OutDataTypeMode	  "uint8"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "uint8"
	  SampleTime		  "0.5"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter\nFree-Running"
	  Ports			  [0, 1]
	  Position		  [25, 30, 55, 60]
	  SourceBlock		  "simulink/Sources/Counter\nFree-Running"
	  SourceType		  "Counter Free-Running"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  NumBits		  "16"
	  tsamp			  "-1"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator"
	  Ports			  [1, 1]
	  Position		  [335, 29, 365, 61]
	  Operator		  "NOT"
	  AllPortsSameDT	  off
	  OutDataTypeMode	  "boolean"
	  LogicDataType		  "fixdt(0, 8)"
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Read"
	  Ports			  [1, 2, 1]
	  Position		  [350, 168, 445, 297]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Read"
	    Location		    [138, 345, 1132, 699]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [15, 153, 45, 167]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      EnablePort
	      Name		      "Enable"
	      Ports		      []
	      Position		      [20, 20, 40, 40]
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Compare\nTo Zero"
	      Ports		      [1, 1]
	      Position		      [365, 25, 395, 55]
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
	      SourceType	      "Compare To Zero"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      relop		      "=="
	      LogicOutDataTypeMode    "boolean"
	      ZeroCross		      off
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant1"
	      Position		      [700, 250, 730, 280]
	      Value		      "40"
	      OutDataTypeMode	      "single"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "single"
	    }
	    Block {
	      BlockType		      DataTypeConversion
	      Name		      "Data Type Conversion3"
	      Position		      [545, 153, 620, 187]
	      OutDataTypeMode	      "single"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "single"
	      RndMeth		      "Floor"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      DataTypeConversion
	      Name		      "Data Type Conversion4"
	      Position		      [545, 218, 620, 252]
	      OutDataTypeMode	      "single"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "single"
	      RndMeth		      "Floor"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Gain"
	      Position		      [645, 152, 730, 188]
	      Gain		      "100/16382"
	      ParameterDataTypeMode   "Inherit via internal rule"
	      ParameterDataType	      "fixdt(1, 16)"
	      ParameterScaling	      "2^0"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Gain1"
	      Position		      [645, 217, 730, 253]
	      Gain		      "165/16382"
	      ParameterDataTypeMode   "Inherit via internal rule"
	      ParameterDataType	      "fixdt(1, 16)"
	      ParameterScaling	      "2^0"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux"
	      Ports		      [4, 1]
	      Position		      [320, 131, 325, 209]
	      ShowName		      off
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Soft I2C Master Read/Write"
	      Ports		      [1, 5]
	      Position		      [80, 105, 270, 215]
	      SourceBlock	      "waijung_soft_i2c_lib/Soft I2C Master Read//Write"
	      SourceType	      "waijung_soft_i2c"
	      conf		      "ReadWrite"
	      targetname	      "stm32f0"
	      module		      "1"
	      transfer		      "Blocking"
	      clk		      "100"
	      timeout		      "25"
	      sdapins		      "{'A4','A6'}"
	      sclpins		      "'A5'"
	      writecount	      "0"
	      readcount		      "4"
	      waittime		      "0"
	      forcestop		      off
	      portpinstr	      "0"
	      sampletime	      "inf"
	      blockid		      "HIH6131ReadSoftI2CMasterReadWrite"
	      inputporttype	      "[3]"
	      inputportwidth	      "[]"
	      inputportlabel	      "{'SlvAddr'}"
	      outputporttype	      "[3 3 3 3 3    ]"
	      outputportwidth	      "[1 1 1 1 1]"
	      outputportlabel	      "{'Status' 'Rd0 (uint8)' 'Rd1 (uint8)' 'Rd2 (uint8)' 'Rd3 (uint8)'}"
	      compat		      "0"
	      optionstring	      "[\"1\",\"0\",\"4\",\"0\",\"off\",\"1\"]"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Subsystem"
	      Ports		      [1, 3, 1]
	      Position		      [405, 70, 505, 270]
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"Subsystem"
		Location		[216, 679, 1015, 941]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [25, 153, 55, 167]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  EnablePort
		  Name			  "Enable"
		  Ports			  []
		  Position		  [30, 30, 50, 50]
		}
		Block {
		  BlockType		  Reference
		  Name			  "Bitwise\nOperator"
		  Ports			  [2, 1]
		  Position		  [335, 101, 375, 139]
		  ShowName		  off
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
		  SourceType		  "Bitwise Operator"
		  logicop		  "OR"
		  UseBitMask		  off
		  NumInputPorts		  "2"
		  BitMask		  "bin2dec('11011001')"
		  BitMaskRealWorld	  "Stored Integer"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Bitwise\nOperator1"
		  Ports			  [2, 1]
		  Position		  [335, 181, 375, 219]
		  ShowName		  off
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
		  SourceType		  "Bitwise Operator"
		  logicop		  "OR"
		  UseBitMask		  off
		  NumInputPorts		  "2"
		  BitMask		  "bin2dec('11011001')"
		  BitMaskRealWorld	  "Stored Integer"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Bitwise\nOperator2"
		  Ports			  [1, 1]
		  Position		  [405, 101, 445, 139]
		  ShowName		  off
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
		  SourceType		  "Bitwise Operator"
		  logicop		  "AND"
		  UseBitMask		  on
		  NumInputPorts		  "1"
		  BitMask		  "hex2dec('3FFF')"
		  BitMaskRealWorld	  "Stored Integer"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Bitwise\nOperator3"
		  Ports			  [1, 1]
		  Position		  [405, 26, 445, 64]
		  ShowName		  off
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
		  SourceType		  "Bitwise Operator"
		  logicop		  "AND"
		  UseBitMask		  on
		  NumInputPorts		  "1"
		  BitMask		  "hex2dec('C000')"
		  BitMaskRealWorld	  "Stored Integer"
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "Data Type Conversion"
		  Position		  [80, 148, 145, 172]
		  ShowName		  off
		  OutDataTypeMode	  "uint16"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "uint16"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Demux
		  Name			  "Demux"
		  Ports			  [1, 4]
		  Position		  [180, 141, 185, 179]
		  ShowName		  off
		  DisplayOption		  "bar"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift\nArithmetic"
		  Ports			  [1, 1]
		  Position		  [240, 97, 300, 123]
		  ShowName		  off
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		  SourceType		  "Shift Arithmetic"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  nBitShiftRight	  "-8"
		  nBinPtShiftRight	  "0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift\nArithmetic1"
		  Ports			  [1, 1]
		  Position		  [240, 177, 300, 203]
		  ShowName		  off
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		  SourceType		  "Shift Arithmetic"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  nBitShiftRight	  "-8"
		  nBinPtShiftRight	  "0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift\nArithmetic2"
		  Ports			  [1, 1]
		  Position		  [405, 187, 465, 213]
		  ShowName		  off
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		  SourceType		  "Shift Arithmetic"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  nBitShiftRight	  "2"
		  nBinPtShiftRight	  "0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift\nArithmetic3"
		  Ports			  [1, 1]
		  Position		  [470, 32, 530, 58]
		  ShowName		  off
		  SourceBlock		  "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
		  SourceType		  "Shift Arithmetic"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  nBitShiftRight	  "14"
		  nBinPtShiftRight	  "0"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Status"
		  Position		  [580, 38, 610, 52]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Humidity"
		  Position		  [580, 113, 610, 127]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Temperature"
		  Position		  [580, 193, 610, 207]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Data Type Conversion"
		  SrcPort		  1
		  DstBlock		  "Demux"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  1
		  Points		  [35, 0]
		  DstBlock		  "Shift\nArithmetic"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift\nArithmetic"
		  SrcPort		  1
		  DstBlock		  "Bitwise\nOperator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  2
		  Points		  [130, 0]
		  DstBlock		  "Bitwise\nOperator"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  3
		  Points		  [15, 0; 0, 25]
		  DstBlock		  "Shift\nArithmetic1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift\nArithmetic1"
		  SrcPort		  1
		  DstBlock		  "Bitwise\nOperator1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Demux"
		  SrcPort		  4
		  Points		  [5, 0; 0, 60; 125, 0]
		  DstBlock		  "Bitwise\nOperator1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Bitwise\nOperator"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Bitwise\nOperator2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -75]
		    DstBlock		    "Bitwise\nOperator3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Bitwise\nOperator1"
		  SrcPort		  1
		  DstBlock		  "Shift\nArithmetic2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Bitwise\nOperator3"
		  SrcPort		  1
		  DstBlock		  "Shift\nArithmetic3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift\nArithmetic3"
		  SrcPort		  1
		  DstBlock		  "Status"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Bitwise\nOperator2"
		  SrcPort		  1
		  DstBlock		  "Humidity"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "Data Type Conversion"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift\nArithmetic2"
		  SrcPort		  1
		  DstBlock		  "Temperature"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Subtract"
	      Ports		      [2, 1]
	      Position		      [760, 227, 790, 258]
	      Inputs		      "+-"
	      InputSameDT	      off
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^-10"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator"
	      Position		      [555, 95, 575, 115]
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Humid"
	      Position		      [860, 163, 890, 177]
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Temp"
	      Position		      [860, 238, 890, 252]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      SrcBlock		      "Soft I2C Master Read/Write"
	      SrcPort		      2
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Soft I2C Master Read/Write"
	      SrcPort		      3
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Soft I2C Master Read/Write"
	      SrcPort		      4
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Soft I2C Master Read/Write"
	      SrcPort		      5
	      DstBlock		      "Mux"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "Subsystem"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Compare\nTo Zero"
	      SrcPort		      1
	      Points		      [55, 0]
	      DstBlock		      "Subsystem"
	      DstPort		      enable
	    }
	    Line {
	      SrcBlock		      "Soft I2C Master Read/Write"
	      SrcPort		      1
	      Points		      [20, 0; 0, -80]
	      DstBlock		      "Compare\nTo Zero"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Subsystem"
	      SrcPort		      2
	      DstBlock		      "Data Type Conversion3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Subsystem"
	      SrcPort		      3
	      DstBlock		      "Data Type Conversion4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gain1"
	      SrcPort		      1
	      DstBlock		      "Subtract"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      Points		      [0, -15]
	      DstBlock		      "Subtract"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Subsystem"
	      SrcPort		      1
	      DstBlock		      "Terminator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Subtract"
	      SrcPort		      1
	      DstBlock		      "Temp"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Data Type Conversion3"
	      SrcPort		      1
	      DstBlock		      "Gain"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Data Type Conversion4"
	      SrcPort		      1
	      DstBlock		      "Gain1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gain"
	      SrcPort		      1
	      DstBlock		      "Humid"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      DstBlock		      "Soft I2C Master Read/Write"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Request"
	  Ports			  [1, 0, 1]
	  Position		  [250, 109, 325, 191]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Request"
	    Location		    [459, 262, 1054, 534]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [25, 143, 55, 157]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      EnablePort
	      Name		      "Enable"
	      Ports		      []
	      Position		      [55, 20, 75, 40]
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Soft I2C Master Read/Write"
	      Ports		      [1, 1]
	      Position		      [120, 95, 285, 205]
	      SourceBlock	      "waijung_soft_i2c_lib/Soft I2C Master Read//Write"
	      SourceType	      "waijung_soft_i2c"
	      conf		      "ReadWrite"
	      targetname	      "stm32f0"
	      module		      "1"
	      transfer		      "Blocking"
	      clk		      "100"
	      timeout		      "25"
	      sdapins		      "{'A4','A6'}"
	      sclpins		      "'A5'"
	      writecount	      "0"
	      readcount		      "0"
	      waittime		      "0"
	      forcestop		      off
	      portpinstr	      "0"
	      sampletime	      "inf"
	      blockid		      "HIH6131RequestSoftI2CMasterReadWrite"
	      inputporttype	      "[3]"
	      inputportwidth	      "[]"
	      inputportlabel	      "{'SlvAddr'}"
	      outputporttype	      "[3]"
	      outputportwidth	      "[1]"
	      outputportlabel	      "{'Status'}"
	      compat		      "0"
	      optionstring	      "[\"1\",\"0\",\"0\",\"0\",\"off\",\"1\"]"
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator"
	      Position		      [325, 140, 345, 160]
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      DstBlock		      "Soft I2C Master Read/Write"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Soft I2C Master Read/Write"
	      SrcPort		      1
	      DstBlock		      "Terminator"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "Temp"
	  Position		  [565, 258, 595, 272]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Humid"
	  Position		  [565, 193, 595, 207]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [50, 0]
	  Branch {
	    Points		    [0, 85]
	    DstBlock		    "Read"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Request"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Counter\nFree-Running"
	  SrcPort		  1
	  DstBlock		  "Bitwise\nOperator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Bitwise\nOperator"
	  SrcPort		  1
	  Points		  [140, 0]
	  Branch {
	    DstBlock		    "Logical\nOperator"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Request"
	    DstPort		    enable
	  }
	}
	Line {
	  SrcBlock		  "Logical\nOperator"
	  SrcPort		  1
	  Points		  [25, 0]
	  DstBlock		  "Read"
	  DstPort		  enable
	}
	Line {
	  SrcBlock		  "Read"
	  SrcPort		  1
	  DstBlock		  "Humid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Read"
	  SrcPort		  2
	  DstBlock		  "Temp"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Logic
      Name		      "Logical\nOperator"
      Ports		      [2, 1]
      Position		      [700, 262, 730, 293]
      NamePlacement	      "alternate"
      ShowName		      off
      AllPortsSameDT	      off
      OutDataTypeMode	      "boolean"
      LogicDataType	      "fixdt(0, 8)"
      OutDataTypeStr	      "boolean"
    }
    Block {
      BlockType		      Logic
      Name		      "Logical\nOperator1"
      Ports		      [2, 1]
      Position		      [525, 187, 555, 218]
      ShowName		      off
      AllPortsSameDT	      off
      OutDataTypeMode	      "boolean"
      LogicDataType	      "fixdt(0, 8)"
      OutDataTypeStr	      "boolean"
    }
    Block {
      BlockType		      SubSystem
      Name		      "MAX44009"
      Ports		      [0, 1]
      Position		      [150, 796, 255, 874]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"MAX44009"
	Location		[795, 381, 1665, 830]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Zero"
	  Ports			  [1, 1]
	  Position		  [565, 185, 595, 215]
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
	  SourceType		  "Compare To Zero"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  relop			  "=="
	  LogicOutDataTypeMode	  "uint8"
	  ZeroCross		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Zero1"
	  Ports			  [1, 1]
	  Position		  [565, 255, 595, 285]
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
	  SourceType		  "Compare To Zero"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  relop			  "=="
	  LogicOutDataTypeMode	  "uint8"
	  ZeroCross		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Zero2"
	  Ports			  [1, 1]
	  Position		  [560, 40, 590, 70]
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
	  SourceType		  "Compare To Zero"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  relop			  "=="
	  LogicOutDataTypeMode	  "uint8"
	  ZeroCross		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Enabled\nSubsystem"
	  Ports			  [3, 2, 1]
	  Position		  [670, 338, 770, 412]
	  TreatAsAtomicUnit	  on
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Enabled\nSubsystem"
	    Location		    [459, 527, 1313, 1004]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "Configuration"
	      Position		      [60, 123, 90, 137]
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "MSB"
	      Position		      [50, 243, 80, 257]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "LSB"
	      Position		      [50, 378, 80, 392]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      EnablePort
	      Name		      "Enable"
	      Ports		      []
	      Position		      [25, 20, 45, 40]
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Bitwise\nOperator"
	      Ports		      [2, 1]
	      Position		      [240, 306, 280, 344]
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
	      SourceType	      "Bitwise Operator"
	      logicop		      "OR"
	      UseBitMask	      off
	      NumInputPorts	      "2"
	      BitMask		      "bin2dec('11011001')"
	      BitMaskRealWorld	      "Stored Integer"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Bitwise\nOperator1"
	      Ports		      [1, 1]
	      Position		      [240, 231, 280, 269]
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
	      SourceType	      "Bitwise Operator"
	      logicop		      "AND"
	      UseBitMask	      on
	      NumInputPorts	      "1"
	      BitMask		      "hex2dec('F')"
	      BitMaskRealWorld	      "Stored Integer"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CDR_"
	      Ports		      [1, 1]
	      Position		      [170, 111, 210, 149]
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
	      SourceType	      "Bitwise Operator"
	      logicop		      "AND"
	      UseBitMask	      on
	      NumInputPorts	      "1"
	      BitMask		      "8"
	      BitMaskRealWorld	      "Stored Integer"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Compare\nTo Zero"
	      Ports		      [1, 1]
	      Position		      [260, 115, 290, 145]
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
	      SourceType	      "Compare To Zero"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      relop		      "~="
	      LogicOutDataTypeMode    "uint8"
	      ZeroCross		      off
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant1"
	      Position		      [495, 139, 555, 171]
	      Value		      "0.045"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant2"
	      Position		      [360, 187, 400, 213]
	      Value		      "2"
	      OutDataTypeMode	      "single"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "single"
	    }
	    Block {
	      BlockType		      DataTypeConversion
	      Name		      "Data Type Conversion"
	      Position		      [605, 228, 680, 262]
	      OutDataTypeMode	      "single"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "single"
	      RndMeth		      "Floor"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      DataTypeConversion
	      Name		      "Data Type Conversion1"
	      Position		      [605, 308, 680, 342]
	      OutDataTypeMode	      "single"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "single"
	      RndMeth		      "Floor"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      DataTypeConversion
	      Name		      "Data Type Conversion2"
	      Position		      [605, 138, 680, 172]
	      OutDataTypeMode	      "single"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "single"
	      RndMeth		      "Floor"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      DataTypeConversion
	      Name		      "Data Type Conversion3"
	      Position		      [325, 233, 400, 267]
	      OutDataTypeMode	      "single"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "single"
	      RndMeth		      "Floor"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Math
	      Name		      "Math\nFunction"
	      Ports		      [2, 1]
	      Position		      [445, 227, 475, 258]
	      Operator		      "pow"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Product
	      Name		      "Product"
	      Ports		      [3, 1]
	      Position		      [735, 229, 765, 261]
	      Inputs		      "3"
	      InputSameDT	      off
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift\nArithmetic"
	      Ports		      [1, 1]
	      Position		      [130, 230, 210, 270]
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
	      SourceType	      "Shift Arithmetic"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      nBitShiftRight	      "4"
	      nBinPtShiftRight	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift\nArithmetic1"
	      Ports		      [1, 1]
	      Position		      [130, 295, 210, 335]
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
	      SourceType	      "Shift Arithmetic"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      nBitShiftRight	      "-4"
	      nBinPtShiftRight	      "0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Lux"
	      Position		      [800, 238, 830, 252]
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "CDR"
	      Position		      [365, 123, 395, 137]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      SrcBlock		      "Compare\nTo Zero"
	      SrcPort		      1
	      DstBlock		      "CDR"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CDR_"
	      SrcPort		      1
	      DstBlock		      "Compare\nTo Zero"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Data Type Conversion2"
	      SrcPort		      1
	      Points		      [35, 0]
	      DstBlock		      "Product"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Data Type Conversion"
	      SrcPort		      1
	      DstBlock		      "Product"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Bitwise\nOperator1"
	      SrcPort		      1
	      DstBlock		      "Data Type Conversion3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      DstBlock		      "Data Type Conversion2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Math\nFunction"
	      SrcPort		      1
	      DstBlock		      "Data Type Conversion"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "MSB"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"Shift\nArithmetic"
		DstPort			1
	      }
	      Branch {
		Points			[0, 65]
		DstBlock		"Shift\nArithmetic1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Shift\nArithmetic"
	      SrcPort		      1
	      DstBlock		      "Bitwise\nOperator1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Shift\nArithmetic1"
	      SrcPort		      1
	      DstBlock		      "Bitwise\nOperator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "LSB"
	      SrcPort		      1
	      Points		      [140, 0]
	      DstBlock		      "Bitwise\nOperator"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Bitwise\nOperator"
	      SrcPort		      1
	      DstBlock		      "Data Type Conversion1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Data Type Conversion1"
	      SrcPort		      1
	      Points		      [35, 0]
	      DstBlock		      "Product"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Configuration"
	      SrcPort		      1
	      DstBlock		      "CDR_"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Product"
	      SrcPort		      1
	      DstBlock		      "Lux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      Points		      [25, 0]
	      DstBlock		      "Math\nFunction"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Data Type Conversion3"
	      SrcPort		      1
	      DstBlock		      "Math\nFunction"
	      DstPort		      2
	    }
	    Annotation {
	      Name		      "# E"
	      Position		      [226, 239]
	    }
	    Annotation {
	      Name		      "#M"
	      Position		      [297, 332]
	    }
	  }
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator"
	  Ports			  [3, 1]
	  Position		  [670, 184, 700, 216]
	  Inputs		  "3"
	  AllPortsSameDT	  off
	  OutDataTypeMode	  "boolean"
	  LogicDataType		  "fixdt(0, 8)"
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Register"
	  Position		  [120, 240, 190, 270]
	  Value			  "hex2dec('03')"
	  OutDataTypeMode	  "uint8"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "uint8"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Register1"
	  Position		  [120, 385, 190, 415]
	  Value			  "hex2dec('04')"
	  OutDataTypeMode	  "uint8"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "uint8"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Register2"
	  Position		  [120, 95, 190, 125]
	  Value			  "hex2dec('02')"
	  OutDataTypeMode	  "uint8"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "uint8"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Slave Address"
	  Position		  [25, 37, 120, 73]
	  Value			  "hex2dec('94')"
	  OutDataTypeMode	  "uint8"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "uint8"
	  SampleTime		  "0.5"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Soft I2C Master Read/Write"
	  Ports			  [2, 2]
	  Position		  [280, 29, 470, 136]
	  SourceBlock		  "waijung_soft_i2c_lib/Soft I2C Master Read//Write"
	  SourceType		  "waijung_soft_i2c"
	  conf			  "ReadWrite"
	  targetname		  "stm32f0"
	  module		  "1"
	  transfer		  "Blocking"
	  clk			  "100"
	  timeout		  "25"
	  sdapins		  "{'A4','A6'}"
	  sclpins		  "'A5'"
	  writecount		  "1"
	  readcount		  "1"
	  waittime		  "0"
	  forcestop		  off
	  portpinstr		  "0"
	  sampletime		  "inf"
	  blockid		  "MAX44009SoftI2CMasterReadWrite"
	  inputporttype		  "[3 3]"
	  inputportwidth	  "[]"
	  inputportlabel	  "{'SlvAddr' 'Wr0 (uint8)'}"
	  outputporttype	  "[3 3 ]"
	  outputportwidth	  "[1 1]"
	  outputportlabel	  "{'Status' 'Rd0 (uint8)'}"
	  compat		  "0"
	  optionstring		  "[\"1\",\"1\",\"1\",\"0\",\"off\",\"1\"]"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Soft I2C Master Read/Write1"
	  Ports			  [2, 2]
	  Position		  [280, 174, 470, 281]
	  SourceBlock		  "waijung_soft_i2c_lib/Soft I2C Master Read//Write"
	  SourceType		  "waijung_soft_i2c"
	  conf			  "ReadWrite"
	  targetname		  "stm32f0"
	  module		  "1"
	  transfer		  "Blocking"
	  clk			  "100"
	  timeout		  "25"
	  sdapins		  "{'A4','A6'}"
	  sclpins		  "'A5'"
	  writecount		  "1"
	  readcount		  "1"
	  waittime		  "0"
	  forcestop		  off
	  portpinstr		  "0"
	  sampletime		  "inf"
	  blockid		  "MAX44009SoftI2CMasterReadWrite1"
	  inputporttype		  "[3 3]"
	  inputportwidth	  "[]"
	  inputportlabel	  "{'SlvAddr' 'Wr0 (uint8)'}"
	  outputporttype	  "[3 3 ]"
	  outputportwidth	  "[1 1]"
	  outputportlabel	  "{'Status' 'Rd0 (uint8)'}"
	  compat		  "0"
	  optionstring		  "[\"1\",\"1\",\"1\",\"0\",\"off\",\"1\"]"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Soft I2C Master Read/Write2"
	  Ports			  [2, 2]
	  Position		  [280, 319, 470, 426]
	  SourceBlock		  "waijung_soft_i2c_lib/Soft I2C Master Read//Write"
	  SourceType		  "waijung_soft_i2c"
	  conf			  "ReadWrite"
	  targetname		  "stm32f0"
	  module		  "1"
	  transfer		  "Blocking"
	  clk			  "100"
	  timeout		  "25"
	  sdapins		  "{'A4','A6'}"
	  sclpins		  "'A5'"
	  writecount		  "1"
	  readcount		  "1"
	  waittime		  "0"
	  forcestop		  off
	  portpinstr		  "0"
	  sampletime		  "inf"
	  blockid		  "MAX44009SoftI2CMasterReadWrite2"
	  inputporttype		  "[3 3]"
	  inputportwidth	  "[]"
	  inputportlabel	  "{'SlvAddr' 'Wr0 (uint8)'}"
	  outputporttype	  "[3 3 ]"
	  outputportwidth	  "[1 1]"
	  outputportlabel	  "{'Status' 'Rd0 (uint8)'}"
	  compat		  "0"
	  optionstring		  "[\"1\",\"1\",\"1\",\"0\",\"off\",\"1\"]"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  Position		  [815, 385, 835, 405]
	}
	Block {
	  BlockType		  Outport
	  Name			  "Lux"
	  Position		  [815, 353, 845, 367]
	  IconDisplay		  "Port number"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "Enabled\nSubsystem"
	  SrcPort		  2
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Enabled\nSubsystem"
	  SrcPort		  1
	  DstBlock		  "Lux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Soft I2C Master Read/Write1"
	  SrcPort		  1
	  DstBlock		  "Compare\nTo Zero"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register"
	  SrcPort		  1
	  DstBlock		  "Soft I2C Master Read/Write1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Slave Address"
	  SrcPort		  1
	  Points		  [120, 0]
	  Branch {
	    Points		    [0, 145]
	    Branch {
	      DstBlock		      "Soft I2C Master Read/Write1"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 145]
	      DstBlock		      "Soft I2C Master Read/Write2"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "Soft I2C Master Read/Write"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Register1"
	  SrcPort		  1
	  DstBlock		  "Soft I2C Master Read/Write2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Soft I2C Master Read/Write2"
	  SrcPort		  1
	  Points		  [30, 0; 0, -75]
	  DstBlock		  "Compare\nTo Zero1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical\nOperator"
	  SrcPort		  1
	  Points		  [15, 0]
	  DstBlock		  "Enabled\nSubsystem"
	  DstPort		  enable
	}
	Line {
	  SrcBlock		  "Soft I2C Master Read/Write1"
	  SrcPort		  2
	  Points		  [40, 0; 0, 120]
	  DstBlock		  "Enabled\nSubsystem"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Soft I2C Master Read/Write2"
	  SrcPort		  2
	  DstBlock		  "Enabled\nSubsystem"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Register2"
	  SrcPort		  1
	  DstBlock		  "Soft I2C Master Read/Write"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Soft I2C Master Read/Write"
	  SrcPort		  1
	  DstBlock		  "Compare\nTo Zero2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Compare\nTo Zero"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Compare\nTo Zero2"
	  SrcPort		  1
	  Points		  [30, 0; 0, 135]
	  DstBlock		  "Logical\nOperator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Compare\nTo Zero1"
	  SrcPort		  1
	  Points		  [25, 0; 0, -60]
	  DstBlock		  "Logical\nOperator"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Soft I2C Master Read/Write"
	  SrcPort		  2
	  Points		  [50, 0; 0, 240]
	  DstBlock		  "Enabled\nSubsystem"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "MPL3115A2"
      Ports		      [0, 1]
      Position		      [150, 669, 255, 761]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"MPL3115A2"
	Location		[918, 327, 1730, 671]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  Position		  [25, 60, 100, 90]
	  Value			  "hex2dec('C0')"
	  OutDataTypeMode	  "uint8"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "uint8"
	  SampleTime		  "0.5"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Convert"
	  Ports			  [3, 1, 1]
	  Position		  [480, 187, 545, 263]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Convert"
	    Location		    [116, 335, 1037, 655]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [25, 38, 55, 52]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In2"
	      Position		      [25, 63, 55, 77]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In3"
	      Position		      [25, 258, 55, 272]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      EnablePort
	      Name		      "Enable"
	      Ports		      []
	      Position		      [15, 15, 35, 35]
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Add"
	      Ports		      [2, 1]
	      Position		      [590, 47, 620, 78]
	      InputSameDT	      off
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^-10"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Bitwise\nOperator"
	      Ports		      [3, 1]
	      Position		      [325, 32, 365, 108]
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
	      SourceType	      "Bitwise Operator"
	      logicop		      "OR"
	      UseBitMask	      off
	      NumInputPorts	      "3"
	      BitMask		      "bin2dec('11011001')"
	      BitMaskRealWorld	      "Stored Integer"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Bitwise\nOperator1"
	      Ports		      [1, 1]
	      Position		      [300, 246, 340, 284]
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
	      SourceType	      "Bitwise Operator"
	      logicop		      "AND"
	      UseBitMask	      on
	      NumInputPorts	      "1"
	      BitMask		      "3"
	      BitMaskRealWorld	      "Stored Integer"
	    }
	    Block {
	      BlockType		      DataTypeConversion
	      Name		      "Data Type Conversion"
	      Position		      [80, 33, 135, 57]
	      ShowName		      off
	      OutDataTypeMode	      "uint32"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "uint32"
	      RndMeth		      "Floor"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      DataTypeConversion
	      Name		      "Data Type Conversion1"
	      Position		      [80, 58, 135, 82]
	      ShowName		      off
	      OutDataTypeMode	      "uint32"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "uint32"
	      RndMeth		      "Floor"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      DataTypeConversion
	      Name		      "Data Type Conversion2"
	      Position		      [395, 43, 450, 67]
	      ShowName		      off
	      OutDataTypeMode	      "uint32"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "uint32"
	      RndMeth		      "Floor"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      DataTypeConversion
	      Name		      "Data Type Conversion3"
	      Position		      [470, 38, 545, 72]
	      OutDataTypeMode	      "single"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "single"
	      RndMeth		      "Floor"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      DataTypeConversion
	      Name		      "Data Type Conversion4"
	      Position		      [80, 183, 135, 207]
	      ShowName		      off
	      OutDataTypeMode	      "uint32"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "uint32"
	      RndMeth		      "Floor"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      DataTypeConversion
	      Name		      "Data Type Conversion6"
	      Position		      [470, 248, 545, 282]
	      OutDataTypeMode	      "single"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "single"
	      RndMeth		      "Floor"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Gain"
	      Position		      [375, 249, 435, 281]
	      Gain		      "0.25"
	      ParameterDataTypeMode   "Inherit via internal rule"
	      ParameterDataType	      "fixdt(1, 16)"
	      ParameterScaling	      "2^0"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeMode	      "single"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "single"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift\nArithmetic"
	      Ports		      [1, 1]
	      Position		      [195, 25, 275, 65]
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
	      SourceType	      "Shift Arithmetic"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      nBitShiftRight	      "-10"
	      nBinPtShiftRight	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift\nArithmetic1"
	      Ports		      [1, 1]
	      Position		      [80, 245, 160, 285]
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
	      SourceType	      "Shift Arithmetic"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      nBitShiftRight	      "4"
	      nBinPtShiftRight	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift\nArithmetic2"
	      Ports		      [1, 1]
	      Position		      [195, 100, 275, 140]
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
	      SourceType	      "Shift Arithmetic"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      nBitShiftRight	      "-2"
	      nBinPtShiftRight	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift\nArithmetic3"
	      Ports		      [1, 1]
	      Position		      [195, 175, 275, 215]
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Shift\nArithmetic"
	      SourceType	      "Shift Arithmetic"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      nBitShiftRight	      "6"
	      nBinPtShiftRight	      "0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Pa"
	      Position		      [720, 58, 750, 72]
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      SrcBlock		      "Shift\nArithmetic3"
	      SrcPort		      1
	      Points		      [20, 0; 0, -100]
	      DstBlock		      "Bitwise\nOperator"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Data Type Conversion4"
	      SrcPort		      1
	      DstBlock		      "Shift\nArithmetic3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Shift\nArithmetic2"
	      SrcPort		      1
	      Points		      [10, 0; 0, -50]
	      DstBlock		      "Bitwise\nOperator"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "In3"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		DstBlock		"Data Type Conversion4"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Shift\nArithmetic1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "In2"
	      SrcPort		      1
	      DstBlock		      "Data Type Conversion1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Add"
	      SrcPort		      1
	      DstBlock		      "Pa"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      DstBlock		      "Data Type Conversion"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Data Type Conversion6"
	      SrcPort		      1
	      Points		      [25, 0]
	      DstBlock		      "Add"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gain"
	      SrcPort		      1
	      DstBlock		      "Data Type Conversion6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Data Type Conversion3"
	      SrcPort		      1
	      DstBlock		      "Add"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Bitwise\nOperator1"
	      SrcPort		      1
	      DstBlock		      "Gain"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Shift\nArithmetic1"
	      SrcPort		      1
	      DstBlock		      "Bitwise\nOperator1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Data Type Conversion2"
	      SrcPort		      1
	      DstBlock		      "Data Type Conversion3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Bitwise\nOperator"
	      SrcPort		      1
	      Points		      [0, -15]
	      DstBlock		      "Data Type Conversion2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Data Type Conversion1"
	      SrcPort		      1
	      Points		      [40, 0]
	      DstBlock		      "Shift\nArithmetic2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Shift\nArithmetic"
	      SrcPort		      1
	      DstBlock		      "Bitwise\nOperator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Data Type Conversion"
	      SrcPort		      1
	      DstBlock		      "Shift\nArithmetic"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "MPL3115A2_Initialize"
	  Ports			  [1, 1]
	  Position		  [175, 28, 300, 122]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "MPL3115A2_Initialize"
	    Location		    [69, 202, 1082, 582]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "SlvAddr"
	      Position		      [35, 48, 65, 62]
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "CNTRL_REG1"
	      Position		      [15, 95, 90, 125]
	      Value		      "hex2dec('26')"
	      OutDataTypeMode	      "uint8"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "uint8"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Compare\nTo Constant"
	      Ports		      [1, 1]
	      Position		      [370, 245, 400, 275]
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	      SourceType	      "Compare To Constant"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      relop		      "=="
	      const		      "7"
	      LogicOutDataTypeMode    "boolean"
	      ZeroCross		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Compare\nTo Constant1"
	      Ports		      [1, 1]
	      Position		      [370, 95, 400, 125]
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	      SourceType	      "Compare To Constant"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      relop		      "=="
	      const		      "hex2dec('39')"
	      LogicOutDataTypeMode    "boolean"
	      ZeroCross		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Compare\nTo Zero"
	      Ports		      [1, 1]
	      Position		      [370, 40, 400, 70]
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
	      SourceType	      "Compare To Zero"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      relop		      "=="
	      LogicOutDataTypeMode    "boolean"
	      ZeroCross		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Compare\nTo Zero1"
	      Ports		      [1, 1]
	      Position		      [370, 190, 400, 220]
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
	      SourceType	      "Compare To Zero"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      relop		      "=="
	      LogicOutDataTypeMode    "boolean"
	      ZeroCross		      off
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator1"
	      Ports		      [4, 1]
	      Position		      [600, 47, 630, 78]
	      Inputs		      "4"
	      AllPortsSameDT	      off
	      OutDataTypeMode	      "boolean"
	      LogicDataType	      "fixdt(0, 8)"
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator2"
	      Ports		      [3, 1]
	      Position		      [655, 134, 685, 166]
	      Inputs		      "3"
	      AllPortsSameDT	      off
	      OutDataTypeMode	      "boolean"
	      LogicDataType	      "fixdt(0, 8)"
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator3"
	      Ports		      [1, 1]
	      Position		      [490, 159, 520, 191]
	      Operator		      "NOT"
	      Inputs		      "4"
	      AllPortsSameDT	      off
	      OutDataTypeMode	      "boolean"
	      LogicDataType	      "fixdt(0, 8)"
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator4"
	      Ports		      [1, 1]
	      Position		      [490, 224, 520, 256]
	      Operator		      "NOT"
	      Inputs		      "4"
	      AllPortsSameDT	      off
	      OutDataTypeMode	      "boolean"
	      LogicDataType	      "fixdt(0, 8)"
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator5"
	      Ports		      [2, 1]
	      Position		      [600, 167, 630, 198]
	      Operator		      "OR"
	      AllPortsSameDT	      off
	      OutDataTypeMode	      "boolean"
	      LogicDataType	      "fixdt(0, 8)"
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "PT_DATA_CFG"
	      Position		      [15, 245, 90, 275]
	      Value		      "hex2dec('13')"
	      OutDataTypeMode	      "uint8"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "uint8"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Soft I2C Master Read/Write"
	      Ports		      [2, 2]
	      Position		      [155, 28, 320, 137]
	      SourceBlock	      "waijung_soft_i2c_lib/Soft I2C Master Read//Write"
	      SourceType	      "waijung_soft_i2c"
	      conf		      "ReadWrite"
	      targetname	      "stm32f0"
	      module		      "1"
	      transfer		      "Blocking"
	      clk		      "100"
	      timeout		      "25"
	      sdapins		      "{'A4','A6'}"
	      sclpins		      "'A5'"
	      writecount	      "1"
	      readcount		      "1"
	      waittime		      "0"
	      forcestop		      off
	      portpinstr	      "0"
	      sampletime	      "inf"
	      blockid		      "MPL3115A2MPL3115A2_InitializeSoftI2CMasterReadWrite"
	      inputporttype	      "[3 3]"
	      inputportwidth	      "[]"
	      inputportlabel	      "{'SlvAddr' 'Wr0 (uint8)'}"
	      outputporttype	      "[3 3 ]"
	      outputportwidth	      "[1 1]"
	      outputportlabel	      "{'Status' 'Rd0 (uint8)'}"
	      compat		      "0"
	      optionstring	      "[\"1\",\"1\",\"1\",\"0\",\"off\",\"1\"]"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Soft I2C Master Read/Write1"
	      Ports		      [2, 2]
	      Position		      [155, 178, 320, 287]
	      SourceBlock	      "waijung_soft_i2c_lib/Soft I2C Master Read//Write"
	      SourceType	      "waijung_soft_i2c"
	      conf		      "ReadWrite"
	      targetname	      "stm32f0"
	      module		      "1"
	      transfer		      "Blocking"
	      clk		      "100"
	      timeout		      "25"
	      sdapins		      "{'A4','A6'}"
	      sclpins		      "'A5'"
	      writecount	      "1"
	      readcount		      "1"
	      waittime		      "0"
	      forcestop		      off
	      portpinstr	      "0"
	      sampletime	      "inf"
	      blockid		      "MPL3115A2MPL3115A2_InitializeSoftI2CMasterReadWrite1"
	      inputporttype	      "[3 3]"
	      inputportwidth	      "[]"
	      inputportlabel	      "{'SlvAddr' 'Wr0 (uint8)'}"
	      outputporttype	      "[3 3 ]"
	      outputportwidth	      "[1 1]"
	      outputportlabel	      "{'Status' 'Rd0 (uint8)'}"
	      compat		      "0"
	      optionstring	      "[\"1\",\"1\",\"1\",\"0\",\"off\",\"1\"]"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Write Configure"
	      Ports		      [1, 0, 1]
	      Position		      [690, 219, 790, 261]
	      TreatAsAtomicUnit	      on
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"Write Configure"
		Location		[36, 104, 1022, 705]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "SlvAddr"
		  Position		  [20, 98, 50, 112]
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  EnablePort
		  Name			  "Enable"
		  Ports			  []
		  Position		  [235, 20, 255, 40]
		}
		Block {
		  BlockType		  Constant
		  Name			  "PT_DATA_CFG"
		  Position		  [115, 300, 190, 330]
		  Value			  "hex2dec('13')"
		  OutDataTypeMode	  "uint8"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "uint8"
		}
		Block {
		  BlockType		  Constant
		  Name			  "PT_DATA_CFG1"
		  Position		  [115, 135, 190, 165]
		  Value			  "hex2dec('26')"
		  OutDataTypeMode	  "uint8"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "uint8"
		}
		Block {
		  BlockType		  Constant
		  Name			  "PT_DATA_CFG2"
		  Position		  [115, 455, 190, 485]
		  Value			  "hex2dec('26')"
		  OutDataTypeMode	  "uint8"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "uint8"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Soft I2C Master Read/Write"
		  Ports			  [3, 1]
		  Position		  [220, 85, 385, 215]
		  SourceBlock		  "waijung_soft_i2c_lib/Soft I2C Master Read//Write"
		  SourceType		  "waijung_soft_i2c"
		  conf			  "ReadWrite"
		  targetname		  "stm32f0"
		  module		  "1"
		  transfer		  "Blocking"
		  clk			  "100"
		  timeout		  "25"
		  sdapins		  "{'A4','A6'}"
		  sclpins		  "'A5'"
		  writecount		  "2"
		  readcount		  "0"
		  waittime		  "0"
		  forcestop		  off
		  portpinstr		  "0"
		  sampletime		  "inf"
		  blockid		  "MPL3115A2MPL3115A2_InitializeWriteConfigureSoftI2CMasterReadWrite"
		  inputporttype		  "[3 3 3]"
		  inputportwidth	  "[]"
		  inputportlabel	  "{'SlvAddr' 'Wr0 (uint8)' 'Wr1 (uint8)'}"
		  outputporttype	  "[3]"
		  outputportwidth	  "[1]"
		  outputportlabel	  "{'Status'}"
		  compat		  "0"
		  optionstring		  "[\"1\",\"2\",\"0\",\"0\",\"off\",\"1\"]"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Soft I2C Master Read/Write1"
		  Ports			  [3, 1]
		  Position		  [220, 250, 385, 380]
		  SourceBlock		  "waijung_soft_i2c_lib/Soft I2C Master Read//Write"
		  SourceType		  "waijung_soft_i2c"
		  conf			  "ReadWrite"
		  targetname		  "stm32f0"
		  module		  "1"
		  transfer		  "Blocking"
		  clk			  "100"
		  timeout		  "25"
		  sdapins		  "{'A4','A6'}"
		  sclpins		  "'A5'"
		  writecount		  "2"
		  readcount		  "0"
		  waittime		  "0"
		  forcestop		  off
		  portpinstr		  "0"
		  sampletime		  "inf"
		  blockid		  "MPL3115A2MPL3115A2_InitializeWriteConfigureSoftI2CMasterReadWrite1"
		  inputporttype		  "[3 3 3]"
		  inputportwidth	  "[]"
		  inputportlabel	  "{'SlvAddr' 'Wr0 (uint8)' 'Wr1 (uint8)'}"
		  outputporttype	  "[3]"
		  outputportwidth	  "[1]"
		  outputportlabel	  "{'Status'}"
		  compat		  "0"
		  optionstring		  "[\"1\",\"2\",\"0\",\"0\",\"off\",\"1\"]"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Soft I2C Master Read/Write2"
		  Ports			  [3, 1]
		  Position		  [220, 405, 385, 535]
		  SourceBlock		  "waijung_soft_i2c_lib/Soft I2C Master Read//Write"
		  SourceType		  "waijung_soft_i2c"
		  conf			  "ReadWrite"
		  targetname		  "stm32f0"
		  module		  "1"
		  transfer		  "Blocking"
		  clk			  "100"
		  timeout		  "25"
		  sdapins		  "{'A4','A6'}"
		  sclpins		  "'A5'"
		  writecount		  "2"
		  readcount		  "0"
		  waittime		  "0"
		  forcestop		  off
		  portpinstr		  "0"
		  sampletime		  "inf"
		  blockid		  "MPL3115A2MPL3115A2_InitializeWriteConfigureSoftI2CMasterReadWrite2"
		  inputporttype		  "[3 3 3]"
		  inputportwidth	  "[]"
		  inputportlabel	  "{'SlvAddr' 'Wr0 (uint8)' 'Wr1 (uint8)'}"
		  outputporttype	  "[3]"
		  outputportwidth	  "[1]"
		  outputportlabel	  "{'Status'}"
		  compat		  "0"
		  optionstring		  "[\"1\",\"2\",\"0\",\"0\",\"off\",\"1\"]"
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator"
		  Position		  [435, 305, 455, 325]
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator1"
		  Position		  [435, 140, 455, 160]
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator2"
		  Position		  [435, 460, 455, 480]
		}
		Block {
		  BlockType		  Constant
		  Name			  "VAL"
		  Position		  [115, 345, 190, 375]
		  Value			  "7"
		  OutDataTypeMode	  "uint8"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "uint8"
		}
		Block {
		  BlockType		  Constant
		  Name			  "VAL1"
		  Position		  [115, 500, 190, 530]
		  Value			  "hex2dec('39')"
		  OutDataTypeMode	  "uint8"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "uint8"
		}
		Block {
		  BlockType		  Constant
		  Name			  "VAL2"
		  Position		  [115, 180, 190, 210]
		  Value			  "hex2dec('38')"
		  OutDataTypeMode	  "uint8"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		  OutDataTypeStr	  "uint8"
		}
		Line {
		  SrcBlock		  "Soft I2C Master Read/Write2"
		  SrcPort		  1
		  DstBlock		  "Terminator2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "VAL1"
		  SrcPort		  1
		  DstBlock		  "Soft I2C Master Read/Write2"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "PT_DATA_CFG2"
		  SrcPort		  1
		  DstBlock		  "Soft I2C Master Read/Write2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Soft I2C Master Read/Write"
		  SrcPort		  1
		  DstBlock		  "Terminator1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "VAL2"
		  SrcPort		  1
		  DstBlock		  "Soft I2C Master Read/Write"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "PT_DATA_CFG1"
		  SrcPort		  1
		  DstBlock		  "Soft I2C Master Read/Write"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Soft I2C Master Read/Write1"
		  SrcPort		  1
		  DstBlock		  "Terminator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "VAL"
		  SrcPort		  1
		  DstBlock		  "Soft I2C Master Read/Write1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "SlvAddr"
		  SrcPort		  1
		  Points		  [30, 0]
		  Branch {
		    Points		    [0, 165]
		    Branch {
		    DstBlock		    "Soft I2C Master Read/Write1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 155]
		    DstBlock		    "Soft I2C Master Read/Write2"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "Soft I2C Master Read/Write"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "PT_DATA_CFG"
		  SrcPort		  1
		  DstBlock		  "Soft I2C Master Read/Write1"
		  DstPort		  2
		}
		Annotation {
		  Name			  "# Priority 3"
		  Position		  [438, 412]
		  DropShadow		  on
		}
		Annotation {
		  Name			  "# Priority 2"
		  Position		  [438, 257]
		  DropShadow		  on
		}
		Annotation {
		  Name			  "# Priority 1"
		  Position		  [433, 92]
		  DropShadow		  on
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "SETUP_READY"
	      Position		      [875, 58, 905, 72]
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      SrcBlock		      "Logical\nOperator1"
	      SrcPort		      1
	      DstBlock		      "SETUP_READY"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical\nOperator5"
	      SrcPort		      1
	      Points		      [0, -25]
	      DstBlock		      "Logical\nOperator2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Logical\nOperator3"
	      SrcPort		      1
	      DstBlock		      "Logical\nOperator5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical\nOperator4"
	      SrcPort		      1
	      Points		      [60, 0]
	      DstBlock		      "Logical\nOperator5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical\nOperator2"
	      SrcPort		      1
	      Points		      [50, 0]
	      DstBlock		      "Write Configure"
	      DstPort		      enable
	    }
	    Line {
	      SrcBlock		      "Compare\nTo Constant"
	      SrcPort		      1
	      Points		      [60, 0]
	      Branch {
		Points			[0, -20]
		DstBlock		"Logical\nOperator4"
		DstPort			1
	      }
	      Branch {
		Points			[85, 0; 0, -190]
		DstBlock		"Logical\nOperator1"
		DstPort			4
	      }
	    }
	    Line {
	      SrcBlock		      "Compare\nTo Zero1"
	      SrcPort		      1
	      Points		      [125, 0; 0, -55]
	      Branch {
		DstBlock		"Logical\nOperator2"
		DstPort			2
	      }
	      Branch {
		Points			[0, -85]
		DstBlock		"Logical\nOperator1"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Compare\nTo Constant1"
	      SrcPort		      1
	      Points		      [55, 0]
	      Branch {
		Points			[0, 65]
		DstBlock		"Logical\nOperator3"
		DstPort			1
	      }
	      Branch {
		Points			[45, 0; 0, -50]
		DstBlock		"Logical\nOperator1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Soft I2C Master Read/Write"
	      SrcPort		      2
	      DstBlock		      "Compare\nTo Constant1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Soft I2C Master Read/Write1"
	      SrcPort		      2
	      DstBlock		      "Compare\nTo Constant"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Compare\nTo Zero"
	      SrcPort		      1
	      Points		      [80, 0]
	      Branch {
		Points			[0, 85]
		DstBlock		"Logical\nOperator2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Logical\nOperator1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Soft I2C Master Read/Write1"
	      SrcPort		      1
	      DstBlock		      "Compare\nTo Zero1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Soft I2C Master Read/Write"
	      SrcPort		      1
	      DstBlock		      "Compare\nTo Zero"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "PT_DATA_CFG"
	      SrcPort		      1
	      DstBlock		      "Soft I2C Master Read/Write1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CNTRL_REG1"
	      SrcPort		      1
	      DstBlock		      "Soft I2C Master Read/Write"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "SlvAddr"
	      SrcPort		      1
	      Points		      [45, 0]
	      Branch {
		Points			[0, 150]
		Branch {
		  Points		  [0, 120; 525, 0; 0, -85]
		  DstBlock		  "Write Configure"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Soft I2C Master Read/Write1"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"Soft I2C Master Read/Write"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Reading"
	  Ports			  [1, 6, 1]
	  Position		  [235, 155, 400, 320]
	  TreatAsAtomicUnit	  on
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Reading"
	    Location		    [120, 189, 874, 537]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "SlvAddr"
	      Position		      [45, 123, 75, 137]
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      EnablePort
	      Name		      "Enable"
	      Ports		      []
	      Position		      [135, 20, 155, 40]
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Bitwise\nOperator"
	      Ports		      [1, 1]
	      Position		      [460, 101, 500, 139]
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Bitwise\nOperator"
	      SourceType	      "Bitwise Operator"
	      logicop		      "AND"
	      UseBitMask	      on
	      NumInputPorts	      "1"
	      BitMask		      "8"
	      BitMaskRealWorld	      "Stored Integer"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Compare\nTo Zero"
	      Ports		      [1, 1]
	      Position		      [405, 45, 435, 75]
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
	      SourceType	      "Compare To Zero"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      relop		      "=="
	      LogicOutDataTypeMode    "boolean"
	      ZeroCross		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Compare\nTo Zero2"
	      Ports		      [1, 1]
	      Position		      [530, 105, 560, 135]
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Compare\nTo Zero"
	      SourceType	      "Compare To Zero"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      relop		      "~="
	      LogicOutDataTypeMode    "boolean"
	      ZeroCross		      off
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator"
	      Ports		      [2, 1]
	      Position		      [595, 52, 625, 83]
	      AllPortsSameDT	      off
	      OutDataTypeMode	      "boolean"
	      LogicDataType	      "fixdt(0, 8)"
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "STATUS"
	      Position		      [25, 240, 100, 270]
	      Value		      "0"
	      OutDataTypeMode	      "uint8"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "uint8"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Soft I2C Master Read/Write"
	      Ports		      [2, 7]
	      Position		      [170, 67, 340, 313]
	      SourceBlock	      "waijung_soft_i2c_lib/Soft I2C Master Read//Write"
	      SourceType	      "waijung_soft_i2c"
	      conf		      "ReadWrite"
	      targetname	      "stm32f0"
	      module		      "1"
	      transfer		      "Blocking"
	      clk		      "100"
	      timeout		      "25"
	      sdapins		      "{'A4','A6'}"
	      sclpins		      "'A5'"
	      writecount	      "1"
	      readcount		      "6"
	      waittime		      "0"
	      forcestop		      off
	      portpinstr	      "0"
	      sampletime	      "inf"
	      blockid		      "MPL3115A2ReadingSoftI2CMasterReadWrite"
	      inputporttype	      "[3 3]"
	      inputportwidth	      "[]"
	      inputportlabel	      "{'SlvAddr' 'Wr0 (uint8)'}"
	      outputporttype	      "[3 3 3 3 3 3 3      ]"
	      outputportwidth	      "[1 1 1 1 1 1 1]"
	      outputportlabel	      "{'Status' 'Rd0 (uint8)' 'Rd1 (uint8)' 'Rd2 (uint8)' 'Rd3 (uint8)' 'Rd4 (uint8)' 'Rd5 (ui"
	      "nt8)'}"
	      compat		      "0"
	      optionstring	      "[\"1\",\"1\",\"6\",\"0\",\"off\",\"1\"]"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "DATA_VALID"
	      Position		      [660, 63, 690, 77]
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "P_MSB"
	      Position		      [405, 148, 435, 162]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "P_CSB"
	      Position		      [405, 183, 435, 197]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "P_LSB"
	      Position		      [405, 218, 435, 232]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "T_MSB"
	      Position		      [405, 253, 435, 267]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "T_LSB"
	      Position		      [405, 288, 435, 302]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      SrcBlock		      "Soft I2C Master Read/Write"
	      SrcPort		      7
	      DstBlock		      "T_LSB"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Soft I2C Master Read/Write"
	      SrcPort		      6
	      DstBlock		      "T_MSB"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Soft I2C Master Read/Write"
	      SrcPort		      5
	      DstBlock		      "P_LSB"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Soft I2C Master Read/Write"
	      SrcPort		      4
	      DstBlock		      "P_CSB"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Soft I2C Master Read/Write"
	      SrcPort		      3
	      DstBlock		      "P_MSB"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Compare\nTo Zero"
	      SrcPort		      1
	      DstBlock		      "Logical\nOperator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Soft I2C Master Read/Write"
	      SrcPort		      2
	      DstBlock		      "Bitwise\nOperator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Soft I2C Master Read/Write"
	      SrcPort		      1
	      Points		      [45, 0]
	      DstBlock		      "Compare\nTo Zero"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical\nOperator"
	      SrcPort		      1
	      DstBlock		      "DATA_VALID"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Compare\nTo Zero2"
	      SrcPort		      1
	      Points		      [15, 0]
	      DstBlock		      "Logical\nOperator"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Bitwise\nOperator"
	      SrcPort		      1
	      DstBlock		      "Compare\nTo Zero2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "STATUS"
	      SrcPort		      1
	      DstBlock		      "Soft I2C Master Read/Write"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "SlvAddr"
	      SrcPort		      1
	      DstBlock		      "Soft I2C Master Read/Write"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  Position		  [430, 265, 450, 285]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator1"
	  Position		  [430, 290, 450, 310]
	  ShowName		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Pa"
	  Position		  [675, 218, 705, 232]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    DstBlock		    "MPL3115A2_Initialize"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 165]
	    DstBlock		    "Reading"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Reading"
	  SrcPort		  1
	  Points		  [105, 0]
	  DstBlock		  "Convert"
	  DstPort		  enable
	}
	Line {
	  SrcBlock		  "Reading"
	  SrcPort		  6
	  DstBlock		  "Terminator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reading"
	  SrcPort		  5
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reading"
	  SrcPort		  4
	  DstBlock		  "Convert"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Reading"
	  SrcPort		  3
	  DstBlock		  "Convert"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Reading"
	  SrcPort		  2
	  DstBlock		  "Convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "MPL3115A2_Initialize"
	  SrcPort		  1
	  Points		  [10, 0]
	  DstBlock		  "Reading"
	  DstPort		  enable
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  DstBlock		  "Pa"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Memory Configuration"
      Ports		      []
      Position		      [445, 65, 562, 139]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Memory Configuration"
	Location		[750, 197, 1162, 426]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  "S-Function"
	  Name			  "EEP Emulation Storage"
	  Ports			  []
	  Position		  [25, 127, 139, 198]
	  FunctionName		  "stm32f0_eep_emulation"
	  Parameters		  "conf,inputporttype,inputportwidth,outputporttype,outputportwidth,eepfilename,eepinfo,varname,options"
	  "tring,sampletime,blockid"
	  EnableBusSupport	  off
	  MaskType		  "stm32f0_eep_emulation"
	  MaskDescription	  "The block define variables name for EEProm emulation on Flash memory.\n\nNote: maximum variable "
	  "count limited to 48"
	  MaskHelp		  "web(fullfile(waijungdocroot,'stm32f0_eep_emulation_storage.htm'), '-browser')"
	  MaskPromptString	  "Configuration|Storage type|Storage name|Storage name|Var name (hidden)|Initial value|Storage na"
	  "me index (hidden)|EEP file name (hidden)|EEP Information (hidden), [name, initialvalue, datatype]|Sample time (sec)"
	  "|Enable custom port labels (Ex. In1, In2, In3)|Custom input port labels (Ex. In1, In2, In3)|Custom output port labe"
	  "ls (Ex. Out1, Out2, Out3)|Port Pin String|Block ID|Input Port Type|Input Port Width|Input Port Label|Output Port Ty"
	  "pe|Output Port Width|Output port label|Compatibility (Reserved for future use)|String(s) to be passed to TLC"
	  MaskStyleString	  "popup(Setup|Read|Write),popup(double|single|int8|uint8|int16|uint16|int32|uint32),edit,popup(<em"
	  "pty>),edit,edit,edit,edit,edit,edit,checkbox,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit"
	  MaskTunableValueString  "off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off"
	  MaskCallbackString	  "stm32f0_eep_emulation_callback('conf');||stm32f0_eep_emulation_callback('storagedefinename');"
	  "||stm32f0_eep_emulation_callback('varname');|||stm32f0_eep_emulation_callback('eepfilename');||stm32f0_eep_emulatio"
	  "n_callback('sampletime');|stm32f0_eep_emulation_callback('enablecustomportlabel');|stm32f0_eep_emulation_callback('"
	  "conf');|stm32f0_eep_emulation_callback('conf');||stm32f0_eep_emulation_callback('blockid');||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,off,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "off,on,on,off,off,on,off,off,off,on,off,off,off,off,off,off,off,off,off,off,off,off,off"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,,,,,,,,,,,,,,"
	  MaskVariables		  "conf=&1;datatype=&2;storagedefinename=@3;storagename=&4;varname=@5;initialvalue=@6;storageindex=@"
	  "7;eepfilename=@8;eepinfo=@9;sampletime=@10;enablecustomportlabel=@11;cinputportlabel=&12;coutputportlabel=&13;portp"
	  "instr=&14;blockid=&15;inputporttype=@16;inputportwidth=@17;inputportlabel=&18;outputporttype=@19;outputportwidth=@2"
	  "0;outputportlabel=&21;compat=&22;optionstring=&23;"
	  MaskInitialization	  "stm32f0_eep_emulation_callback('init');"
	  MaskDisplay		  "text(0.5, 0.5, '[EEP Setup]\\nName: CAN_ID\\nType: uint32','ver','middle','hor','center'); "
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "normalized"
	  MaskValueString	  "Setup|uint32|'CAN_ID'|<empty>|'<empty>'|[0]|-1|'ccp_slave_demo.eeprom'|''|inf|off|0||0|MemoryCon"
	  "figurationEEPEmulationStorage|[]|[]|{}|[]|[]|{}|0|[]"
	  MaskTabNameString	  ",,,,,,,,,,,,,,,,,,,,,,"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Volatile Data Array"
	  Ports			  []
	  Position		  [150, 25, 264, 92]
	  SourceBlock		  "waijung_addon_module/Data Storage/Volatile Data Array"
	  SourceType		  "waijung_vdata_array"
	  conf			  "Setup"
	  specificaddress	  off
	  storagename		  "READ_DATA"
	  memoryaddress		  "hex2dec('64000000')"
	  storagetype		  "uint8"
	  datasize		  "256"
	  varname		  "VolatileDataArray_READ_DATA"
	  datatype		  "double"
	  datacount		  "0"
	  portpinstr		  "0"
	  sampletime		  "inf"
	  blockid		  "MemoryConfigurationVolatileDataArray"
	  inputporttype		  "[]"
	  inputportwidth	  "[]"
	  inputportlabel	  "{}"
	  outputporttype	  "[]"
	  outputportwidth	  "[]"
	  outputportlabel	  "{}"
	  compat		  "0"
	  optionstring		  "[\"off\",\"?\",\"READ_DATA\",\"uint8\",\"256\",\"VolatileDataArray_READ_DATA\",\"uint8_t\",\"Param"
	  "1\"]"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Volatile Data Array1"
	  Ports			  []
	  Position		  [25, 25, 137, 90]
	  SourceBlock		  "waijung_addon_module/Data Storage/Volatile Data Array"
	  SourceType		  "waijung_vdata_array"
	  conf			  "Setup"
	  specificaddress	  off
	  storagename		  "SLAVE_DEV_ID"
	  memoryaddress		  "hex2dec('64000000')"
	  storagetype		  "uint8"
	  datasize		  "16"
	  varname		  "VolatileDataArray_SLAVE_DEV_ID"
	  datatype		  "double"
	  datacount		  "0"
	  portpinstr		  "0"
	  sampletime		  "inf"
	  blockid		  "MemoryConfigurationVolatileDataArray1"
	  inputporttype		  "[]"
	  inputportwidth	  "[]"
	  inputportlabel	  "{}"
	  outputporttype	  "[]"
	  outputportwidth	  "[]"
	  outputportlabel	  "{}"
	  compat		  "0"
	  optionstring		  "[\"off\",\"?\",\"SLAVE_DEV_ID\",\"uint8\",\"16\",\"VolatileDataArray_SLAVE_DEV_ID\",\"uint8_t\",\""
	  "Param1\"]"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Volatile Data Array2"
	  Ports			  []
	  Position		  [280, 25, 394, 92]
	  SourceBlock		  "waijung_addon_module/Data Storage/Volatile Data Array"
	  SourceType		  "waijung_vdata_array"
	  conf			  "Setup"
	  specificaddress	  off
	  storagename		  "CONTROL"
	  memoryaddress		  "hex2dec('64000000')"
	  storagetype		  "uint8"
	  datasize		  "256"
	  varname		  "VolatileDataArray_CONTROL"
	  datatype		  "double"
	  datacount		  "0"
	  portpinstr		  "0"
	  sampletime		  "inf"
	  blockid		  "MemoryConfigurationVolatileDataArray2"
	  inputporttype		  "[]"
	  inputportwidth	  "[]"
	  inputportlabel	  "{}"
	  outputporttype	  "[]"
	  outputportwidth	  "[]"
	  outputportlabel	  "{}"
	  compat		  "0"
	  optionstring		  "[\"off\",\"?\",\"CONTROL\",\"uint8\",\"256\",\"VolatileDataArray_CONTROL\",\"uint8_t\",\"Param1\"]"
	}
      }
    }
    Block {
      BlockType		      Mux
      Name		      "Mux"
      Ports		      [8, 1]
      Position		      [465, 299, 470, 381]
      ShowName		      off
      Inputs		      "8"
      DisplayOption	      "bar"
    }
    Block {
      BlockType		      Mux
      Name		      "Mux1"
      Ports		      [4, 1]
      Position		      [425, 526, 430, 709]
      ShowName		      off
      DisplayOption	      "bar"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Network/Interface Configuration"
      Ports		      []
      Position		      [295, 65, 411, 139]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Network/Interface Configuration"
	Location		[236, 298, 1047, 720]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Reference
	  Name			  "CAN Setup"
	  Ports			  []
	  Position		  [25, 26, 172, 100]
	  SourceBlock		  "stm32f0_can_lib/CAN Setup"
	  SourceType		  "stm32f0_can"
	  conf			  "Setup"
	  canmodule		  "1"
	  advance		  off
	  bitrate_select	  "250000"
	  sjw			  "1tq"
	  bs1			  "15tq"
	  bs2			  "8tq"
	  timingconf		  "Prescaler"
	  brp			  "8"
	  bitrate		  "250000"
	  tq			  "1.6667e-007"
	  autoretransmission	  "Disable"
	  remaptxpin		  "B9"
	  remaprxpin		  "B8"
	  sampletime		  "-1"
	  sampletimestr		  "0.01"
	  blockid		  "NetworkInterfaceConfigurationCANSetup"
	  inputarray		  "[]"
	  inputlabelarray	  "{}"
	  outputarray		  "[]"
	  outputlabelarray	  "{}"
	  compat		  "0"
	  confstr		  "[\"250000\",\"8\",\"B\",\"9\",\"B\",\"8\",\"1tq\",\"15tq\",\"8tq\",\"ENABLE\"]"
	  presc			  "8"
	  txportstr		  "B"
	  txpinstr		  "9"
	  rxportstr		  "B"
	  rxpinstr		  "8"
	  lastmodule		  "1"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "CAN_ID Configuration"
	  Ports			  []
	  Position		  [25, 127, 170, 193]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "CAN_ID Configuration"
	    Location		    [236, 579, 851, 879]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      SubSystem
	      Name		      "Enabled\nSubsystem"
	      Ports		      [1, 0, 1]
	      Position		      [240, 99, 340, 141]
	      TreatAsAtomicUnit	      on
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"Enabled\nSubsystem"
		Location		[332, 203, 1050, 602]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [110, 138, 140, 152]
		  IconDisplay		  "Port number"
		  OutDataType		  "fixdt(1, 16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  EnablePort
		  Name			  "Enable"
		  Ports			  []
		  Position		  [235, 20, 255, 40]
		}
		Block {
		  BlockType		  "S-Function"
		  Name			  "EEP Emulation Read"
		  Ports			  [0, 1]
		  Position		  [235, 231, 390, 299]
		  Priority		  "1"
		  FunctionName		  "stm32f0_eep_emulation"
		  Parameters		  "conf,inputporttype,inputportwidth,outputporttype,outputportwidth,eepfilename,eepinfo,varname,option"
		  "string,sampletime,blockid"
		  EnableBusSupport	  off
		  MaskType		  "stm32f0_eep_emulation"
		  MaskDescription	  "Read a value from EEProm Emulation of the specified variable anme."
		  MaskHelp		  "web(fullfile(waijungdocroot,'stm32f0_eep_emulation_read.htm'), '-browser')"
		  MaskPromptString	  "Configuration|Storage type|Storage name|Storage name|Var name (hidden)|Initial value|Storage n"
		  "ame index (hidden)|EEP file name (hidden)|EEP Information (hidden), [name, initialvalue, datatype]|Debug informati"
		  "on|Sample time (sec)|Enable custom port labels (Ex. In1, In2, In3)|Custom input port labels (Ex. In1, In2, In3)|Cu"
		  "stom output port labels (Ex. Out1, Out2, Out3)|Port Pin String|Block ID|Input Port Type|Input Port Width|Input Por"
		  "t Label|Output Port Type|Output Port Width|Output port label|Compatibility (Reserved for future use)|String(s) to "
		  "be passed to TLC"
		  MaskStyleString	  "popup(Setup|Read|Write),popup(double|single|int8|uint8|int16|uint16|int32|uint32),edit,popup(CA"
		  "N_ID),edit,edit,edit,edit,edit,checkbox,edit,checkbox,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit"
		  MaskTunableValueString  "off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,o"
		  "ff,off"
		  MaskCallbackString	  "stm32f0_eep_emulation_callback('conf');||stm32f0_eep_emulation_callback('storagedefinename')"
		  ";||stm32f0_eep_emulation_callback('varname');|||stm32f0_eep_emulation_callback('eepfilename');||stm32f0_eep_emulat"
		  "ion_callback('debuginfo');|stm32f0_eep_emulation_callback('sampletime');|stm32f0_eep_emulation_callback('enablecus"
		  "tomportlabel');|stm32f0_eep_emulation_callback('conf');|stm32f0_eep_emulation_callback('conf');||stm32f0_eep_emula"
		  "tion_callback('blockid');||||||||"
		  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,off,on,on,on,on,on,on,on,on"
		  MaskVisibilityString	  "off,off,off,on,off,off,off,off,off,on,on,off,off,off,off,off,off,off,off,off,off,off,off,o"
		  "ff"
		  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,,,,,,,,,,,,,,,,,,,"
		  MaskVariables		  "conf=&1;datatype=&2;storagedefinename=@3;storagename=&4;varname=@5;initialvalue=@6;storageindex="
		  "@7;eepfilename=@8;eepinfo=@9;debuginfo=&10;sampletime=@11;enablecustomportlabel=@12;cinputportlabel=&13;coutputpor"
		  "tlabel=&14;portpinstr=&15;blockid=&16;inputporttype=@17;inputportwidth=@18;inputportlabel=&19;outputporttype=@20;o"
		  "utputportwidth=@21;outputportlabel=&22;compat=&23;optionstring=&24;"
		  MaskInitialization	  "stm32f0_eep_emulation_callback('init');"
		  MaskDisplay		  "text(0.5, 0.5, '[EEP Read]\\nName: CAN_ID\\nTs (sec): 0.01','ver','middle','hor','center'); port_l"
		  "abel('output', 1,'CAN_ID'); "
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskPortRotate	  "default"
		  MaskIconUnits		  "normalized"
		  MaskValueString	  "Read|single|'Data1,Data2'|CAN_ID|'CAN_ID'|[1.0 2.0]|0|'ccp_slave_demo.eeprom'|'CAN_ID,7,0,-'|of"
		  "f|inf|off|0||0|NetworkInterfaceConfigurationCAN_IDConfigurationEnabledSubsystemEEPEmulationRead|[]|[]|{}|[7]|[]|{'"
		  "CAN_ID'}|0|[\"CAN_ID\",\"0\",\"7\",\"off\",\"\",\"\",\"\",\"\",\"\",\"\",\"2\",\"CAN_ID\",\"7\",\"0\",\"dummy\",\""
		  "0\",\"0\"]"
		  MaskTabNameString	  ",,,,,,,,,,,,,,,,,,,,,,,"
		}
		Block {
		  BlockType		  "S-Function"
		  Name			  "EEP Emulation Write"
		  Ports			  [1]
		  Position		  [235, 104, 385, 186]
		  Priority		  "0"
		  FunctionName		  "stm32f0_eep_emulation"
		  Parameters		  "conf,inputporttype,inputportwidth,outputporttype,outputportwidth,eepfilename,eepinfo,varname,option"
		  "string,sampletime,blockid"
		  EnableBusSupport	  off
		  MaskType		  "stm32f0_eep_emulation"
		  MaskDescription	  "Write data value to the specified variable name, to store in EEProm Emulation."
		  MaskHelp		  "web(fullfile(waijungdocroot,'stm32f0_eep_emulation_write.htm'), '-browser')"
		  MaskPromptString	  "Configuration|Storage type|Storage name|Storage name|Var name (hidden)|Initial value|Storage n"
		  "ame index (hidden)|EEP file name (hidden)|EEP Information (hidden), [name, initialvalue, datatype]|Debug informati"
		  "on|Sample time (sec)|Enable custom port labels (Ex. In1, In2, In3)|Custom input port labels (Ex. In1, In2, In3)|Cu"
		  "stom output port labels (Ex. Out1, Out2, Out3)|Port Pin String|Block ID|Input Port Type|Input Port Width|Input Por"
		  "t Label|Output Port Type|Output Port Width|Output port label|Compatibility (Reserved for future use)|String(s) to "
		  "be passed to TLC"
		  MaskStyleString	  "popup(Setup|Read|Write),popup(double|single|int8|uint8|int16|uint16|int32|uint32),edit,popup(CA"
		  "N_ID),edit,edit,edit,edit,edit,checkbox,edit,checkbox,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit"
		  MaskTunableValueString  "off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,o"
		  "ff,off"
		  MaskCallbackString	  "stm32f0_eep_emulation_callback('conf');||stm32f0_eep_emulation_callback('storagedefinename')"
		  ";||stm32f0_eep_emulation_callback('varname');|||stm32f0_eep_emulation_callback('eepfilename');||stm32f0_eep_emulat"
		  "ion_callback('debuginfo');|stm32f0_eep_emulation_callback('sampletime');|stm32f0_eep_emulation_callback('enablecus"
		  "tomportlabel');|stm32f0_eep_emulation_callback('conf');|stm32f0_eep_emulation_callback('conf');||stm32f0_eep_emula"
		  "tion_callback('blockid');||||||||"
		  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,off,on,on,on,on,on,on,on,on"
		  MaskVisibilityString	  "off,off,off,on,off,off,off,off,off,on,on,off,off,off,off,off,off,off,off,off,off,off,off,o"
		  "ff"
		  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,,,,,,,,,,,,,,,,,,,"
		  MaskVariables		  "conf=&1;datatype=&2;storagedefinename=@3;storagename=&4;varname=@5;initialvalue=@6;storageindex="
		  "@7;eepfilename=@8;eepinfo=@9;debuginfo=&10;sampletime=@11;enablecustomportlabel=@12;cinputportlabel=&13;coutputpor"
		  "tlabel=&14;portpinstr=&15;blockid=&16;inputporttype=@17;inputportwidth=@18;inputportlabel=&19;outputporttype=@20;o"
		  "utputportwidth=@21;outputportlabel=&22;compat=&23;optionstring=&24;"
		  MaskInitialization	  "stm32f0_eep_emulation_callback('init');"
		  MaskDisplay		  "text(0.5, 0.5, '[EEP Write]\\nName: CAN_ID\\nTs (sec): 0.01','ver','middle','hor','center'); port_"
		  "label('input', 1,'CAN_ID'); "
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskPortRotate	  "default"
		  MaskIconUnits		  "normalized"
		  MaskValueString	  "Write|single|'Data1,Data2'|CAN_ID|'CAN_ID'|[1.0 2.0]|0|'ccp_slave_demo.eeprom'|'CAN_ID,7,0,-'|o"
		  "ff|inf|off|0||0|NetworkInterfaceConfigurationCAN_IDConfigurationEnabledSubsystemEEPEmulationWrite|[-1]|[]|{'CAN_ID"
		  "'}|[]|[]|{}|0|[\"CAN_ID\",\"0\",\"7\",\"off\",\"\",\"\",\"\",\"\",\"\",\"\",\"2\",\"CAN_ID\",\"7\",\"0\",\"dummy\""
		  ",\"0\",\"0\"]"
		  MaskTabNameString	  ",,,,,,,,,,,,,,,,,,,,,,,"
		}
		Block {
		  BlockType		  "S-Function"
		  Name			  "UART Tx"
		  Ports			  [1]
		  Position		  [455, 233, 590, 297]
		  FunctionName		  "stm32f0_uart"
		  Parameters		  "conf,inputporttype,inputportwidth,outputporttype,outputportwidth,asciiheader,optionstring,headerstr"
		  "ing,terminatorstring,asciidatatypestring,sampletime,blockid"
		  EnableBusSupport	  off
		  MaskType		  "stm32f0_uart"
		  MaskDescription	  "UART Module\n - Select module corresponding to \"UART Setup\" block.\nTransfer\n - Blocking: af"
		  "ter write DMA buffer, the block wait until buffer empty.\n - Non-Blocking: the block will not wait for buffer empt"
		  "y.\nPacket mode:\n - Ascii: sending data is ascii, Ascii format + End of packet.\n - Binary: sending data is binar"
		  "y format, Header + Data + Terminator\n - String Buffer: Volatile Data Storage variable name as sending data. \nAsc"
		  "ii format:\n - %U, %I, %D, %O, %X, %u, %i, %d, %o, %x: Uint32\n - %E, %G, %F, %e, %g, %f: Single\n - %C, %c: Int8\n"
		  " - %S, %s: (char *), this port is output of Volatile Data Storage Read block, which data type is string."
		  MaskHelp		  "web(fullfile(waijungdocroot,'stm32f0_uart_tx.htm'), '-browser')"
		  MaskPromptString	  "Configuration|UART Module|Baud rate (bps)|Data bits|Parity|Stop bit|Tx pin|Rx pin|Hardware flo"
		  "w control|HW Flow control, CTS Pin|HW Flow control, RTS Pin|Advance options|Rx buffer size (bytes)|Tx buffer size "
		  "(bytes)|Transfer|Packet mode|Binary header (example: '7E 7E')|Binary terminator (example: '03 03')|Number of data "
		  "port, type DOUBLE|Number of data port, type SINGLE|Number of data port, type INT8|Number of data port, type UINT8|"
		  "Number of data port, type INT16|Number of data port, type UINT16|Number of data port, type INT32|Number of data po"
		  "rt, type UINT32|Ascii format|End of packet|End of packet|Buffer|Var name|Ascii header (printf format)|Sample time "
		  "(sec)|Enable custom port labels (Ex. In1, In2, In3)|Custom input port labels (Ex. In1, In2, In3)|Custom output por"
		  "t labels (Ex. Out1, Out2, Out3)|Port Pin String|Block ID|Input Port Type|Input Port Width|Input Port Label|Output "
		  "Port Type|Output Port Width|Output port label|Compatibility (Reserved for future use)|String(s) to be passed to TL"
		  "C||||Last module selected"
		  MaskStyleString	  "popup(Setup|Tx|Rx),popup(1|2|3|4),edit,popup(8),popup(No|Odd|Even),popup(0.5|1|1.5|2),popup(Not"
		  " used|A9|B6),popup(Not used|A10|B7),popup(None|RTS|CTS|RTS/CTS),popup(Not used|A11),popup(Not used|A12),checkbox,p"
		  "opup(16|32|64|128|256|512),popup(16|32|64|128|256|512),popup(Blocking|Non-Blocking),popup(Ascii|Binary|String Buff"
		  "er),edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,popup(CR (0x0D - \"\\r\")|LF (0x0A - \"\\n\")|CRLF (0x0"
		  "D 0x0A - \"\\r\\n\")),popup(CR (0x0D - \"\\r\")|LF (0x0A - \"\\n\")|CRLF (0x0D 0x0A - \"\\r\\n\")|None),popup(<emp"
		  "ty>),edit,edit,edit,checkbox,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit"
		  MaskTunableValueString  "off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,o"
		  "ff,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off"
		  MaskCallbackString	  "stm32f0_uart_callback('conf');|stm32f0_uart_callback('uartmodule');|||||||stm32f0_uart_callb"
		  "ack('flowcontrol');|||stm32f0_uart_callback('advanceoptions');|||stm32f0_uart_callback('conf');|stm32f0_uart_callb"
		  "ack('conf');|stm32f0_uart_callback('binheader');|stm32f0_uart_callback('binterminator');|||||||||stm32f0_uart_call"
		  "back('asciiformat');|||stm32f0_uart_callback('storagename');|||stm32f0_uart_callback('sampletime');|stm32f0_uart_c"
		  "allback('enablecustomportlabel');|stm32f0_uart_callback('conf');|stm32f0_uart_callback('conf');||stm32f0_uart_call"
		  "back('blockid');||||||||||||"
		  MaskEnableString	  "on,on,on,on,on,on,on,on,on,off,off,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
		  ",on,on,on,on,on,on,off,on,on,on,on,on,on,on,on,on,on,on,on"
		  MaskVisibilityString	  "off,on,off,off,off,off,off,off,off,off,off,off,off,off,on,on,off,off,off,off,off,off,off,o"
		  "ff,off,off,on,off,on,off,off,off,on,on,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off"
		  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,"
		  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,"
		  MaskVariables		  "conf=&1;uartmodule=&2;baudrate=@3;databits=@4;parity=&5;stopbit=&6;remaptxpin=&7;remaprxpin=&8;f"
		  "lowcontrol=&9;remapctspin=&10;remaprtspin=&11;advanceoptions=@12;rxbuffersize=@13;txbuffersize=@14;transfer=&15;pa"
		  "cketmode=&16;binheader=&17;binterminator=&18;porttype_double=@19;porttype_single=@20;porttype_int8=@21;porttype_ui"
		  "nt8=@22;porttype_int16=@23;porttype_uint16=@24;porttype_int32=@25;porttype_uint32=@26;asciiformat=@27;rx_asciiterm"
		  "inator=&28;tx_asciiterminator=&29;storagename=&30;varname=&31;asciiheader=&32;sampletime=@33;enablecustomportlabel"
		  "=@34;cinputportlabel=&35;coutputportlabel=&36;portpinstr=&37;blockid=&38;inputporttype=@39;inputportwidth=@40;inpu"
		  "tportlabel=&41;outputporttype=@42;outputportwidth=@43;outputportlabel=&44;compat=&45;optionstring=&46;headerstring"
		  "=&47;terminatorstring=&48;asciidatatypestring=&49;lastmodule=&50;"
		  MaskInitialization	  "stm32f0_uart_callback('init');"
		  MaskDisplay		  "text(0.95, 0.5, 'Module: USART1_Tx\\nPacket: Ascii\\nTransfer: Non-Blocking\\nTs (sec): 0.01','ver"
		  "','middle','hor','right'); port_label('input', 1,'%u'); "
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskPortRotate	  "default"
		  MaskIconUnits		  "normalized"
		  MaskValueString	  "Tx|1|115200|8|No|1|A9|A10|None|Not used|Not used|off|64|64|Non-Blocking|Ascii|'7E 7E'|'03 03'|0"
		  "|0|0|0|0|0|0|2|'Ok, id=%u'|CR (0x0D - \"\\r\")|CRLF (0x0D 0x0A - \"\\r\\n\")|<empty>||Ok, id=%u\\r\\n|inf|off|de|f"
		  "ff,ff,sdfsd|0|NetworkInterfaceConfigurationCAN_IDConfigurationEnabledSubsystemUARTTx|[ -1]|[]|{ '%u'}|[]|[]|{}|0|["
		  "\"1\", \"1\", \"A\", \"9\", \"1\", \"A\", \"10\", \"0\", \"*\", \"*\", \"0\", \"*\", \"*\", \"1\", \"1\", \"\", \""
		  "\", \"115200\", \"8\", \"No\", \"1\", \"None\", \"3\", \"2\", \"64\", \"64\", \"Ascii\", \"Non-Blocking\", \"\"]|["
		  "]|[\"13\",\"10\"]|[\"uint32_t\"]|1"
		  MaskTabNameString	  ",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,"
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "EEP Emulation Write"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "EEP Emulation Read"
		  SrcPort		  1
		  DstBlock		  "UART Tx"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      "S-Function"
	      Name		      "UART Rx"
	      Ports		      [0, 2]
	      Position		      [45, 44, 190, 146]
	      FunctionName	      "stm32f0_uart"
	      Parameters	      "conf,inputporttype,inputportwidth,outputporttype,outputportwidth,asciiheader,optionstring,hea"
	      "derstring,terminatorstring,asciidatatypestring,sampletime,blockid"
	      EnableBusSupport	      off
	      MaskType		      "stm32f0_uart"
	      MaskDescription	      "UART Module\n - Select module corresponding to \"UART Setup\" block.\nTransfer\n - Block"
	      "ing: the block wait until data receiving is ready.\n - Non-Blocking: if data receiving is ready, the block retu"
	      "rn non-zero to READY port otherwise return 0.\nPacket mode:\n - Ascii: receiving data is ascii, Ascii format + "
	      "End of packet.\n - Binary: receiving data is binary format, Header + Data + Terminator\n - String Buffer: Recei"
	      "ving data stored into Volatile Data Storage variable block. \nAscii format:\n - %U, %I, %D, %O, %X, %u, %i, %d,"
	      " %o, %x: Uint32\n - %E, %G, %F, %e, %g, %f: Single\n - %C, %c: Int8"
	      MaskHelp		      "web(fullfile(waijungdocroot,'stm32f0_uart_rx.htm'), '-browser')"
	      MaskPromptString	      "Configuration|UART Module|Baud rate (bps)|Data bits|Parity|Stop bit|Tx pin|Rx pin|Hardw"
	      "are flow control|HW Flow control, CTS Pin|HW Flow control, RTS Pin|Advance options|Rx buffer size (bytes)|Tx bu"
	      "ffer size (bytes)|Transfer|Packet mode|Binary header (example: '7E 7E')|Binary terminator (example: '03 03')|Nu"
	      "mber of data port, type DOUBLE|Number of data port, type SINGLE|Number of data port, type INT8|Number of data p"
	      "ort, type UINT8|Number of data port, type INT16|Number of data port, type UINT16|Number of data port, type INT3"
	      "2|Number of data port, type UINT32|Ascii format|End of packet|End of packet|Buffer|Var name|Ascii header (print"
	      "f format)|Sample time (sec)|Enable custom port labels (Ex. In1, In2, In3)|Custom input port labels (Ex. In1, In"
	      "2, In3)|Custom output port labels (Ex. Out1, Out2, Out3)|Port Pin String|Block ID|Input Port Type|Input Port Wi"
	      "dth|Input Port Label|Output Port Type|Output Port Width|Output port label|Compatibility (Reserved for future us"
	      "e)|String(s) to be passed to TLC||||Last module selected"
	      MaskStyleString	      "popup(Setup|Tx|Rx),popup(1|2|3|4),edit,popup(8),popup(No|Odd|Even),popup(0.5|1|1.5|2),po"
	      "pup(Not used|A9|B6),popup(Not used|A10|B7),popup(None|RTS|CTS|RTS/CTS),popup(Not used|A11),popup(Not used|A12),"
	      "checkbox,popup(16|32|64|128|256|512),popup(16|32|64|128|256|512),popup(Blocking|Non-Blocking),popup(Ascii|Binar"
	      "y|String Buffer),edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,popup(CR (0x0D - \"\\r\")|LF (0x0A - \""
	      "\\n\")|CRLF (0x0D 0x0A - \"\\r\\n\")),popup(CR (0x0D - \"\\r\")|LF (0x0A - \"\\n\")|CRLF (0x0D 0x0A - \"\\r\\n\""
	      ")|None),popup(<empty>),edit,edit,edit,checkbox,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit"
	      ",edit,edit,edit"
	      MaskTunableValueString  "off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,of"
	      "f,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,o"
	      "ff"
	      MaskCallbackString      "stm32f0_uart_callback('conf');|stm32f0_uart_callback('uartmodule');|||||||stm32f0_uart"
	      "_callback('flowcontrol');|||stm32f0_uart_callback('advanceoptions');|||stm32f0_uart_callback('conf');|stm32f0_u"
	      "art_callback('conf');|stm32f0_uart_callback('binheader');|stm32f0_uart_callback('binterminator');|||||||||stm32"
	      "f0_uart_callback('asciiformat');|||stm32f0_uart_callback('storagename');|||stm32f0_uart_callback('sampletime');"
	      "|stm32f0_uart_callback('enablecustomportlabel');|stm32f0_uart_callback('conf');|stm32f0_uart_callback('conf');|"
	      "|stm32f0_uart_callback('blockid');||||||||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on,on,on,off,off,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,o"
	      "n,on,on,on,on,on,on,on,on,off,on,on,on,on,on,on,on,on,on,on,on,on"
	      MaskVisibilityString    "off,on,off,off,off,off,off,off,off,off,off,off,off,off,on,on,off,off,off,off,off,off,o"
	      "ff,off,off,off,on,on,off,off,off,off,on,on,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	      ",on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,"
	      MaskVariables	      "conf=&1;uartmodule=&2;baudrate=@3;databits=@4;parity=&5;stopbit=&6;remaptxpin=&7;remaprxpi"
	      "n=&8;flowcontrol=&9;remapctspin=&10;remaprtspin=&11;advanceoptions=@12;rxbuffersize=@13;txbuffersize=@14;transf"
	      "er=&15;packetmode=&16;binheader=&17;binterminator=&18;porttype_double=@19;porttype_single=@20;porttype_int8=@21"
	      ";porttype_uint8=@22;porttype_int16=@23;porttype_uint16=@24;porttype_int32=@25;porttype_uint32=@26;asciiformat=@"
	      "27;rx_asciiterminator=&28;tx_asciiterminator=&29;storagename=&30;varname=&31;asciiheader=&32;sampletime=@33;ena"
	      "blecustomportlabel=@34;cinputportlabel=&35;coutputportlabel=&36;portpinstr=&37;blockid=&38;inputporttype=@39;in"
	      "putportwidth=@40;inputportlabel=&41;outputporttype=@42;outputportwidth=@43;outputportlabel=&44;compat=&45;optio"
	      "nstring=&46;headerstring=&47;terminatorstring=&48;asciidatatypestring=&49;lastmodule=&50;"
	      MaskInitialization      "stm32f0_uart_callback('init');"
	      MaskDisplay	      "text(0.05, 0.5, 'Module: USART1_Rx\\nPacket: Ascii\\nTransfer: Non-Blocking\\nTs (sec): 0.01"
	      "','ver','middle','hor','left'); port_label('output', 1,'READY'); port_label('output', 2,'%u'); "
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "normalized"
	      MaskValueString	      "Rx|1|115200|8|No|1|A9|A10|None|Not used|Not used|off|64|64|Non-Blocking|Ascii|'7E 7E'|'0"
	      "3 03'|0|0|0|0|0|0|0|2|'canid_set=%u'|CRLF (0x0D 0x0A - \"\\r\\n\")|LF (0x0A - \"\\n\")|<empty>||canid_set=%u\\r"
	      "\\n|inf|off|de|fff,ff,sdfsd|0|NetworkInterfaceConfigurationCAN_IDConfigurationUARTRx|[]|[]|{}|[3  7]|[]|{'READY"
	      "'  '%u'}|0|[\"1\", \"1\", \"A\", \"9\", \"1\", \"A\", \"10\", \"0\", \"*\", \"*\", \"0\", \"*\", \"*\", \"1\", "
	      "\"1\", \"\", \"\", \"115200\", \"8\", \"No\", \"1\", \"None\", \"3\", \"2\", \"64\", \"64\", \"Ascii\", \"Non-B"
	      "locking\", \"\"]|[]|[\"13\",\"10\"]|[\"uint32_t\"]|1"
	      MaskTabNameString	      ",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,"
	    }
	    Line {
	      SrcBlock		      "UART Rx"
	      SrcPort		      2
	      DstBlock		      "Enabled\nSubsystem"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "UART Rx"
	      SrcPort		      1
	      Points		      [95, 0]
	      DstBlock		      "Enabled\nSubsystem"
	      DstPort		      enable
	    }
	    Annotation {
	      Name		      "### Set ID via UART\nFormat: 'canid_set=%u\\r\\n'"
	      Position		      [49, 191]
	      HorizontalAlignment     "left"
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Soft I2C Master Setup"
	  Ports			  []
	  Position		  [190, 26, 322, 99]
	  SourceBlock		  "waijung_soft_i2c_lib/Soft I2C Master Setup"
	  SourceType		  "waijung_soft_i2c"
	  conf			  "Setup"
	  targetname		  "stm32f0"
	  module		  "1"
	  transfer		  "Blocking"
	  clk			  "250"
	  timeout		  "25"
	  sdapins		  "'B7'"
	  sclpins		  "'B6'"
	  writecount		  "1"
	  readcount		  "1"
	  waittime		  "0"
	  forcestop		  off
	  portpinstr		  "0"
	  sampletime		  "-1"
	  blockid		  "NetworkInterfaceConfigurationSoftI2CMasterSetup"
	  inputporttype		  "[]"
	  inputportwidth	  "[]"
	  inputportlabel	  "{}"
	  outputporttype	  "[]"
	  outputportwidth	  "[]"
	  outputportlabel	  "{}"
	  compat		  "0"
	  optionstring		  "[\"1\",\"250000\",\"3\",\"2\",\"1\",\"1\",\"25\",\"\",\"\",\"\",\"0\",\"1\",\"0\",\"0\",\"0\",\"0\""
	  ",\"0\",\"0\",\"0\",\"\",\"1\",\"B\",\"7\",\"B\",\"6\"]"
	}
	Block {
	  BlockType		  "S-Function"
	  Name			  "UART Setup"
	  Ports			  []
	  Position		  [340, 27, 468, 100]
	  FunctionName		  "stm32f0_uart"
	  Parameters		  "conf,inputporttype,inputportwidth,outputporttype,outputportwidth,asciiheader,optionstring,headerstri"
	  "ng,terminatorstring,asciidatatypestring,sampletime,blockid"
	  EnableBusSupport	  off
	  MaskType		  "stm32f0_uart"
	  MaskDescription	  "Default configuration for aMG USB Connect board:\n - UART module: 1\n - Tx pin: A9\n - Rx pin: A"
	  "10\n\nAdvance options\n - Rx buffer size (bytes): max packet length can be received via DMA.\n - Tx buffer size (by"
	  "tes): max packet length can be transmit via DMA."
	  MaskHelp		  "web(fullfile(waijungdocroot,'stm32f0_uart_setup.htm'), '-browser')"
	  MaskPromptString	  "Configuration|UART Module|Baud rate (bps)|Data bits|Parity|Stop bit|Tx pin|Rx pin|Hardware flow"
	  " control|HW Flow control, CTS Pin|HW Flow control, RTS Pin|Advance options|Rx buffer size (bytes)|Tx buffer size (b"
	  "ytes)|Transfer|Packet mode|Binary header (example: '7E 7E')|Binary terminator (example: '03 03')|Number of data por"
	  "t, type DOUBLE|Number of data port, type SINGLE|Number of data port, type INT8|Number of data port, type UINT8|Numb"
	  "er of data port, type INT16|Number of data port, type UINT16|Number of data port, type INT32|Number of data port, t"
	  "ype UINT32|Ascii format|End of packet|End of packet|Buffer|Var name|Ascii header (printf format)|Sample time (sec)|"
	  "Enable custom port labels (Ex. In1, In2, In3)|Custom input port labels (Ex. In1, In2, In3)|Custom output port label"
	  "s (Ex. Out1, Out2, Out3)|Port Pin String|Block ID|Input Port Type|Input Port Width|Input Port Label|Output Port Typ"
	  "e|Output Port Width|Output port label|Compatibility (Reserved for future use)|String(s) to be passed to TLC||||Last"
	  " module selected"
	  MaskStyleString	  "popup(Setup|Tx|Rx),popup(1|2|3|4),edit,popup(8),popup(No|Odd|Even),popup(0.5|1|1.5|2),popup(Not "
	  "used|A9|B6),popup(Not used|A10|B7),popup(None|RTS|CTS|RTS/CTS),popup(Not used|A11),popup(Not used|A12),checkbox,pop"
	  "up(16|32|64|128|256|512),popup(16|32|64|128|256|512),popup(Blocking|Non-Blocking),popup(Ascii|Binary|String Buffer)"
	  ",edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,popup(CR (0x0D - \"\\r\")|LF (0x0A - \"\\n\")|CRLF (0x0D 0x"
	  "0A - \"\\r\\n\")),popup(CR (0x0D - \"\\r\")|LF (0x0A - \"\\n\")|CRLF (0x0D 0x0A - \"\\r\\n\")|None),popup(<empty>),"
	  "edit,edit,edit,checkbox,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit"
	  MaskTunableValueString  "off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,of"
	  "f,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off"
	  MaskCallbackString	  "stm32f0_uart_callback('conf');|stm32f0_uart_callback('uartmodule');|||||||stm32f0_uart_callba"
	  "ck('flowcontrol');|||stm32f0_uart_callback('advanceoptions');|||stm32f0_uart_callback('conf');|stm32f0_uart_callbac"
	  "k('conf');|stm32f0_uart_callback('binheader');|stm32f0_uart_callback('binterminator');|||||||||stm32f0_uart_callbac"
	  "k('asciiformat');|||stm32f0_uart_callback('storagename');|||stm32f0_uart_callback('sampletime');|stm32f0_uart_callb"
	  "ack('enablecustomportlabel');|stm32f0_uart_callback('conf');|stm32f0_uart_callback('conf');||stm32f0_uart_callback("
	  "'blockid');||||||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,off,off,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,"
	  "on,on,on,on,on,on,off,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "off,on,on,on,on,on,on,on,on,on,on,on,on,on,off,off,off,off,off,off,off,off,off,off,off,off,"
	  "off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,o"
	  "n,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,"
	  MaskVariables		  "conf=&1;uartmodule=&2;baudrate=@3;databits=@4;parity=&5;stopbit=&6;remaptxpin=&7;remaprxpin=&8;fl"
	  "owcontrol=&9;remapctspin=&10;remaprtspin=&11;advanceoptions=@12;rxbuffersize=@13;txbuffersize=@14;transfer=&15;pack"
	  "etmode=&16;binheader=&17;binterminator=&18;porttype_double=@19;porttype_single=@20;porttype_int8=@21;porttype_uint8"
	  "=@22;porttype_int16=@23;porttype_uint16=@24;porttype_int32=@25;porttype_uint32=@26;asciiformat=@27;rx_asciiterminat"
	  "or=&28;tx_asciiterminator=&29;storagename=&30;varname=&31;asciiheader=&32;sampletime=@33;enablecustomportlabel=@34;"
	  "cinputportlabel=&35;coutputportlabel=&36;portpinstr=&37;blockid=&38;inputporttype=@39;inputportwidth=@40;inputportl"
	  "abel=&41;outputporttype=@42;outputportwidth=@43;outputportlabel=&44;compat=&45;optionstring=&46;headerstring=&47;te"
	  "rminatorstring=&48;asciidatatypestring=&49;lastmodule=&50;"
	  MaskInitialization	  "stm32f0_uart_callback('init');"
	  MaskDisplay		  "text(0.5, 0.5, 'Module: USART1_Setup\\nBaud (Bps): 115200\\nDMA Buffer: 64/64\\nTx/Rx Pin: A9/A10',"
	  "'ver','middle','hor','center'); "
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "normalized"
	  MaskValueString	  "Setup|1|115200|8|No|1|A9|A10|None|Not used|Not used|on|64|64|Non-Blocking|Binary|'7E 7E'|'03 03'"
	  "|1|1|0|0|0|1|0|0|'%1.2f'|CR (0x0D - \"\\r\")|CR (0x0D - \"\\r\")|<empty>|||-1|off|de|fff,ff,sdfsd|0|NetworkInterfac"
	  "eConfigurationUARTSetup|[]|[]|{}|[]|[]|{}|0|[\"1\", \"1\", \"A\", \"9\", \"1\", \"A\", \"10\", \"0\", \"*\", \"*\","
	  " \"0\", \"*\", \"*\", \"1\", \"1\", \"\", \"\", \"115200\", \"8\", \"No\", \"1\", \"None\", \"3\", \"2\", \"64\", \""
	  "64\", \"Binary\", \"Non-Blocking\", \"\"]|[]|[]|[]|1"
	  MaskTabNameString	  ",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,"
	}
      }
    }
    Block {
      BlockType		      Product
      Name		      "Product"
      Ports		      [2, 1]
      Position		      [340, 532, 370, 563]
      InputSameDT	      off
      OutDataTypeMode	      "Inherit via internal rule"
      OutDataType	      "fixdt(1, 16)"
      OutScaling	      "2^0"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Product
      Name		      "Product1"
      Ports		      [2, 1]
      Position		      [340, 577, 370, 608]
      InputSameDT	      off
      OutDataTypeMode	      "Inherit via internal rule"
      OutDataType	      "fixdt(1, 16)"
      OutScaling	      "2^0"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Product
      Name		      "Product2"
      Ports		      [2, 1]
      Position		      [340, 622, 370, 653]
      InputSameDT	      off
      OutDataTypeMode	      "Inherit via internal rule"
      OutDataType	      "fixdt(1, 16)"
      OutScaling	      "2^0"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Product
      Name		      "Product3"
      Ports		      [2, 1]
      Position		      [340, 667, 370, 698]
      InputSameDT	      off
      OutDataTypeMode	      "Inherit via internal rule"
      OutDataType	      "fixdt(1, 16)"
      OutScaling	      "2^0"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      RelationalOperator
      Name		      "Relational\nOperator"
      Position		      [455, 222, 485, 253]
      ShowName		      off
      Operator		      "=="
      InputSameDT	      off
      LogicOutDataTypeMode    "boolean"
      LogicDataType	      "fixdt(0, 8)"
      OutDataTypeStr	      "boolean"
    }
    Block {
      BlockType		      Reference
      Name		      "Target Setup"
      Ports		      []
      Position		      [20, 15, 258, 137]
      Priority		      "100"
      SourceBlock	      "stm32f0_device_config_lib/Target Setup"
      SourceType	      "stm32f0_target_setup"
      compiler		      "GNU ARM"
      previous_compiler	      "GNU ARM"
      mcu		      "STM32F072CB (LQFP48)"
      mcustr		      "STM32F072CB"
      stdlib		      "STM32F072"
      clockconfig	      "STM32F072B-DISCO Default (HSIOSC-8MHz/HCLK-48MHz)"
      system_stm32f0xx_c_path "F:\\trunk\\targets\\stm32f0_target\\stm32f0\\utils\\STM32F0xx_AN4055\\stm32f0_default\\"
      "hsi8mhz_pll_hclk48mhz"
      showmemoryconfiguration on
      stacksize		      "0x400"
      heapsize		      "0x200"
      enableautocompiledownload	on
      fullchiperase	      off
      programmerinterface     "aMG USB Connect"
      editctrlstr	      on
      compilercontrolstr      "$(patsubst %, -I%, .) -mcpu=cortex-m0 -mthumb -mabi=aapcs -Wall -O3 -mfloat-abi=soft -f"
      "function-sections -fdata-sections -fno-strict-aliasing -fno-builtin --short-enums "
      assemblercontrolstr     "$(patsubst %, -I%, .) -mcpu=cortex-m0 -mtune=cortex-m0 -mthumb -Wall -O3 -Wa,-amhls=$(<"
      ":.s=.lst) -D__STACK_SIZE=$(STACK_SIZE) -D__HEAP_SIZE=$(HEAP_SIZE) "
      linkercontrolstr	      "-T$(LD_SCRIPT) -Wl,-Map=$(MAP),--cref,--no-warn-mismatch -mcpu=cortex-m0 -mthumb  -Wall "
      "-O3 -mabi=aapcs -lc -specs=nosys.specs  "
      runafterdownload	      on
      execprofile	      "None"
      profileruart	      "3"
      profilerbaud	      "500000"
      profilertxpin	      "Not used"
      profilerinitstr	      "0.01,48000000,480000,500000,0"
      manualsetsampletime     on
      sampletime	      "0.01"
      blockid		      "TargetSetup"
      systickreloadvalue      "480000"
      hseval		      "8000000"
      lastprofileruart	      "3"
      hclk		      "48000000"
      flashorigin	      "0x8000000"
      flashlength	      "128k"
      ramorigin		      "0x20000000"
      ramlength		      "16k"
      useextram		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Volatile Data Array Write"
      Ports		      [2]
      Position		      [640, 547, 775, 643]
      SourceBlock	      "waijung_addon_module/Data Storage/Volatile Data Array Write"
      SourceType	      "waijung_vdata_array"
      conf		      "Write"
      specificaddress	      off
      storagename	      "READ_DATA"
      memoryaddress	      "hex2dec('64000000')"
      storagetype	      "uint8"
      datasize		      "120*160*3"
      varname		      "VolatileDataArray_READ_DATA"
      datatype		      "uint32"
      datacount		      "4"
      variablesize	      off
      portpinstr	      "0"
      sampletime	      "inf"
      blockid		      "VolatileDataArrayWrite"
      inputporttype	      "[7 7]"
      inputportwidth	      "[1 4]"
      inputportlabel	      "{'Offset', 'Data'}"
      outputporttype	      "[]"
      outputportwidth	      "[]"
      outputportlabel	      "{}"
      compat		      "0"
      optionstring	      "[\"READ_DATA\",\"uint8\",\"256\",\"VolatileDataArray_READ_DATA\",\"uint8_t\",\"uint32\",\"ui"
      "nt32_t\",\"4\",\"Param1\"]"
    }
    Line {
      SrcBlock		      "CAN Receive"
      SrcPort		      1
      Points		      [30, 0; 0, -90]
      DstBlock		      "Compare\nTo Zero"
      DstPort		      1
    }
    Line {
      SrcBlock		      "CAN Receive"
      SrcPort		      3
      DstBlock		      "Mux"
      DstPort		      1
    }
    Line {
      SrcBlock		      "CAN Receive"
      SrcPort		      4
      DstBlock		      "Mux"
      DstPort		      2
    }
    Line {
      SrcBlock		      "CAN Receive"
      SrcPort		      5
      DstBlock		      "Mux"
      DstPort		      3
    }
    Line {
      SrcBlock		      "CAN Receive"
      SrcPort		      6
      DstBlock		      "Mux"
      DstPort		      4
    }
    Line {
      SrcBlock		      "CAN Receive"
      SrcPort		      7
      DstBlock		      "Mux"
      DstPort		      5
    }
    Line {
      SrcBlock		      "CAN Receive"
      SrcPort		      8
      DstBlock		      "Mux"
      DstPort		      6
    }
    Line {
      SrcBlock		      "CAN Receive"
      SrcPort		      9
      DstBlock		      "Mux"
      DstPort		      7
    }
    Line {
      SrcBlock		      "CAN Receive"
      SrcPort		      10
      DstBlock		      "Mux"
      DstPort		      8
    }
    Line {
      SrcBlock		      "Mux"
      SrcPort		      1
      DstBlock		      "CCP Handler"
      DstPort		      1
    }
    Line {
      SrcBlock		      "CAN Receive"
      SrcPort		      2
      Points		      [40, 0; 0, -50]
      DstBlock		      "Relational\nOperator"
      DstPort		      2
    }
    Line {
      SrcBlock		      "CCP Handler"
      SrcPort		      2
      DstBlock		      "CAN Response"
      DstPort		      1
    }
    Line {
      SrcBlock		      "CCP Handler"
      SrcPort		      1
      DstBlock		      "Logical\nOperator"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Logical\nOperator"
      SrcPort		      1
      Points		      [10, 0]
      DstBlock		      "CAN Response"
      DstPort		      enable
    }
    Line {
      SrcBlock		      "Constant1"
      SrcPort		      1
      DstBlock		      "Volatile Data Array Write"
      DstPort		      1
    }
    Line {
      SrcBlock		      "CCP Handler"
      SrcPort		      3
      DstBlock		      "CAN Response"
      DstPort		      2
    }
    Line {
      SrcBlock		      "CAN_ID"
      SrcPort		      1
      DstBlock		      "Relational\nOperator"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Compare\nTo Zero"
      SrcPort		      1
      DstBlock		      "Logical\nOperator1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Logical\nOperator1"
      SrcPort		      1
      Points		      [25, 0]
      Branch {
	DstBlock		"CCP Handler"
	DstPort			enable
      }
      Branch {
	Points			[100, 0]
	DstBlock		"Logical\nOperator"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Mux1"
      SrcPort		      1
      DstBlock		      "Data Type Conversion"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Product"
      SrcPort		      1
      DstBlock		      "Mux1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Product1"
      SrcPort		      1
      DstBlock		      "Mux1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Constant"
      SrcPort		      1
      Points		      [60, 0; 0, 80]
      Branch {
	DstBlock		"Product"
	DstPort			2
      }
      Branch {
	Points			[0, 45]
	DstBlock		"Product1"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "Data Type Conversion"
      SrcPort		      1
      DstBlock		      "Volatile Data Array Write"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Relational\nOperator"
      SrcPort		      1
      Points		      [10, 0; 0, -30]
      DstBlock		      "Logical\nOperator1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "HIH6131"
      SrcPort		      1
      DstBlock		      "Product"
      DstPort		      1
    }
    Line {
      SrcBlock		      "HIH6131"
      SrcPort		      2
      DstBlock		      "Product1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Product2"
      SrcPort		      1
      DstBlock		      "Mux1"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Constant2"
      SrcPort		      1
      Points		      [20, 0]
      Branch {
	DstBlock		"Product2"
	DstPort			1
      }
      Branch {
	Points			[0, 45]
	DstBlock		"Product3"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "MPL3115A2"
      SrcPort		      1
      Points		      [45, 0; 0, -70]
      DstBlock		      "Product2"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Product3"
      SrcPort		      1
      DstBlock		      "Mux1"
      DstPort		      4
    }
    Line {
      SrcBlock		      "MAX44009"
      SrcPort		      1
      Points		      [65, 0]
      DstBlock		      "Product3"
      DstPort		      2
    }
  }
}
