

Microchip MPLAB XC8 Assembler V2.45 build 20230818022343 
                                                                                               Sun Mar 24 08:49:06 2024

Microchip MPLAB XC8 C Compiler v2.45 (Free license) build 20230818022343 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intcode,global,reloc=2,class=CODE,delta=1
     9                           	psect	intcode_body,global,reloc=2,class=CODE,delta=1
    10                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
    11                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    12                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    13                           	psect	temp,global,ovrld,common,class=COMRAM,space=1,delta=1
    14                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    15   000000                     
    16                           ; Generated 23/03/2023 GMT
    17                           ; 
    18                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    19                           ; All rights reserved.
    20                           ; 
    21                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    22                           ; 
    23                           ; Redistribution and use in source and binary forms, with or without modification, are
    24                           ; permitted provided that the following conditions are met:
    25                           ; 
    26                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    27                           ;        conditions and the following disclaimer.
    28                           ; 
    29                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    30                           ;        of conditions and the following disclaimer in the documentation and/or other
    31                           ;        materials provided with the distribution. Publication is not required when
    32                           ;        this file is used in an embedded application.
    33                           ; 
    34                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    35                           ;        software without specific prior written permission.
    36                           ; 
    37                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    38                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    39                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    40                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    41                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    42                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    43                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    44                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    45                           ; 
    46                           ; 
    47                           ; Code-generator required, PIC18F4550 Definitions
    48                           ; 
    49                           ; SFR Addresses
    50   000000                     _T1CONbits	set	4045
    51   000000                     _LATBbits	set	3978
    52   000000                     _TRISBbits	set	3987
    53   000000                     _ADCON1bits	set	4033
    54   000000                     _T1CON	set	4045
    55   000000                     _PIE1bits	set	3997
    56   000000                     _TMR1	set	4046
    57   000000                     _INTCONbits	set	4082
    58   000000                     _PIR1bits	set	3998
    59                           
    60                           ; #config settings
    61                           
    62                           	psect	cinit
    63   000864                     __pcinit:
    64                           	callstack 0
    65   000864                     start_initialization:
    66                           	callstack 0
    67   000864                     __initialization:
    68                           	callstack 0
    69   000864                     end_of_initialization:
    70                           	callstack 0
    71   000864                     __end_of__initialization:
    72                           	callstack 0
    73   000864  9002               	bcf	int$flags,0,c	;clear compiler interrupt flag (level 1)
    74   000866  9202               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
    75   000868  0100               	movlb	0
    76   00086A  EF1F  F004         	goto	_main	;jump to C main() function
    77                           
    78                           	psect	cstackCOMRAM
    79   000001                     __pcstackCOMRAM:
    80                           	callstack 0
    81   000001                     ??_INT_TMR1:
    82                           
    83                           ; 1 bytes @ 0x0
    84   000001                     	ds	1
    85   000002                     
    86                           ; 1 bytes @ 0x1
    87 ;;
    88 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    89 ;;
    90 ;; *************** function _main *****************
    91 ;; Defined at:
    92 ;;		line 19 in file "timer1.c"
    93 ;; Parameters:    Size  Location     Type
    94 ;;		None
    95 ;; Auto vars:     Size  Location     Type
    96 ;;		None
    97 ;; Return value:  Size  Location     Type
    98 ;;                  1    wreg      void 
    99 ;; Registers used:
   100 ;;		wreg, status,2
   101 ;; Tracked objects:
   102 ;;		On entry : 0/0
   103 ;;		On exit  : 0/0
   104 ;;		Unchanged: 0/0
   105 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   106 ;;      Params:         0       0       0       0       0       0       0       0       0
   107 ;;      Locals:         0       0       0       0       0       0       0       0       0
   108 ;;      Temps:          0       0       0       0       0       0       0       0       0
   109 ;;      Totals:         0       0       0       0       0       0       0       0       0
   110 ;;Total ram usage:        0 bytes
   111 ;; Hardware stack levels required when called: 1
   112 ;; This function calls:
   113 ;;		Nothing
   114 ;; This function is called by:
   115 ;;		Startup code after reset
   116 ;; This function uses a non-reentrant model
   117 ;;
   118                           
   119                           	psect	text0
   120   00083E                     __ptext0:
   121                           	callstack 0
   122   00083E                     _main:
   123                           	callstack 30
   124   00083E                     
   125                           ;timer1.c: 20:     ADCON1bits.PCFG = 0x0F;
   126   00083E  0E0F               	movlw	15
   127   000840  12C1               	iorwf	193,f,c	;volatile
   128   000842                     
   129                           ;timer1.c: 21:     TRISBbits.RB0 = 0;
   130   000842  9093               	bcf	147,0,c	;volatile
   131   000844                     
   132                           ;timer1.c: 22:     LATBbits.LB0 = 1;
   133   000844  808A               	bsf	138,0,c	;volatile
   134                           
   135                           ;timer1.c: 24:     T1CON = 0xF8;
   136   000846  0EF8               	movlw	248
   137   000848  6ECD               	movwf	205,c	;volatile
   138   00084A                     
   139                           ;timer1.c: 25:     T1CONbits.TMR1ON = 1;
   140   00084A  80CD               	bsf	205,0,c	;volatile
   141   00084C                     
   142                           ;timer1.c: 26:     PIE1bits.TMR1IE = 1;
   143   00084C  809D               	bsf	157,0,c	;volatile
   144   00084E                     
   145                           ;timer1.c: 27:     PIR1bits.TMR1IF = 0;
   146   00084E  909E               	bcf	158,0,c	;volatile
   147   000850                     
   148                           ;timer1.c: 28:     INTCONbits.PEIE = 1;
   149   000850  8CF2               	bsf	242,6,c	;volatile
   150   000852                     
   151                           ;timer1.c: 29:     INTCONbits.GIE = 1;
   152   000852  8EF2               	bsf	242,7,c	;volatile
   153                           
   154                           ;timer1.c: 30:     TMR1 = 35536;
   155   000854  0E8A               	movlw	138
   156   000856  6ECF               	movwf	207,c	;volatile
   157   000858  0ED0               	movlw	208
   158   00085A  6ECE               	movwf	206,c	;volatile
   159   00085C                     l23:
   160   00085C  EF2E  F004         	goto	l23
   161   000860  EF07  F000         	goto	start
   162   000864                     __end_of_main:
   163                           	callstack 0
   164                           
   165 ;; *************** function _INT_TMR1 *****************
   166 ;; Defined at:
   167 ;;		line 37 in file "timer1.c"
   168 ;; Parameters:    Size  Location     Type
   169 ;;		None
   170 ;; Auto vars:     Size  Location     Type
   171 ;;		None
   172 ;; Return value:  Size  Location     Type
   173 ;;                  1    wreg      void 
   174 ;; Registers used:
   175 ;;		wreg, status,2, status,0
   176 ;; Tracked objects:
   177 ;;		On entry : 0/0
   178 ;;		On exit  : 0/0
   179 ;;		Unchanged: 0/0
   180 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   181 ;;      Params:         0       0       0       0       0       0       0       0       0
   182 ;;      Locals:         0       0       0       0       0       0       0       0       0
   183 ;;      Temps:          1       0       0       0       0       0       0       0       0
   184 ;;      Totals:         1       0       0       0       0       0       0       0       0
   185 ;;Total ram usage:        1 bytes
   186 ;; Hardware stack levels used: 1
   187 ;; This function calls:
   188 ;;		Nothing
   189 ;; This function is called by:
   190 ;;		Interrupt level 2
   191 ;; This function uses a non-reentrant model
   192 ;;
   193                           
   194                           	psect	intcode
   195   000008                     __pintcode:
   196                           	callstack 0
   197   000008                     _INT_TMR1:
   198                           	callstack 30
   199                           
   200                           ;incstack = 0
   201   000008  8202               	bsf	int$flags,1,c	;set compiler interrupt flag (level 2)
   202   00000A  ED01  F004         	call	int_func,f	;refresh shadow registers
   203                           
   204                           	psect	intcode_body
   205   000802                     __pintcode_body:
   206                           	callstack 30
   207   000802                     int_func:
   208                           	callstack 30
   209   000802  0006               	pop		; remove dummy address from shadow register refresh
   210   000804                     
   211                           ;timer1.c: 38:     if (PIR1bits.TMR1IF == 1) {
   212   000804  A09E               	btfss	158,0,c	;volatile
   213   000806  EF07  F004         	goto	i2u1_41
   214   00080A  EF09  F004         	goto	i2u1_40
   215   00080E                     i2u1_41:
   216   00080E  EF1D  F004         	goto	i2l32
   217   000812                     i2u1_40:
   218   000812                     
   219                           ;timer1.c: 39:         LATBbits.LB0 = !LATBbits.LB0;
   220   000812  A08A               	btfss	138,0,c	;volatile
   221   000814  EF0E  F004         	goto	i2u2_41
   222   000818  EF12  F004         	goto	i2u2_40
   223   00081C                     i2u2_41:
   224   00081C  6A01               	clrf	??_INT_TMR1^0,c
   225   00081E  2A01               	incf	??_INT_TMR1^0,f,c
   226   000820  EF13  F004         	goto	i2u3_48
   227   000824                     i2u2_40:
   228   000824  6A01               	clrf	??_INT_TMR1^0,c
   229   000826                     i2u3_48:
   230   000826  508A               	movf	138,w,c	;volatile
   231   000828  1801               	xorwf	??_INT_TMR1^0,w,c
   232   00082A  0BFE               	andlw	-2
   233   00082C  1801               	xorwf	??_INT_TMR1^0,w,c
   234   00082E  6E8A               	movwf	138,c	;volatile
   235   000830                     
   236                           ;timer1.c: 40:         TMR1 = 35536;
   237   000830  0E8A               	movlw	138
   238   000832  6ECF               	movwf	207,c	;volatile
   239   000834  0ED0               	movlw	208
   240   000836  6ECE               	movwf	206,c	;volatile
   241   000838                     
   242                           ;timer1.c: 41:         PIR1bits.TMR1IF = 0;
   243   000838  909E               	bcf	158,0,c	;volatile
   244   00083A                     i2l32:
   245   00083A  9202               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
   246   00083C  0011               	retfie		f
   247   00083E                     __end_of_INT_TMR1:
   248                           	callstack 0
   249                           
   250                           	psect	smallconst
   251   000800                     __psmallconst:
   252                           	callstack 0
   253   000800  00                 	db	0
   254   000801  00                 	db	0	; dummy byte at the end
   255   000000                     
   256                           	psect	rparam
   257   000000                     
   258                           	psect	temp
   259   000002                     btemp:
   260                           	callstack 0
   261   000002                     	ds	1
   262   000000                     int$flags	set	btemp
   263   000000                     wtemp8	set	btemp+1
   264   000000                     ttemp5	set	btemp+1
   265   000000                     ttemp6	set	btemp+4
   266   000000                     ttemp7	set	btemp+8
   267                           
   268                           	psect	config
   269                           
   270                           ;Config register CONFIG1L @ 0x300000
   271                           ;	PLL Prescaler Selection bits
   272                           ;	PLLDIV = 2, Divide by 2 (8 MHz oscillator input)
   273                           ;	System Clock Postscaler Selection bits
   274                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   275                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   276                           ;	USBDIV = 2, USB clock source comes from the 96 MHz PLL divided by 2
   277   300000                     	org	3145728
   278   300000  21                 	db	33
   279                           
   280                           ;Config register CONFIG1H @ 0x300001
   281                           ;	Oscillator Selection bits
   282                           ;	FOSC = HSPLL_HS, HS oscillator, PLL enabled (HSPLL)
   283                           ;	Fail-Safe Clock Monitor Enable bit
   284                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   285                           ;	Internal/External Oscillator Switchover bit
   286                           ;	IESO = OFF, Oscillator Switchover mode disabled
   287   300001                     	org	3145729
   288   300001  0E                 	db	14
   289                           
   290                           ;Config register CONFIG2L @ 0x300002
   291                           ;	Power-up Timer Enable bit
   292                           ;	PWRT = OFF, PWRT disabled
   293                           ;	Brown-out Reset Enable bits
   294                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   295                           ;	Brown-out Reset Voltage bits
   296                           ;	BORV = 3, Minimum setting 2.05V
   297                           ;	USB Voltage Regulator Enable bit
   298                           ;	VREGEN = OFF, USB voltage regulator disabled
   299   300002                     	org	3145730
   300   300002  19                 	db	25
   301                           
   302                           ;Config register CONFIG2H @ 0x300003
   303                           ;	Watchdog Timer Enable bit
   304                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   305                           ;	Watchdog Timer Postscale Select bits
   306                           ;	WDTPS = 32768, 1:32768
   307   300003                     	org	3145731
   308   300003  1E                 	db	30
   309                           
   310                           ; Padding undefined space
   311   300004                     	org	3145732
   312   300004  FF                 	db	255
   313                           
   314                           ;Config register CONFIG3H @ 0x300005
   315                           ;	CCP2 MUX bit
   316                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   317                           ;	PORTB A/D Enable bit
   318                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   319                           ;	Low-Power Timer 1 Oscillator Enable bit
   320                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   321                           ;	MCLR Pin Enable bit
   322                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   323   300005                     	org	3145733
   324   300005  81                 	db	129
   325                           
   326                           ;Config register CONFIG4L @ 0x300006
   327                           ;	Stack Full/Underflow Reset Enable bit
   328                           ;	STVREN = ON, Stack full/underflow will cause Reset
   329                           ;	Single-Supply ICSP Enable bit
   330                           ;	LVP = OFF, Single-Supply ICSP disabled
   331                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   332                           ;	ICPRT = OFF, ICPORT disabled
   333                           ;	Extended Instruction Set Enable bit
   334                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   335                           ;	Background Debugger Enable bit
   336                           ;	DEBUG = 0x1, unprogrammed default
   337   300006                     	org	3145734
   338   300006  81                 	db	129
   339                           
   340                           ; Padding undefined space
   341   300007                     	org	3145735
   342   300007  FF                 	db	255
   343                           
   344                           ;Config register CONFIG5L @ 0x300008
   345                           ;	Code Protection bit
   346                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   347                           ;	Code Protection bit
   348                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   349                           ;	Code Protection bit
   350                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   351                           ;	Code Protection bit
   352                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   353   300008                     	org	3145736
   354   300008  0F                 	db	15
   355                           
   356                           ;Config register CONFIG5H @ 0x300009
   357                           ;	Boot Block Code Protection bit
   358                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   359                           ;	Data EEPROM Code Protection bit
   360                           ;	CPD = OFF, Data EEPROM is not code-protected
   361   300009                     	org	3145737
   362   300009  C0                 	db	192
   363                           
   364                           ;Config register CONFIG6L @ 0x30000A
   365                           ;	Write Protection bit
   366                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   367                           ;	Write Protection bit
   368                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   369                           ;	Write Protection bit
   370                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   371                           ;	Write Protection bit
   372                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   373   30000A                     	org	3145738
   374   30000A  0F                 	db	15
   375                           
   376                           ;Config register CONFIG6H @ 0x30000B
   377                           ;	Configuration Register Write Protection bit
   378                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   379                           ;	Boot Block Write Protection bit
   380                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   381                           ;	Data EEPROM Write Protection bit
   382                           ;	WRTD = OFF, Data EEPROM is not write-protected
   383   30000B                     	org	3145739
   384   30000B  E0                 	db	224
   385                           
   386                           ;Config register CONFIG7L @ 0x30000C
   387                           ;	Table Read Protection bit
   388                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   389                           ;	Table Read Protection bit
   390                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   391                           ;	Table Read Protection bit
   392                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   393                           ;	Table Read Protection bit
   394                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   395   30000C                     	org	3145740
   396   30000C  0F                 	db	15
   397                           
   398                           ;Config register CONFIG7H @ 0x30000D
   399                           ;	Boot Block Table Read Protection bit
   400                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   401   30000D                     	org	3145741
   402   30000D  40                 	db	64
   403                           tosu	equ	0xFFF
   404                           tosh	equ	0xFFE
   405                           tosl	equ	0xFFD
   406                           stkptr	equ	0xFFC
   407                           pclatu	equ	0xFFB
   408                           pclath	equ	0xFFA
   409                           pcl	equ	0xFF9
   410                           tblptru	equ	0xFF8
   411                           tblptrh	equ	0xFF7
   412                           tblptrl	equ	0xFF6
   413                           tablat	equ	0xFF5
   414                           prodh	equ	0xFF4
   415                           prodl	equ	0xFF3
   416                           indf0	equ	0xFEF
   417                           postinc0	equ	0xFEE
   418                           postdec0	equ	0xFED
   419                           preinc0	equ	0xFEC
   420                           plusw0	equ	0xFEB
   421                           fsr0h	equ	0xFEA
   422                           fsr0l	equ	0xFE9
   423                           wreg	equ	0xFE8
   424                           indf1	equ	0xFE7
   425                           postinc1	equ	0xFE6
   426                           postdec1	equ	0xFE5
   427                           preinc1	equ	0xFE4
   428                           plusw1	equ	0xFE3
   429                           fsr1h	equ	0xFE2
   430                           fsr1l	equ	0xFE1
   431                           bsr	equ	0xFE0
   432                           indf2	equ	0xFDF
   433                           postinc2	equ	0xFDE
   434                           postdec2	equ	0xFDD
   435                           preinc2	equ	0xFDC
   436                           plusw2	equ	0xFDB
   437                           fsr2h	equ	0xFDA
   438                           fsr2l	equ	0xFD9
   439                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           94      1       1
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _INT_TMR1 in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _INT_TMR1 in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _INT_TMR1 in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _INT_TMR1 in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _INT_TMR1 in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _INT_TMR1 in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _INT_TMR1 in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _INT_TMR1 in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _INT_TMR1 in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (1) _INT_TMR1                                             1     1      0       0
                                              0 COMRAM     1     1      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 _INT_TMR1 (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5E      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5E      1       1       1        1.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBIGSFRhhh         D      0       0      20        0.0%
BITBIGSFRhhl        22      0       0      21        0.0%
BITBIGSFRhl          B      0       0      22        0.0%
BITBIGSFRlhh        22      0       0      23        0.0%
BITBIGSFRlhl         9      0       0      24        0.0%
BITBIGSFRllh         8      0       0      25        0.0%
BITBIGSFRlll        2A      0       0      26        0.0%
ABS                  0      0       0      27        0.0%
BIGRAM             7FF      0       0      28        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.45 build 20230818022343 
Symbol Table                                                                                   Sun Mar 24 08:49:06 2024

                     l23 085C                       l24 085C                      l710 0842  
                    l720 0850                      l712 0844                      l722 0852  
                    l714 084A                      l716 084C                      l708 083E  
                    l718 084E                     i2l32 083A                     _TMR1 0FCE  
                   _main 083E                     btemp 0002                     start 000E  
           ___param_bank 0000                    ?_main 0001                    _T1CON 0FCD  
       __end_of_INT_TMR1 083E                    i2l730 0838                    i2l724 0804  
                  i2l726 0812                    i2l728 0830                    ttemp5 0003  
                  ttemp6 0006                    ttemp7 000A                    wtemp8 0003  
        __initialization 0864             __end_of_main 0864                   ??_main 0002  
          __activetblptr 0000                   i2u1_40 0812                   i2u1_41 080E  
                 i2u2_40 0824                   i2u2_41 081C                   i2u3_48 0826  
                 isa$std 0001             __mediumconst 0000               __accesstop 0060  
__end_of__initialization 0864            ___rparam_used 0001                ?_INT_TMR1 0001  
         __pcstackCOMRAM 0001               ??_INT_TMR1 0001                  __Hparam 0000  
                __Lparam 0000             __psmallconst 0800                  __pcinit 0864  
                __ramtop 0800                  __ptext0 083E                _T1CONbits 0FCD  
         __pintcode_body 0802     end_of_initialization 0864                  int_func 0802  
              _TRISBbits 0F93      start_initialization 0864                __pintcode 0008  
            __smallconst 0800                 _LATBbits 0F8A                 _PIE1bits 0F9D  
               _INT_TMR1 0008                 _PIR1bits 0F9E               _ADCON1bits 0FC1  
               __Hrparam 0000                 __Lrparam 0000                 isa$xinst 0000  
               int$flags 0002               _INTCONbits 0FF2                 intlevel2 0000  
