{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727644498860 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727644498860 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 29 15:14:58 2024 " "Processing started: Sun Sep 29 15:14:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727644498860 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727644498860 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tictac -c tictac " "Command: quartus_map --read_settings_files=on --write_settings_files=off tictac -c tictac" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727644498861 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727644500756 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727644500759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgatestbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgatestbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vgaTestBench " "Found entity 1: vgaTestBench" {  } { { "vgaTestBench.sv" "" { Text "C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vgaTestBench.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727644531797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727644531797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_sync_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_sync_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "video_sync_generator.sv" "" { Text "C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/video_sync_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727644531800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727644531800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgatest.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgatest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vgaTest " "Found entity 1: vgaTest" {  } { { "vgaTest.sv" "" { Text "C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vgaTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727644531802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727644531802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.sv" "" { Text "C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vga_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727644531805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727644531805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "valido_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file valido_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 valido_tb " "Found entity 1: valido_tb" {  } { { "valido_tb.sv" "" { Text "C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/valido_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727644531808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727644531808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "valido.sv 1 1 " "Found 1 design units, including 1 entities, in source file valido.sv" { { "Info" "ISGN_ENTITY_NAME" "1 valido " "Found entity 1: valido" {  } { { "valido.sv" "" { Text "C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/valido.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727644531810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727644531810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tresenfila_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tresenfila_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TresenFila_tb " "Found entity 1: TresenFila_tb" {  } { { "TresenFila_tb.sv" "" { Text "C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/TresenFila_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727644531815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727644531815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tresenfila.sv 1 1 " "Found 1 design units, including 1 entities, in source file tresenfila.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TresenFila " "Found entity 1: TresenFila" {  } { { "TresenFila.sv" "" { Text "C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/TresenFila.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727644531821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727644531821 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FSM_Gato.sv(31) " "Verilog HDL information at FSM_Gato.sv(31): always construct contains both blocking and non-blocking assignments" {  } { { "FSM_Gato.sv" "" { Text "C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/FSM_Gato.sv" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727644531826 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FSM_Gato.sv(55) " "Verilog HDL information at FSM_Gato.sv(55): always construct contains both blocking and non-blocking assignments" {  } { { "FSM_Gato.sv" "" { Text "C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/FSM_Gato.sv" 55 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727644531827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_gato.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm_gato.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_Gato " "Found entity 1: FSM_Gato" {  } { { "FSM_Gato.sv" "" { Text "C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/FSM_Gato.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727644531830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727644531830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cronometer_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file cronometer_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cronometer_tb " "Found entity 1: cronometer_tb" {  } { { "cronometer_tb.sv" "" { Text "C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/cronometer_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727644531835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727644531835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cronometer.sv 1 1 " "Found 1 design units, including 1 entities, in source file cronometer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cronometer " "Found entity 1: cronometer" {  } { { "cronometer.sv" "" { Text "C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/cronometer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727644531839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727644531839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vga_pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727644531841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727644531841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll/vga_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll/vga_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_0002 " "Found entity 1: vga_pll_0002" {  } { { "vga_pll/vga_pll_0002.v" "" { Text "C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vga_pll/vga_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727644531849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727644531849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "second_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file second_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 second_clk " "Found entity 1: second_clk" {  } { { "second_clk.v" "" { Text "C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/second_clk.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727644531857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727644531857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "second_clk/second_clk_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file second_clk/second_clk_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 second_clk_0002 " "Found entity 1: second_clk_0002" {  } { { "second_clk/second_clk_0002.v" "" { Text "C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/second_clk/second_clk_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727644531869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727644531869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.sv" "" { Text "C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727644531880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727644531880 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_controller " "Elaborating entity \"vga_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727644532017 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.sv(59) " "Verilog HDL assignment warning at vga_controller.sv(59): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.sv" "" { Text "C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vga_controller.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727644532022 "|vgaTest|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.sv(174) " "Verilog HDL assignment warning at vga_controller.sv(174): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.sv" "" { Text "C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vga_controller.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727644532023 "|vgaTest|vga_controller:vga_ins"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1727644532023 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1727644532023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_sync_generator video_sync_generator:LTM_ins " "Elaborating entity \"video_sync_generator\" for hierarchy \"video_sync_generator:LTM_ins\"" {  } { { "vga_controller.sv" "LTM_ins" { Text "C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vga_controller.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727644532027 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 video_sync_generator.sv(82) " "Verilog HDL assignment warning at video_sync_generator.sv(82): truncated value with size 32 to match size of target (10)" {  } { { "video_sync_generator.sv" "" { Text "C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/video_sync_generator.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727644532033 "|vgaTest|vga_controller:vga_ins|video_sync_generator:LTM_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 video_sync_generator.sv(85) " "Verilog HDL assignment warning at video_sync_generator.sv(85): truncated value with size 32 to match size of target (11)" {  } { { "video_sync_generator.sv" "" { Text "C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/video_sync_generator.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727644532033 "|vgaTest|vga_controller:vga_ins|video_sync_generator:LTM_ins"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_B\[1\] GND " "Pin \"oVGA_B\[1\]\" is stuck at GND" {  } { { "vga_controller.sv" "" { Text "C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vga_controller.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727644533168 "|vga_controller|oVGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_B\[2\] VCC " "Pin \"oVGA_B\[2\]\" is stuck at VCC" {  } { { "vga_controller.sv" "" { Text "C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vga_controller.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727644533168 "|vga_controller|oVGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_B\[5\] GND " "Pin \"oVGA_B\[5\]\" is stuck at GND" {  } { { "vga_controller.sv" "" { Text "C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vga_controller.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727644533168 "|vga_controller|oVGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_B\[6\] VCC " "Pin \"oVGA_B\[6\]\" is stuck at VCC" {  } { { "vga_controller.sv" "" { Text "C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vga_controller.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727644533168 "|vga_controller|oVGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_G\[1\] VCC " "Pin \"oVGA_G\[1\]\" is stuck at VCC" {  } { { "vga_controller.sv" "" { Text "C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vga_controller.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727644533168 "|vga_controller|oVGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_G\[5\] VCC " "Pin \"oVGA_G\[5\]\" is stuck at VCC" {  } { { "vga_controller.sv" "" { Text "C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vga_controller.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727644533168 "|vga_controller|oVGA_G[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1727644533168 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1727644533403 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "second_clk 16 " "Ignored 16 assignments for entity \"second_clk\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity second_clk -sip second_clk.sip -library lib_second_clk " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity second_clk -sip second_clk.sip -library lib_second_clk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727644533872 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 20.1 -entity second_clk -sip second_clk.sip -library lib_second_clk " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 20.1 -entity second_clk -sip second_clk.sip -library lib_second_clk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727644533872 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity second_clk -sip second_clk.sip -library lib_second_clk " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity second_clk -sip second_clk.sip -library lib_second_clk was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727644533872 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1727644533872 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "second_clk_0002 317 " "Ignored 317 assignments for entity \"second_clk_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1727644533872 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga_pll 16 " "Ignored 16 assignments for entity \"vga_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_pll -sip vga_pll.sip -library lib_vga_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity vga_pll -sip vga_pll.sip -library lib_vga_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727644533872 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 20.1 -entity vga_pll -sip vga_pll.sip -library lib_vga_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 20.1 -entity vga_pll -sip vga_pll.sip -library lib_vga_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727644533872 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_pll -sip vga_pll.sip -library lib_vga_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity vga_pll -sip vga_pll.sip -library lib_vga_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1727644533872 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1727644533872 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga_pll_0002 317 " "Ignored 317 assignments for entity \"vga_pll_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1727644533872 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/output_files/tictac.map.smsg " "Generated suppressed messages file C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/output_files/tictac.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727644533954 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1727644534338 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727644534338 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "matriz\[0\]\[0\]\[0\] " "No output dependent on input pin \"matriz\[0\]\[0\]\[0\]\"" {  } { { "vga_controller.sv" "" { Text "C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vga_controller.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727644534487 "|vga_controller|matriz[0][0][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "matriz\[0\]\[0\]\[1\] " "No output dependent on input pin \"matriz\[0\]\[0\]\[1\]\"" {  } { { "vga_controller.sv" "" { Text "C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vga_controller.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727644534487 "|vga_controller|matriz[0][0][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "matriz\[0\]\[1\]\[0\] " "No output dependent on input pin \"matriz\[0\]\[1\]\[0\]\"" {  } { { "vga_controller.sv" "" { Text "C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vga_controller.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727644534487 "|vga_controller|matriz[0][1][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "matriz\[0\]\[1\]\[1\] " "No output dependent on input pin \"matriz\[0\]\[1\]\[1\]\"" {  } { { "vga_controller.sv" "" { Text "C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vga_controller.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727644534487 "|vga_controller|matriz[0][1][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "matriz\[0\]\[2\]\[0\] " "No output dependent on input pin \"matriz\[0\]\[2\]\[0\]\"" {  } { { "vga_controller.sv" "" { Text "C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vga_controller.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727644534487 "|vga_controller|matriz[0][2][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "matriz\[0\]\[2\]\[1\] " "No output dependent on input pin \"matriz\[0\]\[2\]\[1\]\"" {  } { { "vga_controller.sv" "" { Text "C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vga_controller.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727644534487 "|vga_controller|matriz[0][2][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "matriz\[1\]\[0\]\[0\] " "No output dependent on input pin \"matriz\[1\]\[0\]\[0\]\"" {  } { { "vga_controller.sv" "" { Text "C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vga_controller.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727644534487 "|vga_controller|matriz[1][0][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "matriz\[1\]\[0\]\[1\] " "No output dependent on input pin \"matriz\[1\]\[0\]\[1\]\"" {  } { { "vga_controller.sv" "" { Text "C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vga_controller.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727644534487 "|vga_controller|matriz[1][0][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "matriz\[1\]\[1\]\[0\] " "No output dependent on input pin \"matriz\[1\]\[1\]\[0\]\"" {  } { { "vga_controller.sv" "" { Text "C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vga_controller.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727644534487 "|vga_controller|matriz[1][1][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "matriz\[1\]\[1\]\[1\] " "No output dependent on input pin \"matriz\[1\]\[1\]\[1\]\"" {  } { { "vga_controller.sv" "" { Text "C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vga_controller.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727644534487 "|vga_controller|matriz[1][1][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "matriz\[1\]\[2\]\[0\] " "No output dependent on input pin \"matriz\[1\]\[2\]\[0\]\"" {  } { { "vga_controller.sv" "" { Text "C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vga_controller.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727644534487 "|vga_controller|matriz[1][2][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "matriz\[1\]\[2\]\[1\] " "No output dependent on input pin \"matriz\[1\]\[2\]\[1\]\"" {  } { { "vga_controller.sv" "" { Text "C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vga_controller.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727644534487 "|vga_controller|matriz[1][2][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "matriz\[2\]\[0\]\[0\] " "No output dependent on input pin \"matriz\[2\]\[0\]\[0\]\"" {  } { { "vga_controller.sv" "" { Text "C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vga_controller.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727644534487 "|vga_controller|matriz[2][0][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "matriz\[2\]\[0\]\[1\] " "No output dependent on input pin \"matriz\[2\]\[0\]\[1\]\"" {  } { { "vga_controller.sv" "" { Text "C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vga_controller.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727644534487 "|vga_controller|matriz[2][0][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "matriz\[2\]\[1\]\[0\] " "No output dependent on input pin \"matriz\[2\]\[1\]\[0\]\"" {  } { { "vga_controller.sv" "" { Text "C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vga_controller.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727644534487 "|vga_controller|matriz[2][1][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "matriz\[2\]\[1\]\[1\] " "No output dependent on input pin \"matriz\[2\]\[1\]\[1\]\"" {  } { { "vga_controller.sv" "" { Text "C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vga_controller.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727644534487 "|vga_controller|matriz[2][1][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "matriz\[2\]\[2\]\[0\] " "No output dependent on input pin \"matriz\[2\]\[2\]\[0\]\"" {  } { { "vga_controller.sv" "" { Text "C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vga_controller.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727644534487 "|vga_controller|matriz[2][2][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "matriz\[2\]\[2\]\[1\] " "No output dependent on input pin \"matriz\[2\]\[2\]\[1\]\"" {  } { { "vga_controller.sv" "" { Text "C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vga_controller.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727644534487 "|vga_controller|matriz[2][2][1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1727644534487 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "189 " "Implemented 189 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1727644534494 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1727644534494 ""} { "Info" "ICUT_CUT_TM_LCELLS" "142 " "Implemented 142 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1727644534494 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1727644534494 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727644534539 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 29 15:15:34 2024 " "Processing ended: Sun Sep 29 15:15:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727644534539 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727644534539 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727644534539 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727644534539 ""}
