// Seed: 1622632247
module module_0 (
    input tri0 id_0,
    output tri1 id_1,
    input tri0 id_2,
    input supply0 id_3,
    output wire id_4,
    input tri1 id_5,
    input wand id_6,
    input supply1 id_7,
    input wor id_8,
    output supply0 id_9
    , id_14,
    input wire id_10,
    input wor id_11,
    input supply0 id_12
);
  assign id_14 = 1 == 1 < id_10;
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    output tri id_2,
    output supply0 id_3,
    output supply0 id_4,
    input supply1 id_5,
    output supply0 id_6,
    output tri0 id_7,
    input wand id_8,
    output tri id_9,
    input wor id_10,
    input uwire id_11
);
  wire  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ;
  module_0(
      id_5, id_6, id_5, id_5, id_3, id_1, id_0, id_8, id_10, id_9, id_10, id_5, id_8
  );
endmodule
