

================================================================
== Vivado HLS Report for 'estimate_FR'
================================================================
* Date:           Mon Jun 28 15:21:54 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        msc_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.621|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3587|  4463|  3587|  4463|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+------+------+----------+-----------+-----------+------+----------+
        |              |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1      |   592|   592|         8|          -|          -|    74|    no    |
        |- FiringRate  |  2993|  3869|  41 ~ 53 |          -|          -|    73|    no    |
        +--------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    113|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     25|    4420|   6432|    -|
|Memory           |        2|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    431|    -|
|Register         |        -|      -|     804|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|     25|    5224|   6976|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |     11|       4|     13|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+------------------------------------------------+---------+-------+------+------+-----+
    |                      Instance                     |                     Module                     | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +---------------------------------------------------+------------------------------------------------+---------+-------+------+------+-----+
    |estimate_FR_dadddsub_64ns_64ns_64_5_full_dsp_1_U1  |estimate_FR_dadddsub_64ns_64ns_64_5_full_dsp_1  |        0|      3|   445|  1149|    0|
    |estimate_FR_dcmp_64ns_64ns_1_2_1_U5                |estimate_FR_dcmp_64ns_64ns_1_2_1                |        0|      0|   130|   469|    0|
    |estimate_FR_ddiv_64ns_64ns_64_31_1_U4              |estimate_FR_ddiv_64ns_64ns_64_31_1              |        0|      0|  3211|  3658|    0|
    |estimate_FR_dmul_64ns_64ns_64_6_max_dsp_1_U2       |estimate_FR_dmul_64ns_64ns_64_6_max_dsp_1       |        0|     11|   317|   578|    0|
    |estimate_FR_dmul_64ns_64ns_64_6_max_dsp_1_U3       |estimate_FR_dmul_64ns_64ns_64_6_max_dsp_1       |        0|     11|   317|   578|    0|
    +---------------------------------------------------+------------------------------------------------+---------+-------+------+------+-----+
    |Total                                              |                                                |        0|     25|  4420|  6432|    0|
    +---------------------------------------------------+------------------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|      Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |ISI_U  |estimate_FR_ISI  |        2|  0|   0|    0|    74|   64|     1|         4736|
    +-------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                 |        2|  0|   0|    0|    74|   64|     1|         4736|
    +-------+-----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln15_fu_275_p2     |     +    |      0|  0|  15|           2|           7|
    |i_fu_217_p2            |     +    |      0|  0|  15|           7|           1|
    |j_fu_296_p2            |     +    |      0|  0|  15|           7|           1|
    |and_ln15_fu_290_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_211_p2    |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln13_fu_233_p2    |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln15_1_fu_269_p2  |   icmp   |      0|  0|  29|          52|           1|
    |icmp_ln15_fu_263_p2    |   icmp   |      0|  0|  13|          11|           2|
    |or_ln15_fu_286_p2      |    or    |      0|  0|   2|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 113|          95|          28|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |FR_address0                       |   15|          3|    7|         21|
    |FR_address1                       |   15|          3|    7|         21|
    |FR_d0                             |   15|          3|   64|        192|
    |ISI_address0                      |   15|          3|    7|         21|
    |ap_NS_fsm                         |  269|         63|    1|         63|
    |ap_phi_mux_empty_7_phi_fu_173_p4  |    9|          2|   64|        128|
    |empty_5_reg_145                   |    9|          2|   64|        128|
    |empty_7_reg_169                   |    9|          2|   64|        128|
    |grp_fu_180_opcode                 |   15|          3|    2|          6|
    |grp_fu_180_p0                     |   21|          4|   64|        256|
    |grp_fu_180_p1                     |   21|          4|   64|        256|
    |i_0_reg_134                       |    9|          2|    7|         14|
    |j_0_reg_157                       |    9|          2|    7|         14|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             |  431|         96|  422|       1248|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |FR_addr_1_reg_343        |   7|   0|    7|          0|
    |FR_load_reg_381          |  64|   0|   64|          0|
    |ISI_load_reg_349         |  64|   0|   64|          0|
    |and_ln15_reg_377         |   1|   0|    1|          0|
    |ap_CS_fsm                |  62|   0|   62|          0|
    |empty_5_reg_145          |  64|   0|   64|          0|
    |empty_7_reg_169          |  64|   0|   64|          0|
    |i_0_reg_134              |   7|   0|    7|          0|
    |i_reg_305                |   7|   0|    7|          0|
    |icmp_ln15_1_reg_367      |   1|   0|    1|          0|
    |icmp_ln15_reg_362        |   1|   0|    1|          0|
    |j_0_reg_157              |   7|   0|    7|          0|
    |reg_205                  |  64|   0|   64|          0|
    |spksTime_load_1_reg_330  |  64|   0|   64|          0|
    |spksTime_load_reg_325    |  64|   0|   64|          0|
    |tmp_1_reg_354            |  64|   0|   64|          0|
    |tmp_4_reg_386            |  64|   0|   64|          0|
    |tmp_5_reg_391            |  64|   0|   64|          0|
    |tmp_6_reg_396            |  64|   0|   64|          0|
    |zext_ln11_1_reg_315      |   7|   0|   64|         57|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 804|   0|  861|         57|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  estimate_FR | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  estimate_FR | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  estimate_FR | return value |
|ap_done            | out |    1| ap_ctrl_hs |  estimate_FR | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  estimate_FR | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  estimate_FR | return value |
|spksTime_address0  | out |    7|  ap_memory |   spksTime   |     array    |
|spksTime_ce0       | out |    1|  ap_memory |   spksTime   |     array    |
|spksTime_q0        |  in |   64|  ap_memory |   spksTime   |     array    |
|spksTime_address1  | out |    7|  ap_memory |   spksTime   |     array    |
|spksTime_ce1       | out |    1|  ap_memory |   spksTime   |     array    |
|spksTime_q1        |  in |   64|  ap_memory |   spksTime   |     array    |
|FR_address0        | out |    7|  ap_memory |      FR      |     array    |
|FR_ce0             | out |    1|  ap_memory |      FR      |     array    |
|FR_we0             | out |    1|  ap_memory |      FR      |     array    |
|FR_d0              | out |   64|  ap_memory |      FR      |     array    |
|FR_address1        | out |    7|  ap_memory |      FR      |     array    |
|FR_ce1             | out |    1|  ap_memory |      FR      |     array    |
|FR_we1             | out |    1|  ap_memory |      FR      |     array    |
|FR_d1              | out |   64|  ap_memory |      FR      |     array    |
|FR_q1              |  in |   64|  ap_memory |      FR      |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

