

Microchip MPLAB XC8 Assembler V2.45 build 20230818022343 
                                                                                               Tue Mar 12 15:47:48 2024

Microchip MPLAB XC8 C Compiler v2.45 (Free license) build 20230818022343 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intcode,global,reloc=2,class=CODE,delta=1
     9                           	psect	intcode_body,global,reloc=2,class=CODE,delta=1
    10                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
    11                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    12                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    13                           	psect	temp,global,ovrld,common,class=COMRAM,space=1,delta=1
    14                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    15   000000                     
    16                           ; Generated 23/03/2023 GMT
    17                           ; 
    18                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    19                           ; All rights reserved.
    20                           ; 
    21                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    22                           ; 
    23                           ; Redistribution and use in source and binary forms, with or without modification, are
    24                           ; permitted provided that the following conditions are met:
    25                           ; 
    26                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    27                           ;        conditions and the following disclaimer.
    28                           ; 
    29                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    30                           ;        of conditions and the following disclaimer in the documentation and/or other
    31                           ;        materials provided with the distribution. Publication is not required when
    32                           ;        this file is used in an embedded application.
    33                           ; 
    34                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    35                           ;        software without specific prior written permission.
    36                           ; 
    37                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    38                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    39                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    40                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    41                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    42                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    43                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    44                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    45                           ; 
    46                           ; 
    47                           ; Code-generator required, PIC18F4550 Definitions
    48                           ; 
    49                           ; SFR Addresses
    50   000000                     _TRISCbits	set	3988
    51   000000                     _TRISD	set	3989
    52   000000                     _LATCbits	set	3979
    53   000000                     _LATD	set	3980
    54   000000                     _TRISBbits	set	3987
    55   000000                     _ADCON1bits	set	4033
    56   000000                     _INTCON2bits	set	4081
    57   000000                     _INTCONbits	set	4082
    58                           
    59                           ; #config settings
    60                           
    61                           	psect	cinit
    62   0008E8                     __pcinit:
    63                           	callstack 0
    64   0008E8                     start_initialization:
    65                           	callstack 0
    66   0008E8                     __initialization:
    67                           	callstack 0
    68   0008E8                     end_of_initialization:
    69                           	callstack 0
    70   0008E8                     __end_of__initialization:
    71                           	callstack 0
    72   0008E8  9006               	bcf	int$flags,0,c	;clear compiler interrupt flag (level 1)
    73   0008EA  9206               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
    74   0008EC  0100               	movlb	0
    75   0008EE  EF01  F004         	goto	_main	;jump to C main() function
    76                           
    77                           	psect	cstackCOMRAM
    78   000001                     __pcstackCOMRAM:
    79                           	callstack 0
    80   000001                     ??_INT_EXT_RB0:
    81                           
    82                           ; 1 bytes @ 0x0
    83   000001                     	ds	2
    84   000003                     INT_EXT_RB0@i:
    85                           	callstack 0
    86                           
    87                           ; 1 bytes @ 0x2
    88   000003                     	ds	1
    89   000004                     ??_main:
    90                           
    91                           ; 1 bytes @ 0x3
    92   000004                     	ds	2
    93                           
    94 ;;
    95 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    96 ;;
    97 ;; *************** function _main *****************
    98 ;; Defined at:
    99 ;;		line 19 in file "interrupcion_RB0.c"
   100 ;; Parameters:    Size  Location     Type
   101 ;;		None
   102 ;; Auto vars:     Size  Location     Type
   103 ;;		None
   104 ;; Return value:  Size  Location     Type
   105 ;;                  1    wreg      void 
   106 ;; Registers used:
   107 ;;		wreg, status,2
   108 ;; Tracked objects:
   109 ;;		On entry : 0/0
   110 ;;		On exit  : 0/0
   111 ;;		Unchanged: 0/0
   112 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   113 ;;      Params:         0       0       0       0       0       0       0       0       0
   114 ;;      Locals:         0       0       0       0       0       0       0       0       0
   115 ;;      Temps:          2       0       0       0       0       0       0       0       0
   116 ;;      Totals:         2       0       0       0       0       0       0       0       0
   117 ;;Total ram usage:        2 bytes
   118 ;; Hardware stack levels required when called: 1
   119 ;; This function calls:
   120 ;;		Nothing
   121 ;; This function is called by:
   122 ;;		Startup code after reset
   123 ;; This function uses a non-reentrant model
   124 ;;
   125                           
   126                           	psect	text0
   127   000802                     __ptext0:
   128                           	callstack 0
   129   000802                     _main:
   130                           	callstack 30
   131   000802                     
   132                           ;interrupcion_RB0.c: 20:     ADCON1bits.PCFG = 0x0F;
   133   000802  0E0F               	movlw	15
   134   000804  12C1               	iorwf	193,f,c	;volatile
   135   000806                     
   136                           ;interrupcion_RB0.c: 21:     TRISBbits.RB0 = 1;
   137   000806  8093               	bsf	147,0,c	;volatile
   138   000808                     
   139                           ;interrupcion_RB0.c: 22:     INTCONbits.INT0IE = 1;
   140   000808  88F2               	bsf	242,4,c	;volatile
   141   00080A                     
   142                           ;interrupcion_RB0.c: 23:     INTCONbits.INT0IF = 0;
   143   00080A  92F2               	bcf	242,1,c	;volatile
   144   00080C                     
   145                           ;interrupcion_RB0.c: 24:     INTCON2bits.INTEDG0 = 1;
   146   00080C  8CF1               	bsf	241,6,c	;volatile
   147   00080E                     
   148                           ;interrupcion_RB0.c: 25:     INTCONbits.GIE = 1;
   149   00080E  8EF2               	bsf	242,7,c	;volatile
   150                           
   151                           ;interrupcion_RB0.c: 27:     TRISD = 0x00;
   152   000810  0E00               	movlw	0
   153   000812  6E95               	movwf	149,c	;volatile
   154                           
   155                           ;interrupcion_RB0.c: 28:     LATD = 0x00;
   156   000814  0E00               	movlw	0
   157   000816  6E8C               	movwf	140,c	;volatile
   158   000818                     
   159                           ;interrupcion_RB0.c: 29:     TRISCbits.RC7 = 0;
   160   000818  9E94               	bcf	148,7,c	;volatile
   161   00081A                     
   162                           ;interrupcion_RB0.c: 30:     LATCbits.LC7 = 0;
   163   00081A  9E8B               	bcf	139,7,c	;volatile
   164   00081C                     l23:
   165                           
   166                           ;interrupcion_RB0.c: 33:         LATD = 0x01;
   167   00081C  0E01               	movlw	1
   168   00081E  6E8C               	movwf	140,c	;volatile
   169   000820                     
   170                           ;interrupcion_RB0.c: 34:         _delay((unsigned long)((1000)*(48000000/4000.0)));
   171   000820  0E3D               	movlw	61
   172   000822  6E05               	movwf	(??_main+1)^0,c
   173   000824  0EE1               	movlw	225
   174   000826  6E04               	movwf	??_main^0,c
   175   000828  0E40               	movlw	64
   176   00082A                     u37:
   177   00082A  2EE8               	decfsz	wreg,f,c
   178   00082C  D7FE               	bra	u37
   179   00082E  2E04               	decfsz	??_main^0,f,c
   180   000830  D7FC               	bra	u37
   181   000832  2E05               	decfsz	(??_main+1)^0,f,c
   182   000834  D7FA               	bra	u37
   183   000836                     
   184                           ;interrupcion_RB0.c: 35:         LATD = 0x02;
   185   000836  0E02               	movlw	2
   186   000838  6E8C               	movwf	140,c	;volatile
   187                           
   188                           ;interrupcion_RB0.c: 36:         _delay((unsigned long)((1000)*(48000000/4000.0)));
   189   00083A  0E3D               	movlw	61
   190   00083C  6E05               	movwf	(??_main+1)^0,c
   191   00083E  0EE1               	movlw	225
   192   000840  6E04               	movwf	??_main^0,c
   193   000842  0E40               	movlw	64
   194   000844                     u47:
   195   000844  2EE8               	decfsz	wreg,f,c
   196   000846  D7FE               	bra	u47
   197   000848  2E04               	decfsz	??_main^0,f,c
   198   00084A  D7FC               	bra	u47
   199   00084C  2E05               	decfsz	(??_main+1)^0,f,c
   200   00084E  D7FA               	bra	u47
   201   000850                     
   202                           ;interrupcion_RB0.c: 37:         LATD = 0x04;
   203   000850  0E04               	movlw	4
   204   000852  6E8C               	movwf	140,c	;volatile
   205   000854                     
   206                           ;interrupcion_RB0.c: 38:         _delay((unsigned long)((1000)*(48000000/4000.0)));
   207   000854  0E3D               	movlw	61
   208   000856  6E05               	movwf	(??_main+1)^0,c
   209   000858  0EE1               	movlw	225
   210   00085A  6E04               	movwf	??_main^0,c
   211   00085C  0E40               	movlw	64
   212   00085E                     u57:
   213   00085E  2EE8               	decfsz	wreg,f,c
   214   000860  D7FE               	bra	u57
   215   000862  2E04               	decfsz	??_main^0,f,c
   216   000864  D7FC               	bra	u57
   217   000866  2E05               	decfsz	(??_main+1)^0,f,c
   218   000868  D7FA               	bra	u57
   219                           
   220                           ;interrupcion_RB0.c: 39:         LATD = 0x08;
   221   00086A  0E08               	movlw	8
   222   00086C  6E8C               	movwf	140,c	;volatile
   223   00086E                     
   224                           ;interrupcion_RB0.c: 40:         _delay((unsigned long)((1000)*(48000000/4000.0)));
   225   00086E  0E3D               	movlw	61
   226   000870  6E05               	movwf	(??_main+1)^0,c
   227   000872  0EE1               	movlw	225
   228   000874  6E04               	movwf	??_main^0,c
   229   000876  0E40               	movlw	64
   230   000878                     u67:
   231   000878  2EE8               	decfsz	wreg,f,c
   232   00087A  D7FE               	bra	u67
   233   00087C  2E04               	decfsz	??_main^0,f,c
   234   00087E  D7FC               	bra	u67
   235   000880  2E05               	decfsz	(??_main+1)^0,f,c
   236   000882  D7FA               	bra	u67
   237   000884  EF0E  F004         	goto	l23
   238   000888  EF07  F000         	goto	start
   239   00088C                     __end_of_main:
   240                           	callstack 0
   241                           
   242 ;; *************** function _INT_EXT_RB0 *****************
   243 ;; Defined at:
   244 ;;		line 44 in file "interrupcion_RB0.c"
   245 ;; Parameters:    Size  Location     Type
   246 ;;		None
   247 ;; Auto vars:     Size  Location     Type
   248 ;;  i               1    2[COMRAM] unsigned char 
   249 ;; Return value:  Size  Location     Type
   250 ;;                  1    wreg      void 
   251 ;; Registers used:
   252 ;;		wreg, status,2, status,0
   253 ;; Tracked objects:
   254 ;;		On entry : 0/0
   255 ;;		On exit  : 0/0
   256 ;;		Unchanged: 0/0
   257 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   258 ;;      Params:         0       0       0       0       0       0       0       0       0
   259 ;;      Locals:         1       0       0       0       0       0       0       0       0
   260 ;;      Temps:          2       0       0       0       0       0       0       0       0
   261 ;;      Totals:         3       0       0       0       0       0       0       0       0
   262 ;;Total ram usage:        3 bytes
   263 ;; Hardware stack levels used: 1
   264 ;; This function calls:
   265 ;;		Nothing
   266 ;; This function is called by:
   267 ;;		Interrupt level 2
   268 ;; This function uses a non-reentrant model
   269 ;;
   270                           
   271                           	psect	intcode
   272   000008                     __pintcode:
   273                           	callstack 0
   274   000008                     _INT_EXT_RB0:
   275                           	callstack 30
   276                           
   277                           ;incstack = 0
   278   000008  8206               	bsf	int$flags,1,c	;set compiler interrupt flag (level 2)
   279   00000A  ED46  F004         	call	int_func,f	;refresh shadow registers
   280                           
   281                           	psect	intcode_body
   282   00088C                     __pintcode_body:
   283                           	callstack 30
   284   00088C                     int_func:
   285                           	callstack 30
   286   00088C  0006               	pop		; remove dummy address from shadow register refresh
   287   00088E                     
   288                           ;interrupcion_RB0.c: 45:     if (INTCONbits.INT0IF == 1) {
   289   00088E  A2F2               	btfss	242,1,c	;volatile
   290   000890  EF4C  F004         	goto	i2u1_41
   291   000894  EF4E  F004         	goto	i2u1_40
   292   000898                     i2u1_41:
   293   000898  EF72  F004         	goto	i2l34
   294   00089C                     i2u1_40:
   295   00089C                     
   296                           ;interrupcion_RB0.c: 46:         for (char i = 0; i < 10; i++) {
   297   00089C  0E00               	movlw	0
   298   00089E  6E03               	movwf	INT_EXT_RB0@i^0,c
   299   0008A0                     i2l32:
   300                           
   301                           ;interrupcion_RB0.c: 47:             LATCbits.LC7 = 1;
   302   0008A0  8E8B               	bsf	139,7,c	;volatile
   303   0008A2                     
   304                           ;interrupcion_RB0.c: 48:             _delay((unsigned long)((400)*(48000000/4000.0)));
   305   0008A2  0E19               	movlw	25
   306   0008A4  6E02               	movwf	(??_INT_EXT_RB0+1)^0,c
   307   0008A6  0E5A               	movlw	90
   308   0008A8  6E01               	movwf	??_INT_EXT_RB0^0,c
   309   0008AA  0EB2               	movlw	178
   310   0008AC                     i2u7_47:
   311   0008AC  2EE8               	decfsz	wreg,f,c
   312   0008AE  D7FE               	bra	i2u7_47
   313   0008B0  2E01               	decfsz	??_INT_EXT_RB0^0,f,c
   314   0008B2  D7FC               	bra	i2u7_47
   315   0008B4  2E02               	decfsz	(??_INT_EXT_RB0+1)^0,f,c
   316   0008B6  D7FA               	bra	i2u7_47
   317   0008B8                     
   318                           ;interrupcion_RB0.c: 49:             LATCbits.LC7 = 0;
   319   0008B8  9E8B               	bcf	139,7,c	;volatile
   320                           
   321                           ;interrupcion_RB0.c: 50:             _delay((unsigned long)((400)*(48000000/4000.0)));
   322   0008BA  0E19               	movlw	25
   323   0008BC  6E02               	movwf	(??_INT_EXT_RB0+1)^0,c
   324   0008BE  0E5A               	movlw	90
   325   0008C0  6E01               	movwf	??_INT_EXT_RB0^0,c
   326   0008C2  0EB2               	movlw	178
   327   0008C4                     i2u8_47:
   328   0008C4  2EE8               	decfsz	wreg,f,c
   329   0008C6  D7FE               	bra	i2u8_47
   330   0008C8  2E01               	decfsz	??_INT_EXT_RB0^0,f,c
   331   0008CA  D7FC               	bra	i2u8_47
   332   0008CC  2E02               	decfsz	(??_INT_EXT_RB0+1)^0,f,c
   333   0008CE  D7FA               	bra	i2u8_47
   334   0008D0                     
   335                           ;interrupcion_RB0.c: 51:         }
   336   0008D0  2A03               	incf	INT_EXT_RB0@i^0,f,c
   337   0008D2  0E09               	movlw	9
   338   0008D4  6403               	cpfsgt	INT_EXT_RB0@i^0,c
   339   0008D6  EF6F  F004         	goto	i2u2_41
   340   0008DA  EF71  F004         	goto	i2u2_40
   341   0008DE                     i2u2_41:
   342   0008DE  EF50  F004         	goto	i2l32
   343   0008E2                     i2u2_40:
   344   0008E2                     
   345                           ;interrupcion_RB0.c: 52:         INTCONbits.INT0IF = 0;
   346   0008E2  92F2               	bcf	242,1,c	;volatile
   347   0008E4                     i2l34:
   348   0008E4  9206               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
   349   0008E6  0011               	retfie		f
   350   0008E8                     __end_of_INT_EXT_RB0:
   351                           	callstack 0
   352                           
   353                           	psect	smallconst
   354   000800                     __psmallconst:
   355                           	callstack 0
   356   000800  00                 	db	0
   357   000801  00                 	db	0	; dummy byte at the end
   358   000000                     
   359                           	psect	rparam
   360   000000                     
   361                           	psect	temp
   362   000006                     btemp:
   363                           	callstack 0
   364   000006                     	ds	1
   365   000000                     int$flags	set	btemp
   366   000000                     wtemp8	set	btemp+1
   367   000000                     ttemp5	set	btemp+1
   368   000000                     ttemp6	set	btemp+4
   369   000000                     ttemp7	set	btemp+8
   370                           
   371                           	psect	config
   372                           
   373                           ;Config register CONFIG1L @ 0x300000
   374                           ;	PLL Prescaler Selection bits
   375                           ;	PLLDIV = 2, Divide by 2 (8 MHz oscillator input)
   376                           ;	System Clock Postscaler Selection bits
   377                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   378                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   379                           ;	USBDIV = 2, USB clock source comes from the 96 MHz PLL divided by 2
   380   300000                     	org	3145728
   381   300000  21                 	db	33
   382                           
   383                           ;Config register CONFIG1H @ 0x300001
   384                           ;	Oscillator Selection bits
   385                           ;	FOSC = HSPLL_HS, HS oscillator, PLL enabled (HSPLL)
   386                           ;	Fail-Safe Clock Monitor Enable bit
   387                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   388                           ;	Internal/External Oscillator Switchover bit
   389                           ;	IESO = OFF, Oscillator Switchover mode disabled
   390   300001                     	org	3145729
   391   300001  0E                 	db	14
   392                           
   393                           ;Config register CONFIG2L @ 0x300002
   394                           ;	Power-up Timer Enable bit
   395                           ;	PWRT = OFF, PWRT disabled
   396                           ;	Brown-out Reset Enable bits
   397                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   398                           ;	Brown-out Reset Voltage bits
   399                           ;	BORV = 3, Minimum setting 2.05V
   400                           ;	USB Voltage Regulator Enable bit
   401                           ;	VREGEN = OFF, USB voltage regulator disabled
   402   300002                     	org	3145730
   403   300002  19                 	db	25
   404                           
   405                           ;Config register CONFIG2H @ 0x300003
   406                           ;	Watchdog Timer Enable bit
   407                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   408                           ;	Watchdog Timer Postscale Select bits
   409                           ;	WDTPS = 32768, 1:32768
   410   300003                     	org	3145731
   411   300003  1E                 	db	30
   412                           
   413                           ; Padding undefined space
   414   300004                     	org	3145732
   415   300004  FF                 	db	255
   416                           
   417                           ;Config register CONFIG3H @ 0x300005
   418                           ;	CCP2 MUX bit
   419                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   420                           ;	PORTB A/D Enable bit
   421                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   422                           ;	Low-Power Timer 1 Oscillator Enable bit
   423                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   424                           ;	MCLR Pin Enable bit
   425                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   426   300005                     	org	3145733
   427   300005  81                 	db	129
   428                           
   429                           ;Config register CONFIG4L @ 0x300006
   430                           ;	Stack Full/Underflow Reset Enable bit
   431                           ;	STVREN = ON, Stack full/underflow will cause Reset
   432                           ;	Single-Supply ICSP Enable bit
   433                           ;	LVP = OFF, Single-Supply ICSP disabled
   434                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   435                           ;	ICPRT = OFF, ICPORT disabled
   436                           ;	Extended Instruction Set Enable bit
   437                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   438                           ;	Background Debugger Enable bit
   439                           ;	DEBUG = 0x1, unprogrammed default
   440   300006                     	org	3145734
   441   300006  81                 	db	129
   442                           
   443                           ; Padding undefined space
   444   300007                     	org	3145735
   445   300007  FF                 	db	255
   446                           
   447                           ;Config register CONFIG5L @ 0x300008
   448                           ;	Code Protection bit
   449                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   450                           ;	Code Protection bit
   451                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   452                           ;	Code Protection bit
   453                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   454                           ;	Code Protection bit
   455                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   456   300008                     	org	3145736
   457   300008  0F                 	db	15
   458                           
   459                           ;Config register CONFIG5H @ 0x300009
   460                           ;	Boot Block Code Protection bit
   461                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   462                           ;	Data EEPROM Code Protection bit
   463                           ;	CPD = OFF, Data EEPROM is not code-protected
   464   300009                     	org	3145737
   465   300009  C0                 	db	192
   466                           
   467                           ;Config register CONFIG6L @ 0x30000A
   468                           ;	Write Protection bit
   469                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   470                           ;	Write Protection bit
   471                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   472                           ;	Write Protection bit
   473                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   474                           ;	Write Protection bit
   475                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   476   30000A                     	org	3145738
   477   30000A  0F                 	db	15
   478                           
   479                           ;Config register CONFIG6H @ 0x30000B
   480                           ;	Configuration Register Write Protection bit
   481                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   482                           ;	Boot Block Write Protection bit
   483                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   484                           ;	Data EEPROM Write Protection bit
   485                           ;	WRTD = OFF, Data EEPROM is not write-protected
   486   30000B                     	org	3145739
   487   30000B  E0                 	db	224
   488                           
   489                           ;Config register CONFIG7L @ 0x30000C
   490                           ;	Table Read Protection bit
   491                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   492                           ;	Table Read Protection bit
   493                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   494                           ;	Table Read Protection bit
   495                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   496                           ;	Table Read Protection bit
   497                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   498   30000C                     	org	3145740
   499   30000C  0F                 	db	15
   500                           
   501                           ;Config register CONFIG7H @ 0x30000D
   502                           ;	Boot Block Table Read Protection bit
   503                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   504   30000D                     	org	3145741
   505   30000D  40                 	db	64
   506                           tosu	equ	0xFFF
   507                           tosh	equ	0xFFE
   508                           tosl	equ	0xFFD
   509                           stkptr	equ	0xFFC
   510                           pclatu	equ	0xFFB
   511                           pclath	equ	0xFFA
   512                           pcl	equ	0xFF9
   513                           tblptru	equ	0xFF8
   514                           tblptrh	equ	0xFF7
   515                           tblptrl	equ	0xFF6
   516                           tablat	equ	0xFF5
   517                           prodh	equ	0xFF4
   518                           prodl	equ	0xFF3
   519                           indf0	equ	0xFEF
   520                           postinc0	equ	0xFEE
   521                           postdec0	equ	0xFED
   522                           preinc0	equ	0xFEC
   523                           plusw0	equ	0xFEB
   524                           fsr0h	equ	0xFEA
   525                           fsr0l	equ	0xFE9
   526                           wreg	equ	0xFE8
   527                           indf1	equ	0xFE7
   528                           postinc1	equ	0xFE6
   529                           postdec1	equ	0xFE5
   530                           preinc1	equ	0xFE4
   531                           plusw1	equ	0xFE3
   532                           fsr1h	equ	0xFE2
   533                           fsr1l	equ	0xFE1
   534                           bsr	equ	0xFE0
   535                           indf2	equ	0xFDF
   536                           postinc2	equ	0xFDE
   537                           postdec2	equ	0xFDD
   538                           preinc2	equ	0xFDC
   539                           plusw2	equ	0xFDB
   540                           fsr2h	equ	0xFDA
   541                           fsr2l	equ	0xFD9
   542                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           94      5       5
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _INT_EXT_RB0 in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _INT_EXT_RB0 in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _INT_EXT_RB0 in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _INT_EXT_RB0 in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _INT_EXT_RB0 in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _INT_EXT_RB0 in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _INT_EXT_RB0 in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _INT_EXT_RB0 in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _INT_EXT_RB0 in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              3 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (1) _INT_EXT_RB0                                          3     3      0      30
                                              0 COMRAM     3     3      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 _INT_EXT_RB0 (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5E      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5E      5       5       1        5.3%
STACK                0      0       0       2        0.0%
ABS                  0      0       0       3        0.0%
DATA                 0      0       0       4        0.0%
BITBANK0            A0      0       0       5        0.0%
BANK0               A0      0       0       6        0.0%
BITBANK1           100      0       0       7        0.0%
BANK1              100      0       0       8        0.0%
BITBANK2           100      0       0       9        0.0%
BANK2              100      0       0      10        0.0%
BITBANK3           100      0       0      11        0.0%
BANK3              100      0       0      12        0.0%
BITBANK4           100      0       0      13        0.0%
BANK4              100      0       0      14        0.0%
BITBANK5           100      0       0      15        0.0%
BANK5              100      0       0      16        0.0%
BITBANK6           100      0       0      17        0.0%
BANK6              100      0       0      18        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBIGSFRhh          D      0       0      21        0.0%
BITBIGSFRhl         2F      0       0      22        0.0%
BITBIGSFRlhh        2B      0       0      23        0.0%
BITBIGSFRllh         6      0       0      24        0.0%
BITBIGSFRlll        2B      0       0      25        0.0%
BIGRAM             7FF      0       0      26        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.45 build 20230818022343 
Symbol Table                                                                                   Tue Mar 12 15:47:48 2024

                     l23 081C                       u37 082A                       u47 0844  
                     u57 085E                       u67 0878                      l710 0802  
                    l720 080E                      l712 0806                      l730 0850  
                    l722 0818                      l714 0808                      l732 0854  
                    l724 081A                      l716 080A                      l734 086E  
                    l726 0820                      l718 080C                      l728 0836  
                    wreg 0FE8                     _LATD 0F8C                     i2l32 08A0  
                   i2l33 08E2                     i2l34 08E4                     _main 0802  
                   btemp 0006                     start 000E             ___param_bank 0000  
                  ?_main 0001                    i2l744 08A2                    i2l736 088E  
                  i2l746 08B8                    i2l738 089C                    i2l748 08D0  
                  _TRISD 0F95             ?_INT_EXT_RB0 0001                    ttemp5 0007  
                  ttemp6 000A                    ttemp7 000E                    wtemp8 0007  
        __initialization 08E8             __end_of_main 088C                   ??_main 0004  
          __activetblptr 0000                   i2u1_40 089C                   i2u1_41 0898  
                 i2u2_40 08E2                   i2u2_41 08DE                   i2u7_47 08AC  
                 i2u8_47 08C4                   isa$std 0001             __mediumconst 0000  
             __accesstop 0060  __end_of__initialization 08E8            ___rparam_used 0001  
         __pcstackCOMRAM 0001                  __Hparam 0000                  __Lparam 0000  
           __psmallconst 0800                  __pcinit 08E8                  __ramtop 0800  
                __ptext0 0802           __pintcode_body 088C     end_of_initialization 08E8  
                int_func 088C             INT_EXT_RB0@i 0003                _TRISBbits 0F93  
              _TRISCbits 0F94      start_initialization 08E8            ??_INT_EXT_RB0 0001  
              __pintcode 0008              __smallconst 0800      __end_of_INT_EXT_RB0 08E8  
               _LATCbits 0F8B               _ADCON1bits 0FC1              _INTCON2bits 0FF1  
               __Hrparam 0000                 __Lrparam 0000              _INT_EXT_RB0 0008  
               isa$xinst 0000                 int$flags 0006               _INTCONbits 0FF2  
               intlevel2 0000  
