#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Thu Nov 24 15:07:27 2022
# Process ID: 20028
# Current directory: E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP4/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11104 E:\USTC\2nd year-1st sem\Digital circuit Experiment\Ex7\STEP4\project_1\project_1.xpr
# Log file: E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP4/project_1/vivado.log
# Journal file: E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP4/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP4/project_1/project_1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2021.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP4/project_1/project_1.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP4/project_1/project_1.sim/sim_1/behav/xsim/ip.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP4/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP4/project_1/project_1.gen/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP4/project_1/project_1.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP4/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto a9864ffed39f4bc39d9124c0ad7a26c7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto a9864ffed39f4bc39d9124c0ad7a26c7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source E:/USTC/2nd -notrace
couldn't read file "E:/USTC/2nd": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 24 15:09:03 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$stop called at time : 196 ns : File "E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP4/project_1/project_1.srcs/sim_1/new/test.v" Line 36
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1136.055 ; gain = 0.000
update_compile_order -fileset sim_1
save_wave_config {E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP4/project_1/tb_behav.wcfg}
add_files -fileset sim_1 -norecurse {{E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP4/project_1/tb_behav.wcfg}}
set_property xsim.view {{E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP4/project_1/tb_behav.wcfg}} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 24 15:14:07 2022...
