Simulator report for UA
Sat Jun 01 12:38:59 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 146 nodes    ;
; Simulation Coverage         ;      62.42 % ;
; Total Number of Transitions ; 5773         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; UA.vwf     ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport  ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport  ; Transport     ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      62.42 % ;
; Total nodes checked                                 ; 146          ;
; Total output ports checked                          ; 149          ;
; Total output ports with complete 1/0-value coverage ; 93           ;
; Total output ports with no 1/0-value coverage       ; 45           ;
; Total output ports with no 1-value coverage         ; 50           ;
; Total output ports with no 0-value coverage         ; 51           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                          ; Output Port Name                                                                                     ; Output Port Type ;
+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------+
; |UA|Z                                                                                              ; |UA|Z                                                                                                ; pin_out          ;
; |UA|clk                                                                                            ; |UA|clk                                                                                              ; out              ;
; |UA|inst14                                                                                         ; |UA|inst14                                                                                           ; out0             ;
; |UA|inst48                                                                                         ; |UA|inst48                                                                                           ; out0             ;
; |UA|inst39                                                                                         ; |UA|inst39                                                                                           ; out0             ;
; |UA|inst36                                                                                         ; |UA|inst36                                                                                           ; out0             ;
; |UA|xpin[5]                                                                                        ; |UA|xpin[5]                                                                                          ; out              ;
; |UA|xpin[1]                                                                                        ; |UA|xpin[1]                                                                                          ; out              ;
; |UA|xpin[0]                                                                                        ; |UA|xpin[0]                                                                                          ; out              ;
; |UA|inst22                                                                                         ; |UA|inst22                                                                                           ; out0             ;
; |UA|inst35                                                                                         ; |UA|inst35                                                                                           ; out0             ;
; |UA|inst                                                                                           ; |UA|inst                                                                                             ; out0             ;
; |UA|inst38                                                                                         ; |UA|inst38                                                                                           ; out0             ;
; |UA|inst34                                                                                         ; |UA|inst34                                                                                           ; out0             ;
; |UA|inst24                                                                                         ; |UA|inst24                                                                                           ; out0             ;
; |UA|inst32                                                                                         ; |UA|inst32                                                                                           ; out0             ;
; |UA|inst12                                                                                         ; |UA|inst12                                                                                           ; out0             ;
; |UA|inst20                                                                                         ; |UA|inst20                                                                                           ; out0             ;
; |UA|inst6                                                                                          ; |UA|inst6                                                                                            ; out0             ;
; |UA|inst4                                                                                          ; |UA|inst4                                                                                            ; out0             ;
; |UA|inst25                                                                                         ; |UA|inst25                                                                                           ; out0             ;
; |UA|inst15                                                                                         ; |UA|inst15                                                                                           ; out0             ;
; |UA|inst19                                                                                         ; |UA|inst19                                                                                           ; out0             ;
; |UA|clkout                                                                                         ; |UA|clkout                                                                                           ; pin_out          ;
; |UA|apin[6]                                                                                        ; |UA|apin[6]                                                                                          ; pin_out          ;
; |UA|apin[5]                                                                                        ; |UA|apin[5]                                                                                          ; pin_out          ;
; |UA|apin[4]                                                                                        ; |UA|apin[4]                                                                                          ; pin_out          ;
; |UA|apin[3]                                                                                        ; |UA|apin[3]                                                                                          ; pin_out          ;
; |UA|apin[2]                                                                                        ; |UA|apin[2]                                                                                          ; pin_out          ;
; |UA|apin[1]                                                                                        ; |UA|apin[1]                                                                                          ; pin_out          ;
; |UA|ctpin[6]                                                                                       ; |UA|ctpin[6]                                                                                         ; pin_out          ;
; |UA|ctpin[5]                                                                                       ; |UA|ctpin[5]                                                                                         ; pin_out          ;
; |UA|ctpin[0]                                                                                       ; |UA|ctpin[0]                                                                                         ; pin_out          ;
; |UA|outpin[1]                                                                                      ; |UA|outpin[1]                                                                                        ; pin_out          ;
; |UA|outpin[0]                                                                                      ; |UA|outpin[0]                                                                                        ; pin_out          ;
; |UA|ypin[9]                                                                                        ; |UA|ypin[9]                                                                                          ; pin_out          ;
; |UA|ypin[5]                                                                                        ; |UA|ypin[5]                                                                                          ; pin_out          ;
; |UA|ypin[4]                                                                                        ; |UA|ypin[4]                                                                                          ; pin_out          ;
; |UA|ypin[2]                                                                                        ; |UA|ypin[2]                                                                                          ; pin_out          ;
; |UA|ypin[1]                                                                                        ; |UA|ypin[1]                                                                                          ; pin_out          ;
; |UA|ypin[0]                                                                                        ; |UA|ypin[0]                                                                                          ; pin_out          ;
; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_reg_bit[0]~3  ; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_reg_bit[0]~3    ; out0             ;
; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_reg_bit[3]~5  ; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_reg_bit[3]~5    ; out0             ;
; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_reg_bit[2]~6  ; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_reg_bit[2]~6    ; out0             ;
; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_reg_bit[1]~7  ; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_reg_bit[1]~7    ; out0             ;
; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_reg_bit[0]~8  ; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_reg_bit[0]~8    ; out0             ;
; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|_~26                  ; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|_~26                    ; out0             ;
; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|pre_hazard[1]         ; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|pre_hazard[1]           ; out0             ;
; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|pre_hazard[0]         ; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|pre_hazard[0]           ; out0             ;
; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|_~63                  ; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|_~63                    ; out0             ;
; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|_~64                  ; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|_~64                    ; out0             ;
; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|_~68                  ; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|_~68                    ; out0             ;
; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_comb_bita0    ; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_comb_bita0      ; combout          ;
; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_comb_bita0    ; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_comb_bita1    ; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_comb_bita1      ; combout          ;
; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_comb_bita1    ; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_comb_bita2    ; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_comb_bita2      ; combout          ;
; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_comb_bita2    ; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_comb_bita3    ; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_comb_bita3      ; combout          ;
; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_reg_bit[1]    ; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_reg_bit[1]      ; regout           ;
; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_reg_bit[0]    ; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_reg_bit[0]      ; regout           ;
; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode21w[2]           ; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode21w[2]             ; out0             ;
; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode21w[1]           ; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode21w[1]             ; out0             ;
; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode31w[3]           ; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode31w[3]             ; out0             ;
; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode31w[2]           ; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode31w[2]             ; out0             ;
; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode31w[1]           ; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode31w[1]             ; out0             ;
; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode41w[3]           ; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode41w[3]             ; out0             ;
; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode41w[2]           ; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode41w[2]             ; out0             ;
; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode41w[1]           ; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode41w[1]             ; out0             ;
; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode4w[2]            ; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode4w[2]              ; out0             ;
; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode4w[1]            ; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode4w[1]              ; out0             ;
; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode51w[3]           ; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode51w[3]             ; out0             ;
; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode51w[2]           ; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode51w[2]             ; out0             ;
; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode51w[1]           ; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode51w[1]             ; out0             ;
; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode61w[3]           ; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode61w[3]             ; out0             ;
; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode61w[2]           ; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode61w[2]             ; out0             ;
; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode61w[1]           ; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode61w[1]             ; out0             ;
; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode71w[3]           ; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode71w[3]             ; out0             ;
; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode71w[2]           ; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode71w[2]             ; out0             ;
; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode71w[1]           ; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode71w[1]             ; out0             ;
; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode81w[3]           ; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode81w[3]             ; out0             ;
; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode81w[2]           ; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode81w[2]             ; out0             ;
; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode81w[1]           ; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode81w[1]             ; out0             ;
; |UA|reg:inst7|lpm_ff:lpm_ff_component|dffs[9]                                                      ; |UA|reg:inst7|lpm_ff:lpm_ff_component|dffs[9]                                                        ; regout           ;
; |UA|reg:inst7|lpm_ff:lpm_ff_component|dffs[5]                                                      ; |UA|reg:inst7|lpm_ff:lpm_ff_component|dffs[5]                                                        ; regout           ;
; |UA|reg:inst7|lpm_ff:lpm_ff_component|dffs[4]                                                      ; |UA|reg:inst7|lpm_ff:lpm_ff_component|dffs[4]                                                        ; regout           ;
; |UA|reg:inst7|lpm_ff:lpm_ff_component|dffs[2]                                                      ; |UA|reg:inst7|lpm_ff:lpm_ff_component|dffs[2]                                                        ; regout           ;
; |UA|reg:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                      ; |UA|reg:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                        ; regout           ;
; |UA|reg:inst7|lpm_ff:lpm_ff_component|dffs[0]                                                      ; |UA|reg:inst7|lpm_ff:lpm_ff_component|dffs[0]                                                        ; regout           ;
; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_reg_bit[3]~11 ; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_reg_bit[3]~11   ; out              ;
; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_reg_bit[2]~12 ; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_reg_bit[2]~12   ; out              ;
; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_reg_bit[1]~13 ; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_reg_bit[1]~13   ; out              ;
; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_reg_bit[0]~14 ; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_reg_bit[0]~14   ; out              ;
+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                       ; Output Port Name                                                                                ; Output Port Type ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+
; |UA|xpin[8]                                                                                     ; |UA|xpin[8]                                                                                     ; out              ;
; |UA|xpin[7]                                                                                     ; |UA|xpin[7]                                                                                     ; out              ;
; |UA|xpin[6]                                                                                     ; |UA|xpin[6]                                                                                     ; out              ;
; |UA|xpin[4]                                                                                     ; |UA|xpin[4]                                                                                     ; out              ;
; |UA|xpin[3]                                                                                     ; |UA|xpin[3]                                                                                     ; out              ;
; |UA|xpin[2]                                                                                     ; |UA|xpin[2]                                                                                     ; out              ;
; |UA|inst37                                                                                      ; |UA|inst37                                                                                      ; out0             ;
; |UA|inst2                                                                                       ; |UA|inst2                                                                                       ; out0             ;
; |UA|inst33                                                                                      ; |UA|inst33                                                                                      ; out0             ;
; |UA|inst18                                                                                      ; |UA|inst18                                                                                      ; out0             ;
; |UA|inst17                                                                                      ; |UA|inst17                                                                                      ; out0             ;
; |UA|inst16                                                                                      ; |UA|inst16                                                                                      ; out0             ;
; |UA|res                                                                                         ; |UA|res                                                                                         ; out              ;
; |UA|inst13                                                                                      ; |UA|inst13                                                                                      ; out0             ;
; |UA|inst21                                                                                      ; |UA|inst21                                                                                      ; out0             ;
; |UA|inst8                                                                                       ; |UA|inst8                                                                                       ; out0             ;
; |UA|inst3                                                                                       ; |UA|inst3                                                                                       ; out0             ;
; |UA|apin[9]                                                                                     ; |UA|apin[9]                                                                                     ; pin_out          ;
; |UA|apin[8]                                                                                     ; |UA|apin[8]                                                                                     ; pin_out          ;
; |UA|apin[7]                                                                                     ; |UA|apin[7]                                                                                     ; pin_out          ;
; |UA|apin[0]                                                                                     ; |UA|apin[0]                                                                                     ; pin_out          ;
; |UA|ctpin[4]                                                                                    ; |UA|ctpin[4]                                                                                    ; pin_out          ;
; |UA|ctpin[3]                                                                                    ; |UA|ctpin[3]                                                                                    ; pin_out          ;
; |UA|ctpin[2]                                                                                    ; |UA|ctpin[2]                                                                                    ; pin_out          ;
; |UA|ctpin[1]                                                                                    ; |UA|ctpin[1]                                                                                    ; pin_out          ;
; |UA|outpin[3]                                                                                   ; |UA|outpin[3]                                                                                   ; pin_out          ;
; |UA|ypin[8]                                                                                     ; |UA|ypin[8]                                                                                     ; pin_out          ;
; |UA|ypin[7]                                                                                     ; |UA|ypin[7]                                                                                     ; pin_out          ;
; |UA|ypin[6]                                                                                     ; |UA|ypin[6]                                                                                     ; pin_out          ;
; |UA|ypin[3]                                                                                     ; |UA|ypin[3]                                                                                     ; pin_out          ;
; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|mux211_dataout~1   ; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|mux211_dataout~1   ; out0             ;
; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|mux213_dataout     ; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|mux213_dataout     ; out0             ;
; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|mux215_dataout     ; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|mux215_dataout     ; out0             ;
; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|mux217_dataout     ; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|mux217_dataout     ; out0             ;
; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|pre_hazard[3]      ; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|pre_hazard[3]      ; out0             ;
; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|pre_hazard[2]      ; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|pre_hazard[2]      ; out0             ;
; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|_~61               ; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|_~61               ; out0             ;
; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_reg_bit[3] ; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_reg_bit[3] ; regout           ;
; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode102w[3]       ; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode102w[3]       ; out0             ;
; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode102w[2]       ; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode102w[2]       ; out0             ;
; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode102w[1]       ; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode102w[1]       ; out0             ;
; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode21w[3]        ; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode21w[3]        ; out0             ;
; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode4w[3]         ; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode4w[3]         ; out0             ;
; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode91w[3]        ; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode91w[3]        ; out0             ;
; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode91w[2]        ; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode91w[2]        ; out0             ;
; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode91w[1]        ; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode91w[1]        ; out0             ;
; |UA|reg:inst7|lpm_ff:lpm_ff_component|dffs[8]                                                   ; |UA|reg:inst7|lpm_ff:lpm_ff_component|dffs[8]                                                   ; regout           ;
; |UA|reg:inst7|lpm_ff:lpm_ff_component|dffs[7]                                                   ; |UA|reg:inst7|lpm_ff:lpm_ff_component|dffs[7]                                                   ; regout           ;
; |UA|reg:inst7|lpm_ff:lpm_ff_component|dffs[6]                                                   ; |UA|reg:inst7|lpm_ff:lpm_ff_component|dffs[6]                                                   ; regout           ;
; |UA|reg:inst7|lpm_ff:lpm_ff_component|dffs[3]                                                   ; |UA|reg:inst7|lpm_ff:lpm_ff_component|dffs[3]                                                   ; regout           ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                       ; Output Port Name                                                                                ; Output Port Type ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+
; |UA|xpin[8]                                                                                     ; |UA|xpin[8]                                                                                     ; out              ;
; |UA|xpin[7]                                                                                     ; |UA|xpin[7]                                                                                     ; out              ;
; |UA|xpin[6]                                                                                     ; |UA|xpin[6]                                                                                     ; out              ;
; |UA|xpin[4]                                                                                     ; |UA|xpin[4]                                                                                     ; out              ;
; |UA|xpin[3]                                                                                     ; |UA|xpin[3]                                                                                     ; out              ;
; |UA|xpin[2]                                                                                     ; |UA|xpin[2]                                                                                     ; out              ;
; |UA|inst37                                                                                      ; |UA|inst37                                                                                      ; out0             ;
; |UA|inst2                                                                                       ; |UA|inst2                                                                                       ; out0             ;
; |UA|inst33                                                                                      ; |UA|inst33                                                                                      ; out0             ;
; |UA|inst18                                                                                      ; |UA|inst18                                                                                      ; out0             ;
; |UA|inst17                                                                                      ; |UA|inst17                                                                                      ; out0             ;
; |UA|inst13                                                                                      ; |UA|inst13                                                                                      ; out0             ;
; |UA|inst21                                                                                      ; |UA|inst21                                                                                      ; out0             ;
; |UA|inst8                                                                                       ; |UA|inst8                                                                                       ; out0             ;
; |UA|inst3                                                                                       ; |UA|inst3                                                                                       ; out0             ;
; |UA|apin[9]                                                                                     ; |UA|apin[9]                                                                                     ; pin_out          ;
; |UA|apin[8]                                                                                     ; |UA|apin[8]                                                                                     ; pin_out          ;
; |UA|apin[7]                                                                                     ; |UA|apin[7]                                                                                     ; pin_out          ;
; |UA|ctpin[4]                                                                                    ; |UA|ctpin[4]                                                                                    ; pin_out          ;
; |UA|ctpin[3]                                                                                    ; |UA|ctpin[3]                                                                                    ; pin_out          ;
; |UA|ctpin[2]                                                                                    ; |UA|ctpin[2]                                                                                    ; pin_out          ;
; |UA|ctpin[1]                                                                                    ; |UA|ctpin[1]                                                                                    ; pin_out          ;
; |UA|outpin[3]                                                                                   ; |UA|outpin[3]                                                                                   ; pin_out          ;
; |UA|outpin[2]                                                                                   ; |UA|outpin[2]                                                                                   ; pin_out          ;
; |UA|ypin[8]                                                                                     ; |UA|ypin[8]                                                                                     ; pin_out          ;
; |UA|ypin[7]                                                                                     ; |UA|ypin[7]                                                                                     ; pin_out          ;
; |UA|ypin[6]                                                                                     ; |UA|ypin[6]                                                                                     ; pin_out          ;
; |UA|ypin[3]                                                                                     ; |UA|ypin[3]                                                                                     ; pin_out          ;
; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|mux211_dataout~1   ; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|mux211_dataout~1   ; out0             ;
; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|mux213_dataout~1   ; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|mux213_dataout~1   ; out0             ;
; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|mux213_dataout     ; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|mux213_dataout     ; out0             ;
; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|mux215_dataout~1   ; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|mux215_dataout~1   ; out0             ;
; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|mux215_dataout     ; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|mux215_dataout     ; out0             ;
; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|mux217_dataout~1   ; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|mux217_dataout~1   ; out0             ;
; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|mux217_dataout     ; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|mux217_dataout     ; out0             ;
; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|pre_hazard[3]      ; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|pre_hazard[3]      ; out0             ;
; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|_~61               ; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|_~61               ; out0             ;
; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|_~62               ; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|_~62               ; out0             ;
; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_reg_bit[3] ; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_reg_bit[3] ; regout           ;
; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_reg_bit[2] ; |UA|ct4pm:UAinst24|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_reg_bit[2] ; regout           ;
; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode102w[3]       ; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode102w[3]       ; out0             ;
; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode102w[2]       ; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode102w[2]       ; out0             ;
; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode102w[1]       ; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode102w[1]       ; out0             ;
; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode4w[3]         ; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode4w[3]         ; out0             ;
; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode91w[3]        ; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode91w[3]        ; out0             ;
; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode91w[2]        ; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode91w[2]        ; out0             ;
; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode91w[1]        ; |UA|dc4:UAinst28|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode91w[1]        ; out0             ;
; |UA|reg:inst7|lpm_ff:lpm_ff_component|dffs[8]                                                   ; |UA|reg:inst7|lpm_ff:lpm_ff_component|dffs[8]                                                   ; regout           ;
; |UA|reg:inst7|lpm_ff:lpm_ff_component|dffs[7]                                                   ; |UA|reg:inst7|lpm_ff:lpm_ff_component|dffs[7]                                                   ; regout           ;
; |UA|reg:inst7|lpm_ff:lpm_ff_component|dffs[6]                                                   ; |UA|reg:inst7|lpm_ff:lpm_ff_component|dffs[6]                                                   ; regout           ;
; |UA|reg:inst7|lpm_ff:lpm_ff_component|dffs[3]                                                   ; |UA|reg:inst7|lpm_ff:lpm_ff_component|dffs[3]                                                   ; regout           ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Jun 01 12:38:59 2019
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off UA -c UA
Info: Using vector source file "D:/Documents/1/2/Nikita_Course project/2laba/UA.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of UA.vwf called UA.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      62.42 %
Info: Number of transitions in simulation is 5773
Info: Vector file UA.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 163 megabytes
    Info: Processing ended: Sat Jun 01 12:38:59 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


