{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729116225056 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729116225056 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 17 00:03:44 2024 " "Processing started: Thu Oct 17 00:03:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729116225056 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729116225056 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BRAM_FIFO -c BRAM_FIFO_Wrapper " "Command: quartus_map --read_settings_files=on --write_settings_files=off BRAM_FIFO -c BRAM_FIFO_Wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729116225056 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729116225357 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729116225358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bram_fifo_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file bram_fifo_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM_FIFO_Wrapper " "Found entity 1: BRAM_FIFO_Wrapper" {  } { { "BRAM_FIFO_Wrapper.v" "" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8_v2/BRAM_FIFO_Wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729116231969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729116231969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file bram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM_FIFO " "Found entity 1: BRAM_FIFO" {  } { { "BRAM_FIFO.v" "" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8_v2/BRAM_FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729116231971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729116231971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binto7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file binto7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 BinTo7Seg " "Found entity 1: BinTo7Seg" {  } { { "BinTo7Seg.v" "" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8_v2/BinTo7Seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729116231972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729116231972 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_req BRAM_FIFO_Wrapper.v(12) " "Verilog HDL Implicit Net warning at BRAM_FIFO_Wrapper.v(12): created implicit net for \"write_req\"" {  } { { "BRAM_FIFO_Wrapper.v" "" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8_v2/BRAM_FIFO_Wrapper.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729116231972 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "read_req BRAM_FIFO_Wrapper.v(13) " "Verilog HDL Implicit Net warning at BRAM_FIFO_Wrapper.v(13): created implicit net for \"read_req\"" {  } { { "BRAM_FIFO_Wrapper.v" "" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8_v2/BRAM_FIFO_Wrapper.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729116231972 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset BRAM_FIFO_Wrapper.v(14) " "Verilog HDL Implicit Net warning at BRAM_FIFO_Wrapper.v(14): created implicit net for \"reset\"" {  } { { "BRAM_FIFO_Wrapper.v" "" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8_v2/BRAM_FIFO_Wrapper.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729116231972 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BRAM_FIFO_Wrapper " "Elaborating entity \"BRAM_FIFO_Wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1729116232007 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[8..4\] BRAM_FIFO_Wrapper.v(5) " "Output port \"LEDR\[8..4\]\" at BRAM_FIFO_Wrapper.v(5) has no driver" {  } { { "BRAM_FIFO_Wrapper.v" "" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8_v2/BRAM_FIFO_Wrapper.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1729116232008 "|BRAM_FIFO_Wrapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BRAM_FIFO BRAM_FIFO:fifo " "Elaborating entity \"BRAM_FIFO\" for hierarchy \"BRAM_FIFO:fifo\"" {  } { { "BRAM_FIFO_Wrapper.v" "fifo" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8_v2/BRAM_FIFO_Wrapper.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729116232013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo BRAM_FIFO:fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"BRAM_FIFO:fifo\|scfifo:scfifo_component\"" {  } { { "BRAM_FIFO.v" "scfifo_component" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8_v2/BRAM_FIFO.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729116232142 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BRAM_FIFO:fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"BRAM_FIFO:fifo\|scfifo:scfifo_component\"" {  } { { "BRAM_FIFO.v" "" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8_v2/BRAM_FIFO.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729116232142 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BRAM_FIFO:fifo\|scfifo:scfifo_component " "Instantiated megafunction \"BRAM_FIFO:fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729116232143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729116232143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729116232143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729116232143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729116232143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729116232143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729116232143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729116232143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729116232143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729116232143 ""}  } { { "BRAM_FIFO.v" "" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8_v2/BRAM_FIFO.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729116232143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_oh91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_oh91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_oh91 " "Found entity 1: scfifo_oh91" {  } { { "db/scfifo_oh91.tdf" "" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8_v2/db/scfifo_oh91.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729116232175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729116232175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_oh91 BRAM_FIFO:fifo\|scfifo:scfifo_component\|scfifo_oh91:auto_generated " "Elaborating entity \"scfifo_oh91\" for hierarchy \"BRAM_FIFO:fifo\|scfifo:scfifo_component\|scfifo_oh91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729116232175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_vn91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_vn91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_vn91 " "Found entity 1: a_dpfifo_vn91" {  } { { "db/a_dpfifo_vn91.tdf" "" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8_v2/db/a_dpfifo_vn91.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729116232183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729116232183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_vn91 BRAM_FIFO:fifo\|scfifo:scfifo_component\|scfifo_oh91:auto_generated\|a_dpfifo_vn91:dpfifo " "Elaborating entity \"a_dpfifo_vn91\" for hierarchy \"BRAM_FIFO:fifo\|scfifo:scfifo_component\|scfifo_oh91:auto_generated\|a_dpfifo_vn91:dpfifo\"" {  } { { "db/scfifo_oh91.tdf" "dpfifo" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8_v2/db/scfifo_oh91.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729116232184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7hn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7hn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7hn1 " "Found entity 1: altsyncram_7hn1" {  } { { "db/altsyncram_7hn1.tdf" "" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8_v2/db/altsyncram_7hn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729116232218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729116232218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7hn1 BRAM_FIFO:fifo\|scfifo:scfifo_component\|scfifo_oh91:auto_generated\|a_dpfifo_vn91:dpfifo\|altsyncram_7hn1:FIFOram " "Elaborating entity \"altsyncram_7hn1\" for hierarchy \"BRAM_FIFO:fifo\|scfifo:scfifo_component\|scfifo_oh91:auto_generated\|a_dpfifo_vn91:dpfifo\|altsyncram_7hn1:FIFOram\"" {  } { { "db/a_dpfifo_vn91.tdf" "FIFOram" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8_v2/db/a_dpfifo_vn91.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729116232218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8l8 " "Found entity 1: cmpr_8l8" {  } { { "db/cmpr_8l8.tdf" "" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8_v2/db/cmpr_8l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729116232250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729116232250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_8l8 BRAM_FIFO:fifo\|scfifo:scfifo_component\|scfifo_oh91:auto_generated\|a_dpfifo_vn91:dpfifo\|cmpr_8l8:almost_full_comparer " "Elaborating entity \"cmpr_8l8\" for hierarchy \"BRAM_FIFO:fifo\|scfifo:scfifo_component\|scfifo_oh91:auto_generated\|a_dpfifo_vn91:dpfifo\|cmpr_8l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_vn91.tdf" "almost_full_comparer" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8_v2/db/a_dpfifo_vn91.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729116232250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_8l8 BRAM_FIFO:fifo\|scfifo:scfifo_component\|scfifo_oh91:auto_generated\|a_dpfifo_vn91:dpfifo\|cmpr_8l8:two_comparison " "Elaborating entity \"cmpr_8l8\" for hierarchy \"BRAM_FIFO:fifo\|scfifo:scfifo_component\|scfifo_oh91:auto_generated\|a_dpfifo_vn91:dpfifo\|cmpr_8l8:two_comparison\"" {  } { { "db/a_dpfifo_vn91.tdf" "two_comparison" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8_v2/db/a_dpfifo_vn91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729116232251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lgb " "Found entity 1: cntr_lgb" {  } { { "db/cntr_lgb.tdf" "" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8_v2/db/cntr_lgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729116232284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729116232284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lgb BRAM_FIFO:fifo\|scfifo:scfifo_component\|scfifo_oh91:auto_generated\|a_dpfifo_vn91:dpfifo\|cntr_lgb:rd_ptr_msb " "Elaborating entity \"cntr_lgb\" for hierarchy \"BRAM_FIFO:fifo\|scfifo:scfifo_component\|scfifo_oh91:auto_generated\|a_dpfifo_vn91:dpfifo\|cntr_lgb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_vn91.tdf" "rd_ptr_msb" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8_v2/db/a_dpfifo_vn91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729116232284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2h7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2h7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2h7 " "Found entity 1: cntr_2h7" {  } { { "db/cntr_2h7.tdf" "" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8_v2/db/cntr_2h7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729116232317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729116232317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2h7 BRAM_FIFO:fifo\|scfifo:scfifo_component\|scfifo_oh91:auto_generated\|a_dpfifo_vn91:dpfifo\|cntr_2h7:usedw_counter " "Elaborating entity \"cntr_2h7\" for hierarchy \"BRAM_FIFO:fifo\|scfifo:scfifo_component\|scfifo_oh91:auto_generated\|a_dpfifo_vn91:dpfifo\|cntr_2h7:usedw_counter\"" {  } { { "db/a_dpfifo_vn91.tdf" "usedw_counter" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8_v2/db/a_dpfifo_vn91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729116232317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mgb " "Found entity 1: cntr_mgb" {  } { { "db/cntr_mgb.tdf" "" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8_v2/db/cntr_mgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729116232349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729116232349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mgb BRAM_FIFO:fifo\|scfifo:scfifo_component\|scfifo_oh91:auto_generated\|a_dpfifo_vn91:dpfifo\|cntr_mgb:wr_ptr " "Elaborating entity \"cntr_mgb\" for hierarchy \"BRAM_FIFO:fifo\|scfifo:scfifo_component\|scfifo_oh91:auto_generated\|a_dpfifo_vn91:dpfifo\|cntr_mgb:wr_ptr\"" {  } { { "db/a_dpfifo_vn91.tdf" "wr_ptr" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8_v2/db/a_dpfifo_vn91.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729116232350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinTo7Seg BinTo7Seg:S0 " "Elaborating entity \"BinTo7Seg\" for hierarchy \"BinTo7Seg:S0\"" {  } { { "BRAM_FIFO_Wrapper.v" "S0" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8_v2/BRAM_FIFO_Wrapper.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729116232351 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1729116232658 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "BRAM_FIFO_Wrapper.v" "" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8_v2/BRAM_FIFO_Wrapper.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729116232681 "|BRAM_FIFO_Wrapper|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "BRAM_FIFO_Wrapper.v" "" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8_v2/BRAM_FIFO_Wrapper.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729116232681 "|BRAM_FIFO_Wrapper|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "BRAM_FIFO_Wrapper.v" "" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8_v2/BRAM_FIFO_Wrapper.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729116232681 "|BRAM_FIFO_Wrapper|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "BRAM_FIFO_Wrapper.v" "" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8_v2/BRAM_FIFO_Wrapper.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729116232681 "|BRAM_FIFO_Wrapper|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "BRAM_FIFO_Wrapper.v" "" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8_v2/BRAM_FIFO_Wrapper.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729116232681 "|BRAM_FIFO_Wrapper|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "BRAM_FIFO_Wrapper.v" "" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8_v2/BRAM_FIFO_Wrapper.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729116232681 "|BRAM_FIFO_Wrapper|HEX2[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1729116232681 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1729116232741 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1729116232991 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729116232991 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "BRAM_FIFO_Wrapper.v" "" { Text "C:/Users/damia/Studia/DigitalHardwareUT/Lab8_v2/BRAM_FIFO_Wrapper.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729116233022 "|BRAM_FIFO_Wrapper|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1729116233022 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "127 " "Implemented 127 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1729116233023 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1729116233023 ""} { "Info" "ICUT_CUT_TM_LCELLS" "83 " "Implemented 83 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1729116233023 ""} { "Info" "ICUT_CUT_TM_RAMS" "4 " "Implemented 4 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1729116233023 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1729116233023 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4894 " "Peak virtual memory: 4894 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729116233034 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 17 00:03:53 2024 " "Processing ended: Thu Oct 17 00:03:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729116233034 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729116233034 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729116233034 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729116233034 ""}
