-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/amc_model_w16a16_4x2/amc_cnn_16w16a_4x2_src_SinglePortRAM_generic_block3.vhd
-- Created: 2024-11-04 16:44:08
-- 
-- Generated by MATLAB 9.8 and HDL Coder 3.16
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: amc_cnn_16w16a_4x2_src_SinglePortRAM_generic_block3
-- Source Path: amc_model_w16a16_4x2/DUT HDL/Dense Layer 2/Dense Layer 2/Weight Storage 2/SinglePortRAM_generic
-- Hierarchy Level: 4
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY amc_cnn_16w16a_4x2_src_SinglePortRAM_generic_block3 IS
  GENERIC( AddrWidth                      : integer := 1;
           DataWidth                      : integer := 1
           );
  PORT( clk                               :   IN    std_logic;
        enb                               :   IN    std_logic;
        din                               :   IN    std_logic_vector(DataWidth - 1 DOWNTO 0);  -- generic width
        addr                              :   IN    std_logic_vector(AddrWidth - 1 DOWNTO 0);  -- generic width
        we                                :   IN    std_logic;  -- ufix1
        dout                              :   OUT   std_logic_vector(DataWidth - 1 DOWNTO 0)  -- generic width
        );
END amc_cnn_16w16a_4x2_src_SinglePortRAM_generic_block3;


ARCHITECTURE rtl OF amc_cnn_16w16a_4x2_src_SinglePortRAM_generic_block3 IS

  -- Local Type Definitions
  TYPE ram_type IS ARRAY (2**AddrWidth - 1 DOWNTO 0) of std_logic_vector(DataWidth - 1 DOWNTO 0);

  -- Signals
  SIGNAL ram                              : ram_type := (X"f7fb", X"080f", X"0211", X"01da", X"e62c", X"0058", X"eed3", X"efce", X"f554", X"0008", X"fa51", X"0a21", X"0a59", X"f9e4",
                                                        X"f3da", X"083b", X"05aa", X"e6b4", X"f848", X"edff", X"fcf5", X"fa84", X"f56f", X"f5fb", X"fb7d", X"fe32", X"055b", X"036a",
                                                        X"010c", X"fc8b", X"f1f4", X"07ab", X"eaf2", X"ff34", X"fc39", X"076b", X"0aa4", X"090a", X"e262", X"0ba6", X"f0bc", X"040b",
                                                        X"028c", X"f276", X"fa85", X"06e1", X"f144", X"e308", X"0364", X"fc0d", X"fd0c", X"fcd9", X"ef47", X"e79e", X"ff6d", X"0329",
                                                        X"034c", X"fb4c", X"fada", X"d592", X"f520", X"fbca", X"01b0", X"093f", X"0134", X"f7df", X"efa3", X"0555", X"fdcf", X"0201",
                                                        X"fc8f", X"f368", X"fd59", X"0821", X"fa6f", X"fbc1", X"0629", X"e50d", X"fb5c", X"f353", X"fe18", X"f8db", X"017a", X"04f2",
                                                        X"dfdb", X"f601", X"fcf7", X"0531", X"eed8", X"041e", X"fe18", X"f5fc", X"fa5d", X"0282", X"fe01", X"0598", X"fd59", X"f5f6",
                                                        X"0900", X"e77d", X"e638", X"0c4f", X"0687", X"f760", X"f978", X"0290", X"f87d", X"f11d", X"d925", X"fa2a", X"fc16", X"f7b4",
                                                        X"0ac8", X"ff9a", X"fa92", X"f505", X"fc0e", X"f1b6", X"024a", X"edc3", X"fbba", X"095e", X"0465", X"e76e", X"ed98", X"0735",
                                                        X"02fd", X"fb29");
  SIGNAL data_int                         : std_logic_vector(DataWidth - 1 DOWNTO 0) := X"fb29";
  SIGNAL addr_unsigned                    : unsigned(AddrWidth - 1 DOWNTO 0);  -- generic width

BEGIN
  addr_unsigned <= unsigned(addr);

  SinglePortRAM_generic_process: PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF enb = '1' THEN
        IF we = '1' THEN
          ram(to_integer(addr_unsigned)) <= din;
          data_int <= din;
        ELSE
          data_int <= ram(to_integer(addr_unsigned));
        END IF;
      END IF;
    END IF;
  END PROCESS SinglePortRAM_generic_process;

  dout <= data_int;

END rtl;

