  +incdir+./include
  +incdir+./sim
  +incdir+./stim
  +incdir+./top
 
  //+incdir+./include/Decoders.h
  //+incdir+./include/DevParam.h
  //+incdir+./include/PLRSDetectors.h
  //+incdir+./include/StackDecoder.h
  //+incdir+./include/TimingData.h
  //+incdir+./include/UserData.h


  ./code/N25Qxxx.v
  


 // ./sim/mem_Q512.vmf
 /// ./sim/modelsim.ini
 // ./sim/sfdp.vmf
 // ./sim/wave.do

  //./stim/archive/dummy_prova.v
  //./stim/archive/erase.v
  //./stim/archive/lock1.v
  //./stim/archive/lock2.v
  //./stim/archive/lock_test_SR.v
  //./stim/archive/otp.v
  //./stim/archive/program.v
  //./stim/archive/read_dtr.v
  //./stim/archive/Readme.txt
  ./stim/archive/read.v
  //./stim/archive/test_address_mode.v
  //./stim/archive/test_protocol.v
  //./stim/archive/XIP_Numonyx.v

  //./stim/erase.v
  //./stim/LockBclock.v
  //./stim/LockBlock_MSE.v
  //./stim/NVCR_1_0_reserved.v
  //./stim/program.v
  //./stim/read_.v
  //./stim/read_nonarray.v
  
  ./top/ClockGenerator.v
  //./top/StimGen_interface.h
  ./top/StimTasks.v
  ./top/Testbench.v
