# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../src/fifo_ctrl.vhd" \
"../../../../../../src/fifo.vhd" \
"../../../../../../sim/fifo_tb.vhd" \

# Do not sort compile order
nosort
