(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2018-11-27T21:12:44Z")
 (DESIGN "BLE_Imp")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 4.2")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "BLE_Imp")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.hfclk \\BLE\:bless_isr\\.clock (0.000:0.000:0.000))
    (INTERCONNECT \\BLE\:cy_m0s8_ble\\.interrupt \\BLE\:bless_isr\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT ClockBlock.ff_div_1 \\SCB_1\:SCB\\.clock (0.000:0.000:0.000))
    (INTERCONNECT \\SCB_1\:rx\(0\)\\.fb \\SCB_1\:SCB\\.uart_rx (0.000:0.000:0.000))
    (INTERCONNECT \\SCB_1\:tx\(0\)\\.pad_out \\SCB_1\:tx\(0\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\SCB_1\:SCB\\.uart_tx \\SCB_1\:tx\(0\)\\.pin_input (0.000:0.000:0.000))
    (INTERCONNECT \\SCB_1\:tx\(0\)\\.pad_out \\SCB_1\:tx\(0\)_PAD\\ (0.000:0.000:0.000))
    (INTERCONNECT \\SCB_1\:tx\(0\)_PAD\\ \\SCB_1\:tx\(0\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\SCB_1\:rx\(0\)_PAD\\ \\SCB_1\:rx\(0\)\\.pad_in (0.000:0.000:0.000))
   )
  )
 )
)
