library ieee; 
use ieee.std_logic_1164.ALL; 
use ieee.std_logic_unsigned.ALL; 

ENTITY ALU IS
PORT( A: IN STD_LOGIC_VECTOR(7 DOWNTO 0);
      B: IN STD_LOGIC_VECTOR(7 DOWNTO 0);
	   S: IN STD_LOGIC_VECTOR(7 DOWNTO 0);	
		CLK: IN STD_LOGIC;
		R: OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
		 );
END ALU;

ARCHITECTURE Behavior OF ALU IS
SIGNAL RU : STD_LOGIC_VECTOR(8 DOWNTO 0);
BEGIN 
PROCESS(S)
BEGIN 
IF S="10000000" THEN
R<= A XOR B;
END IF;
IF S="01000000" THEN
R<= A OR B;
END IF;
IF S="00100000" THEN
R<= A AND B;
END IF;
IF S="00010000" THEN
R<=A NOR B;
END IF;
IF S="00001000" THEN
R<=A NAND B;
END IF;
IF S="00000100" THEN
R<=A NOT B;
END IF;
IF S="00000010" THEN
RU<=('0'&A)-('0'&B);
END IF;
IF S="00000001" THEN
RU<=('0'&A)+('0'&B);
END IF 
