<div align="center">

# ğŸ§ª UVM-SV Cookbook

[![UVM ç‰ˆæœ¬](https://img.shields.io/badge/UVM-1.2-yellow)](https://www.accellera.org/)
[![SystemVerilog](https://img.shields.io/badge/SystemVerilog-2017-blue)](https://ieeexplore.ieee.org/document/1800799)
[![è®¸å¯è¯](https://img.shields.io/badge/License-MIT-green)](LICENSE)

**SystemVerilog/UVM éªŒè¯å…¥é—¨æ•™ç¨‹ - é€šè¿‡å¯è¿è¡Œçš„ä»£ç ç‰‡æ®µå­¦ä¹ **

---

## ğŸ“– é¡¹ç›®ç®€ä»‹

UVM-SV Cookbook æ˜¯ä¸€ä¸ªç³»ç»ŸåŒ–çš„ SystemVerilog/UVM éªŒè¯å­¦ä¹ ä»“åº“ï¼ŒåŒ…å« **11 ä¸ªä¸»ç« èŠ‚**ã€**48 ä¸ªå­ç« èŠ‚**ï¼Œè¦†ç›–ä»åŸºç¡€åˆ°é«˜çº§çš„èŠ¯ç‰‡éªŒè¯çŸ¥è¯†ã€‚

### ä¸»è¦ç‰¹ç‚¹

- âœ… æ¯ä¸ªç« èŠ‚éƒ½æœ‰**å¯è¿è¡Œçš„ç¤ºä¾‹ä»£ç **
- âœ… è¯¦ç»†çš„**ä¸­æ–‡æ–‡æ¡£**ï¼ˆçŸ¥è¯†ç‚¹ã€èƒŒæ™¯çŸ¥è¯†ã€ä»£ç å¯¼è¯»ï¼‰
- âœ… æ”¯æŒå¤šç§ä»¿çœŸå™¨ï¼ˆVCS / Xcelium / Questaï¼‰
- âœ… å®Œæ•´çš„ Makefile ç¼–è¯‘è„šæœ¬
- âœ… éµå¾ª GitHub æœ€ä½³å®è·µ

---

## ğŸ“š å­¦ä¹ è·¯çº¿å›¾

### 30 å¤©å­¦ä¹ è®¡åˆ’

| å‘¨ | å†…å®¹ | ç« èŠ‚ |
|----|------|------|
| **ç¬¬1å‘¨** | SystemVerilog åŸºç¡€ | `01-sv-fundamentals/` |
| **ç¬¬2å‘¨** | UVM æ ¸å¿ƒæœºåˆ¶ | `02-uvm-phases/` - `06-configuration/` |
| **ç¬¬3å‘¨** | UVM é«˜çº§ç‰¹æ€§ | `07-sequences-advanced/` - `08-reporting-messaging/` |
| **ç¬¬4å‘¨** | å‚ç›´é¢†åŸŸ | `09-register-model-ral/` - `11-low-power-verification/` |

---

## ğŸš€ å¿«é€Ÿå¼€å§‹

### ç¯å¢ƒè¦æ±‚

```bash
# è‡³å°‘å®‰è£…ä¸€ä¸ªä»¿çœŸå™¨
- Synopsys VCS 2023+
- Cadence Xcelium 2023+
- Siemens Questa 2023+
```

### å…‹éš†ä»“åº“

```bash
git clone https://github.com/jingzhoushii/uvm-sv-cookbook.git
cd uvm-sv-cookbook
```

### è¿è¡Œç¤ºä¾‹

```bash
# è¿›å…¥ç« èŠ‚ç›®å½•
cd 01-sv-fundamentals/01-data-types

# ç¼–è¯‘å¹¶è¿è¡Œ
make

# æŸ¥çœ‹æ³¢å½¢
make wave

# æ¸…ç†
make clean
```

---

## ğŸ“ ç›®å½•ç»“æ„æ¦‚è§ˆ

```
uvm-sv-cookbook/
â”œâ”€â”€ 01-sv-fundamentals/         # SystemVerilog åŸºç¡€
â”‚   â”œâ”€â”€ 01-data-types/        âœ… æ•°æ®ç±»å‹
â”‚   â”œâ”€â”€ 02-procedural-blocks/ âœ… è¿‡ç¨‹å—
â”‚   â”œâ”€â”€ 03-interfaces/        âœ… æ¥å£
â”‚   â”œâ”€â”€ 04-classes-oop/       âœ… é¢å‘å¯¹è±¡
â”‚   â”œâ”€â”€ 05-randomization/     âœ… éšæœºåŒ–
â”‚   â””â”€â”€ 06-threads-communication/ âœ… çº¿ç¨‹é€šä¿¡
â”‚
â”œâ”€â”€ 02-uvm-phases/            # UVM é˜¶æ®µæœºåˆ¶
â”‚   â”œâ”€â”€ 01-build-phase/       âœ… æ„å»ºé˜¶æ®µ
â”‚   â”œâ”€â”€ 02-connect-phase/    âœ… è¿æ¥é˜¶æ®µ
â”‚   â”œâ”€â”€ 03-end_of_elaboration/ âœ… elaboration
â”‚   â”œâ”€â”€ 04-run-phase/         âœ… è¿è¡Œé˜¶æ®µ
â”‚   â”œâ”€â”€ 05-report-phase/      âœ… æŠ¥å‘Šé˜¶æ®µ
â”‚   â””â”€â”€ 06-final-phase/       âœ… ç»“æŸé˜¶æ®µ
â”‚
â”œâ”€â”€ 03-uvm-components/        # UVM ç»„ä»¶ä½“ç³»
â”‚   â”œâ”€â”€ 01-uvm_component/     âœ… ç»„ä»¶åŸºç±»
â”‚   â”œâ”€â”€ 02-uvm_env/           âœ… ç¯å¢ƒå®¹å™¨
â”‚   â”œâ”€â”€ 03-uvm_agent/         âœ… ä»£ç†
â”‚   â”œâ”€â”€ 04-uvm_driver/        âœ… é©±åŠ¨
â”‚   â”œâ”€â”€ 05-uvm_monitor/       âœ… ç›‘æ§
â”‚   â”œâ”€â”€ 06-uvm_sequencer/     âœ… ä»²è£å™¨
â”‚   â””â”€â”€ 07-uvm_scoreboard/    âœ… è®¡åˆ†æ¿
â”‚
â”œâ”€â”€ 04-uvm-transactions/       # äº‹åŠ¡å¤„ç†
â”‚   â”œâ”€â”€ 01-uvm_sequence_item/ âœ… äº‹åŠ¡é¡¹
â”‚   â”œâ”€â”€ 02-uvm_sequence/      âœ… åºåˆ—
â”‚   â”œâ”€â”€ 03-sequence-lib/      âœ… åºåˆ—åº“
â”‚   â”œâ”€â”€ 04-virtual-sequences/ âœ… è™šæ‹Ÿåºåˆ—
â”‚   â””â”€â”€ 05-sequence-arbitration/ âœ… ä»²è£
â”‚
â”œâ”€â”€ 05-tlm-communication/      # TLM é€šä¿¡
â”‚   â”œâ”€â”€ 01-put-get-ports/     âœ… é˜»å¡ä¼ è¾“
â”‚   â”œâ”€â”€ 02-analysis-ports/    âœ… å¹¿æ’­
â”‚   â”œâ”€â”€ 03-exports-imp/       âœ… ç«¯å£å®ç°
â”‚   â””â”€â”€ 04-sockets/           âœ… åŒå‘é€šä¿¡
â”‚
â”œâ”€â”€ 06-configuration/         # é…ç½®æœºåˆ¶
â”‚   â”œâ”€â”€ 01-uvm_config_db/     âœ… é…ç½®æ•°æ®åº“
â”‚   â”œâ”€â”€ 02-uvm_resource_db/   âœ… èµ„æºæ•°æ®åº“
â”‚   â”œâ”€â”€ 03-factory-override/   âœ… å·¥å‚æœºåˆ¶
â”‚   â””â”€â”€ 04-config-object/     âœ… é…ç½®å¯¹è±¡
â”‚
â”œâ”€â”€ 07-sequences-advanced/     # åºåˆ—é«˜çº§ç‰¹æ€§
â”‚   â”œâ”€â”€ 01-sequence-hooks/    âœ… é’©å­å‡½æ•°
â”‚   â”œâ”€â”€ 02-response-handling/ âœ… å“åº”å¤„ç†
â”‚   â”œâ”€â”€ 03-pipelined-sequences/ âœ… æµæ°´åŒ–
â”‚   â””â”€â”€ 04-error-injection/   âœ… é”™è¯¯æ³¨å…¥
â”‚
â”œâ”€â”€ 08-reporting-messaging/    # æŠ¥å‘Šä¸è°ƒè¯•
â”‚   â”œâ”€â”€ 01-uvm_report_handler/ âœ… æ¶ˆæ¯å®
â”‚   â”œâ”€â”€ 02-log-files/         âœ… æ—¥å¿—ç®¡ç†
â”‚   â””â”€â”€ 03-coverage-collection/ âœ… è¦†ç›–ç‡
â”‚
â”œâ”€â”€ 09-register-model-ral/    # å¯„å­˜å™¨æ¨¡å‹
â”‚   â”œâ”€â”€ 01-reg-block-basic/   âœ… RAL åŸºç¡€
â”‚   â”œâ”€â”€ 02-reg-access-methods/ âœ… è®¿é—®æ–¹æ³•
â”‚   â”œâ”€â”€ 03-reg-sequences/     âœ… å¯„å­˜å™¨åºåˆ—
â”‚   â”œâ”€â”€ 04-reg-coverage/      âœ… è¦†ç›–ç‡
â”‚   â”œâ”€â”€ 05-reg-irq-integration/ âœ… ä¸­æ–­é›†æˆ
â”‚   â”œâ”€â”€ 06-reg-reset/         âœ… å¤ä½å¤„ç†
â”‚   â”œâ”€â”€ 07-reg-backdoor-access/ âœ… åé—¨è®¿é—®
â”‚   â””â”€â”€ 08-reg-adapter-advanced/ âœ… é€‚é…å™¨
â”‚
â”œâ”€â”€ 10-interrupt-verification/ # ä¸­æ–­éªŒè¯
â”‚   â”œâ”€â”€ 01-interrupt-basics/  âœ… ä¸­æ–­åŸºç¡€
â”‚   â”œâ”€â”€ 02-interrupt-agent/   âœ… ä¸­æ–­ä»£ç†
â”‚   â”œâ”€â”€ 03-interrupt-sequences/ âœ… ä¸­æ–­åºåˆ—
â”‚   â”œâ”€â”€ 04-interrupt-scoreboard/ âœ… è®¡åˆ†æ¿
â”‚   â”œâ”€â”€ 05-interrupt-priority/ âœ… ä¼˜å…ˆçº§
â”‚   â”œâ”€â”€ 06-interrupt-regression/ âœ… å›å½’æµ‹è¯•
â”‚   â””â”€â”€ 07-interrupt-to-ral/  âœ… RAL é›†æˆ
â”‚
â””â”€â”€ 11-low-power-verification/ # ä½åŠŸè€—éªŒè¯
    â”œâ”€â”€ 01-power-domains-basics/ âœ… ç”µæºåŸŸ
    â”œâ”€â”€ 02-upf-simulation/    âœ… UPF ä»¿çœŸ
    â”œâ”€â”€ 03-power-controller-vip/ âœ… ç”µæºæ§åˆ¶
    â”œâ”€â”€ 04-power-state-transitions/ âœ… çŠ¶æ€è½¬æ¢
    â”œâ”€â”€ 05-isolation-check/  âœ… éš”ç¦»æ£€æŸ¥
    â”œâ”€â”€ 06-retention-registers/ âœ… ä¿æŒå¯„å­˜å™¨
    â””â”€â”€ 07-power-aware-sequences/ âœ… åŠŸè€—åºåˆ—

Legend: âœ… å·²å®Œæˆ (100%)
```

---

## ğŸ“Š é¡¹ç›®ç»Ÿè®¡

| æŒ‡æ ‡ | æ•°å€¼ |
|------|------|
| ä¸»ç« èŠ‚ | 11 ä¸ª |
| å­ç« èŠ‚ | 48 ä¸ª |
| ç¤ºä¾‹æ–‡ä»¶ | 50+ |
| ä»£ç è¡Œæ•° | 10,000+ |
| æ–‡æ¡£è¡Œæ•° | 5,000+ |

---

## ğŸ¯ å¸¸è§é—®é¢˜é€ŸæŸ¥

| é—®é¢˜ | è§£å†³æ–¹æ¡ˆ |
|------|----------|
| å¦‚ä½•å®šä¹‰äº‹åŠ¡? | `04-uvm-transactions/01-uvm_sequence_item/` |
| å¦‚ä½•è¿æ¥ç»„ä»¶? | `02-uvm-phases/02-connect-phase/` |
| å¦‚ä½•é…ç½®ç»„ä»¶? | `06-configuration/01-uvm_config_db/` |
| å¦‚ä½•å‘é€åºåˆ—? | `04-uvm-transactions/02-uvm_sequence/` |
| å¦‚ä½•åšè¦†ç›–ç‡? | `08-reporting-messaging/03-coverage-collection/` |
| å¦‚ä½•åˆ›å»ºå®Œæ•´ç¯å¢ƒ? | `03-uvm-components/02-uvm_env/` |
| å¦‚ä½•éªŒè¯å¯„å­˜å™¨? | `09-register-model-ral/01-reg-block-basic/` |
| å¦‚ä½•å¤„ç†ä¸­æ–­? | `10-interrupt-verification/01-interrupt-basics/` |
| å¦‚ä½•åšä½åŠŸè€—éªŒè¯? | `11-low-power-verification/01-power-domains-basics/` |

---

## ğŸ¤ è´¡çŒ®æŒ‡å—

æ¬¢è¿è´¡çŒ®ä»£ç ï¼

### è´¡çŒ®æ­¥éª¤

1. Fork æœ¬ä»“åº“
2. åˆ›å»ºåˆ†æ”¯ `git checkout -b feature/xxx`
3. æ·»åŠ ä»£ç 
4. æäº¤ `git commit -m "feat: xxx"`
5. æ¨é€ `git push`
6. å‘èµ· Pull Request

### ä»£ç è§„èŒƒ

- ä½¿ç”¨ `.templates/SV_HEADER.txt` ä½œä¸ºæ–‡ä»¶å¤´
- ä½¿ç”¨ `.templates/Makefile_TEMPLATE` ä½œä¸º Makefile
- ä½¿ç”¨ 2 ç©ºæ ¼ç¼©è¿›
- æ·»åŠ è¯¦ç»†æ³¨é‡Š

å‚è€ƒ [CONTRIBUTING.md](CONTRIBUTING.md)

---

## ğŸ“š å‚è€ƒèµ„æº

### å®˜æ–¹æ–‡æ¡£

- [UVM User Guide](https://www.accellera.org/images/downloads/standards/uvm/uvm_user_guide_1.2.pdf)
- [SystemVerilog LRM](https://ieeexplore.ieee.org/document/1800799)

### åœ¨çº¿æ•™ç¨‹

- [ChipVerify UVM](https://www.chipverify.com/)
- [Verification Academy](https://verificationacademy.com/)
- [AMIQ UVM Cookbook](https://www.amiq.com/)

---

## ğŸ“„ è®¸å¯è¯

MIT License - è¯¦è§ [LICENSE](LICENSE)

---

## ğŸ‘¤ ä½œè€…

**jingzhoushii**

- GitHub: [@jingzhoushii](https://github.com/jingzhoushii)
- Email: jingzhoushii@gmail.com

---

**å¿«ä¹å­¦ä¹ ï¼ğŸ§ª**

*çµæ„Ÿå’Œ Python Cookbook ä¸ UVM User Guide*
