Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Thu Nov 11 00:19:16 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: weight_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_write_data_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  weight_reg[1]/CK (DFF_X2)                             0.0000     0.0000 r
  weight_reg[1]/QN (DFF_X2)                             0.3809     0.3809 f
  U726/ZN (INV_X8)                                      0.1799     0.5608 r
  U725/ZN (XNOR2_X2)                                    0.3232     0.8840 r
  U957/ZN (XNOR2_X1)                                    0.3756     1.2596 r
  U850/ZN (XNOR2_X2)                                    0.3314     1.5910 r
  U1254/ZN (INV_X1)                                     0.0952     1.6863 f
  U847/ZN (NAND4_X2)                                    0.2199     1.9062 r
  U846/ZN (NAND3_X2)                                    0.0785     1.9846 f
  U1163/ZN (NAND3_X1)                                   0.1919     2.1765 r
  dut_sram_write_data_reg[0]/D (DFF_X2)                 0.0000     2.1765 r
  data arrival time                                                2.1765

  clock clk (rise edge)                                 2.4500     2.4500
  clock network delay (ideal)                           0.0000     2.4500
  clock uncertainty                                    -0.0500     2.4000
  dut_sram_write_data_reg[0]/CK (DFF_X2)                0.0000     2.4000 r
  library setup time                                   -0.2235     2.1765
  data required time                                               2.1765
  --------------------------------------------------------------------------
  data required time                                               2.1765
  data arrival time                                               -2.1765
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0000


1
