i clk
m 0 0
u 3 14
p {p:clk}{t:bit_cnt[11:0].C}
e ckid0_0 {t:bit_cnt[11:0].C} sdffr
c ckid0_0 {p:clk} port Unsupported/too complex instance on clock path
l 0 0 0 0 0 0
r 0 0 0 0 0 0 0 0
