
NiosII.elf:     file format elf32-littlenios2
NiosII.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x0001022c

Program Header:
    LOAD off    0x00001000 vaddr 0x00010000 paddr 0x00010000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x00010020 paddr 0x00010020 align 2**12
         filesz 0x00005170 memsz 0x00005170 flags r-x
    LOAD off    0x00006190 vaddr 0x00015190 paddr 0x00015534 align 2**12
         filesz 0x000003a4 memsz 0x000003a4 flags rw-
    LOAD off    0x000068d8 vaddr 0x000158d8 paddr 0x000158d8 align 2**12
         filesz 0x00000000 memsz 0x000003e8 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  00010000  00010000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   0000020c  00010020  00010020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00004edc  0001022c  0001022c  0000122c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000088  00015108  00015108  00006108  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       000003a4  00015190  00015534  00006190  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          000003e8  000158d8  000158d8  000068d8  2**2
                  ALLOC, SMALL_DATA
  6 .onchip_memory2_0 00000000  00015cc0  00015cc0  00006534  2**0
                  CONTENTS
  7 .comment      00000023  00000000  00000000  00006534  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 000008e0  00000000  00000000  00006558  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   0000c31d  00000000  00000000  00006e38  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000472c  00000000  00000000  00013155  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00004b28  00000000  00000000  00017881  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  000018cc  00000000  00000000  0001c3ac  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00002881  00000000  00000000  0001dc78  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00002283  00000000  00000000  000204f9  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000010  00000000  00000000  0002277c  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000350  00000000  00000000  00022790  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  0002549c  2**0
                  CONTENTS, READONLY
 18 .cpu          0000000c  00000000  00000000  0002549f  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  000254ab  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  000254ac  2**0
                  CONTENTS, READONLY
 21 .stderr_dev   0000000b  00000000  00000000  000254ad  2**0
                  CONTENTS, READONLY
 22 .stdin_dev    0000000b  00000000  00000000  000254b8  2**0
                  CONTENTS, READONLY
 23 .stdout_dev   0000000b  00000000  00000000  000254c3  2**0
                  CONTENTS, READONLY
 24 .sopc_system_name 00000006  00000000  00000000  000254ce  2**0
                  CONTENTS, READONLY
 25 .quartus_project_dir 00000036  00000000  00000000  000254d4  2**0
                  CONTENTS, READONLY
 26 .jdi          00003e87  00000000  00000000  0002550a  2**0
                  CONTENTS, READONLY
 27 .sopcinfo     00057f78  00000000  00000000  00029391  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00010000 l    d  .entry	00000000 .entry
00010020 l    d  .exceptions	00000000 .exceptions
0001022c l    d  .text	00000000 .text
00015108 l    d  .rodata	00000000 .rodata
00015190 l    d  .rwdata	00000000 .rwdata
000158d8 l    d  .bss	00000000 .bss
00015cc0 l    d  .onchip_memory2_0	00000000 .onchip_memory2_0
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../NiosII_Bsp/obj/HAL/src/crt0.o
00010264 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 Ap.c
00000000 l    df *ABS*	00000000 MSP.c
00015924 l     O .bss	00000043 Cmd
00015967 l     O .bss	00000044 Resp
000158d8 l     O .bss	00000001 Cmd_State
000158d9 l     O .bss	00000001 Index_Data
000158dc l     O .bss	00000004 CurrentTime
000158e0 l     O .bss	00000004 PreviousTime
000158e4 l     O .bss	00000001 CmdReceived
000158e6 l     O .bss	00000008 RcCmd.2870
00000000 l    df *ABS*	00000000 Hw_ISR.c
00000000 l    df *ABS*	00000000 Hw_Timer.c
000158f0 l     O .bss	00000004 Hw_Timer_Counter
000158f4 l     O .bss	00000002 Tmr_Ctn
000158f6 l     O .bss	00000002 Tmr_HandleIndex
000159ac l     O .bss	000000a0 Timer_Tbl
000158f8 l     O .bss	00000001 Excute.2809
00000000 l    df *ABS*	00000000 Hw_Uart.c
00010dc0 l     F .text	000000d8 Hw_Uart_ISR_Handler
00000000 l    df *ABS*	00000000 Hw_Uart_Q.c
00000000 l    df *ABS*	00000000 Hw_Led.c
00000000 l    df *ABS*	00000000 Hw.c
00000000 l    df *ABS*	00000000 Lb_Printf.c
00000000 l    df *ABS*	00000000 Lb_Util.c
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00011c20 l     F .text	0000006c udivmodsi4
00000000 l    df *ABS*	00000000 lib2-mul.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
00011eac l     F .text	0000006c print_repeat
00000000 l    df *ABS*	00000000 vsprintf.c
00000000 l    df *ABS*	00000000 fvwrite_small_dev.c
00000000 l    df *ABS*	00000000 fvwrite_small_str.c
00000000 l    df *ABS*	00000000 impure.c
00015190 l     O .rwdata	000000e0 impure_data
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 vfprintf.c
000126d0 l     F .text	0000006c print_repeat
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_load.c
00012ff4 l     F .text	00000064 alt_load_section
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_write.c
00013150 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
000132a0 l     F .text	00000038 alt_dev_reg
00015270 l     O .rwdata	0000002c jtag_uart_0
0001529c l     O .rwdata	000000c4 uart_0
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
000135d4 l     F .text	00000074 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_timer_ts.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_vars.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
000139c8 l     F .text	00000098 altera_avalon_uart_irq
00013a60 l     F .text	000000e0 altera_avalon_uart_rxirq
00013b40 l     F .text	00000144 altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
00013cd8 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
00013f04 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_close.c
00014100 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
00014244 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
00014270 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
000144d4 l     F .text	000000e0 alt_open_fd
00000000 l    df *ABS*	00000000 alt_open.c
0001462c l     F .text	00000050 alt_get_errno
0001467c l     F .text	000000f4 alt_file_locked
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
00015918 g     O .bss	00000004 alt_instruction_exception_handler
000130d8 g     F .text	00000078 alt_main
00011dfc g     F .text	00000080 _puts_r
00015bc0 g     O .bss	00000100 alt_irq
000105ec g     F .text	00000024 MSP_Get_RespPtr
00011aa0 g     F .text	00000048 Uart1_ISR
00015534 g       *ABS*	00000000 __flash_rwdata_start
00011538 g     F .text	00000138 Hw_Uart_Q_Push
00011db0 g     F .text	0000004c printf
00012504 g     F .text	00000024 vsprintf
00010bbc g     F .text	0000004c Hw_Timer_Start
00010e98 g     F .text	000000a8 Hw_Uart_Init
00011254 g     F .text	0000007c Hw_Uart_PrintEx
00015914 g     O .bss	00000004 altera_avalon_timer_ts_freq
00012670 g     F .text	00000060 memmove
00010980 g     F .text	00000170 Hw_Timer_Tick
000105c8 g     F .text	00000024 MSP_Get_CmdPtr
00014aec g     F .text	00000020 altera_nios2_gen2_irq_init
00000000  w      *UND*	00000000 __errno
000125d4 g     F .text	0000009c __sfvwrite_small_str
00010000 g     F .entry	0000000c __reset
00010020 g       *ABS*	00000000 __flash_exceptions_start
000106c0 g     F .text	00000154 MSP_SendResp
000158fc g     O .bss	00000004 errno
000114a4 g     F .text	00000038 HW_UART_Q_VAILD
00015908 g     O .bss	00000004 alt_argv
0001d508 g       *ABS*	00000000 _gp
00015388 g     O .rwdata	00000180 alt_fd_list
00014b0c g     F .text	00000090 alt_find_dev
000145b4 g     F .text	00000078 alt_io_redirect
00015108 g       *ABS*	00000000 __DTOR_END__
00011e7c g     F .text	00000014 puts
00014438 g     F .text	0000009c alt_exception_cause_generated_bad_addr
000118f4 g     F .text	00000040 Hw_Led_Wait
0001085c g     F .text	000000d0 Hw_Timer_Init
0001345c g     F .text	000000e4 altera_avalon_jtag_uart_read
00000000  w      *UND*	00000000 malloc
00011d74 g     F .text	0000003c _printf_r
00010000 g       *ABS*	00000000 __alt_mem_onchip_memory2_0
00011d3c g     F .text	00000008 .hidden __udivsi3
000102f0 g     F .text	0000003c MSP_Init
00015aac g     O .bss	000000e7 Hw_Uart_Q_Buffer
000114dc g     F .text	0000005c Hw_Uart_Q_PushReady
00015524 g     O .rwdata	00000004 alt_max_fd
00010290 g     F .text	00000060 MSP_ISR
00015508 g     O .rwdata	00000004 _global_impure_ptr
00015cc0 g       *ABS*	00000000 __bss_end
00012f04 g     F .text	000000f0 alt_iic_isr_register
000149e8 g     F .text	00000104 alt_tick
0001179c g     F .text	00000034 Hw_Led_Init
00013920 g     F .text	000000a8 altera_avalon_uart_init
000117d0 g     F .text	00000060 Hw_Led_On
00012eb8 g     F .text	0000004c alt_ic_irq_enabled
00014950 g     F .text	00000098 alt_alarm_stop
00010834 g     F .text	00000028 Hw_Timer_ISR
00015900 g     O .bss	00000004 alt_irq_active
000100fc g     F .exceptions	000000d0 alt_irq_handler
00015360 g     O .rwdata	00000028 alt_dev_null
00011098 g     F .text	00000044 Hw_Uart_Open_COM2
00011124 g     F .text	0000005c Hw_Uart_Getch
00015a4c g     O .bss	00000060 Hw_Uart_Ch
00014228 g     F .text	0000001c alt_dcache_flush_all
000119a4 g     F .text	0000003c Hw_Wait_Usec
00010358 g     F .text	00000270 MSP_Update
00015534 g       *ABS*	00000000 __ram_rwdata_end
0001551c g     O .rwdata	00000008 alt_dev_list
000131a0 g     F .text	00000100 write
000137e8 g     F .text	00000028 alt_timestamp_freq
00015190 g       *ABS*	00000000 __ram_rodata_end
00010f5c g     F .text	00000090 Hw_Uart_Open
00011d44 g     F .text	00000008 .hidden __umodsi3
00011670 g     F .text	0000012c Hw_Uart_Q_Pop
00015cc0 g       *ABS*	00000000 end
00013f54 g     F .text	000001ac altera_avalon_uart_write
000101cc g     F .exceptions	00000060 alt_instruction_exception_entry
00015108 g       *ABS*	00000000 __CTOR_LIST__
0001bb80 g       *ABS*	00000000 __alt_stack_pointer
00013648 g     F .text	00000088 alt_avalon_timer_sc_init
00013870 g     F .text	00000060 altera_avalon_uart_write_fd
000138d0 g     F .text	00000050 altera_avalon_uart_close_fd
00013540 g     F .text	00000094 altera_avalon_jtag_uart_write
00011f18 g     F .text	0000056c ___vfprintf_internal_r
00014f38 g     F .text	0000019c __call_exitprocs
00010cfc g     F .text	00000034 Hw_Timer_Get_Handle
00010d30 g     F .text	00000028 Hw_Timer_Get_CountValue
0001022c g     F .text	0000003c _start
0001591c g     O .bss	00000004 _alt_tick_rate
000112d0 g     F .text	00000064 Hw_Uart_Printf
00015920 g     O .bss	00000004 _alt_nticks
0001330c g     F .text	00000090 alt_sys_init
00014de8 g     F .text	00000150 __register_exitproc
00011d4c g     F .text	00000028 .hidden __mulsi3
00015190 g       *ABS*	00000000 __ram_rwdata_start
00015108 g       *ABS*	00000000 __ram_rodata_start
0001339c g     F .text	00000060 altera_avalon_jtag_uart_read_fd
00014cb0 g     F .text	000000d4 alt_get_fd
00014db8 g     F .text	00000030 memcmp
00015cc0 g       *ABS*	00000000 __alt_stack_base
00011390 g     F .text	00000080 Hw_Uart_Q_Init
00010268 g     F .text	00000028 Ap_Init
00011334 g     F .text	0000005c Hw_Uart_GetchNoWait
00011894 g     F .text	00000060 Hw_Led_Toggle
00011410 g     F .text	00000094 HW_UART_Q_SIZE
00014b9c g     F .text	00000114 alt_find_file
000142c0 g     F .text	000000a4 alt_dev_llist_insert
0001273c g     F .text	0000056c ___svfprintf_internal_r
00012528 g     F .text	000000ac __sfvwrite_small_dev
00015b94 g     O .bss	0000000e Hw_Uart_Q_Size
00010814 g     F .text	00000020 Hw_ISR_Init
000158d8 g       *ABS*	00000000 __bss_start
00010948 g     F .text	0000001c Hw_Timer_SetupISR
00011ae8 g     F .text	0000010c main
0001590c g     O .bss	00000004 alt_envp
000133fc g     F .text	00000060 altera_avalon_jtag_uart_write_fd
000110dc g     F .text	00000048 Hw_Uart_SetReceiveFuncISR
00010cc0 g     F .text	0000003c Hw_Timer_Delay_ms
000136d0 g     F .text	00000088 alt_timestamp_start
00015528 g     O .rwdata	00000004 alt_errno
00011a14 g     F .text	00000028 micros
00011c8c g     F .text	00000054 .hidden __divsi3
00010c50 g     F .text	00000070 Hw_Timer_Reset
00015108 g       *ABS*	00000000 __CTOR_END__
00015108 g       *ABS*	00000000 __flash_rodata_start
00015108 g       *ABS*	00000000 __DTOR_LIST__
00011a3c g     F .text	00000034 delay
000132d8 g     F .text	00000034 alt_irq_init
000148d0 g     F .text	00000080 alt_release_fd
0001032c g     F .text	0000002c MSP_GetReceived
00014d84 g     F .text	00000014 atexit
00012ccc g     F .text	00000058 _write_r
000124a8 g     F .text	0000005c _vsprintf_r
00010f40 g     F .text	0000001c Hw_Uart_DeInit
0001550c g     O .rwdata	00000004 _impure_ptr
00015904 g     O .bss	00000004 alt_argc
00015910 g     O .bss	00000004 altera_avalon_timer_ts_base
000143c0 g     F .text	0000005c _do_dtors
00010020 g       .exceptions	00000000 alt_irq_entry
00011a70 g     F .text	00000030 delay_second
00015514 g     O .rwdata	00000008 alt_fs_list
00012ca8 g     F .text	00000024 __vfprintf_internal_unused
00010020 g       *ABS*	00000000 __ram_exceptions_start
00010af0 g     F .text	000000cc Hw_Timer_Set
00013758 g     F .text	00000090 alt_timestamp
00012d24 g     F .text	00000050 alt_ic_isr_register
00015534 g       *ABS*	00000000 _edata
00013810 g     F .text	00000060 altera_avalon_uart_read_fd
00015cc0 g       *ABS*	00000000 _end
00011934 g     F .text	00000030 Hw_Init
0001022c g       *ABS*	00000000 __ram_exceptions_end
00010d58 g     F .text	00000038 Hw_Timer_TimeStart
00012e14 g     F .text	000000a4 alt_ic_irq_disable
00015ba2 g     O .bss	0000000e Hw_Uart_Q_End
00014d98 g     F .text	00000020 exit
00010fec g     F .text	000000ac Hw_Uart_Open_COM1
00010610 g     F .text	000000b0 MSP_Get_CmdRcPtr
00011ce0 g     F .text	0000005c .hidden __modsi3
0001bb80 g       *ABS*	00000000 __alt_data_end
00010020 g     F .exceptions	00000000 alt_exception
00013c84 g     F .text	00000054 altera_avalon_uart_close
000150d4 g     F .text	00000034 _exit
00011964 g     F .text	00000040 Hw_Wait
00011bf4 g     F .text	0000002c Main_Init
00011e90 g     F .text	0000001c strlen
00011830 g     F .text	00000064 Hw_Led_Off
00014770 g     F .text	00000160 open
00010c08 g     F .text	00000048 Hw_Timer_Stop
0001441c g     F .text	0000001c alt_icache_flush_all
00015510 g     O .rwdata	00000004 alt_priority_mask
00012d74 g     F .text	000000a0 alt_ic_irq_enable
0001092c g     F .text	0000001c Hw_Timer_DeInit
00012484 g     F .text	00000024 __vfprintf_internal
00013d28 g     F .text	000001dc altera_avalon_uart_read
00010d90 g     F .text	00000030 Hw_Timer_TimeGetElapse
0001552c g     O .rwdata	00000008 alt_alarm_list
00014364 g     F .text	0000005c _do_ctors
000119e0 g     F .text	00000034 millis
00014150 g     F .text	000000d8 close
00013058 g     F .text	00000080 alt_load
00010964 g     F .text	0000001c Hw_Timer_Setup
00000000  w      *UND*	00000000 free
00015bb0 g     O .bss	0000000e Hw_Uart_Q_Start
00011180 g     F .text	000000d4 Hw_Uart_Putch



Disassembly of section .entry:

00010000 <__reset>:
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
   10000:	00400074 	movhi	at,1
    ori r1, r1, %lo(_start)
   10004:	08408b14 	ori	at,at,556
    jmp r1
   10008:	0800683a 	jmp	at
	...

Disassembly of section .exceptions:

00010020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
   10020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
   10024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
   10028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
   1002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
   10030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
   10034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
   10038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
   1003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
   10040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
   10044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
   10048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
   1004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
   10050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
   10054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
   10058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
   1005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
   10060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
   10064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
   10068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
   1006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
   10070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
   10074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
   10078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
   1007c:	10000326 	beq	r2,zero,1008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
   10080:	20000226 	beq	r4,zero,1008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
   10084:	00100fc0 	call	100fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
   10088:	00000706 	br	100a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw   ea,  72(sp)  /* Don't re-issue */
   1008c:	df401215 	stw	ea,72(sp)
        ldhu.n  r2, 0(r4)
        ldhu.n  r3, 2(r4)
        slli.n  r3, r3, 16
        or.n    r2, r2, r3 /* Instruction that caused exception */
#else
        ldw   r2, -4(ea)   /* Instruction that caused exception */
   10090:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
   10094:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
   10098:	00101cc0 	call	101cc <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
   1009c:	1000021e 	bne	r2,zero,100a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
   100a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
   100a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
   100a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
   100ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
   100b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
   100b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
   100b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
   100bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
   100c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
   100c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
   100c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
   100cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
   100d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
   100d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
   100d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
   100dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
   100e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
   100e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
   100e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
   100ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
   100f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
   100f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
   100f8:	ef80083a 	eret

000100fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
   100fc:	defff904 	addi	sp,sp,-28
   10100:	dfc00615 	stw	ra,24(sp)
   10104:	df000515 	stw	fp,20(sp)
   10108:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
   1010c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
   10110:	0005313a 	rdctl	r2,ipending
   10114:	e0bffe15 	stw	r2,-8(fp)

  return active;
   10118:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
   1011c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
   10120:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
   10124:	00800044 	movi	r2,1
   10128:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
   1012c:	e0fffb17 	ldw	r3,-20(fp)
   10130:	e0bffc17 	ldw	r2,-16(fp)
   10134:	1884703a 	and	r2,r3,r2
   10138:	10001426 	beq	r2,zero,1018c <alt_irq_handler+0x90>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
   1013c:	00800074 	movhi	r2,1
   10140:	1096f004 	addi	r2,r2,23488
   10144:	e0fffd17 	ldw	r3,-12(fp)
   10148:	180690fa 	slli	r3,r3,3
   1014c:	10c5883a 	add	r2,r2,r3
   10150:	10c00017 	ldw	r3,0(r2)
   10154:	00800074 	movhi	r2,1
   10158:	1096f004 	addi	r2,r2,23488
   1015c:	e13ffd17 	ldw	r4,-12(fp)
   10160:	200890fa 	slli	r4,r4,3
   10164:	21000104 	addi	r4,r4,4
   10168:	1105883a 	add	r2,r2,r4
   1016c:	10800017 	ldw	r2,0(r2)
   10170:	1009883a 	mov	r4,r2
   10174:	183ee83a 	callr	r3
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
   10178:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
   1017c:	0005313a 	rdctl	r2,ipending
   10180:	e0bfff15 	stw	r2,-4(fp)

  return active;
   10184:	e0bfff17 	ldw	r2,-4(fp)
   10188:	00000706 	br	101a8 <alt_irq_handler+0xac>
      }
      mask <<= 1;
   1018c:	e0bffc17 	ldw	r2,-16(fp)
   10190:	1085883a 	add	r2,r2,r2
   10194:	e0bffc15 	stw	r2,-16(fp)
      i++;
   10198:	e0bffd17 	ldw	r2,-12(fp)
   1019c:	10800044 	addi	r2,r2,1
   101a0:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
   101a4:	003fe106 	br	1012c <_gp+0xffff2c24>

    active = alt_irq_pending ();
   101a8:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
   101ac:	e0bffb17 	ldw	r2,-20(fp)
   101b0:	103fdb1e 	bne	r2,zero,10120 <_gp+0xffff2c18>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
   101b4:	0001883a 	nop
}
   101b8:	e037883a 	mov	sp,fp
   101bc:	dfc00117 	ldw	ra,4(sp)
   101c0:	df000017 	ldw	fp,0(sp)
   101c4:	dec00204 	addi	sp,sp,8
   101c8:	f800283a 	ret

000101cc <alt_instruction_exception_entry>:
 * that handler if it has been registered. Absent a handler, it will
 * break break or hang as discussed below.
 */
int 
alt_instruction_exception_entry (alt_u32 exception_pc)
{
   101cc:	defffb04 	addi	sp,sp,-20
   101d0:	dfc00415 	stw	ra,16(sp)
   101d4:	df000315 	stw	fp,12(sp)
   101d8:	df000304 	addi	fp,sp,12
   101dc:	e13fff15 	stw	r4,-4(fp)
  cause = ( (cause & NIOS2_EXCEPTION_REG_CAUSE_MASK) >>
              NIOS2_EXCEPTION_REG_CAUSE_OFST );

  NIOS2_READ_BADADDR(badaddr);
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
   101e0:	00bfffc4 	movi	r2,-1
   101e4:	e0bffd15 	stw	r2,-12(fp)
  badaddr = 0;
   101e8:	e03ffe15 	stw	zero,-8(fp)
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
   101ec:	d0a10417 	ldw	r2,-31728(gp)
   101f0:	10000726 	beq	r2,zero,10210 <alt_instruction_exception_entry+0x44>
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
   101f4:	d0a10417 	ldw	r2,-31728(gp)
   101f8:	e0fffd17 	ldw	r3,-12(fp)
   101fc:	1809883a 	mov	r4,r3
   10200:	e17fff17 	ldw	r5,-4(fp)
   10204:	e1bffe17 	ldw	r6,-8(fp)
   10208:	103ee83a 	callr	r2
   1020c:	00000206 	br	10218 <alt_instruction_exception_entry+0x4c>
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
   10210:	003da03a 	break	0
      ;
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
   10214:	0005883a 	mov	r2,zero
}
   10218:	e037883a 	mov	sp,fp
   1021c:	dfc00117 	ldw	ra,4(sp)
   10220:	df000017 	ldw	fp,0(sp)
   10224:	dec00204 	addi	sp,sp,8
   10228:	f800283a 	ret

Disassembly of section .text:

0001022c <_start>:

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
   1022c:	06c00074 	movhi	sp,1
    ori sp, sp, %lo(__alt_stack_pointer)
   10230:	deeee014 	ori	sp,sp,48000
    movhi gp, %hi(_gp)
   10234:	06800074 	movhi	gp,1
    ori gp, gp, %lo(_gp)
   10238:	d6b54214 	ori	gp,gp,54536
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
   1023c:	00800074 	movhi	r2,1
    ori r2, r2, %lo(__bss_start)
   10240:	10963614 	ori	r2,r2,22744

    movhi r3, %hi(__bss_end)
   10244:	00c00074 	movhi	r3,1
    ori r3, r3, %lo(__bss_end)
   10248:	18d73014 	ori	r3,r3,23744

    beq r2, r3, 1f
   1024c:	10c00326 	beq	r2,r3,1025c <_start+0x30>

0:
    stw zero, (r2)
   10250:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
   10254:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
   10258:	10fffd36 	bltu	r2,r3,10250 <_gp+0xffff2d48>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
   1025c:	00130580 	call	13058 <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
   10260:	00130d80 	call	130d8 <alt_main>

00010264 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
   10264:	003fff06 	br	10264 <_gp+0xffff2d5c>

00010268 <Ap_Init>:
     WORK    : 
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void Ap_Init( void )
{
   10268:	defffe04 	addi	sp,sp,-8
   1026c:	dfc00115 	stw	ra,4(sp)
   10270:	df000015 	stw	fp,0(sp)
   10274:	d839883a 	mov	fp,sp
	MSP_Init();
   10278:	00102f00 	call	102f0 <MSP_Init>
}
   1027c:	e037883a 	mov	sp,fp
   10280:	dfc00117 	ldw	ra,4(sp)
   10284:	df000017 	ldw	fp,0(sp)
   10288:	dec00204 	addi	sp,sp,8
   1028c:	f800283a 	ret

00010290 <MSP_ISR>:
     WORK    :
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void MSP_ISR(char Ch)
{
   10290:	defffc04 	addi	sp,sp,-16
   10294:	dfc00315 	stw	ra,12(sp)
   10298:	df000215 	stw	fp,8(sp)
   1029c:	df000204 	addi	fp,sp,8
   102a0:	2005883a 	mov	r2,r4
   102a4:	e0bfff05 	stb	r2,-4(fp)
	BOOL Ret;

	Ret = MSP_Update(Ch);
   102a8:	e0bfff03 	ldbu	r2,-4(fp)
   102ac:	10803fcc 	andi	r2,r2,255
   102b0:	1009883a 	mov	r4,r2
   102b4:	00103580 	call	10358 <MSP_Update>
   102b8:	e0bffe05 	stb	r2,-8(fp)

	if( Ret == TRUE && CmdReceived == FALSE )
   102bc:	e0bffe03 	ldbu	r2,-8(fp)
   102c0:	10800058 	cmpnei	r2,r2,1
   102c4:	1000051e 	bne	r2,zero,102dc <MSP_ISR+0x4c>
   102c8:	d0a0f703 	ldbu	r2,-31780(gp)
   102cc:	10803fcc 	andi	r2,r2,255
   102d0:	1000021e 	bne	r2,zero,102dc <MSP_ISR+0x4c>
	{
		CmdReceived = TRUE;
   102d4:	00800044 	movi	r2,1
   102d8:	d0a0f705 	stb	r2,-31780(gp)
	}
}
   102dc:	e037883a 	mov	sp,fp
   102e0:	dfc00117 	ldw	ra,4(sp)
   102e4:	df000017 	ldw	fp,0(sp)
   102e8:	dec00204 	addi	sp,sp,8
   102ec:	f800283a 	ret

000102f0 <MSP_Init>:
     WORK    :
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void MSP_Init( void )
{
   102f0:	defffe04 	addi	sp,sp,-8
   102f4:	dfc00115 	stw	ra,4(sp)
   102f8:	df000015 	stw	fp,0(sp)
   102fc:	d839883a 	mov	fp,sp
	CmdReceived = FALSE;
   10300:	d020f705 	stb	zero,-31780(gp)
	Cmd_State   = MSP_CMD_STATE_WAIT_START;
   10304:	d020f405 	stb	zero,-31792(gp)

	Hw_Uart_SetReceiveFuncISR( HW_UART_CH_MSP, MSP_ISR );
   10308:	0009883a 	mov	r4,zero
   1030c:	01400074 	movhi	r5,1
   10310:	2940a404 	addi	r5,r5,656
   10314:	00110dc0 	call	110dc <Hw_Uart_SetReceiveFuncISR>
}
   10318:	e037883a 	mov	sp,fp
   1031c:	dfc00117 	ldw	ra,4(sp)
   10320:	df000017 	ldw	fp,0(sp)
   10324:	dec00204 	addi	sp,sp,8
   10328:	f800283a 	ret

0001032c <MSP_GetReceived>:
     WORK    :
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
BOOL MSP_GetReceived( void )
{
   1032c:	defffe04 	addi	sp,sp,-8
   10330:	df000115 	stw	fp,4(sp)
   10334:	df000104 	addi	fp,sp,4
	BOOL Ret;

	Ret = CmdReceived;
   10338:	d0a0f703 	ldbu	r2,-31780(gp)
   1033c:	e0bfff05 	stb	r2,-4(fp)
	CmdReceived = FALSE;
   10340:	d020f705 	stb	zero,-31780(gp)

	return Ret;
   10344:	e0bfff03 	ldbu	r2,-4(fp)
}
   10348:	e037883a 	mov	sp,fp
   1034c:	df000017 	ldw	fp,0(sp)
   10350:	dec00104 	addi	sp,sp,4
   10354:	f800283a 	ret

00010358 <MSP_Update>:
     WORK    :
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
BOOL MSP_Update( uint8_t ch )
{
   10358:	defffc04 	addi	sp,sp,-16
   1035c:	dfc00315 	stw	ra,12(sp)
   10360:	df000215 	stw	fp,8(sp)
   10364:	df000204 	addi	fp,sp,8
   10368:	2005883a 	mov	r2,r4
   1036c:	e0bfff05 	stb	r2,-4(fp)
	BOOL Ret = FALSE;
   10370:	e03ffe05 	stb	zero,-8(fp)



	//-- 바이트간 타임아웃 설정(200ms)
	//
	CurrentTime = micros();
   10374:	0011a140 	call	11a14 <micros>
   10378:	d0a0f515 	stw	r2,-31788(gp)

	if( (CurrentTime - PreviousTime) > 200000 )
   1037c:	d0e0f517 	ldw	r3,-31788(gp)
   10380:	d0a0f617 	ldw	r2,-31784(gp)
   10384:	1887c83a 	sub	r3,r3,r2
   10388:	008000f4 	movhi	r2,3
   1038c:	10835004 	addi	r2,r2,3392
   10390:	10c0032e 	bgeu	r2,r3,103a0 <MSP_Update+0x48>
	{
		Cmd_State    = MSP_CMD_STATE_WAIT_START;
   10394:	d020f405 	stb	zero,-31792(gp)
		PreviousTime = CurrentTime;
   10398:	d0a0f517 	ldw	r2,-31788(gp)
   1039c:	d0a0f615 	stw	r2,-31784(gp)



	//-- 명령어 상태
	//
	switch( Cmd_State )
   103a0:	d0a0f403 	ldbu	r2,-31792(gp)
   103a4:	10803fcc 	andi	r2,r2,255
   103a8:	10c001e8 	cmpgeui	r3,r2,7
   103ac:	1800801e 	bne	r3,zero,105b0 <MSP_Update+0x258>
   103b0:	100690ba 	slli	r3,r2,2
   103b4:	00800074 	movhi	r2,1
   103b8:	1080f204 	addi	r2,r2,968
   103bc:	1885883a 	add	r2,r3,r2
   103c0:	10800017 	ldw	r2,0(r2)
   103c4:	1000683a 	jmp	r2
   103c8:	000103e4 	muli	zero,zero,1039
   103cc:	00010400 	call	1040 <__reset-0xefc0>
   103d0:	00010420 	cmpeqi	zero,zero,1040
   103d4:	00010458 	cmpnei	zero,zero,1041
   103d8:	000104b0 	cmpltui	zero,zero,1042
   103dc:	00010510 	cmplti	zero,zero,1044
   103e0:	00010588 	cmpgei	zero,zero,1046
		//-- 시작 문자 기다리는 상태
		//
		case MSP_CMD_STATE_WAIT_START:

			// 시작 문자를 기다림
			if( ch == MSP_CMD_START )
   103e4:	e0bfff03 	ldbu	r2,-4(fp)
   103e8:	10800918 	cmpnei	r2,r2,36
   103ec:	1000031e 	bne	r2,zero,103fc <MSP_Update+0xa4>
			{
				Cmd_State    = MSP_CMD_STATE_WAIT_HEADER_M;
   103f0:	00800044 	movi	r2,1
   103f4:	d0a0f405 	stb	r2,-31792(gp)
			}
			break;
   103f8:	00006d06 	br	105b0 <MSP_Update+0x258>
   103fc:	00006c06 	br	105b0 <MSP_Update+0x258>


		//-- 'M' 기다리는 상태
		//
		case MSP_CMD_STATE_WAIT_HEADER_M:
			if( ch == MSP_CMD_HEADER_M )
   10400:	e0bfff03 	ldbu	r2,-4(fp)
   10404:	10801358 	cmpnei	r2,r2,77
   10408:	1000031e 	bne	r2,zero,10418 <MSP_Update+0xc0>
			{
				Cmd_State = MSP_CMD_STATE_WAIT_HEADER_ARROW;
   1040c:	00800084 	movi	r2,2
   10410:	d0a0f405 	stb	r2,-31792(gp)
			}
			else
			{
				Cmd_State = MSP_CMD_STATE_WAIT_START;
			}
			break;
   10414:	00006606 	br	105b0 <MSP_Update+0x258>
			{
				Cmd_State = MSP_CMD_STATE_WAIT_HEADER_ARROW;
			}
			else
			{
				Cmd_State = MSP_CMD_STATE_WAIT_START;
   10418:	d020f405 	stb	zero,-31792(gp)
			}
			break;
   1041c:	00006406 	br	105b0 <MSP_Update+0x258>


		//-- '<' 기다리는 상태
		//
		case MSP_CMD_STATE_WAIT_HEADER_ARROW:
			if( ch == MSP_CMD_HEADER_ARROW )
   10420:	e0bfff03 	ldbu	r2,-4(fp)
   10424:	10800f18 	cmpnei	r2,r2,60
   10428:	1000091e 	bne	r2,zero,10450 <MSP_Update+0xf8>
			{
				Cmd.CheckSum = 0x00;
   1042c:	00800074 	movhi	r2,1
   10430:	10964904 	addi	r2,r2,22820
   10434:	10000085 	stb	zero,2(r2)
				Cmd.Length   = 0;
   10438:	00800074 	movhi	r2,1
   1043c:	10964904 	addi	r2,r2,22820
   10440:	10000045 	stb	zero,1(r2)
				Cmd_State = MSP_CMD_STATE_WAIT_DATA_SIZE;
   10444:	008000c4 	movi	r2,3
   10448:	d0a0f405 	stb	r2,-31792(gp)
			}
			else
			{
				Cmd_State = MSP_CMD_STATE_WAIT_START;
			}
			break;
   1044c:	00005806 	br	105b0 <MSP_Update+0x258>
				Cmd.Length   = 0;
				Cmd_State = MSP_CMD_STATE_WAIT_DATA_SIZE;
			}
			else
			{
				Cmd_State = MSP_CMD_STATE_WAIT_START;
   10450:	d020f405 	stb	zero,-31792(gp)
			}
			break;
   10454:	00005606 	br	105b0 <MSP_Update+0x258>

		//-- 데이터 사이즈 기다리는 상태(64까지)
		//
		case MSP_CMD_STATE_WAIT_DATA_SIZE:

			if( ch <= MSP_CMD_MAX_LENGTH )
   10458:	e0bfff03 	ldbu	r2,-4(fp)
   1045c:	10801068 	cmpgeui	r2,r2,65
   10460:	1000111e 	bne	r2,zero,104a8 <MSP_Update+0x150>
			{
				Cmd.Length    = ch;
   10464:	00800074 	movhi	r2,1
   10468:	10964904 	addi	r2,r2,22820
   1046c:	e0ffff03 	ldbu	r3,-4(fp)
   10470:	10c00045 	stb	r3,1(r2)
				Index_Data    = 0;
   10474:	d020f445 	stb	zero,-31791(gp)
				Cmd.CheckSum ^= ch;
   10478:	00800074 	movhi	r2,1
   1047c:	10964904 	addi	r2,r2,22820
   10480:	10c00083 	ldbu	r3,2(r2)
   10484:	e0bfff03 	ldbu	r2,-4(fp)
   10488:	1884f03a 	xor	r2,r3,r2
   1048c:	1007883a 	mov	r3,r2
   10490:	00800074 	movhi	r2,1
   10494:	10964904 	addi	r2,r2,22820
   10498:	10c00085 	stb	r3,2(r2)
				Cmd_State     = MSP_CMD_STATE_WAIT_CMD;
   1049c:	00800104 	movi	r2,4
   104a0:	d0a0f405 	stb	r2,-31792(gp)
			}
			else
			{
				Cmd_State = MSP_CMD_STATE_WAIT_START;
			}
			break;
   104a4:	00004206 	br	105b0 <MSP_Update+0x258>
				Cmd.CheckSum ^= ch;
				Cmd_State     = MSP_CMD_STATE_WAIT_CMD;
			}
			else
			{
				Cmd_State = MSP_CMD_STATE_WAIT_START;
   104a8:	d020f405 	stb	zero,-31792(gp)
			}
			break;
   104ac:	00004006 	br	105b0 <MSP_Update+0x258>

		//-- 명령어를 기다리는 상태
		//
		case MSP_CMD_STATE_WAIT_CMD:

			Cmd.Cmd       = ch;
   104b0:	00800074 	movhi	r2,1
   104b4:	10964904 	addi	r2,r2,22820
   104b8:	e0ffff03 	ldbu	r3,-4(fp)
   104bc:	10c00005 	stb	r3,0(r2)
			Cmd.CheckSum ^= ch;
   104c0:	00800074 	movhi	r2,1
   104c4:	10964904 	addi	r2,r2,22820
   104c8:	10c00083 	ldbu	r3,2(r2)
   104cc:	e0bfff03 	ldbu	r2,-4(fp)
   104d0:	1884f03a 	xor	r2,r3,r2
   104d4:	1007883a 	mov	r3,r2
   104d8:	00800074 	movhi	r2,1
   104dc:	10964904 	addi	r2,r2,22820
   104e0:	10c00085 	stb	r3,2(r2)

			if( Cmd.Length == 0 )
   104e4:	00800074 	movhi	r2,1
   104e8:	10964904 	addi	r2,r2,22820
   104ec:	10800043 	ldbu	r2,1(r2)
   104f0:	10803fcc 	andi	r2,r2,255
   104f4:	1000031e 	bne	r2,zero,10504 <MSP_Update+0x1ac>
			{
				Cmd_State = MSP_CMD_STATE_WAIT_CHECKSUM;
   104f8:	00800184 	movi	r2,6
   104fc:	d0a0f405 	stb	r2,-31792(gp)
			}
			else
			{
				Cmd_State = MSP_CMD_STATE_WAIT_DATA;
			}
			break;
   10500:	00002b06 	br	105b0 <MSP_Update+0x258>
			{
				Cmd_State = MSP_CMD_STATE_WAIT_CHECKSUM;
			}
			else
			{
				Cmd_State = MSP_CMD_STATE_WAIT_DATA;
   10504:	00800144 	movi	r2,5
   10508:	d0a0f405 	stb	r2,-31792(gp)
			}
			break;
   1050c:	00002806 	br	105b0 <MSP_Update+0x258>

		//-- 데이터를 기다리는 상태
		//
		case MSP_CMD_STATE_WAIT_DATA:

			Cmd.CheckSum          ^= ch;
   10510:	00800074 	movhi	r2,1
   10514:	10964904 	addi	r2,r2,22820
   10518:	10c00083 	ldbu	r3,2(r2)
   1051c:	e0bfff03 	ldbu	r2,-4(fp)
   10520:	1884f03a 	xor	r2,r3,r2
   10524:	1007883a 	mov	r3,r2
   10528:	00800074 	movhi	r2,1
   1052c:	10964904 	addi	r2,r2,22820
   10530:	10c00085 	stb	r3,2(r2)
			Cmd.Data[ Index_Data ] = ch;
   10534:	d0a0f443 	ldbu	r2,-31791(gp)
   10538:	10c03fcc 	andi	r3,r2,255
   1053c:	00800074 	movhi	r2,1
   10540:	10964904 	addi	r2,r2,22820
   10544:	10c5883a 	add	r2,r2,r3
   10548:	e0ffff03 	ldbu	r3,-4(fp)
   1054c:	10c000c5 	stb	r3,3(r2)

			Index_Data++;
   10550:	d0a0f443 	ldbu	r2,-31791(gp)
   10554:	10800044 	addi	r2,r2,1
   10558:	d0a0f445 	stb	r2,-31791(gp)

			if( Index_Data >= Cmd.Length )
   1055c:	00800074 	movhi	r2,1
   10560:	10964904 	addi	r2,r2,22820
   10564:	10800043 	ldbu	r2,1(r2)
   10568:	d0e0f443 	ldbu	r3,-31791(gp)
   1056c:	10803fcc 	andi	r2,r2,255
   10570:	18c03fcc 	andi	r3,r3,255
   10574:	18800336 	bltu	r3,r2,10584 <MSP_Update+0x22c>
			{
				Cmd_State = MSP_CMD_STATE_WAIT_CHECKSUM;
   10578:	00800184 	movi	r2,6
   1057c:	d0a0f405 	stb	r2,-31792(gp)
			}
			break;
   10580:	00000b06 	br	105b0 <MSP_Update+0x258>
   10584:	00000a06 	br	105b0 <MSP_Update+0x258>

		//-- 체크섬을 기다리는 상태
		//
		case MSP_CMD_STATE_WAIT_CHECKSUM:

			if( Cmd.CheckSum == ch )
   10588:	00800074 	movhi	r2,1
   1058c:	10964904 	addi	r2,r2,22820
   10590:	10800083 	ldbu	r2,2(r2)
   10594:	10c03fcc 	andi	r3,r2,255
   10598:	e0bfff03 	ldbu	r2,-4(fp)
   1059c:	1880021e 	bne	r3,r2,105a8 <MSP_Update+0x250>
			{
				Ret = TRUE;
   105a0:	00800044 	movi	r2,1
   105a4:	e0bffe05 	stb	r2,-8(fp)
			}

			Cmd_State = MSP_CMD_STATE_WAIT_START;
   105a8:	d020f405 	stb	zero,-31792(gp)
			break;
   105ac:	0001883a 	nop
	}

	return Ret;
   105b0:	e0bffe03 	ldbu	r2,-8(fp)
}
   105b4:	e037883a 	mov	sp,fp
   105b8:	dfc00117 	ldw	ra,4(sp)
   105bc:	df000017 	ldw	fp,0(sp)
   105c0:	dec00204 	addi	sp,sp,8
   105c4:	f800283a 	ret

000105c8 <MSP_Get_CmdPtr>:
     WORK    :
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
MSP_CMD_OBJ *MSP_Get_CmdPtr( void )
{
   105c8:	deffff04 	addi	sp,sp,-4
   105cc:	df000015 	stw	fp,0(sp)
   105d0:	d839883a 	mov	fp,sp
	return &Cmd;
   105d4:	00800074 	movhi	r2,1
   105d8:	10964904 	addi	r2,r2,22820
}
   105dc:	e037883a 	mov	sp,fp
   105e0:	df000017 	ldw	fp,0(sp)
   105e4:	dec00104 	addi	sp,sp,4
   105e8:	f800283a 	ret

000105ec <MSP_Get_RespPtr>:
     WORK    :
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
MSP_RESP_OBJ *MSP_Get_RespPtr( void )
{
   105ec:	deffff04 	addi	sp,sp,-4
   105f0:	df000015 	stw	fp,0(sp)
   105f4:	d839883a 	mov	fp,sp
	return &Resp;
   105f8:	00800074 	movhi	r2,1
   105fc:	109659c4 	addi	r2,r2,22887
}
   10600:	e037883a 	mov	sp,fp
   10604:	df000017 	ldw	fp,0(sp)
   10608:	dec00104 	addi	sp,sp,4
   1060c:	f800283a 	ret

00010610 <MSP_Get_CmdRcPtr>:
     WORK    :
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
MSP_CMD_RC_OBJ *MSP_Get_CmdRcPtr( void )
{
   10610:	defffe04 	addi	sp,sp,-8
   10614:	df000115 	stw	fp,4(sp)
   10618:	df000104 	addi	fp,sp,4
	static MSP_CMD_RC_OBJ RcCmd;
	MSP_CMD_OBJ *pCmd = &Cmd;
   1061c:	00800074 	movhi	r2,1
   10620:	10964904 	addi	r2,r2,22820
   10624:	e0bfff15 	stw	r2,-4(fp)


	RcCmd.Roll     = pCmd->Data[0] * 4 - 500;
   10628:	e0bfff17 	ldw	r2,-4(fp)
   1062c:	108000c3 	ldbu	r2,3(r2)
   10630:	10803fcc 	andi	r2,r2,255
   10634:	10bfe0c4 	addi	r2,r2,-125
   10638:	1085883a 	add	r2,r2,r2
   1063c:	1085883a 	add	r2,r2,r2
   10640:	d0a0f78d 	sth	r2,-31778(gp)
	RcCmd.Pitch    = pCmd->Data[1] * 4 - 500;
   10644:	e0bfff17 	ldw	r2,-4(fp)
   10648:	10800103 	ldbu	r2,4(r2)
   1064c:	10803fcc 	andi	r2,r2,255
   10650:	10bfe0c4 	addi	r2,r2,-125
   10654:	1085883a 	add	r2,r2,r2
   10658:	1085883a 	add	r2,r2,r2
   1065c:	1007883a 	mov	r3,r2
   10660:	d0a0f804 	addi	r2,gp,-31776
   10664:	10c0000d 	sth	r3,0(r2)
	RcCmd.Yaw      = pCmd->Data[2] * 4 - 500;
   10668:	e0bfff17 	ldw	r2,-4(fp)
   1066c:	10800143 	ldbu	r2,5(r2)
   10670:	10803fcc 	andi	r2,r2,255
   10674:	10bfe0c4 	addi	r2,r2,-125
   10678:	1085883a 	add	r2,r2,r2
   1067c:	1085883a 	add	r2,r2,r2
   10680:	1007883a 	mov	r3,r2
   10684:	d0a0f884 	addi	r2,gp,-31774
   10688:	10c0000d 	sth	r3,0(r2)
	RcCmd.Throthle = pCmd->Data[3] * 4;
   1068c:	e0bfff17 	ldw	r2,-4(fp)
   10690:	10800183 	ldbu	r2,6(r2)
   10694:	10803fcc 	andi	r2,r2,255
   10698:	1085883a 	add	r2,r2,r2
   1069c:	1085883a 	add	r2,r2,r2
   106a0:	1007883a 	mov	r3,r2
   106a4:	d0a0f904 	addi	r2,gp,-31772
   106a8:	10c0000d 	sth	r3,0(r2)


	return &RcCmd;
   106ac:	d0a0f784 	addi	r2,gp,-31778
}
   106b0:	e037883a 	mov	sp,fp
   106b4:	df000017 	ldw	fp,0(sp)
   106b8:	dec00104 	addi	sp,sp,4
   106bc:	f800283a 	ret

000106c0 <MSP_SendResp>:
     WORK    :
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void MSP_SendResp( MSP_RESP_OBJ *pResp )
{
   106c0:	defffc04 	addi	sp,sp,-16
   106c4:	dfc00315 	stw	ra,12(sp)
   106c8:	df000215 	stw	fp,8(sp)
   106cc:	df000204 	addi	fp,sp,8
   106d0:	e13fff15 	stw	r4,-4(fp)
	uint8_t i;
	uint8_t CheckSum = 0;
   106d4:	e03ffe45 	stb	zero,-7(fp)


	Hw_Uart_Putch(HW_UART_CH_MSP, MSP_CMD_START );
   106d8:	0009883a 	mov	r4,zero
   106dc:	01400904 	movi	r5,36
   106e0:	00111800 	call	11180 <Hw_Uart_Putch>
	Hw_Uart_Putch(HW_UART_CH_MSP, MSP_CMD_HEADER_M );
   106e4:	0009883a 	mov	r4,zero
   106e8:	01401344 	movi	r5,77
   106ec:	00111800 	call	11180 <Hw_Uart_Putch>

	if( pResp->ErrorCode > 0 )	Hw_Uart_Putch(HW_UART_CH_MSP, '!');
   106f0:	e0bfff17 	ldw	r2,-4(fp)
   106f4:	10800083 	ldbu	r2,2(r2)
   106f8:	10803fcc 	andi	r2,r2,255
   106fc:	10000426 	beq	r2,zero,10710 <MSP_SendResp+0x50>
   10700:	0009883a 	mov	r4,zero
   10704:	01400844 	movi	r5,33
   10708:	00111800 	call	11180 <Hw_Uart_Putch>
   1070c:	00000306 	br	1071c <MSP_SendResp+0x5c>
	else						Hw_Uart_Putch(HW_UART_CH_MSP, '>');
   10710:	0009883a 	mov	r4,zero
   10714:	01400f84 	movi	r5,62
   10718:	00111800 	call	11180 <Hw_Uart_Putch>

	Hw_Uart_Putch(HW_UART_CH_MSP, pResp->Length );
   1071c:	e0bfff17 	ldw	r2,-4(fp)
   10720:	10800043 	ldbu	r2,1(r2)
   10724:	10803fcc 	andi	r2,r2,255
   10728:	1080201c 	xori	r2,r2,128
   1072c:	10bfe004 	addi	r2,r2,-128
   10730:	0009883a 	mov	r4,zero
   10734:	100b883a 	mov	r5,r2
   10738:	00111800 	call	11180 <Hw_Uart_Putch>
	Hw_Uart_Putch(HW_UART_CH_MSP, pResp->Cmd );
   1073c:	e0bfff17 	ldw	r2,-4(fp)
   10740:	10800003 	ldbu	r2,0(r2)
   10744:	10803fcc 	andi	r2,r2,255
   10748:	1080201c 	xori	r2,r2,128
   1074c:	10bfe004 	addi	r2,r2,-128
   10750:	0009883a 	mov	r4,zero
   10754:	100b883a 	mov	r5,r2
   10758:	00111800 	call	11180 <Hw_Uart_Putch>
	CheckSum ^= pResp->Cmd;
   1075c:	e0bfff17 	ldw	r2,-4(fp)
   10760:	10c00003 	ldbu	r3,0(r2)
   10764:	e0bffe43 	ldbu	r2,-7(fp)
   10768:	1884f03a 	xor	r2,r3,r2
   1076c:	e0bffe45 	stb	r2,-7(fp)

	for( i=0; i<pResp->Length; i++ )
   10770:	e03ffe05 	stb	zero,-8(fp)
   10774:	00001606 	br	107d0 <MSP_SendResp+0x110>
	{
		Hw_Uart_Putch( HW_UART_CH_MSP, pResp->Data[i] );
   10778:	e0bffe03 	ldbu	r2,-8(fp)
   1077c:	e0ffff17 	ldw	r3,-4(fp)
   10780:	1885883a 	add	r2,r3,r2
   10784:	10800104 	addi	r2,r2,4
   10788:	10800003 	ldbu	r2,0(r2)
   1078c:	10803fcc 	andi	r2,r2,255
   10790:	1080201c 	xori	r2,r2,128
   10794:	10bfe004 	addi	r2,r2,-128
   10798:	0009883a 	mov	r4,zero
   1079c:	100b883a 	mov	r5,r2
   107a0:	00111800 	call	11180 <Hw_Uart_Putch>
		CheckSum ^= pResp->Data[i];
   107a4:	e0bffe03 	ldbu	r2,-8(fp)
   107a8:	e0ffff17 	ldw	r3,-4(fp)
   107ac:	1885883a 	add	r2,r3,r2
   107b0:	10800104 	addi	r2,r2,4
   107b4:	10c00003 	ldbu	r3,0(r2)
   107b8:	e0bffe43 	ldbu	r2,-7(fp)
   107bc:	1884f03a 	xor	r2,r3,r2
   107c0:	e0bffe45 	stb	r2,-7(fp)

	Hw_Uart_Putch(HW_UART_CH_MSP, pResp->Length );
	Hw_Uart_Putch(HW_UART_CH_MSP, pResp->Cmd );
	CheckSum ^= pResp->Cmd;

	for( i=0; i<pResp->Length; i++ )
   107c4:	e0bffe03 	ldbu	r2,-8(fp)
   107c8:	10800044 	addi	r2,r2,1
   107cc:	e0bffe05 	stb	r2,-8(fp)
   107d0:	e0bfff17 	ldw	r2,-4(fp)
   107d4:	10800043 	ldbu	r2,1(r2)
   107d8:	10803fcc 	andi	r2,r2,255
   107dc:	e0fffe03 	ldbu	r3,-8(fp)
   107e0:	18bfe536 	bltu	r3,r2,10778 <_gp+0xffff3270>
	{
		Hw_Uart_Putch( HW_UART_CH_MSP, pResp->Data[i] );
		CheckSum ^= pResp->Data[i];
	}

	Hw_Uart_Putch(HW_UART_CH_MSP, CheckSum );
   107e4:	e0bffe43 	ldbu	r2,-7(fp)
   107e8:	10803fcc 	andi	r2,r2,255
   107ec:	1080201c 	xori	r2,r2,128
   107f0:	10bfe004 	addi	r2,r2,-128
   107f4:	0009883a 	mov	r4,zero
   107f8:	100b883a 	mov	r5,r2
   107fc:	00111800 	call	11180 <Hw_Uart_Putch>
}
   10800:	e037883a 	mov	sp,fp
   10804:	dfc00117 	ldw	ra,4(sp)
   10808:	df000017 	ldw	fp,0(sp)
   1080c:	dec00204 	addi	sp,sp,8
   10810:	f800283a 	ret

00010814 <Hw_ISR_Init>:
     WORK    : 
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
s32 Hw_ISR_Init( void )
{
   10814:	deffff04 	addi	sp,sp,-4
   10818:	df000015 	stw	fp,0(sp)
   1081c:	d839883a 	mov	fp,sp


	return 1;
   10820:	00800044 	movi	r2,1
}
   10824:	e037883a 	mov	sp,fp
   10828:	df000017 	ldw	fp,0(sp)
   1082c:	dec00104 	addi	sp,sp,4
   10830:	f800283a 	ret

00010834 <Hw_Timer_ISR>:
void Hw_Timer_Setup( void );



void Hw_Timer_ISR(void)
{
   10834:	defffe04 	addi	sp,sp,-8
   10838:	dfc00115 	stw	ra,4(sp)
   1083c:	df000015 	stw	fp,0(sp)
   10840:	d839883a 	mov	fp,sp

	Hw_Timer_Tick();  
   10844:	00109800 	call	10980 <Hw_Timer_Tick>

}
   10848:	e037883a 	mov	sp,fp
   1084c:	dfc00117 	ldw	ra,4(sp)
   10850:	df000017 	ldw	fp,0(sp)
   10854:	dec00204 	addi	sp,sp,8
   10858:	f800283a 	ret

0001085c <Hw_Timer_Init>:
     WORK    :
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void Hw_Timer_Init( void )
{
   1085c:	defffd04 	addi	sp,sp,-12
   10860:	dfc00215 	stw	ra,8(sp)
   10864:	df000115 	stw	fp,4(sp)
   10868:	df000104 	addi	fp,sp,4
	u8 i;
	static u8 Excute = 0;

	
	if( Excute == 1 ) return;  // 이미 한번 실행했다면 정지.
   1086c:	d0a0fc03 	ldbu	r2,-31760(gp)
   10870:	10803fcc 	andi	r2,r2,255
   10874:	10800058 	cmpnei	r2,r2,1
   10878:	1000011e 	bne	r2,zero,10880 <Hw_Timer_Init+0x24>
   1087c:	00002606 	br	10918 <Hw_Timer_Init+0xbc>
	
	
	// 구조체 초기화
	for(i=0; i<TIMER_MAX; i++)
   10880:	e03fff05 	stb	zero,-4(fp)
   10884:	00001d06 	br	108fc <Hw_Timer_Init+0xa0>
	{
		Timer_Tbl[i].Timer_En   = OFF;
   10888:	e0ffff03 	ldbu	r3,-4(fp)
   1088c:	00800074 	movhi	r2,1
   10890:	10966b04 	addi	r2,r2,22956
   10894:	1806913a 	slli	r3,r3,4
   10898:	10c5883a 	add	r2,r2,r3
   1089c:	10000005 	stb	zero,0(r2)
		Timer_Tbl[i].Timer_Ctn  = 0;
   108a0:	e0ffff03 	ldbu	r3,-4(fp)
   108a4:	00800074 	movhi	r2,1
   108a8:	10966b04 	addi	r2,r2,22956
   108ac:	1806913a 	slli	r3,r3,4
   108b0:	10c5883a 	add	r2,r2,r3
   108b4:	1000008d 	sth	zero,2(r2)
		Timer_Tbl[i].Timer_Init = 0;
   108b8:	e0ffff03 	ldbu	r3,-4(fp)
   108bc:	00800074 	movhi	r2,1
   108c0:	10966b04 	addi	r2,r2,22956
   108c4:	1806913a 	slli	r3,r3,4
   108c8:	18c00104 	addi	r3,r3,4
   108cc:	10c5883a 	add	r2,r2,r3
   108d0:	1000000d 	sth	zero,0(r2)
		Timer_Tbl[i].TmrFnct    = NULL;
   108d4:	e0ffff03 	ldbu	r3,-4(fp)
   108d8:	00800074 	movhi	r2,1
   108dc:	10966b04 	addi	r2,r2,22956
   108e0:	1806913a 	slli	r3,r3,4
   108e4:	18c00204 	addi	r3,r3,8
   108e8:	10c5883a 	add	r2,r2,r3
   108ec:	10000015 	stw	zero,0(r2)
	
	if( Excute == 1 ) return;  // 이미 한번 실행했다면 정지.
	
	
	// 구조체 초기화
	for(i=0; i<TIMER_MAX; i++)
   108f0:	e0bfff03 	ldbu	r2,-4(fp)
   108f4:	10800044 	addi	r2,r2,1
   108f8:	e0bfff05 	stb	r2,-4(fp)
   108fc:	e0bfff03 	ldbu	r2,-4(fp)
   10900:	108002b0 	cmpltui	r2,r2,10
   10904:	103fe01e 	bne	r2,zero,10888 <_gp+0xffff3380>
		Timer_Tbl[i].Timer_Init = 0;
		Timer_Tbl[i].TmrFnct    = NULL;
	}	                   
	
	
	Hw_Timer_SetupISR();
   10908:	00109480 	call	10948 <Hw_Timer_SetupISR>
	Hw_Timer_Setup();	
   1090c:	00109640 	call	10964 <Hw_Timer_Setup>

	Excute = 1;
   10910:	00800044 	movi	r2,1
   10914:	d0a0fc05 	stb	r2,-31760(gp)

}
   10918:	e037883a 	mov	sp,fp
   1091c:	dfc00117 	ldw	ra,4(sp)
   10920:	df000017 	ldw	fp,0(sp)
   10924:	dec00204 	addi	sp,sp,8
   10928:	f800283a 	ret

0001092c <Hw_Timer_DeInit>:
     WORK    :
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void Hw_Timer_DeInit( void )
{
   1092c:	deffff04 	addi	sp,sp,-4
   10930:	df000015 	stw	fp,0(sp)
   10934:	d839883a 	mov	fp,sp

}
   10938:	e037883a 	mov	sp,fp
   1093c:	df000017 	ldw	fp,0(sp)
   10940:	dec00104 	addi	sp,sp,4
   10944:	f800283a 	ret

00010948 <Hw_Timer_SetupISR>:
     	 	 	 타이머 H/W 기능을 초기화 한다.
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void Hw_Timer_SetupISR( void )
{	
   10948:	deffff04 	addi	sp,sp,-4
   1094c:	df000015 	stw	fp,0(sp)
   10950:	d839883a 	mov	fp,sp

}
   10954:	e037883a 	mov	sp,fp
   10958:	df000017 	ldw	fp,0(sp)
   1095c:	dec00104 	addi	sp,sp,4
   10960:	f800283a 	ret

00010964 <Hw_Timer_Setup>:
     	 	 	 타이머 H/W 기능을 초기화 한다.
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void Hw_Timer_Setup( void )
{
   10964:	deffff04 	addi	sp,sp,-4
   10968:	df000015 	stw	fp,0(sp)
   1096c:	d839883a 	mov	fp,sp
	
}
   10970:	e037883a 	mov	sp,fp
   10974:	df000017 	ldw	fp,0(sp)
   10978:	dec00104 	addi	sp,sp,4
   1097c:	f800283a 	ret

00010980 <Hw_Timer_Tick>:
			타이머인터럽트 발생시에 실행되는 함수(1ms 혹은 10ms 단위로 실행)
     ARG	: void
     RET	: void
---------------------------------------------------------------------------*/
void Hw_Timer_Tick(void)
{
   10980:	defffd04 	addi	sp,sp,-12
   10984:	dfc00215 	stw	ra,8(sp)
   10988:	df000115 	stw	fp,4(sp)
   1098c:	df000104 	addi	fp,sp,4
	u8 i;

	
	Hw_Timer_Counter++;
   10990:	d0a0fa17 	ldw	r2,-31768(gp)
   10994:	10800044 	addi	r2,r2,1
   10998:	d0a0fa15 	stw	r2,-31768(gp)


	if( Tmr_Ctn ) Tmr_Ctn--;
   1099c:	d0a0fb0b 	ldhu	r2,-31764(gp)
   109a0:	10bfffcc 	andi	r2,r2,65535
   109a4:	10000326 	beq	r2,zero,109b4 <Hw_Timer_Tick+0x34>
   109a8:	d0a0fb0b 	ldhu	r2,-31764(gp)
   109ac:	10bfffc4 	addi	r2,r2,-1
   109b0:	d0a0fb0d 	sth	r2,-31764(gp)
	
	
			   
	for(i=0; i<TIMER_MAX; i++)								// 타이머 갯수만큼
   109b4:	e03fff05 	stb	zero,-4(fp)
   109b8:	00004506 	br	10ad0 <Hw_Timer_Tick+0x150>
	{
		if( Timer_Tbl[i].Timer_En == ON)   					// 타이머가 활성화 됬니?
   109bc:	e0ffff03 	ldbu	r3,-4(fp)
   109c0:	00800074 	movhi	r2,1
   109c4:	10966b04 	addi	r2,r2,22956
   109c8:	1806913a 	slli	r3,r3,4
   109cc:	10c5883a 	add	r2,r2,r3
   109d0:	10800003 	ldbu	r2,0(r2)
   109d4:	10803fcc 	andi	r2,r2,255
   109d8:	10800058 	cmpnei	r2,r2,1
   109dc:	1000391e 	bne	r2,zero,10ac4 <Hw_Timer_Tick+0x144>
		{
			Timer_Tbl[i].Timer_Ctn--;  						// 타이머값 감소
   109e0:	e0ffff03 	ldbu	r3,-4(fp)
   109e4:	00800074 	movhi	r2,1
   109e8:	10966b04 	addi	r2,r2,22956
   109ec:	1808913a 	slli	r4,r3,4
   109f0:	1105883a 	add	r2,r2,r4
   109f4:	1080008b 	ldhu	r2,2(r2)
   109f8:	10bfffc4 	addi	r2,r2,-1
   109fc:	1009883a 	mov	r4,r2
   10a00:	00800074 	movhi	r2,1
   10a04:	10966b04 	addi	r2,r2,22956
   10a08:	1806913a 	slli	r3,r3,4
   10a0c:	10c5883a 	add	r2,r2,r3
   10a10:	1100008d 	sth	r4,2(r2)

			if(Timer_Tbl[i].Timer_Ctn == 0) 				// 타이머 오버플로어
   10a14:	e0ffff03 	ldbu	r3,-4(fp)
   10a18:	00800074 	movhi	r2,1
   10a1c:	10966b04 	addi	r2,r2,22956
   10a20:	1806913a 	slli	r3,r3,4
   10a24:	10c5883a 	add	r2,r2,r3
   10a28:	1080008b 	ldhu	r2,2(r2)
   10a2c:	10bfffcc 	andi	r2,r2,65535
   10a30:	1000241e 	bne	r2,zero,10ac4 <Hw_Timer_Tick+0x144>
			{
				if(Timer_Tbl[i].Timer_Mode == ONE_TIME)  	// 한번만 실행하는거면
   10a34:	e0ffff03 	ldbu	r3,-4(fp)
   10a38:	00800074 	movhi	r2,1
   10a3c:	10966b04 	addi	r2,r2,22956
   10a40:	1806913a 	slli	r3,r3,4
   10a44:	10c5883a 	add	r2,r2,r3
   10a48:	10800043 	ldbu	r2,1(r2)
   10a4c:	10803fcc 	andi	r2,r2,255
   10a50:	10800058 	cmpnei	r2,r2,1
   10a54:	1000061e 	bne	r2,zero,10a70 <Hw_Timer_Tick+0xf0>

				Timer_Tbl[i].Timer_En = OFF;     			// 타이머 OFF 한다.
   10a58:	e0ffff03 	ldbu	r3,-4(fp)
   10a5c:	00800074 	movhi	r2,1
   10a60:	10966b04 	addi	r2,r2,22956
   10a64:	1806913a 	slli	r3,r3,4
   10a68:	10c5883a 	add	r2,r2,r3
   10a6c:	10000005 	stb	zero,0(r2)

				Timer_Tbl[i].Timer_Ctn = Timer_Tbl[i].Timer_Init; // 타이머 초기화
   10a70:	e13fff03 	ldbu	r4,-4(fp)
   10a74:	e0ffff03 	ldbu	r3,-4(fp)
   10a78:	00800074 	movhi	r2,1
   10a7c:	10966b04 	addi	r2,r2,22956
   10a80:	1806913a 	slli	r3,r3,4
   10a84:	18c00104 	addi	r3,r3,4
   10a88:	10c5883a 	add	r2,r2,r3
   10a8c:	10c0000b 	ldhu	r3,0(r2)
   10a90:	00800074 	movhi	r2,1
   10a94:	10966b04 	addi	r2,r2,22956
   10a98:	2008913a 	slli	r4,r4,4
   10a9c:	1105883a 	add	r2,r2,r4
   10aa0:	10c0008d 	sth	r3,2(r2)

				(*Timer_Tbl[i].TmrFnct)();  				// 전달변수 없이 함수 실행
   10aa4:	e0ffff03 	ldbu	r3,-4(fp)
   10aa8:	00800074 	movhi	r2,1
   10aac:	10966b04 	addi	r2,r2,22956
   10ab0:	1806913a 	slli	r3,r3,4
   10ab4:	18c00204 	addi	r3,r3,8
   10ab8:	10c5883a 	add	r2,r2,r3
   10abc:	10800017 	ldw	r2,0(r2)
   10ac0:	103ee83a 	callr	r2

	if( Tmr_Ctn ) Tmr_Ctn--;
	
	
			   
	for(i=0; i<TIMER_MAX; i++)								// 타이머 갯수만큼
   10ac4:	e0bfff03 	ldbu	r2,-4(fp)
   10ac8:	10800044 	addi	r2,r2,1
   10acc:	e0bfff05 	stb	r2,-4(fp)
   10ad0:	e0bfff03 	ldbu	r2,-4(fp)
   10ad4:	108002b0 	cmpltui	r2,r2,10
   10ad8:	103fb81e 	bne	r2,zero,109bc <_gp+0xffff34b4>
				(*Timer_Tbl[i].TmrFnct)();  				// 전달변수 없이 함수 실행
			}
		}
	}
	
}
   10adc:	e037883a 	mov	sp,fp
   10ae0:	dfc00117 	ldw	ra,4(sp)
   10ae4:	df000017 	ldw	fp,0(sp)
   10ae8:	dec00204 	addi	sp,sp,8
   10aec:	f800283a 	ret

00010af0 <Hw_Timer_Set>:
			void (*Fnct)(void),void *arg : 실행할 타이머 함수.
     RET
     	 	void
---------------------------------------------------------------------------*/
void Hw_Timer_Set(u8 TmrNum, u16 TmrData, u8 TmrMode, void (*Fnct)(void),void *arg)
{
   10af0:	defffb04 	addi	sp,sp,-20
   10af4:	df000415 	stw	fp,16(sp)
   10af8:	df000404 	addi	fp,sp,16
   10afc:	2807883a 	mov	r3,r5
   10b00:	3005883a 	mov	r2,r6
   10b04:	e1ffff15 	stw	r7,-4(fp)
   10b08:	e13ffc05 	stb	r4,-16(fp)
   10b0c:	e0fffd0d 	sth	r3,-12(fp)
   10b10:	e0bffe05 	stb	r2,-8(fp)
	Timer_Tbl[TmrNum].Timer_Mode = TmrMode;    // 모트설정
   10b14:	e0fffc03 	ldbu	r3,-16(fp)
   10b18:	00800074 	movhi	r2,1
   10b1c:	10966b04 	addi	r2,r2,22956
   10b20:	1806913a 	slli	r3,r3,4
   10b24:	10c5883a 	add	r2,r2,r3
   10b28:	e0fffe03 	ldbu	r3,-8(fp)
   10b2c:	10c00045 	stb	r3,1(r2)
	Timer_Tbl[TmrNum].TmrFnct    = Fnct;       // 실행할 함수
   10b30:	e0fffc03 	ldbu	r3,-16(fp)
   10b34:	00800074 	movhi	r2,1
   10b38:	10966b04 	addi	r2,r2,22956
   10b3c:	1806913a 	slli	r3,r3,4
   10b40:	18c00204 	addi	r3,r3,8
   10b44:	10c5883a 	add	r2,r2,r3
   10b48:	e0ffff17 	ldw	r3,-4(fp)
   10b4c:	10c00015 	stw	r3,0(r2)
	Timer_Tbl[TmrNum].TmrFnctArg = arg;        // 매개변수
   10b50:	e0fffc03 	ldbu	r3,-16(fp)
   10b54:	00800074 	movhi	r2,1
   10b58:	10966b04 	addi	r2,r2,22956
   10b5c:	1806913a 	slli	r3,r3,4
   10b60:	18c00304 	addi	r3,r3,12
   10b64:	10c5883a 	add	r2,r2,r3
   10b68:	e0c00117 	ldw	r3,4(fp)
   10b6c:	10c00015 	stw	r3,0(r2)
	Timer_Tbl[TmrNum].Timer_Ctn  = TmrData;
   10b70:	e0fffc03 	ldbu	r3,-16(fp)
   10b74:	00800074 	movhi	r2,1
   10b78:	10966b04 	addi	r2,r2,22956
   10b7c:	1806913a 	slli	r3,r3,4
   10b80:	10c5883a 	add	r2,r2,r3
   10b84:	e0fffd0b 	ldhu	r3,-12(fp)
   10b88:	10c0008d 	sth	r3,2(r2)
	Timer_Tbl[TmrNum].Timer_Init = TmrData;
   10b8c:	e0fffc03 	ldbu	r3,-16(fp)
   10b90:	00800074 	movhi	r2,1
   10b94:	10966b04 	addi	r2,r2,22956
   10b98:	1806913a 	slli	r3,r3,4
   10b9c:	18c00104 	addi	r3,r3,4
   10ba0:	10c5883a 	add	r2,r2,r3
   10ba4:	e0fffd0b 	ldhu	r3,-12(fp)
   10ba8:	10c0000d 	sth	r3,0(r2)
}
   10bac:	e037883a 	mov	sp,fp
   10bb0:	df000017 	ldw	fp,0(sp)
   10bb4:	dec00104 	addi	sp,sp,4
   10bb8:	f800283a 	ret

00010bbc <Hw_Timer_Start>:
     WORK
     ARG
     RET
---------------------------------------------------------------------------*/
void Hw_Timer_Start(u8 TmrNum)
{
   10bbc:	defffe04 	addi	sp,sp,-8
   10bc0:	df000115 	stw	fp,4(sp)
   10bc4:	df000104 	addi	fp,sp,4
   10bc8:	2005883a 	mov	r2,r4
   10bcc:	e0bfff05 	stb	r2,-4(fp)
	if(TmrNum < TIMER_MAX)
   10bd0:	e0bfff03 	ldbu	r2,-4(fp)
   10bd4:	108002a8 	cmpgeui	r2,r2,10
   10bd8:	1000071e 	bne	r2,zero,10bf8 <Hw_Timer_Start+0x3c>
		Timer_Tbl[TmrNum].Timer_En = ON;
   10bdc:	e0ffff03 	ldbu	r3,-4(fp)
   10be0:	00800074 	movhi	r2,1
   10be4:	10966b04 	addi	r2,r2,22956
   10be8:	1806913a 	slli	r3,r3,4
   10bec:	10c5883a 	add	r2,r2,r3
   10bf0:	00c00044 	movi	r3,1
   10bf4:	10c00005 	stb	r3,0(r2)
}
   10bf8:	e037883a 	mov	sp,fp
   10bfc:	df000017 	ldw	fp,0(sp)
   10c00:	dec00104 	addi	sp,sp,4
   10c04:	f800283a 	ret

00010c08 <Hw_Timer_Stop>:
     WORK
     ARG
     RET
---------------------------------------------------------------------------*/
void Hw_Timer_Stop(u8 TmrNum)
{
   10c08:	defffe04 	addi	sp,sp,-8
   10c0c:	df000115 	stw	fp,4(sp)
   10c10:	df000104 	addi	fp,sp,4
   10c14:	2005883a 	mov	r2,r4
   10c18:	e0bfff05 	stb	r2,-4(fp)
	if(TmrNum < TIMER_MAX)
   10c1c:	e0bfff03 	ldbu	r2,-4(fp)
   10c20:	108002a8 	cmpgeui	r2,r2,10
   10c24:	1000061e 	bne	r2,zero,10c40 <Hw_Timer_Stop+0x38>
		Timer_Tbl[TmrNum].Timer_En = OFF;
   10c28:	e0ffff03 	ldbu	r3,-4(fp)
   10c2c:	00800074 	movhi	r2,1
   10c30:	10966b04 	addi	r2,r2,22956
   10c34:	1806913a 	slli	r3,r3,4
   10c38:	10c5883a 	add	r2,r2,r3
   10c3c:	10000005 	stb	zero,0(r2)
}
   10c40:	e037883a 	mov	sp,fp
   10c44:	df000017 	ldw	fp,0(sp)
   10c48:	dec00104 	addi	sp,sp,4
   10c4c:	f800283a 	ret

00010c50 <Hw_Timer_Reset>:
     	 	 - 타이머값 초기화
     ARG
     RET
---------------------------------------------------------------------------*/
void Hw_Timer_Reset(u8 TmrNum)
{
   10c50:	defffe04 	addi	sp,sp,-8
   10c54:	df000115 	stw	fp,4(sp)
   10c58:	df000104 	addi	fp,sp,4
   10c5c:	2005883a 	mov	r2,r4
   10c60:	e0bfff05 	stb	r2,-4(fp)
	Timer_Tbl[TmrNum].Timer_En   = OFF;
   10c64:	e0ffff03 	ldbu	r3,-4(fp)
   10c68:	00800074 	movhi	r2,1
   10c6c:	10966b04 	addi	r2,r2,22956
   10c70:	1806913a 	slli	r3,r3,4
   10c74:	10c5883a 	add	r2,r2,r3
   10c78:	10000005 	stb	zero,0(r2)
	Timer_Tbl[TmrNum].Timer_Ctn  = Timer_Tbl[TmrNum].Timer_Init;
   10c7c:	e13fff03 	ldbu	r4,-4(fp)
   10c80:	e0ffff03 	ldbu	r3,-4(fp)
   10c84:	00800074 	movhi	r2,1
   10c88:	10966b04 	addi	r2,r2,22956
   10c8c:	1806913a 	slli	r3,r3,4
   10c90:	18c00104 	addi	r3,r3,4
   10c94:	10c5883a 	add	r2,r2,r3
   10c98:	10c0000b 	ldhu	r3,0(r2)
   10c9c:	00800074 	movhi	r2,1
   10ca0:	10966b04 	addi	r2,r2,22956
   10ca4:	2008913a 	slli	r4,r4,4
   10ca8:	1105883a 	add	r2,r2,r4
   10cac:	10c0008d 	sth	r3,2(r2)
}
   10cb0:	e037883a 	mov	sp,fp
   10cb4:	df000017 	ldw	fp,0(sp)
   10cb8:	dec00104 	addi	sp,sp,4
   10cbc:	f800283a 	ret

00010cc0 <Hw_Timer_Delay_ms>:
     	 	 ms 단위로 딜레이를 준다.
     ARG
     RET
---------------------------------------------------------------------------*/
void Hw_Timer_Delay_ms( u16 DelayData )
{
   10cc0:	defffe04 	addi	sp,sp,-8
   10cc4:	df000115 	stw	fp,4(sp)
   10cc8:	df000104 	addi	fp,sp,4
   10ccc:	2005883a 	mov	r2,r4
   10cd0:	e0bfff0d 	sth	r2,-4(fp)
	Tmr_Ctn = DelayData;
   10cd4:	e0bfff0b 	ldhu	r2,-4(fp)
   10cd8:	d0a0fb0d 	sth	r2,-31764(gp)
	
	while( Tmr_Ctn );
   10cdc:	0001883a 	nop
   10ce0:	d0a0fb0b 	ldhu	r2,-31764(gp)
   10ce4:	10bfffcc 	andi	r2,r2,65535
   10ce8:	103ffd1e 	bne	r2,zero,10ce0 <_gp+0xffff37d8>
}
   10cec:	e037883a 	mov	sp,fp
   10cf0:	df000017 	ldw	fp,0(sp)
   10cf4:	dec00104 	addi	sp,sp,4
   10cf8:	f800283a 	ret

00010cfc <Hw_Timer_Get_Handle>:
     	 	 ms 단위로 딜레이를 준다.
     ARG
     RET
---------------------------------------------------------------------------*/
s16 Hw_Timer_Get_Handle( void )
{
   10cfc:	defffe04 	addi	sp,sp,-8
   10d00:	df000115 	stw	fp,4(sp)
   10d04:	df000104 	addi	fp,sp,4
	s16 TmrIndex = Tmr_HandleIndex;
   10d08:	d0a0fb8b 	ldhu	r2,-31762(gp)
   10d0c:	e0bfff0d 	sth	r2,-4(fp)
	
	Tmr_HandleIndex++;
   10d10:	d0a0fb8b 	ldhu	r2,-31762(gp)
   10d14:	10800044 	addi	r2,r2,1
   10d18:	d0a0fb8d 	sth	r2,-31762(gp)
	
	return TmrIndex;
   10d1c:	e0bfff0b 	ldhu	r2,-4(fp)
}
   10d20:	e037883a 	mov	sp,fp
   10d24:	df000017 	ldw	fp,0(sp)
   10d28:	dec00104 	addi	sp,sp,4
   10d2c:	f800283a 	ret

00010d30 <Hw_Timer_Get_CountValue>:
     WORK
     ARG
     RET
---------------------------------------------------------------------------*/
u32 Hw_Timer_Get_CountValue( void )
{
   10d30:	defffe04 	addi	sp,sp,-8
   10d34:	dfc00115 	stw	ra,4(sp)
   10d38:	df000015 	stw	fp,0(sp)
   10d3c:	d839883a 	mov	fp,sp
	return millis();
   10d40:	00119e00 	call	119e0 <millis>
}
   10d44:	e037883a 	mov	sp,fp
   10d48:	dfc00117 	ldw	ra,4(sp)
   10d4c:	df000017 	ldw	fp,0(sp)
   10d50:	dec00204 	addi	sp,sp,8
   10d54:	f800283a 	ret

00010d58 <Hw_Timer_TimeStart>:
     WORK
     ARG
     RET
---------------------------------------------------------------------------*/
void Hw_Timer_TimeStart( HW_TIMER_TIME_OBJ *TimerTimePtr )
{
   10d58:	defffd04 	addi	sp,sp,-12
   10d5c:	dfc00215 	stw	ra,8(sp)
   10d60:	df000115 	stw	fp,4(sp)
   10d64:	df000104 	addi	fp,sp,4
   10d68:	e13fff15 	stw	r4,-4(fp)
	TimerTimePtr->Start = Hw_Timer_Get_CountValue();
   10d6c:	0010d300 	call	10d30 <Hw_Timer_Get_CountValue>
   10d70:	1007883a 	mov	r3,r2
   10d74:	e0bfff17 	ldw	r2,-4(fp)
   10d78:	10c00015 	stw	r3,0(r2)
}
   10d7c:	e037883a 	mov	sp,fp
   10d80:	dfc00117 	ldw	ra,4(sp)
   10d84:	df000017 	ldw	fp,0(sp)
   10d88:	dec00204 	addi	sp,sp,8
   10d8c:	f800283a 	ret

00010d90 <Hw_Timer_TimeGetElapse>:
     WORK
     ARG
     RET
---------------------------------------------------------------------------*/
u32 Hw_Timer_TimeGetElapse( HW_TIMER_TIME_OBJ *TimerTimePtr )
{
   10d90:	defffe04 	addi	sp,sp,-8
   10d94:	df000115 	stw	fp,4(sp)
   10d98:	df000104 	addi	fp,sp,4
   10d9c:	e13fff15 	stw	r4,-4(fp)
	return (Hw_Timer_Counter - TimerTimePtr->Start);
   10da0:	d0e0fa17 	ldw	r3,-31768(gp)
   10da4:	e0bfff17 	ldw	r2,-4(fp)
   10da8:	10800017 	ldw	r2,0(r2)
   10dac:	1885c83a 	sub	r2,r3,r2
}
   10db0:	e037883a 	mov	sp,fp
   10db4:	df000017 	ldw	fp,0(sp)
   10db8:	dec00104 	addi	sp,sp,4
   10dbc:	f800283a 	ret

00010dc0 <Hw_Uart_ISR_Handler>:




static void Hw_Uart_ISR_Handler(void* context)
{
   10dc0:	defffa04 	addi	sp,sp,-24
   10dc4:	dfc00515 	stw	ra,20(sp)
   10dc8:	df000415 	stw	fp,16(sp)
   10dcc:	df000404 	addi	fp,sp,16
   10dd0:	e13fff15 	stw	r4,-4(fp)
	alt_u32 status;
	u8      UartData;

	HW_UART_OBJ *pUart = (HW_UART_OBJ *)context;
   10dd4:	e0bfff17 	ldw	r2,-4(fp)
   10dd8:	e0bffc15 	stw	r2,-16(fp)



	//-- 상태 읽기
	//
	status = IORD_ALTERA_AVALON_UART_STATUS(pUart->pBase);
   10ddc:	e0bffc17 	ldw	r2,-16(fp)
   10de0:	10800317 	ldw	r2,12(r2)
   10de4:	10800204 	addi	r2,r2,8
   10de8:	10800037 	ldwio	r2,0(r2)
   10dec:	e0bffd15 	stw	r2,-12(fp)

	//-- Clear any error flags set at the device
	//
	IOWR_ALTERA_AVALON_UART_STATUS(pUart->pBase, 0);
   10df0:	e0bffc17 	ldw	r2,-16(fp)
   10df4:	10800317 	ldw	r2,12(r2)
   10df8:	10800204 	addi	r2,r2,8
   10dfc:	0007883a 	mov	r3,zero
   10e00:	10c00035 	stwio	r3,0(r2)

	//-- Dummy read to ensure IRQ is negated before ISR returns
	//
	IORD_ALTERA_AVALON_UART_STATUS(pUart->pBase);
   10e04:	e0bffc17 	ldw	r2,-16(fp)
   10e08:	10800317 	ldw	r2,12(r2)
   10e0c:	10800204 	addi	r2,r2,8
   10e10:	10800037 	ldwio	r2,0(r2)


	//-- RX 인터럽트 처리
	//
	if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
   10e14:	e0bffd17 	ldw	r2,-12(fp)
   10e18:	1080200c 	andi	r2,r2,128
   10e1c:	10001926 	beq	r2,zero,10e84 <Hw_Uart_ISR_Handler+0xc4>
	{
		if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | ALTERA_AVALON_UART_STATUS_FE_MSK))
   10e20:	e0bffd17 	ldw	r2,-12(fp)
   10e24:	108000cc 	andi	r2,r2,3
   10e28:	1000161e 	bne	r2,zero,10e84 <Hw_Uart_ISR_Handler+0xc4>
		{
			return;
		}

		UartData = IORD_ALTERA_AVALON_UART_RXDATA(pUart->pBase);
   10e2c:	e0bffc17 	ldw	r2,-16(fp)
   10e30:	10800317 	ldw	r2,12(r2)
   10e34:	10800037 	ldwio	r2,0(r2)
   10e38:	e0bffe05 	stb	r2,-8(fp)

		Hw_Uart_Q_Push( pUart->Port, &UartData );
   10e3c:	e0bffc17 	ldw	r2,-16(fp)
   10e40:	10800017 	ldw	r2,0(r2)
   10e44:	10c03fcc 	andi	r3,r2,255
   10e48:	e0bffe04 	addi	r2,fp,-8
   10e4c:	1809883a 	mov	r4,r3
   10e50:	100b883a 	mov	r5,r2
   10e54:	00115380 	call	11538 <Hw_Uart_Q_Push>

		if( pUart->ISR_FuncPtr != NULL )
   10e58:	e0bffc17 	ldw	r2,-16(fp)
   10e5c:	10800217 	ldw	r2,8(r2)
   10e60:	10000826 	beq	r2,zero,10e84 <Hw_Uart_ISR_Handler+0xc4>
		{
			(*pUart->ISR_FuncPtr)(UartData);
   10e64:	e0bffc17 	ldw	r2,-16(fp)
   10e68:	10800217 	ldw	r2,8(r2)
   10e6c:	e0fffe03 	ldbu	r3,-8(fp)
   10e70:	18c03fcc 	andi	r3,r3,255
   10e74:	18c0201c 	xori	r3,r3,128
   10e78:	18ffe004 	addi	r3,r3,-128
   10e7c:	1809883a 	mov	r4,r3
   10e80:	103ee83a 	callr	r2
		}
	}
}
   10e84:	e037883a 	mov	sp,fp
   10e88:	dfc00117 	ldw	ra,4(sp)
   10e8c:	df000017 	ldw	fp,0(sp)
   10e90:	dec00204 	addi	sp,sp,8
   10e94:	f800283a 	ret

00010e98 <Hw_Uart_Init>:
     WORK    :
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void Hw_Uart_Init( void )
{
   10e98:	defffd04 	addi	sp,sp,-12
   10e9c:	dfc00215 	stw	ra,8(sp)
   10ea0:	df000115 	stw	fp,4(sp)
   10ea4:	df000104 	addi	fp,sp,4
	u32 i;
	
	Hw_Uart_Q_Init();
   10ea8:	00113900 	call	11390 <Hw_Uart_Q_Init>
	
	
	for( i=0; i<HW_UART_MAX_CH; i++ )
   10eac:	e03fff15 	stw	zero,-4(fp)
   10eb0:	00001106 	br	10ef8 <Hw_Uart_Init+0x60>
	{
		Hw_Uart_Ch[i].Baud 		  = 0;
   10eb4:	00800074 	movhi	r2,1
   10eb8:	10969304 	addi	r2,r2,23116
   10ebc:	e0ffff17 	ldw	r3,-4(fp)
   10ec0:	1806913a 	slli	r3,r3,4
   10ec4:	18c00104 	addi	r3,r3,4
   10ec8:	10c5883a 	add	r2,r2,r3
   10ecc:	10000015 	stw	zero,0(r2)
		Hw_Uart_Ch[i].ISR_FuncPtr = NULL;
   10ed0:	00800074 	movhi	r2,1
   10ed4:	10969304 	addi	r2,r2,23116
   10ed8:	e0ffff17 	ldw	r3,-4(fp)
   10edc:	1806913a 	slli	r3,r3,4
   10ee0:	18c00204 	addi	r3,r3,8
   10ee4:	10c5883a 	add	r2,r2,r3
   10ee8:	10000015 	stw	zero,0(r2)
	u32 i;
	
	Hw_Uart_Q_Init();
	
	
	for( i=0; i<HW_UART_MAX_CH; i++ )
   10eec:	e0bfff17 	ldw	r2,-4(fp)
   10ef0:	10800044 	addi	r2,r2,1
   10ef4:	e0bfff15 	stw	r2,-4(fp)
   10ef8:	e0bfff17 	ldw	r2,-4(fp)
   10efc:	108001b0 	cmpltui	r2,r2,6
   10f00:	103fec1e 	bne	r2,zero,10eb4 <_gp+0xffff39ac>
		Hw_Uart_Ch[i].Baud 		  = 0;
		Hw_Uart_Ch[i].ISR_FuncPtr = NULL;
	}	
	
	
	Hw_Uart_Open( HW_UART_COM1, 115200, NULL );
   10f04:	0009883a 	mov	r4,zero
   10f08:	014000b4 	movhi	r5,2
   10f0c:	29708004 	addi	r5,r5,-15872
   10f10:	000d883a 	mov	r6,zero
   10f14:	0010f5c0 	call	10f5c <Hw_Uart_Open>
	Hw_Uart_Open( HW_UART_COM2, 115200, NULL );	
   10f18:	01000044 	movi	r4,1
   10f1c:	014000b4 	movhi	r5,2
   10f20:	29708004 	addi	r5,r5,-15872
   10f24:	000d883a 	mov	r6,zero
   10f28:	0010f5c0 	call	10f5c <Hw_Uart_Open>
}
   10f2c:	e037883a 	mov	sp,fp
   10f30:	dfc00117 	ldw	ra,4(sp)
   10f34:	df000017 	ldw	fp,0(sp)
   10f38:	dec00204 	addi	sp,sp,8
   10f3c:	f800283a 	ret

00010f40 <Hw_Uart_DeInit>:
     WORK    :
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void Hw_Uart_DeInit( void )
{
   10f40:	deffff04 	addi	sp,sp,-4
   10f44:	df000015 	stw	fp,0(sp)
   10f48:	d839883a 	mov	fp,sp

}
   10f4c:	e037883a 	mov	sp,fp
   10f50:	df000017 	ldw	fp,0(sp)
   10f54:	dec00104 	addi	sp,sp,4
   10f58:	f800283a 	ret

00010f5c <Hw_Uart_Open>:
     WORK    :
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void Hw_Uart_Open( u8 Ch, u32 BaudData, void (*ISR_FuncPtr)(char Ch) )
{	
   10f5c:	defffb04 	addi	sp,sp,-20
   10f60:	dfc00415 	stw	ra,16(sp)
   10f64:	df000315 	stw	fp,12(sp)
   10f68:	df000304 	addi	fp,sp,12
   10f6c:	2005883a 	mov	r2,r4
   10f70:	e17ffe15 	stw	r5,-8(fp)
   10f74:	e1bfff15 	stw	r6,-4(fp)
   10f78:	e0bffd05 	stb	r2,-12(fp)
	switch( Ch )
   10f7c:	e0bffd03 	ldbu	r2,-12(fp)
   10f80:	10c00168 	cmpgeui	r3,r2,5
   10f84:	1800141e 	bne	r3,zero,10fd8 <Hw_Uart_Open+0x7c>
   10f88:	100690ba 	slli	r3,r2,2
   10f8c:	00800074 	movhi	r2,1
   10f90:	1083e804 	addi	r2,r2,4000
   10f94:	1885883a 	add	r2,r3,r2
   10f98:	10800017 	ldw	r2,0(r2)
   10f9c:	1000683a 	jmp	r2
   10fa0:	00010fb4 	movhi	zero,1086
   10fa4:	00010fc4 	movi	zero,1087
   10fa8:	00010fd4 	movui	zero,1087
   10fac:	00010fd4 	movui	zero,1087
   10fb0:	00010fd4 	movui	zero,1087
	{
		case HW_UART_COM1:
			Hw_Uart_Open_COM1( BaudData, ISR_FuncPtr );
   10fb4:	e13ffe17 	ldw	r4,-8(fp)
   10fb8:	e17fff17 	ldw	r5,-4(fp)
   10fbc:	0010fec0 	call	10fec <Hw_Uart_Open_COM1>
			break;
   10fc0:	00000506 	br	10fd8 <Hw_Uart_Open+0x7c>
			
		case HW_UART_COM2:
			Hw_Uart_Open_COM2( BaudData, ISR_FuncPtr );
   10fc4:	e13ffe17 	ldw	r4,-8(fp)
   10fc8:	e17fff17 	ldw	r5,-4(fp)
   10fcc:	00110980 	call	11098 <Hw_Uart_Open_COM2>
			break;
   10fd0:	00000106 	br	10fd8 <Hw_Uart_Open+0x7c>

		case HW_UART_COM4:
			break;

		case HW_UART_COM5:
			break;			
   10fd4:	0001883a 	nop
	}
}
   10fd8:	e037883a 	mov	sp,fp
   10fdc:	dfc00117 	ldw	ra,4(sp)
   10fe0:	df000017 	ldw	fp,0(sp)
   10fe4:	dec00204 	addi	sp,sp,8
   10fe8:	f800283a 	ret

00010fec <Hw_Uart_Open_COM1>:
     WORK    :
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void Hw_Uart_Open_COM1( u32 BaudData, void (*ISR_FuncPtr)(char Ch) )
{	
   10fec:	defff904 	addi	sp,sp,-28
   10ff0:	dfc00615 	stw	ra,24(sp)
   10ff4:	df000515 	stw	fp,20(sp)
   10ff8:	df000504 	addi	fp,sp,20
   10ffc:	e13ffe15 	stw	r4,-8(fp)
   11000:	e17fff15 	stw	r5,-4(fp)
	u32 Reg;
	void *pBase = (void *)UART_0_BASE;
   11004:	008000b4 	movhi	r2,2
   11008:	10842804 	addi	r2,r2,4256
   1100c:	e0bffc15 	stw	r2,-16(fp)


	Hw_Uart_Ch[HW_UART_COM1].Port 		 = HW_UART_COM1;
   11010:	00800074 	movhi	r2,1
   11014:	10969304 	addi	r2,r2,23116
   11018:	10000015 	stw	zero,0(r2)
	Hw_Uart_Ch[HW_UART_COM1].Baud 		 = BaudData;
   1101c:	00800074 	movhi	r2,1
   11020:	10969304 	addi	r2,r2,23116
   11024:	e0fffe17 	ldw	r3,-8(fp)
   11028:	10c00115 	stw	r3,4(r2)
	Hw_Uart_Ch[HW_UART_COM1].ISR_FuncPtr = ISR_FuncPtr;
   1102c:	00800074 	movhi	r2,1
   11030:	10969304 	addi	r2,r2,23116
   11034:	e0ffff17 	ldw	r3,-4(fp)
   11038:	10c00215 	stw	r3,8(r2)
	Hw_Uart_Ch[HW_UART_COM1].pBase       = pBase;
   1103c:	00800074 	movhi	r2,1
   11040:	10969304 	addi	r2,r2,23116
   11044:	e0fffc17 	ldw	r3,-16(fp)
   11048:	10c00315 	stw	r3,12(r2)


	//-- 인터럽트 활성화
	//
	Reg = ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   1104c:	00802004 	movi	r2,128
   11050:	e0bffd15 	stw	r2,-12(fp)


	IOWR_ALTERA_AVALON_UART_CONTROL(pBase, Reg);
   11054:	e0bffc17 	ldw	r2,-16(fp)
   11058:	10800304 	addi	r2,r2,12
   1105c:	e0fffd17 	ldw	r3,-12(fp)
   11060:	10c00035 	stwio	r3,0(r2)


	//-- 인터럽트 연결
	//
    alt_ic_isr_register( UART_0_IRQ_INTERRUPT_CONTROLLER_ID, UART_0_IRQ, Hw_Uart_ISR_Handler, (void *)&Hw_Uart_Ch[HW_UART_COM1], 0x0);
   11064:	d8000015 	stw	zero,0(sp)
   11068:	0009883a 	mov	r4,zero
   1106c:	01400044 	movi	r5,1
   11070:	01800074 	movhi	r6,1
   11074:	31837004 	addi	r6,r6,3520
   11078:	01c00074 	movhi	r7,1
   1107c:	39d69304 	addi	r7,r7,23116
   11080:	0012d240 	call	12d24 <alt_ic_isr_register>
}
   11084:	e037883a 	mov	sp,fp
   11088:	dfc00117 	ldw	ra,4(sp)
   1108c:	df000017 	ldw	fp,0(sp)
   11090:	dec00204 	addi	sp,sp,8
   11094:	f800283a 	ret

00011098 <Hw_Uart_Open_COM2>:
     WORK    :
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void Hw_Uart_Open_COM2( u32 BaudData, void (*ISR_FuncPtr)(char Ch) )
{	
   11098:	defffd04 	addi	sp,sp,-12
   1109c:	df000215 	stw	fp,8(sp)
   110a0:	df000204 	addi	fp,sp,8
   110a4:	e13ffe15 	stw	r4,-8(fp)
   110a8:	e17fff15 	stw	r5,-4(fp)

	Hw_Uart_Ch[HW_UART_COM2].Baud 		 = BaudData;
   110ac:	00800074 	movhi	r2,1
   110b0:	10969304 	addi	r2,r2,23116
   110b4:	e0fffe17 	ldw	r3,-8(fp)
   110b8:	10c00515 	stw	r3,20(r2)
	Hw_Uart_Ch[HW_UART_COM2].ISR_FuncPtr = ISR_FuncPtr;
   110bc:	00800074 	movhi	r2,1
   110c0:	10969304 	addi	r2,r2,23116
   110c4:	e0ffff17 	ldw	r3,-4(fp)
   110c8:	10c00615 	stw	r3,24(r2)
}
   110cc:	e037883a 	mov	sp,fp
   110d0:	df000017 	ldw	fp,0(sp)
   110d4:	dec00104 	addi	sp,sp,4
   110d8:	f800283a 	ret

000110dc <Hw_Uart_SetReceiveFuncISR>:
			: 시리얼 포트에서 데이터 수신시 실행할 함수 설정 .
     ARG
     RET
---------------------------------------------------------------------------*/
void Hw_Uart_SetReceiveFuncISR( u8 Ch, void (*ISR_FuncPtr)(char Ch) )
{
   110dc:	defffd04 	addi	sp,sp,-12
   110e0:	df000215 	stw	fp,8(sp)
   110e4:	df000204 	addi	fp,sp,8
   110e8:	2005883a 	mov	r2,r4
   110ec:	e17fff15 	stw	r5,-4(fp)
   110f0:	e0bffe05 	stb	r2,-8(fp)
	Hw_Uart_Ch[Ch].ISR_FuncPtr = ISR_FuncPtr;
   110f4:	e0fffe03 	ldbu	r3,-8(fp)
   110f8:	00800074 	movhi	r2,1
   110fc:	10969304 	addi	r2,r2,23116
   11100:	1806913a 	slli	r3,r3,4
   11104:	18c00204 	addi	r3,r3,8
   11108:	10c5883a 	add	r2,r2,r3
   1110c:	e0ffff17 	ldw	r3,-4(fp)
   11110:	10c00015 	stw	r3,0(r2)
}
   11114:	e037883a 	mov	sp,fp
   11118:	df000017 	ldw	fp,0(sp)
   1111c:	dec00104 	addi	sp,sp,4
   11120:	f800283a 	ret

00011124 <Hw_Uart_Getch>:
			: 시리얼 포트에서 문자 1바이트 읽는다.
     ARG
     RET
---------------------------------------------------------------------------*/
u8 Hw_Uart_Getch( u8 Ch )
{
   11124:	defffc04 	addi	sp,sp,-16
   11128:	dfc00315 	stw	ra,12(sp)
   1112c:	df000215 	stw	fp,8(sp)
   11130:	df000204 	addi	fp,sp,8
   11134:	2005883a 	mov	r2,r4
   11138:	e0bfff05 	stb	r2,-4(fp)
	u8 Uart_GetData = 0;
   1113c:	e03ffe05 	stb	zero,-8(fp)

	while( 1 )
	{
		// 버퍼에 데이터 들어올때까지 기다린다.
		if( HW_UART_Q_VAILD(Ch) > 0 ) break;
   11140:	e0bfff03 	ldbu	r2,-4(fp)
   11144:	1009883a 	mov	r4,r2
   11148:	00114a40 	call	114a4 <HW_UART_Q_VAILD>
   1114c:	10000126 	beq	r2,zero,11154 <Hw_Uart_Getch+0x30>
   11150:	00000106 	br	11158 <Hw_Uart_Getch+0x34>
	}
   11154:	003ffa06 	br	11140 <_gp+0xffff3c38>

	Hw_Uart_Q_Pop( Ch, &Uart_GetData );
   11158:	e0bfff03 	ldbu	r2,-4(fp)
   1115c:	1009883a 	mov	r4,r2
   11160:	e17ffe04 	addi	r5,fp,-8
   11164:	00116700 	call	11670 <Hw_Uart_Q_Pop>

	return Uart_GetData;
   11168:	e0bffe03 	ldbu	r2,-8(fp)
}
   1116c:	e037883a 	mov	sp,fp
   11170:	dfc00117 	ldw	ra,4(sp)
   11174:	df000017 	ldw	fp,0(sp)
   11178:	dec00204 	addi	sp,sp,8
   1117c:	f800283a 	ret

00011180 <Hw_Uart_Putch>:
			: 시리얼 포트로 문자 1바이트 전송
     ARG
     RET
---------------------------------------------------------------------------*/
void Hw_Uart_Putch( u8 Ch,  char Uart_PutData )
{
   11180:	defffc04 	addi	sp,sp,-16
   11184:	df000315 	stw	fp,12(sp)
   11188:	df000304 	addi	fp,sp,12
   1118c:	2007883a 	mov	r3,r4
   11190:	2805883a 	mov	r2,r5
   11194:	e0fffe05 	stb	r3,-8(fp)
   11198:	e0bfff05 	stb	r2,-4(fp)
	u32 Reg;


	switch( Ch )
   1119c:	e0bffe03 	ldbu	r2,-8(fp)
   111a0:	10c001a8 	cmpgeui	r3,r2,6
   111a4:	1800271e 	bne	r3,zero,11244 <Hw_Uart_Putch+0xc4>
   111a8:	100690ba 	slli	r3,r2,2
   111ac:	00800074 	movhi	r2,1
   111b0:	10847004 	addi	r2,r2,4544
   111b4:	1885883a 	add	r2,r3,r2
   111b8:	10800017 	ldw	r2,0(r2)
   111bc:	1000683a 	jmp	r2
   111c0:	000111d8 	cmpnei	zero,zero,1095
   111c4:	00011240 	call	1124 <__reset-0xeedc>
   111c8:	00011240 	call	1124 <__reset-0xeedc>
   111cc:	00011240 	call	1124 <__reset-0xeedc>
   111d0:	00011240 	call	1124 <__reset-0xeedc>
   111d4:	00011240 	call	1124 <__reset-0xeedc>
	{
		case HW_UART_COM1:
			while(1)
			{
				Reg = IORD_ALTERA_AVALON_UART_STATUS( Hw_Uart_Ch[Ch].pBase );
   111d8:	e0fffe03 	ldbu	r3,-8(fp)
   111dc:	00800074 	movhi	r2,1
   111e0:	10969304 	addi	r2,r2,23116
   111e4:	1806913a 	slli	r3,r3,4
   111e8:	18c00304 	addi	r3,r3,12
   111ec:	10c5883a 	add	r2,r2,r3
   111f0:	10800017 	ldw	r2,0(r2)
   111f4:	10800204 	addi	r2,r2,8
   111f8:	10800037 	ldwio	r2,0(r2)
   111fc:	e0bffd15 	stw	r2,-12(fp)
				if( Reg & ALTERA_AVALON_UART_STATUS_TRDY_MSK )
   11200:	e0bffd17 	ldw	r2,-12(fp)
   11204:	1080100c 	andi	r2,r2,64
   11208:	10000c26 	beq	r2,zero,1123c <Hw_Uart_Putch+0xbc>
				{
					IOWR_ALTERA_AVALON_UART_TXDATA( Hw_Uart_Ch[Ch].pBase, Uart_PutData );
   1120c:	e0fffe03 	ldbu	r3,-8(fp)
   11210:	00800074 	movhi	r2,1
   11214:	10969304 	addi	r2,r2,23116
   11218:	1806913a 	slli	r3,r3,4
   1121c:	18c00304 	addi	r3,r3,12
   11220:	10c5883a 	add	r2,r2,r3
   11224:	10800017 	ldw	r2,0(r2)
   11228:	10800104 	addi	r2,r2,4
   1122c:	e0ffff07 	ldb	r3,-4(fp)
   11230:	10c00035 	stwio	r3,0(r2)
					break;
   11234:	0001883a 	nop
				}
			}
			break;
   11238:	00000206 	br	11244 <Hw_Uart_Putch+0xc4>
				if( Reg & ALTERA_AVALON_UART_STATUS_TRDY_MSK )
				{
					IOWR_ALTERA_AVALON_UART_TXDATA( Hw_Uart_Ch[Ch].pBase, Uart_PutData );
					break;
				}
			}
   1123c:	003fe606 	br	111d8 <_gp+0xffff3cd0>

		case HW_UART_COM5:
			break;		

		case HW_UART_VCOM:
			break;	
   11240:	0001883a 	nop
	}	
}
   11244:	e037883a 	mov	sp,fp
   11248:	df000017 	ldw	fp,0(sp)
   1124c:	dec00104 	addi	sp,sp,4
   11250:	f800283a 	ret

00011254 <Hw_Uart_PrintEx>:
     WORK
     ARG
     RET
---------------------------------------------------------------------------*/
void Hw_Uart_PrintEx( u8 Ch, char *UartPrintData )
{
   11254:	defffc04 	addi	sp,sp,-16
   11258:	dfc00315 	stw	ra,12(sp)
   1125c:	df000215 	stw	fp,8(sp)
   11260:	df000204 	addi	fp,sp,8
   11264:	2005883a 	mov	r2,r4
   11268:	e17fff15 	stw	r5,-4(fp)
   1126c:	e0bffe05 	stb	r2,-8(fp)
	while( *UartPrintData != '\0' )
   11270:	00000c06 	br	112a4 <Hw_Uart_PrintEx+0x50>
	{
		Hw_Uart_Putch( Ch, *UartPrintData );
   11274:	e0fffe03 	ldbu	r3,-8(fp)
   11278:	e0bfff17 	ldw	r2,-4(fp)
   1127c:	10800003 	ldbu	r2,0(r2)
   11280:	10803fcc 	andi	r2,r2,255
   11284:	1080201c 	xori	r2,r2,128
   11288:	10bfe004 	addi	r2,r2,-128
   1128c:	1809883a 	mov	r4,r3
   11290:	100b883a 	mov	r5,r2
   11294:	00111800 	call	11180 <Hw_Uart_Putch>
		UartPrintData++;
   11298:	e0bfff17 	ldw	r2,-4(fp)
   1129c:	10800044 	addi	r2,r2,1
   112a0:	e0bfff15 	stw	r2,-4(fp)
     ARG
     RET
---------------------------------------------------------------------------*/
void Hw_Uart_PrintEx( u8 Ch, char *UartPrintData )
{
	while( *UartPrintData != '\0' )
   112a4:	e0bfff17 	ldw	r2,-4(fp)
   112a8:	10800003 	ldbu	r2,0(r2)
   112ac:	10803fcc 	andi	r2,r2,255
   112b0:	1080201c 	xori	r2,r2,128
   112b4:	10bfe004 	addi	r2,r2,-128
   112b8:	103fee1e 	bne	r2,zero,11274 <_gp+0xffff3d6c>
	{
		Hw_Uart_Putch( Ch, *UartPrintData );
		UartPrintData++;
	}        
}
   112bc:	e037883a 	mov	sp,fp
   112c0:	dfc00117 	ldw	ra,4(sp)
   112c4:	df000017 	ldw	fp,0(sp)
   112c8:	dec00204 	addi	sp,sp,8
   112cc:	f800283a 	ret

000112d0 <Hw_Uart_Printf>:
     WORK
     ARG
     RET
---------------------------------------------------------------------------*/
void Hw_Uart_Printf( u8 Ch,  char *format, ... )
{
   112d0:	deffc704 	addi	sp,sp,-228
   112d4:	dfc03615 	stw	ra,216(sp)
   112d8:	df003515 	stw	fp,212(sp)
   112dc:	df003504 	addi	fp,sp,212
   112e0:	2005883a 	mov	r2,r4
   112e4:	e1800215 	stw	r6,8(fp)
   112e8:	e1c00315 	stw	r7,12(fp)
   112ec:	e17fff15 	stw	r5,-4(fp)
   112f0:	e0bffe05 	stb	r2,-8(fp)
	char Str[200];
	
	va_list ap;
	
	va_start( ap, format );
   112f4:	e0800204 	addi	r2,fp,8
   112f8:	e0bffd15 	stw	r2,-12(fp)

	//vsprintf( Str, format, ap );	

	Lb_vsprintf(Str, format, ap );
   112fc:	e0bffd17 	ldw	r2,-12(fp)
   11300:	e13fcb04 	addi	r4,fp,-212
   11304:	e17fff17 	ldw	r5,-4(fp)
   11308:	100d883a 	mov	r6,r2
   1130c:	00125040 	call	12504 <vsprintf>
	va_end(ap);
	
	
	
	
	Hw_Uart_PrintEx( Ch, Str );
   11310:	e0bffe03 	ldbu	r2,-8(fp)
   11314:	1009883a 	mov	r4,r2
   11318:	e17fcb04 	addi	r5,fp,-212
   1131c:	00112540 	call	11254 <Hw_Uart_PrintEx>
}
   11320:	e037883a 	mov	sp,fp
   11324:	dfc00117 	ldw	ra,4(sp)
   11328:	df000017 	ldw	fp,0(sp)
   1132c:	dec00404 	addi	sp,sp,16
   11330:	f800283a 	ret

00011334 <Hw_Uart_GetchNoWait>:
     WORK
     ARG
     RET
---------------------------------------------------------------------------*/
u8 Hw_Uart_GetchNoWait( u8 Ch, u8 *cReturn )
{
   11334:	defffc04 	addi	sp,sp,-16
   11338:	dfc00315 	stw	ra,12(sp)
   1133c:	df000215 	stw	fp,8(sp)
   11340:	df000204 	addi	fp,sp,8
   11344:	2005883a 	mov	r2,r4
   11348:	e17fff15 	stw	r5,-4(fp)
   1134c:	e0bffe05 	stb	r2,-8(fp)
	// 버퍼에 데이터 없으면 실패로 종료.
	if( HW_UART_Q_VAILD(Ch) == 0 )
   11350:	e0bffe03 	ldbu	r2,-8(fp)
   11354:	1009883a 	mov	r4,r2
   11358:	00114a40 	call	114a4 <HW_UART_Q_VAILD>
   1135c:	1000021e 	bne	r2,zero,11368 <Hw_Uart_GetchNoWait+0x34>
	{
		return FALSE;
   11360:	0005883a 	mov	r2,zero
   11364:	00000506 	br	1137c <Hw_Uart_GetchNoWait+0x48>
	}
		   
	Hw_Uart_Q_Pop( Ch, cReturn );
   11368:	e0bffe03 	ldbu	r2,-8(fp)
   1136c:	1009883a 	mov	r4,r2
   11370:	e17fff17 	ldw	r5,-4(fp)
   11374:	00116700 	call	11670 <Hw_Uart_Q_Pop>
	
	return TRUE;
   11378:	00800044 	movi	r2,1
}
   1137c:	e037883a 	mov	sp,fp
   11380:	dfc00117 	ldw	ra,4(sp)
   11384:	df000017 	ldw	fp,0(sp)
   11388:	dec00204 	addi	sp,sp,8
   1138c:	f800283a 	ret

00011390 <Hw_Uart_Q_Init>:
     WORK    : 
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void Hw_Uart_Q_Init( void )
{
   11390:	defffe04 	addi	sp,sp,-8
   11394:	df000115 	stw	fp,4(sp)
   11398:	df000104 	addi	fp,sp,4
	u8 i;

	for( i=0; i<HW_UART_Q_CH_MAX; i++ )
   1139c:	e03fff05 	stb	zero,-4(fp)
   113a0:	00001406 	br	113f4 <Hw_Uart_Q_Init+0x64>
	{
		Hw_Uart_Q_Start[i] = Hw_Uart_Q_End[i] = 0;
   113a4:	e13fff03 	ldbu	r4,-4(fp)
   113a8:	e0bfff03 	ldbu	r2,-4(fp)
   113ac:	00c00074 	movhi	r3,1
   113b0:	18d6e884 	addi	r3,r3,23458
   113b4:	108b883a 	add	r5,r2,r2
   113b8:	1947883a 	add	r3,r3,r5
   113bc:	1800000d 	sth	zero,0(r3)
   113c0:	00c00074 	movhi	r3,1
   113c4:	18d6e884 	addi	r3,r3,23458
   113c8:	1085883a 	add	r2,r2,r2
   113cc:	1885883a 	add	r2,r3,r2
   113d0:	10c0000b 	ldhu	r3,0(r2)
   113d4:	00800074 	movhi	r2,1
   113d8:	1096ec04 	addi	r2,r2,23472
   113dc:	2109883a 	add	r4,r4,r4
   113e0:	1105883a 	add	r2,r2,r4
   113e4:	10c0000d 	sth	r3,0(r2)
---------------------------------------------------------------------------*/
void Hw_Uart_Q_Init( void )
{
	u8 i;

	for( i=0; i<HW_UART_Q_CH_MAX; i++ )
   113e8:	e0bfff03 	ldbu	r2,-4(fp)
   113ec:	10800044 	addi	r2,r2,1
   113f0:	e0bfff05 	stb	r2,-4(fp)
   113f4:	e0bfff03 	ldbu	r2,-4(fp)
   113f8:	108001f0 	cmpltui	r2,r2,7
   113fc:	103fe91e 	bne	r2,zero,113a4 <_gp+0xffff3e9c>
	{
		Hw_Uart_Q_Start[i] = Hw_Uart_Q_End[i] = 0;
	}
}
   11400:	e037883a 	mov	sp,fp
   11404:	df000017 	ldw	fp,0(sp)
   11408:	dec00104 	addi	sp,sp,4
   1140c:	f800283a 	ret

00011410 <HW_UART_Q_SIZE>:
     WORK    :
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
u32 HW_UART_Q_SIZE( u8 Ch )
{
   11410:	defffe04 	addi	sp,sp,-8
   11414:	df000115 	stw	fp,4(sp)
   11418:	df000104 	addi	fp,sp,4
   1141c:	2005883a 	mov	r2,r4
   11420:	e0bfff05 	stb	r2,-4(fp)
	return (Hw_Uart_Q_Start[Ch] - Hw_Uart_Q_End[Ch] + HW_UART_Q_BUFFER_MAX) % HW_UART_Q_BUFFER_MAX;
   11424:	e0ffff03 	ldbu	r3,-4(fp)
   11428:	00800074 	movhi	r2,1
   1142c:	1096ec04 	addi	r2,r2,23472
   11430:	18c7883a 	add	r3,r3,r3
   11434:	10c5883a 	add	r2,r2,r3
   11438:	1080000b 	ldhu	r2,0(r2)
   1143c:	113fffcc 	andi	r4,r2,65535
   11440:	2120001c 	xori	r4,r4,32768
   11444:	21200004 	addi	r4,r4,-32768
   11448:	e0ffff03 	ldbu	r3,-4(fp)
   1144c:	00800074 	movhi	r2,1
   11450:	1096e884 	addi	r2,r2,23458
   11454:	18c7883a 	add	r3,r3,r3
   11458:	10c5883a 	add	r2,r2,r3
   1145c:	1080000b 	ldhu	r2,0(r2)
   11460:	10bfffcc 	andi	r2,r2,65535
   11464:	10a0001c 	xori	r2,r2,32768
   11468:	10a00004 	addi	r2,r2,-32768
   1146c:	2085c83a 	sub	r2,r4,r2
   11470:	10c00804 	addi	r3,r2,32
   11474:	00a00034 	movhi	r2,32768
   11478:	108007c4 	addi	r2,r2,31
   1147c:	1884703a 	and	r2,r3,r2
   11480:	1000040e 	bge	r2,zero,11494 <HW_UART_Q_SIZE+0x84>
   11484:	10bfffc4 	addi	r2,r2,-1
   11488:	00fff804 	movi	r3,-32
   1148c:	10c4b03a 	or	r2,r2,r3
   11490:	10800044 	addi	r2,r2,1
}
   11494:	e037883a 	mov	sp,fp
   11498:	df000017 	ldw	fp,0(sp)
   1149c:	dec00104 	addi	sp,sp,4
   114a0:	f800283a 	ret

000114a4 <HW_UART_Q_VAILD>:
     WORK    :
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
u32 HW_UART_Q_VAILD( u8 Ch )
{
   114a4:	defffd04 	addi	sp,sp,-12
   114a8:	dfc00215 	stw	ra,8(sp)
   114ac:	df000115 	stw	fp,4(sp)
   114b0:	df000104 	addi	fp,sp,4
   114b4:	2005883a 	mov	r2,r4
   114b8:	e0bfff05 	stb	r2,-4(fp)
	return HW_UART_Q_SIZE(Ch);
   114bc:	e0bfff03 	ldbu	r2,-4(fp)
   114c0:	1009883a 	mov	r4,r2
   114c4:	00114100 	call	11410 <HW_UART_Q_SIZE>
}
   114c8:	e037883a 	mov	sp,fp
   114cc:	dfc00117 	ldw	ra,4(sp)
   114d0:	df000017 	ldw	fp,0(sp)
   114d4:	dec00204 	addi	sp,sp,8
   114d8:	f800283a 	ret

000114dc <Hw_Uart_Q_PushReady>:
     WORK    :
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
u32 Hw_Uart_Q_PushReady( u8 Ch )
{
   114dc:	defffe04 	addi	sp,sp,-8
   114e0:	df000115 	stw	fp,4(sp)
   114e4:	df000104 	addi	fp,sp,4
   114e8:	2005883a 	mov	r2,r4
   114ec:	e0bfff05 	stb	r2,-4(fp)
	if( Hw_Uart_Q_Size[Ch] < HW_UART_Q_BUFFER_MAX )	return TRUE;
   114f0:	e0ffff03 	ldbu	r3,-4(fp)
   114f4:	00800074 	movhi	r2,1
   114f8:	1096e504 	addi	r2,r2,23444
   114fc:	18c7883a 	add	r3,r3,r3
   11500:	10c5883a 	add	r2,r2,r3
   11504:	1080000b 	ldhu	r2,0(r2)
   11508:	10bfffcc 	andi	r2,r2,65535
   1150c:	10a0001c 	xori	r2,r2,32768
   11510:	10a00004 	addi	r2,r2,-32768
   11514:	10800808 	cmpgei	r2,r2,32
   11518:	1000021e 	bne	r2,zero,11524 <Hw_Uart_Q_PushReady+0x48>
   1151c:	00800044 	movi	r2,1
   11520:	00000106 	br	11528 <Hw_Uart_Q_PushReady+0x4c>
	else                                  			return FALSE;
   11524:	0005883a 	mov	r2,zero
}
   11528:	e037883a 	mov	sp,fp
   1152c:	df000017 	ldw	fp,0(sp)
   11530:	dec00104 	addi	sp,sp,4
   11534:	f800283a 	ret

00011538 <Hw_Uart_Q_Push>:
     WORK    : 
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
u8 Hw_Uart_Q_Push( u8 Ch, u8  *PushData )
{
   11538:	defff904 	addi	sp,sp,-28
   1153c:	dfc00615 	stw	ra,24(sp)
   11540:	df000515 	stw	fp,20(sp)
   11544:	dc800415 	stw	r18,16(sp)
   11548:	dc400315 	stw	r17,12(sp)
   1154c:	dc000215 	stw	r16,8(sp)
   11550:	df000504 	addi	fp,sp,20
   11554:	2005883a 	mov	r2,r4
   11558:	e17ffc15 	stw	r5,-16(fp)
   1155c:	e0bffb05 	stb	r2,-20(fp)

	if (HW_UART_Q_SIZE(Ch) == (HW_UART_Q_BUFFER_MAX-1)) return FALSE;
   11560:	e0bffb03 	ldbu	r2,-20(fp)
   11564:	1009883a 	mov	r4,r2
   11568:	00114100 	call	11410 <HW_UART_Q_SIZE>
   1156c:	108007d8 	cmpnei	r2,r2,31
   11570:	1000021e 	bne	r2,zero,1157c <Hw_Uart_Q_Push+0x44>
   11574:	0005883a 	mov	r2,zero
   11578:	00003506 	br	11650 <Hw_Uart_Q_Push+0x118>

	Hw_Uart_Q_Buffer[Ch][Hw_Uart_Q_Start[Ch]++]  = *PushData;
   1157c:	e17ffb03 	ldbu	r5,-20(fp)
   11580:	e0bffb03 	ldbu	r2,-20(fp)
   11584:	00c00074 	movhi	r3,1
   11588:	18d6ec04 	addi	r3,r3,23472
   1158c:	1089883a 	add	r4,r2,r2
   11590:	1907883a 	add	r3,r3,r4
   11594:	1900000b 	ldhu	r4,0(r3)
   11598:	2007883a 	mov	r3,r4
   1159c:	18c00044 	addi	r3,r3,1
   115a0:	180d883a 	mov	r6,r3
   115a4:	00c00074 	movhi	r3,1
   115a8:	18d6ec04 	addi	r3,r3,23472
   115ac:	1085883a 	add	r2,r2,r2
   115b0:	1885883a 	add	r2,r3,r2
   115b4:	1180000d 	sth	r6,0(r2)
   115b8:	24bfffcc 	andi	r18,r4,65535
   115bc:	94a0001c 	xori	r18,r18,32768
   115c0:	94a00004 	addi	r18,r18,-32768
   115c4:	e0bffc17 	ldw	r2,-16(fp)
   115c8:	14400003 	ldbu	r17,0(r2)
   115cc:	04000074 	movhi	r16,1
   115d0:	8416ab04 	addi	r16,r16,23212
   115d4:	2809883a 	mov	r4,r5
   115d8:	01400844 	movi	r5,33
   115dc:	0011d4c0 	call	11d4c <__mulsi3>
   115e0:	1485883a 	add	r2,r2,r18
   115e4:	8085883a 	add	r2,r16,r2
   115e8:	14400005 	stb	r17,0(r2)
	Hw_Uart_Q_Start[Ch] 						%= HW_UART_Q_BUFFER_MAX;
   115ec:	e0fffb03 	ldbu	r3,-20(fp)
   115f0:	e13ffb03 	ldbu	r4,-20(fp)
   115f4:	00800074 	movhi	r2,1
   115f8:	1096ec04 	addi	r2,r2,23472
   115fc:	2109883a 	add	r4,r4,r4
   11600:	1105883a 	add	r2,r2,r4
   11604:	1080000b 	ldhu	r2,0(r2)
   11608:	113fffcc 	andi	r4,r2,65535
   1160c:	2120001c 	xori	r4,r4,32768
   11610:	21200004 	addi	r4,r4,-32768
   11614:	00a00034 	movhi	r2,32768
   11618:	108007c4 	addi	r2,r2,31
   1161c:	2084703a 	and	r2,r4,r2
   11620:	1000040e 	bge	r2,zero,11634 <Hw_Uart_Q_Push+0xfc>
   11624:	10bfffc4 	addi	r2,r2,-1
   11628:	013ff804 	movi	r4,-32
   1162c:	1104b03a 	or	r2,r2,r4
   11630:	10800044 	addi	r2,r2,1
   11634:	1009883a 	mov	r4,r2
   11638:	00800074 	movhi	r2,1
   1163c:	1096ec04 	addi	r2,r2,23472
   11640:	18c7883a 	add	r3,r3,r3
   11644:	10c5883a 	add	r2,r2,r3
   11648:	1100000d 	sth	r4,0(r2)

	return TRUE;
   1164c:	00800044 	movi	r2,1
}
   11650:	e6fffd04 	addi	sp,fp,-12
   11654:	dfc00417 	ldw	ra,16(sp)
   11658:	df000317 	ldw	fp,12(sp)
   1165c:	dc800217 	ldw	r18,8(sp)
   11660:	dc400117 	ldw	r17,4(sp)
   11664:	dc000017 	ldw	r16,0(sp)
   11668:	dec00504 	addi	sp,sp,20
   1166c:	f800283a 	ret

00011670 <Hw_Uart_Q_Pop>:
     WORK    :
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
u8 Hw_Uart_Q_Pop( u8 Ch, u8 *pData )
{
   11670:	defffa04 	addi	sp,sp,-24
   11674:	dfc00515 	stw	ra,20(sp)
   11678:	df000415 	stw	fp,16(sp)
   1167c:	dc400315 	stw	r17,12(sp)
   11680:	dc000215 	stw	r16,8(sp)
   11684:	df000404 	addi	fp,sp,16
   11688:	2005883a 	mov	r2,r4
   1168c:	e17ffd15 	stw	r5,-12(fp)
   11690:	e0bffc05 	stb	r2,-16(fp)
	if (HW_UART_Q_SIZE(Ch) == 0) return FALSE;
   11694:	e0bffc03 	ldbu	r2,-16(fp)
   11698:	1009883a 	mov	r4,r2
   1169c:	00114100 	call	11410 <HW_UART_Q_SIZE>
   116a0:	1000021e 	bne	r2,zero,116ac <Hw_Uart_Q_Pop+0x3c>
   116a4:	0005883a 	mov	r2,zero
   116a8:	00003506 	br	11780 <Hw_Uart_Q_Pop+0x110>

	*pData = Hw_Uart_Q_Buffer[Ch][Hw_Uart_Q_End[Ch]++];
   116ac:	e17ffc03 	ldbu	r5,-16(fp)
   116b0:	e0bffc03 	ldbu	r2,-16(fp)
   116b4:	00c00074 	movhi	r3,1
   116b8:	18d6e884 	addi	r3,r3,23458
   116bc:	1089883a 	add	r4,r2,r2
   116c0:	1907883a 	add	r3,r3,r4
   116c4:	1900000b 	ldhu	r4,0(r3)
   116c8:	2007883a 	mov	r3,r4
   116cc:	18c00044 	addi	r3,r3,1
   116d0:	180d883a 	mov	r6,r3
   116d4:	00c00074 	movhi	r3,1
   116d8:	18d6e884 	addi	r3,r3,23458
   116dc:	1085883a 	add	r2,r2,r2
   116e0:	1885883a 	add	r2,r3,r2
   116e4:	1180000d 	sth	r6,0(r2)
   116e8:	247fffcc 	andi	r17,r4,65535
   116ec:	8c60001c 	xori	r17,r17,32768
   116f0:	8c600004 	addi	r17,r17,-32768
   116f4:	04000074 	movhi	r16,1
   116f8:	8416ab04 	addi	r16,r16,23212
   116fc:	2809883a 	mov	r4,r5
   11700:	01400844 	movi	r5,33
   11704:	0011d4c0 	call	11d4c <__mulsi3>
   11708:	1445883a 	add	r2,r2,r17
   1170c:	8085883a 	add	r2,r16,r2
   11710:	10c00003 	ldbu	r3,0(r2)
   11714:	e0bffd17 	ldw	r2,-12(fp)
   11718:	10c00005 	stb	r3,0(r2)

	Hw_Uart_Q_End[Ch] %= HW_UART_Q_BUFFER_MAX;
   1171c:	e0fffc03 	ldbu	r3,-16(fp)
   11720:	e13ffc03 	ldbu	r4,-16(fp)
   11724:	00800074 	movhi	r2,1
   11728:	1096e884 	addi	r2,r2,23458
   1172c:	2109883a 	add	r4,r4,r4
   11730:	1105883a 	add	r2,r2,r4
   11734:	1080000b 	ldhu	r2,0(r2)
   11738:	113fffcc 	andi	r4,r2,65535
   1173c:	2120001c 	xori	r4,r4,32768
   11740:	21200004 	addi	r4,r4,-32768
   11744:	00a00034 	movhi	r2,32768
   11748:	108007c4 	addi	r2,r2,31
   1174c:	2084703a 	and	r2,r4,r2
   11750:	1000040e 	bge	r2,zero,11764 <Hw_Uart_Q_Pop+0xf4>
   11754:	10bfffc4 	addi	r2,r2,-1
   11758:	013ff804 	movi	r4,-32
   1175c:	1104b03a 	or	r2,r2,r4
   11760:	10800044 	addi	r2,r2,1
   11764:	1009883a 	mov	r4,r2
   11768:	00800074 	movhi	r2,1
   1176c:	1096e884 	addi	r2,r2,23458
   11770:	18c7883a 	add	r3,r3,r3
   11774:	10c5883a 	add	r2,r2,r3
   11778:	1100000d 	sth	r4,0(r2)

    return TRUE;
   1177c:	00800044 	movi	r2,1
}
   11780:	e6fffe04 	addi	sp,fp,-8
   11784:	dfc00317 	ldw	ra,12(sp)
   11788:	df000217 	ldw	fp,8(sp)
   1178c:	dc400117 	ldw	r17,4(sp)
   11790:	dc000017 	ldw	r16,0(sp)
   11794:	dec00404 	addi	sp,sp,16
   11798:	f800283a 	ret

0001179c <Hw_Led_Init>:
     WORK    : 
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void Hw_Led_Init( void )
{
   1179c:	defffe04 	addi	sp,sp,-8
   117a0:	dfc00115 	stw	ra,4(sp)
   117a4:	df000015 	stw	fp,0(sp)
   117a8:	d839883a 	mov	fp,sp

	//-- 방향 출력으로 설정
	//


	Hw_Led_Off(0);
   117ac:	0009883a 	mov	r4,zero
   117b0:	00118300 	call	11830 <Hw_Led_Off>
	Hw_Led_Off(1);	
   117b4:	01000044 	movi	r4,1
   117b8:	00118300 	call	11830 <Hw_Led_Off>
}
   117bc:	e037883a 	mov	sp,fp
   117c0:	dfc00117 	ldw	ra,4(sp)
   117c4:	df000017 	ldw	fp,0(sp)
   117c8:	dec00204 	addi	sp,sp,8
   117cc:	f800283a 	ret

000117d0 <Hw_Led_On>:
     WORK    :
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void Hw_Led_On( u8 Ch )
{	
   117d0:	defffd04 	addi	sp,sp,-12
   117d4:	df000215 	stw	fp,8(sp)
   117d8:	df000204 	addi	fp,sp,8
   117dc:	2005883a 	mov	r2,r4
   117e0:	e0bfff05 	stb	r2,-4(fp)
	u32 Data;


	Data = IORD_ALTERA_AVALON_PIO_DATA(LED_ADDR_BASE);
   117e4:	008000b4 	movhi	r2,2
   117e8:	10843404 	addi	r2,r2,4304
   117ec:	10800037 	ldwio	r2,0(r2)
   117f0:	e0bffe15 	stw	r2,-8(fp)
	SET_BIT(Data, Ch);
   117f4:	e0bfff03 	ldbu	r2,-4(fp)
   117f8:	00c00044 	movi	r3,1
   117fc:	1884983a 	sll	r2,r3,r2
   11800:	1007883a 	mov	r3,r2
   11804:	e0bffe17 	ldw	r2,-8(fp)
   11808:	10c4b03a 	or	r2,r2,r3
   1180c:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALTERA_AVALON_PIO_DATA(LED_ADDR_BASE, Data);
   11810:	e0fffe17 	ldw	r3,-8(fp)
   11814:	008000b4 	movhi	r2,2
   11818:	10843404 	addi	r2,r2,4304
   1181c:	10c00035 	stwio	r3,0(r2)
}
   11820:	e037883a 	mov	sp,fp
   11824:	df000017 	ldw	fp,0(sp)
   11828:	dec00104 	addi	sp,sp,4
   1182c:	f800283a 	ret

00011830 <Hw_Led_Off>:
     WORK    :
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void Hw_Led_Off( u8 Ch )
{
   11830:	defffd04 	addi	sp,sp,-12
   11834:	df000215 	stw	fp,8(sp)
   11838:	df000204 	addi	fp,sp,8
   1183c:	2005883a 	mov	r2,r4
   11840:	e0bfff05 	stb	r2,-4(fp)
	u32 Data;

	Data = IORD_ALTERA_AVALON_PIO_DATA(LED_ADDR_BASE);
   11844:	008000b4 	movhi	r2,2
   11848:	10843404 	addi	r2,r2,4304
   1184c:	10800037 	ldwio	r2,0(r2)
   11850:	e0bffe15 	stw	r2,-8(fp)
	CLR_BIT(Data, Ch);
   11854:	e0bfff03 	ldbu	r2,-4(fp)
   11858:	00c00044 	movi	r3,1
   1185c:	1884983a 	sll	r2,r3,r2
   11860:	0084303a 	nor	r2,zero,r2
   11864:	1007883a 	mov	r3,r2
   11868:	e0bffe17 	ldw	r2,-8(fp)
   1186c:	10c4703a 	and	r2,r2,r3
   11870:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALTERA_AVALON_PIO_DATA(LED_ADDR_BASE, Data);
   11874:	e0fffe17 	ldw	r3,-8(fp)
   11878:	008000b4 	movhi	r2,2
   1187c:	10843404 	addi	r2,r2,4304
   11880:	10c00035 	stwio	r3,0(r2)
}
   11884:	e037883a 	mov	sp,fp
   11888:	df000017 	ldw	fp,0(sp)
   1188c:	dec00104 	addi	sp,sp,4
   11890:	f800283a 	ret

00011894 <Hw_Led_Toggle>:
     WORK    :
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void Hw_Led_Toggle( u8 Ch )
{
   11894:	defffd04 	addi	sp,sp,-12
   11898:	df000215 	stw	fp,8(sp)
   1189c:	df000204 	addi	fp,sp,8
   118a0:	2005883a 	mov	r2,r4
   118a4:	e0bfff05 	stb	r2,-4(fp)
	u32 Data;


	Data = IORD_ALTERA_AVALON_PIO_DATA(LED_ADDR_BASE);
   118a8:	008000b4 	movhi	r2,2
   118ac:	10843404 	addi	r2,r2,4304
   118b0:	10800037 	ldwio	r2,0(r2)
   118b4:	e0bffe15 	stw	r2,-8(fp)
	TGL_BIT(Data, Ch);
   118b8:	e0bfff03 	ldbu	r2,-4(fp)
   118bc:	00c00044 	movi	r3,1
   118c0:	1884983a 	sll	r2,r3,r2
   118c4:	1007883a 	mov	r3,r2
   118c8:	e0bffe17 	ldw	r2,-8(fp)
   118cc:	10c4f03a 	xor	r2,r2,r3
   118d0:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALTERA_AVALON_PIO_DATA(LED_ADDR_BASE, Data);
   118d4:	e0fffe17 	ldw	r3,-8(fp)
   118d8:	008000b4 	movhi	r2,2
   118dc:	10843404 	addi	r2,r2,4304
   118e0:	10c00035 	stwio	r3,0(r2)
}
   118e4:	e037883a 	mov	sp,fp
   118e8:	df000017 	ldw	fp,0(sp)
   118ec:	dec00104 	addi	sp,sp,4
   118f0:	f800283a 	ret

000118f4 <Hw_Led_Wait>:
     WORK    : 
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void Hw_Led_Wait( u32 delay )
{
   118f4:	defffd04 	addi	sp,sp,-12
   118f8:	df000215 	stw	fp,8(sp)
   118fc:	df000204 	addi	fp,sp,8
   11900:	e13fff15 	stw	r4,-4(fp)
    volatile u32 i;
    for ( i = 0 ; i < delay ; i++ ){ };
   11904:	e03ffe15 	stw	zero,-8(fp)
   11908:	00000306 	br	11918 <Hw_Led_Wait+0x24>
   1190c:	e0bffe17 	ldw	r2,-8(fp)
   11910:	10800044 	addi	r2,r2,1
   11914:	e0bffe15 	stw	r2,-8(fp)
   11918:	e0fffe17 	ldw	r3,-8(fp)
   1191c:	e0bfff17 	ldw	r2,-4(fp)
   11920:	18bffa36 	bltu	r3,r2,1190c <_gp+0xffff4404>
}
   11924:	e037883a 	mov	sp,fp
   11928:	df000017 	ldw	fp,0(sp)
   1192c:	dec00104 	addi	sp,sp,4
   11930:	f800283a 	ret

00011934 <Hw_Init>:
     WORK    : 
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void Hw_Init( void )
{
   11934:	defffe04 	addi	sp,sp,-8
   11938:	dfc00115 	stw	ra,4(sp)
   1193c:	df000015 	stw	fp,0(sp)
   11940:	d839883a 	mov	fp,sp
	Hw_ISR_Init();
   11944:	00108140 	call	10814 <Hw_ISR_Init>
	Hw_Led_Init();
   11948:	001179c0 	call	1179c <Hw_Led_Init>
	Hw_Uart_Init();
   1194c:	0010e980 	call	10e98 <Hw_Uart_Init>

	Enable_ISR();
}
   11950:	e037883a 	mov	sp,fp
   11954:	dfc00117 	ldw	ra,4(sp)
   11958:	df000017 	ldw	fp,0(sp)
   1195c:	dec00204 	addi	sp,sp,8
   11960:	f800283a 	ret

00011964 <Hw_Wait>:
     WORK    : 
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void Hw_Wait( u32 delay )
{
   11964:	defffd04 	addi	sp,sp,-12
   11968:	df000215 	stw	fp,8(sp)
   1196c:	df000204 	addi	fp,sp,8
   11970:	e13fff15 	stw	r4,-4(fp)
    volatile u32 i;
    for ( i = 0 ; i < delay ; i++ ){ };
   11974:	e03ffe15 	stw	zero,-8(fp)
   11978:	00000306 	br	11988 <Hw_Wait+0x24>
   1197c:	e0bffe17 	ldw	r2,-8(fp)
   11980:	10800044 	addi	r2,r2,1
   11984:	e0bffe15 	stw	r2,-8(fp)
   11988:	e0fffe17 	ldw	r3,-8(fp)
   1198c:	e0bfff17 	ldw	r2,-4(fp)
   11990:	18bffa36 	bltu	r3,r2,1197c <_gp+0xffff4474>
}
   11994:	e037883a 	mov	sp,fp
   11998:	df000017 	ldw	fp,0(sp)
   1199c:	dec00104 	addi	sp,sp,4
   119a0:	f800283a 	ret

000119a4 <Hw_Wait_Usec>:
     WORK    : 
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void Hw_Wait_Usec( u32 usec )
{
   119a4:	defffd04 	addi	sp,sp,-12
   119a8:	dfc00215 	stw	ra,8(sp)
   119ac:	df000115 	stw	fp,4(sp)
   119b0:	df000104 	addi	fp,sp,4
   119b4:	e13fff15 	stw	r4,-4(fp)
    Hw_Wait( usec * 83 );
   119b8:	e13fff17 	ldw	r4,-4(fp)
   119bc:	014014c4 	movi	r5,83
   119c0:	0011d4c0 	call	11d4c <__mulsi3>
   119c4:	1009883a 	mov	r4,r2
   119c8:	00119640 	call	11964 <Hw_Wait>
}
   119cc:	e037883a 	mov	sp,fp
   119d0:	dfc00117 	ldw	ra,4(sp)
   119d4:	df000017 	ldw	fp,0(sp)
   119d8:	dec00204 	addi	sp,sp,8
   119dc:	f800283a 	ret

000119e0 <millis>:
     WORK    :
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
u32 millis( void )
{
   119e0:	defffe04 	addi	sp,sp,-8
   119e4:	dfc00115 	stw	ra,4(sp)
   119e8:	df000015 	stw	fp,0(sp)
   119ec:	d839883a 	mov	fp,sp
	return alt_timestamp()/1000;
   119f0:	00137580 	call	13758 <alt_timestamp>
   119f4:	1009883a 	mov	r4,r2
   119f8:	0140fa04 	movi	r5,1000
   119fc:	0011d3c0 	call	11d3c <__udivsi3>
}
   11a00:	e037883a 	mov	sp,fp
   11a04:	dfc00117 	ldw	ra,4(sp)
   11a08:	df000017 	ldw	fp,0(sp)
   11a0c:	dec00204 	addi	sp,sp,8
   11a10:	f800283a 	ret

00011a14 <micros>:
     WORK    :
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
u32 micros( void )
{
   11a14:	defffe04 	addi	sp,sp,-8
   11a18:	dfc00115 	stw	ra,4(sp)
   11a1c:	df000015 	stw	fp,0(sp)
   11a20:	d839883a 	mov	fp,sp
	return alt_timestamp();
   11a24:	00137580 	call	13758 <alt_timestamp>
}
   11a28:	e037883a 	mov	sp,fp
   11a2c:	dfc00117 	ldw	ra,4(sp)
   11a30:	df000017 	ldw	fp,0(sp)
   11a34:	dec00204 	addi	sp,sp,8
   11a38:	f800283a 	ret

00011a3c <delay>:




void delay(volatile unsigned int timeCount)
{
   11a3c:	defffe04 	addi	sp,sp,-8
   11a40:	df000115 	stw	fp,4(sp)
   11a44:	df000104 	addi	fp,sp,4
   11a48:	e13fff15 	stw	r4,-4(fp)
    while(timeCount --);
   11a4c:	0001883a 	nop
   11a50:	e0bfff17 	ldw	r2,-4(fp)
   11a54:	10ffffc4 	addi	r3,r2,-1
   11a58:	e0ffff15 	stw	r3,-4(fp)
   11a5c:	103ffc1e 	bne	r2,zero,11a50 <_gp+0xffff4548>
}
   11a60:	e037883a 	mov	sp,fp
   11a64:	df000017 	ldw	fp,0(sp)
   11a68:	dec00104 	addi	sp,sp,4
   11a6c:	f800283a 	ret

00011a70 <delay_second>:

void delay_second(void)
{
   11a70:	defffe04 	addi	sp,sp,-8
   11a74:	dfc00115 	stw	ra,4(sp)
   11a78:	df000015 	stw	fp,0(sp)
   11a7c:	d839883a 	mov	fp,sp
    delay(806596);
   11a80:	01000334 	movhi	r4,12
   11a84:	2113b104 	addi	r4,r4,20164
   11a88:	0011a3c0 	call	11a3c <delay>
}
   11a8c:	e037883a 	mov	sp,fp
   11a90:	dfc00117 	ldw	ra,4(sp)
   11a94:	df000017 	ldw	fp,0(sp)
   11a98:	dec00204 	addi	sp,sp,8
   11a9c:	f800283a 	ret

00011aa0 <Uart1_ISR>:




void Uart1_ISR(char Ch)
{
   11aa0:	defffd04 	addi	sp,sp,-12
   11aa4:	dfc00215 	stw	ra,8(sp)
   11aa8:	df000115 	stw	fp,4(sp)
   11aac:	df000104 	addi	fp,sp,4
   11ab0:	2005883a 	mov	r2,r4
   11ab4:	e0bfff05 	stb	r2,-4(fp)
	Lb_printf("Received : %c\n", Ch);
   11ab8:	e0bfff07 	ldb	r2,-4(fp)
   11abc:	01000074 	movhi	r4,1
   11ac0:	21144204 	addi	r4,r4,20744
   11ac4:	100b883a 	mov	r5,r2
   11ac8:	0011db00 	call	11db0 <printf>
	Hw_Led_Toggle(7);
   11acc:	010001c4 	movi	r4,7
   11ad0:	00118940 	call	11894 <Hw_Led_Toggle>
}
   11ad4:	e037883a 	mov	sp,fp
   11ad8:	dfc00117 	ldw	ra,4(sp)
   11adc:	df000017 	ldw	fp,0(sp)
   11ae0:	dec00204 	addi	sp,sp,8
   11ae4:	f800283a 	ret

00011ae8 <main>:
     WORK    :
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
int main(void)
{
   11ae8:	defff404 	addi	sp,sp,-48
   11aec:	dfc00b15 	stw	ra,44(sp)
   11af0:	df000a15 	stw	fp,40(sp)
   11af4:	dcc00915 	stw	r19,36(sp)
   11af8:	dc800815 	stw	r18,32(sp)
   11afc:	dc400715 	stw	r17,28(sp)
   11b00:	dc000615 	stw	r16,24(sp)
   11b04:	df000a04 	addi	fp,sp,40
	vu32 Delay;
	u32 i;
	u32 tTimer[2];

	Main_Init();
   11b08:	0011bf40 	call	11bf4 <Main_Init>


	Lb_printf( "Start\n" );
   11b0c:	01000074 	movhi	r4,1
   11b10:	21144604 	addi	r4,r4,20760
   11b14:	0011e7c0 	call	11e7c <puts>

	i = 0;
   11b18:	e03ff815 	stw	zero,-32(fp)

	while (1)
	{
		if( (millis()-tTimer[0]) >= 500 )
   11b1c:	00119e00 	call	119e0 <millis>
   11b20:	1007883a 	mov	r3,r2
   11b24:	e0bffa17 	ldw	r2,-24(fp)
   11b28:	1885c83a 	sub	r2,r3,r2
   11b2c:	10807d30 	cmpltui	r2,r2,500
   11b30:	1000041e 	bne	r2,zero,11b44 <main+0x5c>
		{
			tTimer[0] = millis();
   11b34:	00119e00 	call	119e0 <millis>
   11b38:	e0bffa15 	stw	r2,-24(fp)
			Hw_Led_Toggle(0);
   11b3c:	0009883a 	mov	r4,zero
   11b40:	00118940 	call	11894 <Hw_Led_Toggle>
		}

		if( (millis()-tTimer[1]) >= 500 )
   11b44:	00119e00 	call	119e0 <millis>
   11b48:	1007883a 	mov	r3,r2
   11b4c:	e0bffb17 	ldw	r2,-20(fp)
   11b50:	1885c83a 	sub	r2,r3,r2
   11b54:	10807d30 	cmpltui	r2,r2,500
   11b58:	1000021e 	bne	r2,zero,11b64 <main+0x7c>
		{
			tTimer[1] = millis();
   11b5c:	00119e00 	call	119e0 <millis>
   11b60:	e0bffb15 	stw	r2,-20(fp)
		}


		if( MSP_GetReceived() == TRUE )
   11b64:	001032c0 	call	1032c <MSP_GetReceived>
   11b68:	10803fcc 	andi	r2,r2,255
   11b6c:	10800058 	cmpnei	r2,r2,1
   11b70:	10001f1e 	bne	r2,zero,11bf0 <main+0x108>
		{
			Lb_printf( "MSP Received : %d, R:%d, P:%d, Y:%d, T:%d\n",
					MSP_Get_CmdPtr()->Cmd,
   11b74:	00105c80 	call	105c8 <MSP_Get_CmdPtr>
   11b78:	10800003 	ldbu	r2,0(r2)
		}


		if( MSP_GetReceived() == TRUE )
		{
			Lb_printf( "MSP Received : %d, R:%d, P:%d, Y:%d, T:%d\n",
   11b7c:	14c03fcc 	andi	r19,r2,255
					MSP_Get_CmdPtr()->Cmd,
					MSP_Get_CmdRcPtr()->Roll,
   11b80:	00106100 	call	10610 <MSP_Get_CmdRcPtr>
   11b84:	1080000b 	ldhu	r2,0(r2)
		}


		if( MSP_GetReceived() == TRUE )
		{
			Lb_printf( "MSP Received : %d, R:%d, P:%d, Y:%d, T:%d\n",
   11b88:	14bfffcc 	andi	r18,r2,65535
   11b8c:	94a0001c 	xori	r18,r18,32768
   11b90:	94a00004 	addi	r18,r18,-32768
					MSP_Get_CmdPtr()->Cmd,
					MSP_Get_CmdRcPtr()->Roll,
					MSP_Get_CmdRcPtr()->Pitch,
   11b94:	00106100 	call	10610 <MSP_Get_CmdRcPtr>
   11b98:	1080008b 	ldhu	r2,2(r2)
		}


		if( MSP_GetReceived() == TRUE )
		{
			Lb_printf( "MSP Received : %d, R:%d, P:%d, Y:%d, T:%d\n",
   11b9c:	147fffcc 	andi	r17,r2,65535
   11ba0:	8c60001c 	xori	r17,r17,32768
   11ba4:	8c600004 	addi	r17,r17,-32768
					MSP_Get_CmdPtr()->Cmd,
					MSP_Get_CmdRcPtr()->Roll,
					MSP_Get_CmdRcPtr()->Pitch,
					MSP_Get_CmdRcPtr()->Yaw,
   11ba8:	00106100 	call	10610 <MSP_Get_CmdRcPtr>
   11bac:	1080010b 	ldhu	r2,4(r2)
		}


		if( MSP_GetReceived() == TRUE )
		{
			Lb_printf( "MSP Received : %d, R:%d, P:%d, Y:%d, T:%d\n",
   11bb0:	143fffcc 	andi	r16,r2,65535
   11bb4:	8420001c 	xori	r16,r16,32768
   11bb8:	84200004 	addi	r16,r16,-32768
					MSP_Get_CmdPtr()->Cmd,
					MSP_Get_CmdRcPtr()->Roll,
					MSP_Get_CmdRcPtr()->Pitch,
					MSP_Get_CmdRcPtr()->Yaw,
					MSP_Get_CmdRcPtr()->Throthle);
   11bbc:	00106100 	call	10610 <MSP_Get_CmdRcPtr>
   11bc0:	1080018b 	ldhu	r2,6(r2)
		}


		if( MSP_GetReceived() == TRUE )
		{
			Lb_printf( "MSP Received : %d, R:%d, P:%d, Y:%d, T:%d\n",
   11bc4:	10bfffcc 	andi	r2,r2,65535
   11bc8:	10a0001c 	xori	r2,r2,32768
   11bcc:	10a00004 	addi	r2,r2,-32768
   11bd0:	dc000015 	stw	r16,0(sp)
   11bd4:	d8800115 	stw	r2,4(sp)
   11bd8:	01000074 	movhi	r4,1
   11bdc:	21144804 	addi	r4,r4,20768
   11be0:	980b883a 	mov	r5,r19
   11be4:	900d883a 	mov	r6,r18
   11be8:	880f883a 	mov	r7,r17
   11bec:	0011db00 	call	11db0 <printf>
					MSP_Get_CmdRcPtr()->Roll,
					MSP_Get_CmdRcPtr()->Pitch,
					MSP_Get_CmdRcPtr()->Yaw,
					MSP_Get_CmdRcPtr()->Throthle);
		}
	}
   11bf0:	003fca06 	br	11b1c <_gp+0xffff4614>

00011bf4 <Main_Init>:
     WORK    :
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
void Main_Init( void )
{
   11bf4:	defffe04 	addi	sp,sp,-8
   11bf8:	dfc00115 	stw	ra,4(sp)
   11bfc:	df000015 	stw	fp,0(sp)
   11c00:	d839883a 	mov	fp,sp
	Hw_Init();
   11c04:	00119340 	call	11934 <Hw_Init>
	Ap_Init();
   11c08:	00102680 	call	10268 <Ap_Init>
}
   11c0c:	e037883a 	mov	sp,fp
   11c10:	dfc00117 	ldw	ra,4(sp)
   11c14:	df000017 	ldw	fp,0(sp)
   11c18:	dec00204 	addi	sp,sp,8
   11c1c:	f800283a 	ret

00011c20 <udivmodsi4>:
   11c20:	2900182e 	bgeu	r5,r4,11c84 <udivmodsi4+0x64>
   11c24:	28001716 	blt	r5,zero,11c84 <udivmodsi4+0x64>
   11c28:	00800804 	movi	r2,32
   11c2c:	00c00044 	movi	r3,1
   11c30:	00000206 	br	11c3c <udivmodsi4+0x1c>
   11c34:	10001126 	beq	r2,zero,11c7c <udivmodsi4+0x5c>
   11c38:	28000516 	blt	r5,zero,11c50 <udivmodsi4+0x30>
   11c3c:	294b883a 	add	r5,r5,r5
   11c40:	10bfffc4 	addi	r2,r2,-1
   11c44:	18c7883a 	add	r3,r3,r3
   11c48:	293ffa36 	bltu	r5,r4,11c34 <_gp+0xffff472c>
   11c4c:	18000b26 	beq	r3,zero,11c7c <udivmodsi4+0x5c>
   11c50:	0005883a 	mov	r2,zero
   11c54:	21400236 	bltu	r4,r5,11c60 <udivmodsi4+0x40>
   11c58:	2149c83a 	sub	r4,r4,r5
   11c5c:	10c4b03a 	or	r2,r2,r3
   11c60:	1806d07a 	srli	r3,r3,1
   11c64:	280ad07a 	srli	r5,r5,1
   11c68:	183ffa1e 	bne	r3,zero,11c54 <_gp+0xffff474c>
   11c6c:	3000011e 	bne	r6,zero,11c74 <udivmodsi4+0x54>
   11c70:	f800283a 	ret
   11c74:	2005883a 	mov	r2,r4
   11c78:	f800283a 	ret
   11c7c:	0005883a 	mov	r2,zero
   11c80:	003ffa06 	br	11c6c <_gp+0xffff4764>
   11c84:	00c00044 	movi	r3,1
   11c88:	003ff106 	br	11c50 <_gp+0xffff4748>

00011c8c <__divsi3>:
   11c8c:	defffe04 	addi	sp,sp,-8
   11c90:	dfc00115 	stw	ra,4(sp)
   11c94:	dc000015 	stw	r16,0(sp)
   11c98:	20000b16 	blt	r4,zero,11cc8 <__divsi3+0x3c>
   11c9c:	0021883a 	mov	r16,zero
   11ca0:	28000c16 	blt	r5,zero,11cd4 <__divsi3+0x48>
   11ca4:	000d883a 	mov	r6,zero
   11ca8:	0011c200 	call	11c20 <udivmodsi4>
   11cac:	0407c83a 	sub	r3,zero,r16
   11cb0:	1884f03a 	xor	r2,r3,r2
   11cb4:	1405883a 	add	r2,r2,r16
   11cb8:	dfc00117 	ldw	ra,4(sp)
   11cbc:	dc000017 	ldw	r16,0(sp)
   11cc0:	dec00204 	addi	sp,sp,8
   11cc4:	f800283a 	ret
   11cc8:	0109c83a 	sub	r4,zero,r4
   11ccc:	04000044 	movi	r16,1
   11cd0:	283ff40e 	bge	r5,zero,11ca4 <_gp+0xffff479c>
   11cd4:	014bc83a 	sub	r5,zero,r5
   11cd8:	8400005c 	xori	r16,r16,1
   11cdc:	003ff106 	br	11ca4 <_gp+0xffff479c>

00011ce0 <__modsi3>:
   11ce0:	defffd04 	addi	sp,sp,-12
   11ce4:	dfc00215 	stw	ra,8(sp)
   11ce8:	dc400115 	stw	r17,4(sp)
   11cec:	dc000015 	stw	r16,0(sp)
   11cf0:	20000c16 	blt	r4,zero,11d24 <__modsi3+0x44>
   11cf4:	0023883a 	mov	r17,zero
   11cf8:	0021883a 	mov	r16,zero
   11cfc:	28000d16 	blt	r5,zero,11d34 <__modsi3+0x54>
   11d00:	01800044 	movi	r6,1
   11d04:	0011c200 	call	11c20 <udivmodsi4>
   11d08:	1404f03a 	xor	r2,r2,r16
   11d0c:	8885883a 	add	r2,r17,r2
   11d10:	dfc00217 	ldw	ra,8(sp)
   11d14:	dc400117 	ldw	r17,4(sp)
   11d18:	dc000017 	ldw	r16,0(sp)
   11d1c:	dec00304 	addi	sp,sp,12
   11d20:	f800283a 	ret
   11d24:	0109c83a 	sub	r4,zero,r4
   11d28:	04400044 	movi	r17,1
   11d2c:	043fffc4 	movi	r16,-1
   11d30:	283ff30e 	bge	r5,zero,11d00 <_gp+0xffff47f8>
   11d34:	014bc83a 	sub	r5,zero,r5
   11d38:	003ff106 	br	11d00 <_gp+0xffff47f8>

00011d3c <__udivsi3>:
   11d3c:	000d883a 	mov	r6,zero
   11d40:	0011c201 	jmpi	11c20 <udivmodsi4>

00011d44 <__umodsi3>:
   11d44:	01800044 	movi	r6,1
   11d48:	0011c201 	jmpi	11c20 <udivmodsi4>

00011d4c <__mulsi3>:
   11d4c:	0005883a 	mov	r2,zero
   11d50:	20000726 	beq	r4,zero,11d70 <__mulsi3+0x24>
   11d54:	20c0004c 	andi	r3,r4,1
   11d58:	2008d07a 	srli	r4,r4,1
   11d5c:	18000126 	beq	r3,zero,11d64 <__mulsi3+0x18>
   11d60:	1145883a 	add	r2,r2,r5
   11d64:	294b883a 	add	r5,r5,r5
   11d68:	203ffa1e 	bne	r4,zero,11d54 <_gp+0xffff484c>
   11d6c:	f800283a 	ret
   11d70:	f800283a 	ret

00011d74 <_printf_r>:
   11d74:	defffd04 	addi	sp,sp,-12
   11d78:	dfc00015 	stw	ra,0(sp)
   11d7c:	d9800115 	stw	r6,4(sp)
   11d80:	d9c00215 	stw	r7,8(sp)
   11d84:	20c00217 	ldw	r3,8(r4)
   11d88:	280d883a 	mov	r6,r5
   11d8c:	01400074 	movhi	r5,1
   11d90:	29494a04 	addi	r5,r5,9512
   11d94:	19400115 	stw	r5,4(r3)
   11d98:	21400217 	ldw	r5,8(r4)
   11d9c:	d9c00104 	addi	r7,sp,4
   11da0:	0011f180 	call	11f18 <___vfprintf_internal_r>
   11da4:	dfc00017 	ldw	ra,0(sp)
   11da8:	dec00304 	addi	sp,sp,12
   11dac:	f800283a 	ret

00011db0 <printf>:
   11db0:	defffc04 	addi	sp,sp,-16
   11db4:	dfc00015 	stw	ra,0(sp)
   11db8:	d9400115 	stw	r5,4(sp)
   11dbc:	d9800215 	stw	r6,8(sp)
   11dc0:	d9c00315 	stw	r7,12(sp)
   11dc4:	00800074 	movhi	r2,1
   11dc8:	10954304 	addi	r2,r2,21772
   11dcc:	10800017 	ldw	r2,0(r2)
   11dd0:	200b883a 	mov	r5,r4
   11dd4:	01000074 	movhi	r4,1
   11dd8:	10c00217 	ldw	r3,8(r2)
   11ddc:	21094a04 	addi	r4,r4,9512
   11de0:	d9800104 	addi	r6,sp,4
   11de4:	19000115 	stw	r4,4(r3)
   11de8:	11000217 	ldw	r4,8(r2)
   11dec:	00124840 	call	12484 <__vfprintf_internal>
   11df0:	dfc00017 	ldw	ra,0(sp)
   11df4:	dec00404 	addi	sp,sp,16
   11df8:	f800283a 	ret

00011dfc <_puts_r>:
   11dfc:	defffd04 	addi	sp,sp,-12
   11e00:	dc000015 	stw	r16,0(sp)
   11e04:	2021883a 	mov	r16,r4
   11e08:	2809883a 	mov	r4,r5
   11e0c:	dfc00215 	stw	ra,8(sp)
   11e10:	dc400115 	stw	r17,4(sp)
   11e14:	2823883a 	mov	r17,r5
   11e18:	0011e900 	call	11e90 <strlen>
   11e1c:	81400217 	ldw	r5,8(r16)
   11e20:	00c00074 	movhi	r3,1
   11e24:	18c94a04 	addi	r3,r3,9512
   11e28:	28c00115 	stw	r3,4(r5)
   11e2c:	8009883a 	mov	r4,r16
   11e30:	880d883a 	mov	r6,r17
   11e34:	100f883a 	mov	r7,r2
   11e38:	00125280 	call	12528 <__sfvwrite_small_dev>
   11e3c:	00ffffc4 	movi	r3,-1
   11e40:	10c00926 	beq	r2,r3,11e68 <_puts_r+0x6c>
   11e44:	81400217 	ldw	r5,8(r16)
   11e48:	01800074 	movhi	r6,1
   11e4c:	8009883a 	mov	r4,r16
   11e50:	28800117 	ldw	r2,4(r5)
   11e54:	31945304 	addi	r6,r6,20812
   11e58:	01c00044 	movi	r7,1
   11e5c:	103ee83a 	callr	r2
   11e60:	10bfffe0 	cmpeqi	r2,r2,-1
   11e64:	0085c83a 	sub	r2,zero,r2
   11e68:	dfc00217 	ldw	ra,8(sp)
   11e6c:	dc400117 	ldw	r17,4(sp)
   11e70:	dc000017 	ldw	r16,0(sp)
   11e74:	dec00304 	addi	sp,sp,12
   11e78:	f800283a 	ret

00011e7c <puts>:
   11e7c:	00800074 	movhi	r2,1
   11e80:	10954304 	addi	r2,r2,21772
   11e84:	200b883a 	mov	r5,r4
   11e88:	11000017 	ldw	r4,0(r2)
   11e8c:	0011dfc1 	jmpi	11dfc <_puts_r>

00011e90 <strlen>:
   11e90:	2005883a 	mov	r2,r4
   11e94:	10c00007 	ldb	r3,0(r2)
   11e98:	18000226 	beq	r3,zero,11ea4 <strlen+0x14>
   11e9c:	10800044 	addi	r2,r2,1
   11ea0:	003ffc06 	br	11e94 <_gp+0xffff498c>
   11ea4:	1105c83a 	sub	r2,r2,r4
   11ea8:	f800283a 	ret

00011eac <print_repeat>:
   11eac:	defffb04 	addi	sp,sp,-20
   11eb0:	dc800315 	stw	r18,12(sp)
   11eb4:	dc400215 	stw	r17,8(sp)
   11eb8:	dc000115 	stw	r16,4(sp)
   11ebc:	dfc00415 	stw	ra,16(sp)
   11ec0:	2025883a 	mov	r18,r4
   11ec4:	2823883a 	mov	r17,r5
   11ec8:	d9800005 	stb	r6,0(sp)
   11ecc:	3821883a 	mov	r16,r7
   11ed0:	04000a0e 	bge	zero,r16,11efc <print_repeat+0x50>
   11ed4:	88800117 	ldw	r2,4(r17)
   11ed8:	9009883a 	mov	r4,r18
   11edc:	880b883a 	mov	r5,r17
   11ee0:	d80d883a 	mov	r6,sp
   11ee4:	01c00044 	movi	r7,1
   11ee8:	103ee83a 	callr	r2
   11eec:	843fffc4 	addi	r16,r16,-1
   11ef0:	103ff726 	beq	r2,zero,11ed0 <_gp+0xffff49c8>
   11ef4:	00bfffc4 	movi	r2,-1
   11ef8:	00000106 	br	11f00 <print_repeat+0x54>
   11efc:	0005883a 	mov	r2,zero
   11f00:	dfc00417 	ldw	ra,16(sp)
   11f04:	dc800317 	ldw	r18,12(sp)
   11f08:	dc400217 	ldw	r17,8(sp)
   11f0c:	dc000117 	ldw	r16,4(sp)
   11f10:	dec00504 	addi	sp,sp,20
   11f14:	f800283a 	ret

00011f18 <___vfprintf_internal_r>:
   11f18:	deffe304 	addi	sp,sp,-116
   11f1c:	d8c00804 	addi	r3,sp,32
   11f20:	df001b15 	stw	fp,108(sp)
   11f24:	ddc01a15 	stw	r23,104(sp)
   11f28:	dd801915 	stw	r22,100(sp)
   11f2c:	dd401815 	stw	r21,96(sp)
   11f30:	dd001715 	stw	r20,92(sp)
   11f34:	dcc01615 	stw	r19,88(sp)
   11f38:	dc801515 	stw	r18,84(sp)
   11f3c:	dc401415 	stw	r17,80(sp)
   11f40:	dc001315 	stw	r16,76(sp)
   11f44:	dfc01c15 	stw	ra,112(sp)
   11f48:	2029883a 	mov	r20,r4
   11f4c:	2823883a 	mov	r17,r5
   11f50:	3839883a 	mov	fp,r7
   11f54:	d9800f15 	stw	r6,60(sp)
   11f58:	0021883a 	mov	r16,zero
   11f5c:	d8000e15 	stw	zero,56(sp)
   11f60:	002f883a 	mov	r23,zero
   11f64:	002b883a 	mov	r21,zero
   11f68:	0027883a 	mov	r19,zero
   11f6c:	0025883a 	mov	r18,zero
   11f70:	d8000c15 	stw	zero,48(sp)
   11f74:	d8000b15 	stw	zero,44(sp)
   11f78:	002d883a 	mov	r22,zero
   11f7c:	d8c00915 	stw	r3,36(sp)
   11f80:	d8c00f17 	ldw	r3,60(sp)
   11f84:	19000003 	ldbu	r4,0(r3)
   11f88:	20803fcc 	andi	r2,r4,255
   11f8c:	1080201c 	xori	r2,r2,128
   11f90:	10bfe004 	addi	r2,r2,-128
   11f94:	10012e26 	beq	r2,zero,12450 <___vfprintf_internal_r+0x538>
   11f98:	01400044 	movi	r5,1
   11f9c:	b1401426 	beq	r22,r5,11ff0 <___vfprintf_internal_r+0xd8>
   11fa0:	2d800216 	blt	r5,r22,11fac <___vfprintf_internal_r+0x94>
   11fa4:	b0000626 	beq	r22,zero,11fc0 <___vfprintf_internal_r+0xa8>
   11fa8:	00012506 	br	12440 <___vfprintf_internal_r+0x528>
   11fac:	01400084 	movi	r5,2
   11fb0:	b1401d26 	beq	r22,r5,12028 <___vfprintf_internal_r+0x110>
   11fb4:	014000c4 	movi	r5,3
   11fb8:	b1402b26 	beq	r22,r5,12068 <___vfprintf_internal_r+0x150>
   11fbc:	00012006 	br	12440 <___vfprintf_internal_r+0x528>
   11fc0:	01400944 	movi	r5,37
   11fc4:	11410d26 	beq	r2,r5,123fc <___vfprintf_internal_r+0x4e4>
   11fc8:	88800117 	ldw	r2,4(r17)
   11fcc:	d9000005 	stb	r4,0(sp)
   11fd0:	880b883a 	mov	r5,r17
   11fd4:	a009883a 	mov	r4,r20
   11fd8:	d80d883a 	mov	r6,sp
   11fdc:	01c00044 	movi	r7,1
   11fe0:	103ee83a 	callr	r2
   11fe4:	1000e81e 	bne	r2,zero,12388 <___vfprintf_internal_r+0x470>
   11fe8:	84000044 	addi	r16,r16,1
   11fec:	00011406 	br	12440 <___vfprintf_internal_r+0x528>
   11ff0:	01400c04 	movi	r5,48
   11ff4:	11410a26 	beq	r2,r5,12420 <___vfprintf_internal_r+0x508>
   11ff8:	01400944 	movi	r5,37
   11ffc:	11400a1e 	bne	r2,r5,12028 <___vfprintf_internal_r+0x110>
   12000:	d8800005 	stb	r2,0(sp)
   12004:	88800117 	ldw	r2,4(r17)
   12008:	a009883a 	mov	r4,r20
   1200c:	880b883a 	mov	r5,r17
   12010:	d80d883a 	mov	r6,sp
   12014:	b00f883a 	mov	r7,r22
   12018:	103ee83a 	callr	r2
   1201c:	1000da1e 	bne	r2,zero,12388 <___vfprintf_internal_r+0x470>
   12020:	84000044 	addi	r16,r16,1
   12024:	00010506 	br	1243c <___vfprintf_internal_r+0x524>
   12028:	25bff404 	addi	r22,r4,-48
   1202c:	b5803fcc 	andi	r22,r22,255
   12030:	00c00244 	movi	r3,9
   12034:	1d800936 	bltu	r3,r22,1205c <___vfprintf_internal_r+0x144>
   12038:	00bfffc4 	movi	r2,-1
   1203c:	90800426 	beq	r18,r2,12050 <___vfprintf_internal_r+0x138>
   12040:	9009883a 	mov	r4,r18
   12044:	01400284 	movi	r5,10
   12048:	0011d4c0 	call	11d4c <__mulsi3>
   1204c:	00000106 	br	12054 <___vfprintf_internal_r+0x13c>
   12050:	0005883a 	mov	r2,zero
   12054:	15a5883a 	add	r18,r2,r22
   12058:	0000f206 	br	12424 <___vfprintf_internal_r+0x50c>
   1205c:	01400b84 	movi	r5,46
   12060:	1140f426 	beq	r2,r5,12434 <___vfprintf_internal_r+0x51c>
   12064:	05800084 	movi	r22,2
   12068:	213ff404 	addi	r4,r4,-48
   1206c:	20c03fcc 	andi	r3,r4,255
   12070:	01000244 	movi	r4,9
   12074:	20c00b36 	bltu	r4,r3,120a4 <___vfprintf_internal_r+0x18c>
   12078:	00bfffc4 	movi	r2,-1
   1207c:	98800626 	beq	r19,r2,12098 <___vfprintf_internal_r+0x180>
   12080:	9809883a 	mov	r4,r19
   12084:	01400284 	movi	r5,10
   12088:	d8c01115 	stw	r3,68(sp)
   1208c:	0011d4c0 	call	11d4c <__mulsi3>
   12090:	d8c01117 	ldw	r3,68(sp)
   12094:	00000106 	br	1209c <___vfprintf_internal_r+0x184>
   12098:	0005883a 	mov	r2,zero
   1209c:	10e7883a 	add	r19,r2,r3
   120a0:	0000e706 	br	12440 <___vfprintf_internal_r+0x528>
   120a4:	01401b04 	movi	r5,108
   120a8:	1140e026 	beq	r2,r5,1242c <___vfprintf_internal_r+0x514>
   120ac:	013fffc4 	movi	r4,-1
   120b0:	99000226 	beq	r19,r4,120bc <___vfprintf_internal_r+0x1a4>
   120b4:	d8000b15 	stw	zero,44(sp)
   120b8:	00000106 	br	120c0 <___vfprintf_internal_r+0x1a8>
   120bc:	04c00044 	movi	r19,1
   120c0:	01001a44 	movi	r4,105
   120c4:	11001626 	beq	r2,r4,12120 <___vfprintf_internal_r+0x208>
   120c8:	20800916 	blt	r4,r2,120f0 <___vfprintf_internal_r+0x1d8>
   120cc:	010018c4 	movi	r4,99
   120d0:	11009626 	beq	r2,r4,1232c <___vfprintf_internal_r+0x414>
   120d4:	01001904 	movi	r4,100
   120d8:	11001126 	beq	r2,r4,12120 <___vfprintf_internal_r+0x208>
   120dc:	01001604 	movi	r4,88
   120e0:	1100d61e 	bne	r2,r4,1243c <___vfprintf_internal_r+0x524>
   120e4:	00c00044 	movi	r3,1
   120e8:	d8c00e15 	stw	r3,56(sp)
   120ec:	00001406 	br	12140 <___vfprintf_internal_r+0x228>
   120f0:	01001cc4 	movi	r4,115
   120f4:	1100a626 	beq	r2,r4,12390 <___vfprintf_internal_r+0x478>
   120f8:	20800416 	blt	r4,r2,1210c <___vfprintf_internal_r+0x1f4>
   120fc:	01001bc4 	movi	r4,111
   12100:	1100ce1e 	bne	r2,r4,1243c <___vfprintf_internal_r+0x524>
   12104:	05400204 	movi	r21,8
   12108:	00000e06 	br	12144 <___vfprintf_internal_r+0x22c>
   1210c:	01001d44 	movi	r4,117
   12110:	11000c26 	beq	r2,r4,12144 <___vfprintf_internal_r+0x22c>
   12114:	01001e04 	movi	r4,120
   12118:	11000926 	beq	r2,r4,12140 <___vfprintf_internal_r+0x228>
   1211c:	0000c706 	br	1243c <___vfprintf_internal_r+0x524>
   12120:	e0800104 	addi	r2,fp,4
   12124:	b8000726 	beq	r23,zero,12144 <___vfprintf_internal_r+0x22c>
   12128:	d8800d15 	stw	r2,52(sp)
   1212c:	e7000017 	ldw	fp,0(fp)
   12130:	e000080e 	bge	fp,zero,12154 <___vfprintf_internal_r+0x23c>
   12134:	0739c83a 	sub	fp,zero,fp
   12138:	02000044 	movi	r8,1
   1213c:	00000606 	br	12158 <___vfprintf_internal_r+0x240>
   12140:	05400404 	movi	r21,16
   12144:	e0c00104 	addi	r3,fp,4
   12148:	d8c00d15 	stw	r3,52(sp)
   1214c:	e7000017 	ldw	fp,0(fp)
   12150:	002f883a 	mov	r23,zero
   12154:	0011883a 	mov	r8,zero
   12158:	002d883a 	mov	r22,zero
   1215c:	dd87883a 	add	r3,sp,r22
   12160:	e0001a26 	beq	fp,zero,121cc <___vfprintf_internal_r+0x2b4>
   12164:	e009883a 	mov	r4,fp
   12168:	a80b883a 	mov	r5,r21
   1216c:	d8c01115 	stw	r3,68(sp)
   12170:	da001215 	stw	r8,72(sp)
   12174:	0011d3c0 	call	11d3c <__udivsi3>
   12178:	a809883a 	mov	r4,r21
   1217c:	100b883a 	mov	r5,r2
   12180:	d8801015 	stw	r2,64(sp)
   12184:	0011d4c0 	call	11d4c <__mulsi3>
   12188:	e085c83a 	sub	r2,fp,r2
   1218c:	01000244 	movi	r4,9
   12190:	d8c01117 	ldw	r3,68(sp)
   12194:	d9801017 	ldw	r6,64(sp)
   12198:	da001217 	ldw	r8,72(sp)
   1219c:	20800216 	blt	r4,r2,121a8 <___vfprintf_internal_r+0x290>
   121a0:	17000c04 	addi	fp,r2,48
   121a4:	00000506 	br	121bc <___vfprintf_internal_r+0x2a4>
   121a8:	d9400e17 	ldw	r5,56(sp)
   121ac:	28000226 	beq	r5,zero,121b8 <___vfprintf_internal_r+0x2a0>
   121b0:	17000dc4 	addi	fp,r2,55
   121b4:	00000106 	br	121bc <___vfprintf_internal_r+0x2a4>
   121b8:	170015c4 	addi	fp,r2,87
   121bc:	1f000005 	stb	fp,0(r3)
   121c0:	b5800044 	addi	r22,r22,1
   121c4:	3039883a 	mov	fp,r6
   121c8:	003fe406 	br	1215c <_gp+0xffff4c54>
   121cc:	1ec5c83a 	sub	r2,r3,sp
   121d0:	d8800a15 	stw	r2,40(sp)
   121d4:	9885c83a 	sub	r2,r19,r2
   121d8:	1839883a 	mov	fp,r3
   121dc:	00800e0e 	bge	zero,r2,12218 <___vfprintf_internal_r+0x300>
   121e0:	182d883a 	mov	r22,r3
   121e4:	1885883a 	add	r2,r3,r2
   121e8:	01000c04 	movi	r4,48
   121ec:	d9400917 	ldw	r5,36(sp)
   121f0:	b007883a 	mov	r3,r22
   121f4:	b140052e 	bgeu	r22,r5,1220c <___vfprintf_internal_r+0x2f4>
   121f8:	b5800044 	addi	r22,r22,1
   121fc:	19000005 	stb	r4,0(r3)
   12200:	b039883a 	mov	fp,r22
   12204:	b0bff91e 	bne	r22,r2,121ec <_gp+0xffff4ce4>
   12208:	00000106 	br	12210 <___vfprintf_internal_r+0x2f8>
   1220c:	b039883a 	mov	fp,r22
   12210:	b6edc83a 	sub	r22,r22,sp
   12214:	dd800a15 	stw	r22,40(sp)
   12218:	d8800a17 	ldw	r2,40(sp)
   1221c:	1207883a 	add	r3,r2,r8
   12220:	90edc83a 	sub	r22,r18,r3
   12224:	d8c00b17 	ldw	r3,44(sp)
   12228:	18001726 	beq	r3,zero,12288 <___vfprintf_internal_r+0x370>
   1222c:	40000a26 	beq	r8,zero,12258 <___vfprintf_internal_r+0x340>
   12230:	00800b44 	movi	r2,45
   12234:	d8800805 	stb	r2,32(sp)
   12238:	88800117 	ldw	r2,4(r17)
   1223c:	a009883a 	mov	r4,r20
   12240:	880b883a 	mov	r5,r17
   12244:	d9800804 	addi	r6,sp,32
   12248:	01c00044 	movi	r7,1
   1224c:	103ee83a 	callr	r2
   12250:	10004d1e 	bne	r2,zero,12388 <___vfprintf_internal_r+0x470>
   12254:	84000044 	addi	r16,r16,1
   12258:	0580070e 	bge	zero,r22,12278 <___vfprintf_internal_r+0x360>
   1225c:	a009883a 	mov	r4,r20
   12260:	880b883a 	mov	r5,r17
   12264:	01800c04 	movi	r6,48
   12268:	b00f883a 	mov	r7,r22
   1226c:	0011eac0 	call	11eac <print_repeat>
   12270:	1000451e 	bne	r2,zero,12388 <___vfprintf_internal_r+0x470>
   12274:	85a1883a 	add	r16,r16,r22
   12278:	d9000a17 	ldw	r4,40(sp)
   1227c:	e007883a 	mov	r3,fp
   12280:	272dc83a 	sub	r22,r4,fp
   12284:	00002206 	br	12310 <___vfprintf_internal_r+0x3f8>
   12288:	0580090e 	bge	zero,r22,122b0 <___vfprintf_internal_r+0x398>
   1228c:	a009883a 	mov	r4,r20
   12290:	880b883a 	mov	r5,r17
   12294:	01800804 	movi	r6,32
   12298:	b00f883a 	mov	r7,r22
   1229c:	da001215 	stw	r8,72(sp)
   122a0:	0011eac0 	call	11eac <print_repeat>
   122a4:	da001217 	ldw	r8,72(sp)
   122a8:	1000371e 	bne	r2,zero,12388 <___vfprintf_internal_r+0x470>
   122ac:	85a1883a 	add	r16,r16,r22
   122b0:	403ff126 	beq	r8,zero,12278 <_gp+0xffff4d70>
   122b4:	00800b44 	movi	r2,45
   122b8:	d8800805 	stb	r2,32(sp)
   122bc:	88800117 	ldw	r2,4(r17)
   122c0:	a009883a 	mov	r4,r20
   122c4:	880b883a 	mov	r5,r17
   122c8:	d9800804 	addi	r6,sp,32
   122cc:	01c00044 	movi	r7,1
   122d0:	103ee83a 	callr	r2
   122d4:	10002c1e 	bne	r2,zero,12388 <___vfprintf_internal_r+0x470>
   122d8:	84000044 	addi	r16,r16,1
   122dc:	003fe606 	br	12278 <_gp+0xffff4d70>
   122e0:	18ffffc4 	addi	r3,r3,-1
   122e4:	18800003 	ldbu	r2,0(r3)
   122e8:	a009883a 	mov	r4,r20
   122ec:	d8c01115 	stw	r3,68(sp)
   122f0:	d8800805 	stb	r2,32(sp)
   122f4:	88800117 	ldw	r2,4(r17)
   122f8:	880b883a 	mov	r5,r17
   122fc:	d9800804 	addi	r6,sp,32
   12300:	01c00044 	movi	r7,1
   12304:	103ee83a 	callr	r2
   12308:	d8c01117 	ldw	r3,68(sp)
   1230c:	10001e1e 	bne	r2,zero,12388 <___vfprintf_internal_r+0x470>
   12310:	80c5c83a 	sub	r2,r16,r3
   12314:	1d89883a 	add	r4,r3,r22
   12318:	e085883a 	add	r2,fp,r2
   1231c:	013ff016 	blt	zero,r4,122e0 <_gp+0xffff4dd8>
   12320:	1021883a 	mov	r16,r2
   12324:	df000d17 	ldw	fp,52(sp)
   12328:	00004406 	br	1243c <___vfprintf_internal_r+0x524>
   1232c:	01000044 	movi	r4,1
   12330:	2480080e 	bge	r4,r18,12354 <___vfprintf_internal_r+0x43c>
   12334:	95bfffc4 	addi	r22,r18,-1
   12338:	a009883a 	mov	r4,r20
   1233c:	880b883a 	mov	r5,r17
   12340:	01800804 	movi	r6,32
   12344:	b00f883a 	mov	r7,r22
   12348:	0011eac0 	call	11eac <print_repeat>
   1234c:	10000e1e 	bne	r2,zero,12388 <___vfprintf_internal_r+0x470>
   12350:	85a1883a 	add	r16,r16,r22
   12354:	e0800017 	ldw	r2,0(fp)
   12358:	a009883a 	mov	r4,r20
   1235c:	880b883a 	mov	r5,r17
   12360:	d8800005 	stb	r2,0(sp)
   12364:	88800117 	ldw	r2,4(r17)
   12368:	d80d883a 	mov	r6,sp
   1236c:	01c00044 	movi	r7,1
   12370:	e5800104 	addi	r22,fp,4
   12374:	103ee83a 	callr	r2
   12378:	1000031e 	bne	r2,zero,12388 <___vfprintf_internal_r+0x470>
   1237c:	84000044 	addi	r16,r16,1
   12380:	b039883a 	mov	fp,r22
   12384:	00002d06 	br	1243c <___vfprintf_internal_r+0x524>
   12388:	00bfffc4 	movi	r2,-1
   1238c:	00003106 	br	12454 <___vfprintf_internal_r+0x53c>
   12390:	e5800017 	ldw	r22,0(fp)
   12394:	e0c00104 	addi	r3,fp,4
   12398:	d8c00a15 	stw	r3,40(sp)
   1239c:	b009883a 	mov	r4,r22
   123a0:	0011e900 	call	11e90 <strlen>
   123a4:	9091c83a 	sub	r8,r18,r2
   123a8:	1039883a 	mov	fp,r2
   123ac:	0200090e 	bge	zero,r8,123d4 <___vfprintf_internal_r+0x4bc>
   123b0:	400f883a 	mov	r7,r8
   123b4:	a009883a 	mov	r4,r20
   123b8:	880b883a 	mov	r5,r17
   123bc:	01800804 	movi	r6,32
   123c0:	da001215 	stw	r8,72(sp)
   123c4:	0011eac0 	call	11eac <print_repeat>
   123c8:	da001217 	ldw	r8,72(sp)
   123cc:	103fee1e 	bne	r2,zero,12388 <_gp+0xffff4e80>
   123d0:	8221883a 	add	r16,r16,r8
   123d4:	88800117 	ldw	r2,4(r17)
   123d8:	a009883a 	mov	r4,r20
   123dc:	880b883a 	mov	r5,r17
   123e0:	b00d883a 	mov	r6,r22
   123e4:	e00f883a 	mov	r7,fp
   123e8:	103ee83a 	callr	r2
   123ec:	103fe61e 	bne	r2,zero,12388 <_gp+0xffff4e80>
   123f0:	8721883a 	add	r16,r16,fp
   123f4:	df000a17 	ldw	fp,40(sp)
   123f8:	00001006 	br	1243c <___vfprintf_internal_r+0x524>
   123fc:	05c00044 	movi	r23,1
   12400:	04ffffc4 	movi	r19,-1
   12404:	d8000e15 	stw	zero,56(sp)
   12408:	05400284 	movi	r21,10
   1240c:	9825883a 	mov	r18,r19
   12410:	d8000c15 	stw	zero,48(sp)
   12414:	d8000b15 	stw	zero,44(sp)
   12418:	b82d883a 	mov	r22,r23
   1241c:	00000806 	br	12440 <___vfprintf_internal_r+0x528>
   12420:	dd800b15 	stw	r22,44(sp)
   12424:	05800084 	movi	r22,2
   12428:	00000506 	br	12440 <___vfprintf_internal_r+0x528>
   1242c:	00c00044 	movi	r3,1
   12430:	d8c00c15 	stw	r3,48(sp)
   12434:	058000c4 	movi	r22,3
   12438:	00000106 	br	12440 <___vfprintf_internal_r+0x528>
   1243c:	002d883a 	mov	r22,zero
   12440:	d8c00f17 	ldw	r3,60(sp)
   12444:	18c00044 	addi	r3,r3,1
   12448:	d8c00f15 	stw	r3,60(sp)
   1244c:	003ecc06 	br	11f80 <_gp+0xffff4a78>
   12450:	8005883a 	mov	r2,r16
   12454:	dfc01c17 	ldw	ra,112(sp)
   12458:	df001b17 	ldw	fp,108(sp)
   1245c:	ddc01a17 	ldw	r23,104(sp)
   12460:	dd801917 	ldw	r22,100(sp)
   12464:	dd401817 	ldw	r21,96(sp)
   12468:	dd001717 	ldw	r20,92(sp)
   1246c:	dcc01617 	ldw	r19,88(sp)
   12470:	dc801517 	ldw	r18,84(sp)
   12474:	dc401417 	ldw	r17,80(sp)
   12478:	dc001317 	ldw	r16,76(sp)
   1247c:	dec01d04 	addi	sp,sp,116
   12480:	f800283a 	ret

00012484 <__vfprintf_internal>:
   12484:	2007883a 	mov	r3,r4
   12488:	01000074 	movhi	r4,1
   1248c:	21154304 	addi	r4,r4,21772
   12490:	21000017 	ldw	r4,0(r4)
   12494:	2805883a 	mov	r2,r5
   12498:	300f883a 	mov	r7,r6
   1249c:	180b883a 	mov	r5,r3
   124a0:	100d883a 	mov	r6,r2
   124a4:	0011f181 	jmpi	11f18 <___vfprintf_internal_r>

000124a8 <_vsprintf_r>:
   124a8:	defff804 	addi	sp,sp,-32
   124ac:	00808204 	movi	r2,520
   124b0:	d880000d 	sth	r2,0(sp)
   124b4:	00a00034 	movhi	r2,32768
   124b8:	10bfffc4 	addi	r2,r2,-1
   124bc:	d8800515 	stw	r2,20(sp)
   124c0:	d8800315 	stw	r2,12(sp)
   124c4:	00bfffc4 	movi	r2,-1
   124c8:	d880008d 	sth	r2,2(sp)
   124cc:	00800074 	movhi	r2,1
   124d0:	d9400415 	stw	r5,16(sp)
   124d4:	d9400215 	stw	r5,8(sp)
   124d8:	10897504 	addi	r2,r2,9684
   124dc:	d80b883a 	mov	r5,sp
   124e0:	dfc00715 	stw	ra,28(sp)
   124e4:	d8800115 	stw	r2,4(sp)
   124e8:	d8000615 	stw	zero,24(sp)
   124ec:	001273c0 	call	1273c <___svfprintf_internal_r>
   124f0:	d8c00417 	ldw	r3,16(sp)
   124f4:	18000005 	stb	zero,0(r3)
   124f8:	dfc00717 	ldw	ra,28(sp)
   124fc:	dec00804 	addi	sp,sp,32
   12500:	f800283a 	ret

00012504 <vsprintf>:
   12504:	2007883a 	mov	r3,r4
   12508:	01000074 	movhi	r4,1
   1250c:	21154304 	addi	r4,r4,21772
   12510:	21000017 	ldw	r4,0(r4)
   12514:	2805883a 	mov	r2,r5
   12518:	300f883a 	mov	r7,r6
   1251c:	180b883a 	mov	r5,r3
   12520:	100d883a 	mov	r6,r2
   12524:	00124a81 	jmpi	124a8 <_vsprintf_r>

00012528 <__sfvwrite_small_dev>:
   12528:	2880000b 	ldhu	r2,0(r5)
   1252c:	defffa04 	addi	sp,sp,-24
   12530:	dc000015 	stw	r16,0(sp)
   12534:	dfc00515 	stw	ra,20(sp)
   12538:	dd000415 	stw	r20,16(sp)
   1253c:	dcc00315 	stw	r19,12(sp)
   12540:	dc800215 	stw	r18,8(sp)
   12544:	dc400115 	stw	r17,4(sp)
   12548:	1080020c 	andi	r2,r2,8
   1254c:	2821883a 	mov	r16,r5
   12550:	10001726 	beq	r2,zero,125b0 <__sfvwrite_small_dev+0x88>
   12554:	2880008f 	ldh	r2,2(r5)
   12558:	10001216 	blt	r2,zero,125a4 <__sfvwrite_small_dev+0x7c>
   1255c:	2027883a 	mov	r19,r4
   12560:	3025883a 	mov	r18,r6
   12564:	3823883a 	mov	r17,r7
   12568:	05010004 	movi	r20,1024
   1256c:	04400b0e 	bge	zero,r17,1259c <__sfvwrite_small_dev+0x74>
   12570:	8140008f 	ldh	r5,2(r16)
   12574:	880f883a 	mov	r7,r17
   12578:	a440010e 	bge	r20,r17,12580 <__sfvwrite_small_dev+0x58>
   1257c:	01c10004 	movi	r7,1024
   12580:	9809883a 	mov	r4,r19
   12584:	900d883a 	mov	r6,r18
   12588:	0012ccc0 	call	12ccc <_write_r>
   1258c:	0080050e 	bge	zero,r2,125a4 <__sfvwrite_small_dev+0x7c>
   12590:	88a3c83a 	sub	r17,r17,r2
   12594:	90a5883a 	add	r18,r18,r2
   12598:	003ff406 	br	1256c <_gp+0xffff5064>
   1259c:	0005883a 	mov	r2,zero
   125a0:	00000406 	br	125b4 <__sfvwrite_small_dev+0x8c>
   125a4:	8080000b 	ldhu	r2,0(r16)
   125a8:	10801014 	ori	r2,r2,64
   125ac:	8080000d 	sth	r2,0(r16)
   125b0:	00bfffc4 	movi	r2,-1
   125b4:	dfc00517 	ldw	ra,20(sp)
   125b8:	dd000417 	ldw	r20,16(sp)
   125bc:	dcc00317 	ldw	r19,12(sp)
   125c0:	dc800217 	ldw	r18,8(sp)
   125c4:	dc400117 	ldw	r17,4(sp)
   125c8:	dc000017 	ldw	r16,0(sp)
   125cc:	dec00604 	addi	sp,sp,24
   125d0:	f800283a 	ret

000125d4 <__sfvwrite_small_str>:
   125d4:	2880000b 	ldhu	r2,0(r5)
   125d8:	defffd04 	addi	sp,sp,-12
   125dc:	dc000015 	stw	r16,0(sp)
   125e0:	dfc00215 	stw	ra,8(sp)
   125e4:	dc400115 	stw	r17,4(sp)
   125e8:	10c0020c 	andi	r3,r2,8
   125ec:	2821883a 	mov	r16,r5
   125f0:	18001926 	beq	r3,zero,12658 <__sfvwrite_small_str+0x84>
   125f4:	28c0008f 	ldh	r3,2(r5)
   125f8:	1800150e 	bge	r3,zero,12650 <__sfvwrite_small_str+0x7c>
   125fc:	10c0800c 	andi	r3,r2,512
   12600:	18001326 	beq	r3,zero,12650 <__sfvwrite_small_str+0x7c>
   12604:	2c400517 	ldw	r17,20(r5)
   12608:	89c0030e 	bge	r17,r7,12618 <__sfvwrite_small_str+0x44>
   1260c:	10c0200c 	andi	r3,r2,128
   12610:	18000326 	beq	r3,zero,12620 <__sfvwrite_small_str+0x4c>
   12614:	00000e06 	br	12650 <__sfvwrite_small_str+0x7c>
   12618:	3c40010e 	bge	r7,r17,12620 <__sfvwrite_small_str+0x4c>
   1261c:	3823883a 	mov	r17,r7
   12620:	81000417 	ldw	r4,16(r16)
   12624:	300b883a 	mov	r5,r6
   12628:	880d883a 	mov	r6,r17
   1262c:	00126700 	call	12670 <memmove>
   12630:	80800517 	ldw	r2,20(r16)
   12634:	1445c83a 	sub	r2,r2,r17
   12638:	80800515 	stw	r2,20(r16)
   1263c:	80800417 	ldw	r2,16(r16)
   12640:	1463883a 	add	r17,r2,r17
   12644:	84400415 	stw	r17,16(r16)
   12648:	0005883a 	mov	r2,zero
   1264c:	00000306 	br	1265c <__sfvwrite_small_str+0x88>
   12650:	10801014 	ori	r2,r2,64
   12654:	8080000d 	sth	r2,0(r16)
   12658:	00bfffc4 	movi	r2,-1
   1265c:	dfc00217 	ldw	ra,8(sp)
   12660:	dc400117 	ldw	r17,4(sp)
   12664:	dc000017 	ldw	r16,0(sp)
   12668:	dec00304 	addi	sp,sp,12
   1266c:	f800283a 	ret

00012670 <memmove>:
   12670:	2005883a 	mov	r2,r4
   12674:	29000d2e 	bgeu	r5,r4,126ac <memmove+0x3c>
   12678:	298f883a 	add	r7,r5,r6
   1267c:	21c00b2e 	bgeu	r4,r7,126ac <memmove+0x3c>
   12680:	3007883a 	mov	r3,r6
   12684:	017fffc4 	movi	r5,-1
   12688:	18ffffc4 	addi	r3,r3,-1
   1268c:	19400626 	beq	r3,r5,126a8 <memmove+0x38>
   12690:	1989c83a 	sub	r4,r3,r6
   12694:	3909883a 	add	r4,r7,r4
   12698:	22000003 	ldbu	r8,0(r4)
   1269c:	10c9883a 	add	r4,r2,r3
   126a0:	22000005 	stb	r8,0(r4)
   126a4:	003ff806 	br	12688 <_gp+0xffff5180>
   126a8:	f800283a 	ret
   126ac:	0007883a 	mov	r3,zero
   126b0:	19800626 	beq	r3,r6,126cc <memmove+0x5c>
   126b4:	28c9883a 	add	r4,r5,r3
   126b8:	21c00003 	ldbu	r7,0(r4)
   126bc:	10c9883a 	add	r4,r2,r3
   126c0:	18c00044 	addi	r3,r3,1
   126c4:	21c00005 	stb	r7,0(r4)
   126c8:	003ff906 	br	126b0 <_gp+0xffff51a8>
   126cc:	f800283a 	ret

000126d0 <print_repeat>:
   126d0:	defffb04 	addi	sp,sp,-20
   126d4:	dc800315 	stw	r18,12(sp)
   126d8:	dc400215 	stw	r17,8(sp)
   126dc:	dc000115 	stw	r16,4(sp)
   126e0:	dfc00415 	stw	ra,16(sp)
   126e4:	2025883a 	mov	r18,r4
   126e8:	2823883a 	mov	r17,r5
   126ec:	d9800005 	stb	r6,0(sp)
   126f0:	3821883a 	mov	r16,r7
   126f4:	04000a0e 	bge	zero,r16,12720 <print_repeat+0x50>
   126f8:	88800117 	ldw	r2,4(r17)
   126fc:	9009883a 	mov	r4,r18
   12700:	880b883a 	mov	r5,r17
   12704:	d80d883a 	mov	r6,sp
   12708:	01c00044 	movi	r7,1
   1270c:	103ee83a 	callr	r2
   12710:	843fffc4 	addi	r16,r16,-1
   12714:	103ff726 	beq	r2,zero,126f4 <_gp+0xffff51ec>
   12718:	00bfffc4 	movi	r2,-1
   1271c:	00000106 	br	12724 <print_repeat+0x54>
   12720:	0005883a 	mov	r2,zero
   12724:	dfc00417 	ldw	ra,16(sp)
   12728:	dc800317 	ldw	r18,12(sp)
   1272c:	dc400217 	ldw	r17,8(sp)
   12730:	dc000117 	ldw	r16,4(sp)
   12734:	dec00504 	addi	sp,sp,20
   12738:	f800283a 	ret

0001273c <___svfprintf_internal_r>:
   1273c:	deffe304 	addi	sp,sp,-116
   12740:	d8c00804 	addi	r3,sp,32
   12744:	df001b15 	stw	fp,108(sp)
   12748:	ddc01a15 	stw	r23,104(sp)
   1274c:	dd801915 	stw	r22,100(sp)
   12750:	dd401815 	stw	r21,96(sp)
   12754:	dd001715 	stw	r20,92(sp)
   12758:	dcc01615 	stw	r19,88(sp)
   1275c:	dc801515 	stw	r18,84(sp)
   12760:	dc401415 	stw	r17,80(sp)
   12764:	dc001315 	stw	r16,76(sp)
   12768:	dfc01c15 	stw	ra,112(sp)
   1276c:	2029883a 	mov	r20,r4
   12770:	2823883a 	mov	r17,r5
   12774:	3839883a 	mov	fp,r7
   12778:	d9800f15 	stw	r6,60(sp)
   1277c:	0021883a 	mov	r16,zero
   12780:	d8000e15 	stw	zero,56(sp)
   12784:	002f883a 	mov	r23,zero
   12788:	002b883a 	mov	r21,zero
   1278c:	0027883a 	mov	r19,zero
   12790:	0025883a 	mov	r18,zero
   12794:	d8000c15 	stw	zero,48(sp)
   12798:	d8000b15 	stw	zero,44(sp)
   1279c:	002d883a 	mov	r22,zero
   127a0:	d8c00915 	stw	r3,36(sp)
   127a4:	d8c00f17 	ldw	r3,60(sp)
   127a8:	19000003 	ldbu	r4,0(r3)
   127ac:	20803fcc 	andi	r2,r4,255
   127b0:	1080201c 	xori	r2,r2,128
   127b4:	10bfe004 	addi	r2,r2,-128
   127b8:	10012e26 	beq	r2,zero,12c74 <___svfprintf_internal_r+0x538>
   127bc:	01400044 	movi	r5,1
   127c0:	b1401426 	beq	r22,r5,12814 <___svfprintf_internal_r+0xd8>
   127c4:	2d800216 	blt	r5,r22,127d0 <___svfprintf_internal_r+0x94>
   127c8:	b0000626 	beq	r22,zero,127e4 <___svfprintf_internal_r+0xa8>
   127cc:	00012506 	br	12c64 <___svfprintf_internal_r+0x528>
   127d0:	01400084 	movi	r5,2
   127d4:	b1401d26 	beq	r22,r5,1284c <___svfprintf_internal_r+0x110>
   127d8:	014000c4 	movi	r5,3
   127dc:	b1402b26 	beq	r22,r5,1288c <___svfprintf_internal_r+0x150>
   127e0:	00012006 	br	12c64 <___svfprintf_internal_r+0x528>
   127e4:	01400944 	movi	r5,37
   127e8:	11410d26 	beq	r2,r5,12c20 <___svfprintf_internal_r+0x4e4>
   127ec:	88800117 	ldw	r2,4(r17)
   127f0:	d9000005 	stb	r4,0(sp)
   127f4:	880b883a 	mov	r5,r17
   127f8:	a009883a 	mov	r4,r20
   127fc:	d80d883a 	mov	r6,sp
   12800:	01c00044 	movi	r7,1
   12804:	103ee83a 	callr	r2
   12808:	1000e81e 	bne	r2,zero,12bac <___svfprintf_internal_r+0x470>
   1280c:	84000044 	addi	r16,r16,1
   12810:	00011406 	br	12c64 <___svfprintf_internal_r+0x528>
   12814:	01400c04 	movi	r5,48
   12818:	11410a26 	beq	r2,r5,12c44 <___svfprintf_internal_r+0x508>
   1281c:	01400944 	movi	r5,37
   12820:	11400a1e 	bne	r2,r5,1284c <___svfprintf_internal_r+0x110>
   12824:	d8800005 	stb	r2,0(sp)
   12828:	88800117 	ldw	r2,4(r17)
   1282c:	a009883a 	mov	r4,r20
   12830:	880b883a 	mov	r5,r17
   12834:	d80d883a 	mov	r6,sp
   12838:	b00f883a 	mov	r7,r22
   1283c:	103ee83a 	callr	r2
   12840:	1000da1e 	bne	r2,zero,12bac <___svfprintf_internal_r+0x470>
   12844:	84000044 	addi	r16,r16,1
   12848:	00010506 	br	12c60 <___svfprintf_internal_r+0x524>
   1284c:	25bff404 	addi	r22,r4,-48
   12850:	b5803fcc 	andi	r22,r22,255
   12854:	00c00244 	movi	r3,9
   12858:	1d800936 	bltu	r3,r22,12880 <___svfprintf_internal_r+0x144>
   1285c:	00bfffc4 	movi	r2,-1
   12860:	90800426 	beq	r18,r2,12874 <___svfprintf_internal_r+0x138>
   12864:	9009883a 	mov	r4,r18
   12868:	01400284 	movi	r5,10
   1286c:	0011d4c0 	call	11d4c <__mulsi3>
   12870:	00000106 	br	12878 <___svfprintf_internal_r+0x13c>
   12874:	0005883a 	mov	r2,zero
   12878:	15a5883a 	add	r18,r2,r22
   1287c:	0000f206 	br	12c48 <___svfprintf_internal_r+0x50c>
   12880:	01400b84 	movi	r5,46
   12884:	1140f426 	beq	r2,r5,12c58 <___svfprintf_internal_r+0x51c>
   12888:	05800084 	movi	r22,2
   1288c:	213ff404 	addi	r4,r4,-48
   12890:	20c03fcc 	andi	r3,r4,255
   12894:	01000244 	movi	r4,9
   12898:	20c00b36 	bltu	r4,r3,128c8 <___svfprintf_internal_r+0x18c>
   1289c:	00bfffc4 	movi	r2,-1
   128a0:	98800626 	beq	r19,r2,128bc <___svfprintf_internal_r+0x180>
   128a4:	9809883a 	mov	r4,r19
   128a8:	01400284 	movi	r5,10
   128ac:	d8c01115 	stw	r3,68(sp)
   128b0:	0011d4c0 	call	11d4c <__mulsi3>
   128b4:	d8c01117 	ldw	r3,68(sp)
   128b8:	00000106 	br	128c0 <___svfprintf_internal_r+0x184>
   128bc:	0005883a 	mov	r2,zero
   128c0:	10e7883a 	add	r19,r2,r3
   128c4:	0000e706 	br	12c64 <___svfprintf_internal_r+0x528>
   128c8:	01401b04 	movi	r5,108
   128cc:	1140e026 	beq	r2,r5,12c50 <___svfprintf_internal_r+0x514>
   128d0:	013fffc4 	movi	r4,-1
   128d4:	99000226 	beq	r19,r4,128e0 <___svfprintf_internal_r+0x1a4>
   128d8:	d8000b15 	stw	zero,44(sp)
   128dc:	00000106 	br	128e4 <___svfprintf_internal_r+0x1a8>
   128e0:	04c00044 	movi	r19,1
   128e4:	01001a44 	movi	r4,105
   128e8:	11001626 	beq	r2,r4,12944 <___svfprintf_internal_r+0x208>
   128ec:	20800916 	blt	r4,r2,12914 <___svfprintf_internal_r+0x1d8>
   128f0:	010018c4 	movi	r4,99
   128f4:	11009626 	beq	r2,r4,12b50 <___svfprintf_internal_r+0x414>
   128f8:	01001904 	movi	r4,100
   128fc:	11001126 	beq	r2,r4,12944 <___svfprintf_internal_r+0x208>
   12900:	01001604 	movi	r4,88
   12904:	1100d61e 	bne	r2,r4,12c60 <___svfprintf_internal_r+0x524>
   12908:	00c00044 	movi	r3,1
   1290c:	d8c00e15 	stw	r3,56(sp)
   12910:	00001406 	br	12964 <___svfprintf_internal_r+0x228>
   12914:	01001cc4 	movi	r4,115
   12918:	1100a626 	beq	r2,r4,12bb4 <___svfprintf_internal_r+0x478>
   1291c:	20800416 	blt	r4,r2,12930 <___svfprintf_internal_r+0x1f4>
   12920:	01001bc4 	movi	r4,111
   12924:	1100ce1e 	bne	r2,r4,12c60 <___svfprintf_internal_r+0x524>
   12928:	05400204 	movi	r21,8
   1292c:	00000e06 	br	12968 <___svfprintf_internal_r+0x22c>
   12930:	01001d44 	movi	r4,117
   12934:	11000c26 	beq	r2,r4,12968 <___svfprintf_internal_r+0x22c>
   12938:	01001e04 	movi	r4,120
   1293c:	11000926 	beq	r2,r4,12964 <___svfprintf_internal_r+0x228>
   12940:	0000c706 	br	12c60 <___svfprintf_internal_r+0x524>
   12944:	e0800104 	addi	r2,fp,4
   12948:	b8000726 	beq	r23,zero,12968 <___svfprintf_internal_r+0x22c>
   1294c:	d8800d15 	stw	r2,52(sp)
   12950:	e7000017 	ldw	fp,0(fp)
   12954:	e000080e 	bge	fp,zero,12978 <___svfprintf_internal_r+0x23c>
   12958:	0739c83a 	sub	fp,zero,fp
   1295c:	02000044 	movi	r8,1
   12960:	00000606 	br	1297c <___svfprintf_internal_r+0x240>
   12964:	05400404 	movi	r21,16
   12968:	e0c00104 	addi	r3,fp,4
   1296c:	d8c00d15 	stw	r3,52(sp)
   12970:	e7000017 	ldw	fp,0(fp)
   12974:	002f883a 	mov	r23,zero
   12978:	0011883a 	mov	r8,zero
   1297c:	002d883a 	mov	r22,zero
   12980:	dd87883a 	add	r3,sp,r22
   12984:	e0001a26 	beq	fp,zero,129f0 <___svfprintf_internal_r+0x2b4>
   12988:	e009883a 	mov	r4,fp
   1298c:	a80b883a 	mov	r5,r21
   12990:	d8c01115 	stw	r3,68(sp)
   12994:	da001215 	stw	r8,72(sp)
   12998:	0011d3c0 	call	11d3c <__udivsi3>
   1299c:	a809883a 	mov	r4,r21
   129a0:	100b883a 	mov	r5,r2
   129a4:	d8801015 	stw	r2,64(sp)
   129a8:	0011d4c0 	call	11d4c <__mulsi3>
   129ac:	e085c83a 	sub	r2,fp,r2
   129b0:	01000244 	movi	r4,9
   129b4:	d8c01117 	ldw	r3,68(sp)
   129b8:	d9801017 	ldw	r6,64(sp)
   129bc:	da001217 	ldw	r8,72(sp)
   129c0:	20800216 	blt	r4,r2,129cc <___svfprintf_internal_r+0x290>
   129c4:	17000c04 	addi	fp,r2,48
   129c8:	00000506 	br	129e0 <___svfprintf_internal_r+0x2a4>
   129cc:	d9400e17 	ldw	r5,56(sp)
   129d0:	28000226 	beq	r5,zero,129dc <___svfprintf_internal_r+0x2a0>
   129d4:	17000dc4 	addi	fp,r2,55
   129d8:	00000106 	br	129e0 <___svfprintf_internal_r+0x2a4>
   129dc:	170015c4 	addi	fp,r2,87
   129e0:	1f000005 	stb	fp,0(r3)
   129e4:	b5800044 	addi	r22,r22,1
   129e8:	3039883a 	mov	fp,r6
   129ec:	003fe406 	br	12980 <_gp+0xffff5478>
   129f0:	1ec5c83a 	sub	r2,r3,sp
   129f4:	d8800a15 	stw	r2,40(sp)
   129f8:	9885c83a 	sub	r2,r19,r2
   129fc:	1839883a 	mov	fp,r3
   12a00:	00800e0e 	bge	zero,r2,12a3c <___svfprintf_internal_r+0x300>
   12a04:	182d883a 	mov	r22,r3
   12a08:	1885883a 	add	r2,r3,r2
   12a0c:	01000c04 	movi	r4,48
   12a10:	d9400917 	ldw	r5,36(sp)
   12a14:	b007883a 	mov	r3,r22
   12a18:	b140052e 	bgeu	r22,r5,12a30 <___svfprintf_internal_r+0x2f4>
   12a1c:	b5800044 	addi	r22,r22,1
   12a20:	19000005 	stb	r4,0(r3)
   12a24:	b039883a 	mov	fp,r22
   12a28:	b0bff91e 	bne	r22,r2,12a10 <_gp+0xffff5508>
   12a2c:	00000106 	br	12a34 <___svfprintf_internal_r+0x2f8>
   12a30:	b039883a 	mov	fp,r22
   12a34:	b6edc83a 	sub	r22,r22,sp
   12a38:	dd800a15 	stw	r22,40(sp)
   12a3c:	d8800a17 	ldw	r2,40(sp)
   12a40:	1207883a 	add	r3,r2,r8
   12a44:	90edc83a 	sub	r22,r18,r3
   12a48:	d8c00b17 	ldw	r3,44(sp)
   12a4c:	18001726 	beq	r3,zero,12aac <___svfprintf_internal_r+0x370>
   12a50:	40000a26 	beq	r8,zero,12a7c <___svfprintf_internal_r+0x340>
   12a54:	00800b44 	movi	r2,45
   12a58:	d8800805 	stb	r2,32(sp)
   12a5c:	88800117 	ldw	r2,4(r17)
   12a60:	a009883a 	mov	r4,r20
   12a64:	880b883a 	mov	r5,r17
   12a68:	d9800804 	addi	r6,sp,32
   12a6c:	01c00044 	movi	r7,1
   12a70:	103ee83a 	callr	r2
   12a74:	10004d1e 	bne	r2,zero,12bac <___svfprintf_internal_r+0x470>
   12a78:	84000044 	addi	r16,r16,1
   12a7c:	0580070e 	bge	zero,r22,12a9c <___svfprintf_internal_r+0x360>
   12a80:	a009883a 	mov	r4,r20
   12a84:	880b883a 	mov	r5,r17
   12a88:	01800c04 	movi	r6,48
   12a8c:	b00f883a 	mov	r7,r22
   12a90:	00126d00 	call	126d0 <print_repeat>
   12a94:	1000451e 	bne	r2,zero,12bac <___svfprintf_internal_r+0x470>
   12a98:	85a1883a 	add	r16,r16,r22
   12a9c:	d9000a17 	ldw	r4,40(sp)
   12aa0:	e007883a 	mov	r3,fp
   12aa4:	272dc83a 	sub	r22,r4,fp
   12aa8:	00002206 	br	12b34 <___svfprintf_internal_r+0x3f8>
   12aac:	0580090e 	bge	zero,r22,12ad4 <___svfprintf_internal_r+0x398>
   12ab0:	a009883a 	mov	r4,r20
   12ab4:	880b883a 	mov	r5,r17
   12ab8:	01800804 	movi	r6,32
   12abc:	b00f883a 	mov	r7,r22
   12ac0:	da001215 	stw	r8,72(sp)
   12ac4:	00126d00 	call	126d0 <print_repeat>
   12ac8:	da001217 	ldw	r8,72(sp)
   12acc:	1000371e 	bne	r2,zero,12bac <___svfprintf_internal_r+0x470>
   12ad0:	85a1883a 	add	r16,r16,r22
   12ad4:	403ff126 	beq	r8,zero,12a9c <_gp+0xffff5594>
   12ad8:	00800b44 	movi	r2,45
   12adc:	d8800805 	stb	r2,32(sp)
   12ae0:	88800117 	ldw	r2,4(r17)
   12ae4:	a009883a 	mov	r4,r20
   12ae8:	880b883a 	mov	r5,r17
   12aec:	d9800804 	addi	r6,sp,32
   12af0:	01c00044 	movi	r7,1
   12af4:	103ee83a 	callr	r2
   12af8:	10002c1e 	bne	r2,zero,12bac <___svfprintf_internal_r+0x470>
   12afc:	84000044 	addi	r16,r16,1
   12b00:	003fe606 	br	12a9c <_gp+0xffff5594>
   12b04:	18ffffc4 	addi	r3,r3,-1
   12b08:	18800003 	ldbu	r2,0(r3)
   12b0c:	a009883a 	mov	r4,r20
   12b10:	d8c01115 	stw	r3,68(sp)
   12b14:	d8800805 	stb	r2,32(sp)
   12b18:	88800117 	ldw	r2,4(r17)
   12b1c:	880b883a 	mov	r5,r17
   12b20:	d9800804 	addi	r6,sp,32
   12b24:	01c00044 	movi	r7,1
   12b28:	103ee83a 	callr	r2
   12b2c:	d8c01117 	ldw	r3,68(sp)
   12b30:	10001e1e 	bne	r2,zero,12bac <___svfprintf_internal_r+0x470>
   12b34:	80c5c83a 	sub	r2,r16,r3
   12b38:	1d89883a 	add	r4,r3,r22
   12b3c:	e085883a 	add	r2,fp,r2
   12b40:	013ff016 	blt	zero,r4,12b04 <_gp+0xffff55fc>
   12b44:	1021883a 	mov	r16,r2
   12b48:	df000d17 	ldw	fp,52(sp)
   12b4c:	00004406 	br	12c60 <___svfprintf_internal_r+0x524>
   12b50:	01000044 	movi	r4,1
   12b54:	2480080e 	bge	r4,r18,12b78 <___svfprintf_internal_r+0x43c>
   12b58:	95bfffc4 	addi	r22,r18,-1
   12b5c:	a009883a 	mov	r4,r20
   12b60:	880b883a 	mov	r5,r17
   12b64:	01800804 	movi	r6,32
   12b68:	b00f883a 	mov	r7,r22
   12b6c:	00126d00 	call	126d0 <print_repeat>
   12b70:	10000e1e 	bne	r2,zero,12bac <___svfprintf_internal_r+0x470>
   12b74:	85a1883a 	add	r16,r16,r22
   12b78:	e0800017 	ldw	r2,0(fp)
   12b7c:	a009883a 	mov	r4,r20
   12b80:	880b883a 	mov	r5,r17
   12b84:	d8800005 	stb	r2,0(sp)
   12b88:	88800117 	ldw	r2,4(r17)
   12b8c:	d80d883a 	mov	r6,sp
   12b90:	01c00044 	movi	r7,1
   12b94:	e5800104 	addi	r22,fp,4
   12b98:	103ee83a 	callr	r2
   12b9c:	1000031e 	bne	r2,zero,12bac <___svfprintf_internal_r+0x470>
   12ba0:	84000044 	addi	r16,r16,1
   12ba4:	b039883a 	mov	fp,r22
   12ba8:	00002d06 	br	12c60 <___svfprintf_internal_r+0x524>
   12bac:	00bfffc4 	movi	r2,-1
   12bb0:	00003106 	br	12c78 <___svfprintf_internal_r+0x53c>
   12bb4:	e5800017 	ldw	r22,0(fp)
   12bb8:	e0c00104 	addi	r3,fp,4
   12bbc:	d8c00a15 	stw	r3,40(sp)
   12bc0:	b009883a 	mov	r4,r22
   12bc4:	0011e900 	call	11e90 <strlen>
   12bc8:	9091c83a 	sub	r8,r18,r2
   12bcc:	1039883a 	mov	fp,r2
   12bd0:	0200090e 	bge	zero,r8,12bf8 <___svfprintf_internal_r+0x4bc>
   12bd4:	400f883a 	mov	r7,r8
   12bd8:	a009883a 	mov	r4,r20
   12bdc:	880b883a 	mov	r5,r17
   12be0:	01800804 	movi	r6,32
   12be4:	da001215 	stw	r8,72(sp)
   12be8:	00126d00 	call	126d0 <print_repeat>
   12bec:	da001217 	ldw	r8,72(sp)
   12bf0:	103fee1e 	bne	r2,zero,12bac <_gp+0xffff56a4>
   12bf4:	8221883a 	add	r16,r16,r8
   12bf8:	88800117 	ldw	r2,4(r17)
   12bfc:	a009883a 	mov	r4,r20
   12c00:	880b883a 	mov	r5,r17
   12c04:	b00d883a 	mov	r6,r22
   12c08:	e00f883a 	mov	r7,fp
   12c0c:	103ee83a 	callr	r2
   12c10:	103fe61e 	bne	r2,zero,12bac <_gp+0xffff56a4>
   12c14:	8721883a 	add	r16,r16,fp
   12c18:	df000a17 	ldw	fp,40(sp)
   12c1c:	00001006 	br	12c60 <___svfprintf_internal_r+0x524>
   12c20:	05c00044 	movi	r23,1
   12c24:	04ffffc4 	movi	r19,-1
   12c28:	d8000e15 	stw	zero,56(sp)
   12c2c:	05400284 	movi	r21,10
   12c30:	9825883a 	mov	r18,r19
   12c34:	d8000c15 	stw	zero,48(sp)
   12c38:	d8000b15 	stw	zero,44(sp)
   12c3c:	b82d883a 	mov	r22,r23
   12c40:	00000806 	br	12c64 <___svfprintf_internal_r+0x528>
   12c44:	dd800b15 	stw	r22,44(sp)
   12c48:	05800084 	movi	r22,2
   12c4c:	00000506 	br	12c64 <___svfprintf_internal_r+0x528>
   12c50:	00c00044 	movi	r3,1
   12c54:	d8c00c15 	stw	r3,48(sp)
   12c58:	058000c4 	movi	r22,3
   12c5c:	00000106 	br	12c64 <___svfprintf_internal_r+0x528>
   12c60:	002d883a 	mov	r22,zero
   12c64:	d8c00f17 	ldw	r3,60(sp)
   12c68:	18c00044 	addi	r3,r3,1
   12c6c:	d8c00f15 	stw	r3,60(sp)
   12c70:	003ecc06 	br	127a4 <_gp+0xffff529c>
   12c74:	8005883a 	mov	r2,r16
   12c78:	dfc01c17 	ldw	ra,112(sp)
   12c7c:	df001b17 	ldw	fp,108(sp)
   12c80:	ddc01a17 	ldw	r23,104(sp)
   12c84:	dd801917 	ldw	r22,100(sp)
   12c88:	dd401817 	ldw	r21,96(sp)
   12c8c:	dd001717 	ldw	r20,92(sp)
   12c90:	dcc01617 	ldw	r19,88(sp)
   12c94:	dc801517 	ldw	r18,84(sp)
   12c98:	dc401417 	ldw	r17,80(sp)
   12c9c:	dc001317 	ldw	r16,76(sp)
   12ca0:	dec01d04 	addi	sp,sp,116
   12ca4:	f800283a 	ret

00012ca8 <__vfprintf_internal_unused>:
   12ca8:	2007883a 	mov	r3,r4
   12cac:	01000074 	movhi	r4,1
   12cb0:	21154304 	addi	r4,r4,21772
   12cb4:	21000017 	ldw	r4,0(r4)
   12cb8:	2805883a 	mov	r2,r5
   12cbc:	300f883a 	mov	r7,r6
   12cc0:	180b883a 	mov	r5,r3
   12cc4:	100d883a 	mov	r6,r2
   12cc8:	001273c1 	jmpi	1273c <___svfprintf_internal_r>

00012ccc <_write_r>:
   12ccc:	defffd04 	addi	sp,sp,-12
   12cd0:	dc000015 	stw	r16,0(sp)
   12cd4:	04000074 	movhi	r16,1
   12cd8:	dc400115 	stw	r17,4(sp)
   12cdc:	84163f04 	addi	r16,r16,22780
   12ce0:	2023883a 	mov	r17,r4
   12ce4:	2809883a 	mov	r4,r5
   12ce8:	300b883a 	mov	r5,r6
   12cec:	380d883a 	mov	r6,r7
   12cf0:	dfc00215 	stw	ra,8(sp)
   12cf4:	80000015 	stw	zero,0(r16)
   12cf8:	00131a00 	call	131a0 <write>
   12cfc:	00ffffc4 	movi	r3,-1
   12d00:	10c0031e 	bne	r2,r3,12d10 <_write_r+0x44>
   12d04:	80c00017 	ldw	r3,0(r16)
   12d08:	18000126 	beq	r3,zero,12d10 <_write_r+0x44>
   12d0c:	88c00015 	stw	r3,0(r17)
   12d10:	dfc00217 	ldw	ra,8(sp)
   12d14:	dc400117 	ldw	r17,4(sp)
   12d18:	dc000017 	ldw	r16,0(sp)
   12d1c:	dec00304 	addi	sp,sp,12
   12d20:	f800283a 	ret

00012d24 <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
   12d24:	defff904 	addi	sp,sp,-28
   12d28:	dfc00615 	stw	ra,24(sp)
   12d2c:	df000515 	stw	fp,20(sp)
   12d30:	df000504 	addi	fp,sp,20
   12d34:	e13ffc15 	stw	r4,-16(fp)
   12d38:	e17ffd15 	stw	r5,-12(fp)
   12d3c:	e1bffe15 	stw	r6,-8(fp)
   12d40:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
   12d44:	e0800217 	ldw	r2,8(fp)
   12d48:	d8800015 	stw	r2,0(sp)
   12d4c:	e13ffc17 	ldw	r4,-16(fp)
   12d50:	e17ffd17 	ldw	r5,-12(fp)
   12d54:	e1bffe17 	ldw	r6,-8(fp)
   12d58:	e1ffff17 	ldw	r7,-4(fp)
   12d5c:	0012f040 	call	12f04 <alt_iic_isr_register>
}  
   12d60:	e037883a 	mov	sp,fp
   12d64:	dfc00117 	ldw	ra,4(sp)
   12d68:	df000017 	ldw	fp,0(sp)
   12d6c:	dec00204 	addi	sp,sp,8
   12d70:	f800283a 	ret

00012d74 <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
   12d74:	defff904 	addi	sp,sp,-28
   12d78:	df000615 	stw	fp,24(sp)
   12d7c:	df000604 	addi	fp,sp,24
   12d80:	e13ffe15 	stw	r4,-8(fp)
   12d84:	e17fff15 	stw	r5,-4(fp)
   12d88:	e0bfff17 	ldw	r2,-4(fp)
   12d8c:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   12d90:	0005303a 	rdctl	r2,status
   12d94:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   12d98:	e0fffb17 	ldw	r3,-20(fp)
   12d9c:	00bfff84 	movi	r2,-2
   12da0:	1884703a 	and	r2,r3,r2
   12da4:	1001703a 	wrctl	status,r2
  
  return context;
   12da8:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
   12dac:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active |= (1 << id);
   12db0:	e0bffa17 	ldw	r2,-24(fp)
   12db4:	00c00044 	movi	r3,1
   12db8:	1884983a 	sll	r2,r3,r2
   12dbc:	1007883a 	mov	r3,r2
   12dc0:	00800074 	movhi	r2,1
   12dc4:	10964004 	addi	r2,r2,22784
   12dc8:	10800017 	ldw	r2,0(r2)
   12dcc:	1886b03a 	or	r3,r3,r2
   12dd0:	00800074 	movhi	r2,1
   12dd4:	10964004 	addi	r2,r2,22784
   12dd8:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
   12ddc:	00800074 	movhi	r2,1
   12de0:	10964004 	addi	r2,r2,22784
   12de4:	10800017 	ldw	r2,0(r2)
   12de8:	100170fa 	wrctl	ienable,r2
   12dec:	e0bffc17 	ldw	r2,-16(fp)
   12df0:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   12df4:	e0bffd17 	ldw	r2,-12(fp)
   12df8:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
   12dfc:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
   12e00:	0001883a 	nop
}
   12e04:	e037883a 	mov	sp,fp
   12e08:	df000017 	ldw	fp,0(sp)
   12e0c:	dec00104 	addi	sp,sp,4
   12e10:	f800283a 	ret

00012e14 <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
   12e14:	defff904 	addi	sp,sp,-28
   12e18:	df000615 	stw	fp,24(sp)
   12e1c:	df000604 	addi	fp,sp,24
   12e20:	e13ffe15 	stw	r4,-8(fp)
   12e24:	e17fff15 	stw	r5,-4(fp)
   12e28:	e0bfff17 	ldw	r2,-4(fp)
   12e2c:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   12e30:	0005303a 	rdctl	r2,status
   12e34:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   12e38:	e0fffb17 	ldw	r3,-20(fp)
   12e3c:	00bfff84 	movi	r2,-2
   12e40:	1884703a 	and	r2,r3,r2
   12e44:	1001703a 	wrctl	status,r2
  
  return context;
   12e48:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
   12e4c:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active &= ~(1 << id);
   12e50:	e0bffa17 	ldw	r2,-24(fp)
   12e54:	00c00044 	movi	r3,1
   12e58:	1884983a 	sll	r2,r3,r2
   12e5c:	0084303a 	nor	r2,zero,r2
   12e60:	1007883a 	mov	r3,r2
   12e64:	00800074 	movhi	r2,1
   12e68:	10964004 	addi	r2,r2,22784
   12e6c:	10800017 	ldw	r2,0(r2)
   12e70:	1886703a 	and	r3,r3,r2
   12e74:	00800074 	movhi	r2,1
   12e78:	10964004 	addi	r2,r2,22784
   12e7c:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
   12e80:	00800074 	movhi	r2,1
   12e84:	10964004 	addi	r2,r2,22784
   12e88:	10800017 	ldw	r2,0(r2)
   12e8c:	100170fa 	wrctl	ienable,r2
   12e90:	e0bffc17 	ldw	r2,-16(fp)
   12e94:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   12e98:	e0bffd17 	ldw	r2,-12(fp)
   12e9c:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
   12ea0:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
   12ea4:	0001883a 	nop
}
   12ea8:	e037883a 	mov	sp,fp
   12eac:	df000017 	ldw	fp,0(sp)
   12eb0:	dec00104 	addi	sp,sp,4
   12eb4:	f800283a 	ret

00012eb8 <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
   12eb8:	defffc04 	addi	sp,sp,-16
   12ebc:	df000315 	stw	fp,12(sp)
   12ec0:	df000304 	addi	fp,sp,12
   12ec4:	e13ffe15 	stw	r4,-8(fp)
   12ec8:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
   12ecc:	000530fa 	rdctl	r2,ienable
   12ed0:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
   12ed4:	e0bfff17 	ldw	r2,-4(fp)
   12ed8:	00c00044 	movi	r3,1
   12edc:	1884983a 	sll	r2,r3,r2
   12ee0:	1007883a 	mov	r3,r2
   12ee4:	e0bffd17 	ldw	r2,-12(fp)
   12ee8:	1884703a 	and	r2,r3,r2
   12eec:	1004c03a 	cmpne	r2,r2,zero
   12ef0:	10803fcc 	andi	r2,r2,255
}
   12ef4:	e037883a 	mov	sp,fp
   12ef8:	df000017 	ldw	fp,0(sp)
   12efc:	dec00104 	addi	sp,sp,4
   12f00:	f800283a 	ret

00012f04 <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
   12f04:	defff504 	addi	sp,sp,-44
   12f08:	dfc00a15 	stw	ra,40(sp)
   12f0c:	df000915 	stw	fp,36(sp)
   12f10:	df000904 	addi	fp,sp,36
   12f14:	e13ffc15 	stw	r4,-16(fp)
   12f18:	e17ffd15 	stw	r5,-12(fp)
   12f1c:	e1bffe15 	stw	r6,-8(fp)
   12f20:	e1ffff15 	stw	r7,-4(fp)
  int rc = -EINVAL;  
   12f24:	00bffa84 	movi	r2,-22
   12f28:	e0bff715 	stw	r2,-36(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
   12f2c:	e0bffd17 	ldw	r2,-12(fp)
   12f30:	e0bff815 	stw	r2,-32(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
   12f34:	e0bff817 	ldw	r2,-32(fp)
   12f38:	10800808 	cmpgei	r2,r2,32
   12f3c:	1000271e 	bne	r2,zero,12fdc <alt_iic_isr_register+0xd8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   12f40:	0005303a 	rdctl	r2,status
   12f44:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   12f48:	e0fffa17 	ldw	r3,-24(fp)
   12f4c:	00bfff84 	movi	r2,-2
   12f50:	1884703a 	and	r2,r3,r2
   12f54:	1001703a 	wrctl	status,r2
  
  return context;
   12f58:	e0bffa17 	ldw	r2,-24(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
   12f5c:	e0bff915 	stw	r2,-28(fp)

    alt_irq[id].handler = isr;
   12f60:	00800074 	movhi	r2,1
   12f64:	1096f004 	addi	r2,r2,23488
   12f68:	e0fff817 	ldw	r3,-32(fp)
   12f6c:	180690fa 	slli	r3,r3,3
   12f70:	10c5883a 	add	r2,r2,r3
   12f74:	e0fffe17 	ldw	r3,-8(fp)
   12f78:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = isr_context;
   12f7c:	00800074 	movhi	r2,1
   12f80:	1096f004 	addi	r2,r2,23488
   12f84:	e0fff817 	ldw	r3,-32(fp)
   12f88:	180690fa 	slli	r3,r3,3
   12f8c:	18c00104 	addi	r3,r3,4
   12f90:	10c5883a 	add	r2,r2,r3
   12f94:	e0ffff17 	ldw	r3,-4(fp)
   12f98:	10c00015 	stw	r3,0(r2)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
   12f9c:	e0bffe17 	ldw	r2,-8(fp)
   12fa0:	10000526 	beq	r2,zero,12fb8 <alt_iic_isr_register+0xb4>
   12fa4:	e0bff817 	ldw	r2,-32(fp)
   12fa8:	e13ffc17 	ldw	r4,-16(fp)
   12fac:	100b883a 	mov	r5,r2
   12fb0:	0012d740 	call	12d74 <alt_ic_irq_enable>
   12fb4:	00000406 	br	12fc8 <alt_iic_isr_register+0xc4>
   12fb8:	e0bff817 	ldw	r2,-32(fp)
   12fbc:	e13ffc17 	ldw	r4,-16(fp)
   12fc0:	100b883a 	mov	r5,r2
   12fc4:	0012e140 	call	12e14 <alt_ic_irq_disable>
   12fc8:	e0bff715 	stw	r2,-36(fp)
   12fcc:	e0bff917 	ldw	r2,-28(fp)
   12fd0:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   12fd4:	e0bffb17 	ldw	r2,-20(fp)
   12fd8:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
   12fdc:	e0bff717 	ldw	r2,-36(fp)
}
   12fe0:	e037883a 	mov	sp,fp
   12fe4:	dfc00117 	ldw	ra,4(sp)
   12fe8:	df000017 	ldw	fp,0(sp)
   12fec:	dec00204 	addi	sp,sp,8
   12ff0:	f800283a 	ret

00012ff4 <alt_load_section>:
 */

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
   12ff4:	defffc04 	addi	sp,sp,-16
   12ff8:	df000315 	stw	fp,12(sp)
   12ffc:	df000304 	addi	fp,sp,12
   13000:	e13ffd15 	stw	r4,-12(fp)
   13004:	e17ffe15 	stw	r5,-8(fp)
   13008:	e1bfff15 	stw	r6,-4(fp)
  if (to != from)
   1300c:	e0fffe17 	ldw	r3,-8(fp)
   13010:	e0bffd17 	ldw	r2,-12(fp)
   13014:	18800c26 	beq	r3,r2,13048 <alt_load_section+0x54>
  {
    while( to != end )
   13018:	00000806 	br	1303c <alt_load_section+0x48>
    {
      *to++ = *from++;
   1301c:	e0bffe17 	ldw	r2,-8(fp)
   13020:	10c00104 	addi	r3,r2,4
   13024:	e0fffe15 	stw	r3,-8(fp)
   13028:	e0fffd17 	ldw	r3,-12(fp)
   1302c:	19000104 	addi	r4,r3,4
   13030:	e13ffd15 	stw	r4,-12(fp)
   13034:	18c00017 	ldw	r3,0(r3)
   13038:	10c00015 	stw	r3,0(r2)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
   1303c:	e0fffe17 	ldw	r3,-8(fp)
   13040:	e0bfff17 	ldw	r2,-4(fp)
   13044:	18bff51e 	bne	r3,r2,1301c <_gp+0xffff5b14>
    {
      *to++ = *from++;
    }
  }
}
   13048:	e037883a 	mov	sp,fp
   1304c:	df000017 	ldw	fp,0(sp)
   13050:	dec00104 	addi	sp,sp,4
   13054:	f800283a 	ret

00013058 <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
   13058:	defffe04 	addi	sp,sp,-8
   1305c:	dfc00115 	stw	ra,4(sp)
   13060:	df000015 	stw	fp,0(sp)
   13064:	d839883a 	mov	fp,sp
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
   13068:	01000074 	movhi	r4,1
   1306c:	21154d04 	addi	r4,r4,21812
   13070:	01400074 	movhi	r5,1
   13074:	29546404 	addi	r5,r5,20880
   13078:	01800074 	movhi	r6,1
   1307c:	31954d04 	addi	r6,r6,21812
   13080:	0012ff40 	call	12ff4 <alt_load_section>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
   13084:	01000074 	movhi	r4,1
   13088:	21000804 	addi	r4,r4,32
   1308c:	01400074 	movhi	r5,1
   13090:	29400804 	addi	r5,r5,32
   13094:	01800074 	movhi	r6,1
   13098:	31808b04 	addi	r6,r6,556
   1309c:	0012ff40 	call	12ff4 <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
   130a0:	01000074 	movhi	r4,1
   130a4:	21144204 	addi	r4,r4,20744
   130a8:	01400074 	movhi	r5,1
   130ac:	29544204 	addi	r5,r5,20744
   130b0:	01800074 	movhi	r6,1
   130b4:	31946404 	addi	r6,r6,20880
   130b8:	0012ff40 	call	12ff4 <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
   130bc:	00142280 	call	14228 <alt_dcache_flush_all>
  alt_icache_flush_all();
   130c0:	001441c0 	call	1441c <alt_icache_flush_all>
}
   130c4:	e037883a 	mov	sp,fp
   130c8:	dfc00117 	ldw	ra,4(sp)
   130cc:	df000017 	ldw	fp,0(sp)
   130d0:	dec00204 	addi	sp,sp,8
   130d4:	f800283a 	ret

000130d8 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
   130d8:	defffd04 	addi	sp,sp,-12
   130dc:	dfc00215 	stw	ra,8(sp)
   130e0:	df000115 	stw	fp,4(sp)
   130e4:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
   130e8:	0009883a 	mov	r4,zero
   130ec:	00132d80 	call	132d8 <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
   130f0:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
   130f4:	001330c0 	call	1330c <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
   130f8:	01000074 	movhi	r4,1
   130fc:	21145404 	addi	r4,r4,20816
   13100:	01400074 	movhi	r5,1
   13104:	29545404 	addi	r5,r5,20816
   13108:	01800074 	movhi	r6,1
   1310c:	31945404 	addi	r6,r6,20816
   13110:	00145b40 	call	145b4 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
   13114:	00143640 	call	14364 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
   13118:	01000074 	movhi	r4,1
   1311c:	2110f004 	addi	r4,r4,17344
   13120:	0014d840 	call	14d84 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
   13124:	d120ff17 	ldw	r4,-31748(gp)
   13128:	d0e10017 	ldw	r3,-31744(gp)
   1312c:	d0a10117 	ldw	r2,-31740(gp)
   13130:	180b883a 	mov	r5,r3
   13134:	100d883a 	mov	r6,r2
   13138:	0011ae80 	call	11ae8 <main>
   1313c:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
   13140:	01000044 	movi	r4,1
   13144:	00141500 	call	14150 <close>
  exit (result);
   13148:	e13fff17 	ldw	r4,-4(fp)
   1314c:	0014d980 	call	14d98 <exit>

00013150 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   13150:	defffe04 	addi	sp,sp,-8
   13154:	dfc00115 	stw	ra,4(sp)
   13158:	df000015 	stw	fp,0(sp)
   1315c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   13160:	00800074 	movhi	r2,1
   13164:	10954a04 	addi	r2,r2,21800
   13168:	10800017 	ldw	r2,0(r2)
   1316c:	10000526 	beq	r2,zero,13184 <alt_get_errno+0x34>
   13170:	00800074 	movhi	r2,1
   13174:	10954a04 	addi	r2,r2,21800
   13178:	10800017 	ldw	r2,0(r2)
   1317c:	103ee83a 	callr	r2
   13180:	00000206 	br	1318c <alt_get_errno+0x3c>
   13184:	00800074 	movhi	r2,1
   13188:	10963f04 	addi	r2,r2,22780
}
   1318c:	e037883a 	mov	sp,fp
   13190:	dfc00117 	ldw	ra,4(sp)
   13194:	df000017 	ldw	fp,0(sp)
   13198:	dec00204 	addi	sp,sp,8
   1319c:	f800283a 	ret

000131a0 <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
   131a0:	defff904 	addi	sp,sp,-28
   131a4:	dfc00615 	stw	ra,24(sp)
   131a8:	df000515 	stw	fp,20(sp)
   131ac:	df000504 	addi	fp,sp,20
   131b0:	e13ffd15 	stw	r4,-12(fp)
   131b4:	e17ffe15 	stw	r5,-8(fp)
   131b8:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   131bc:	e0bffd17 	ldw	r2,-12(fp)
   131c0:	10000816 	blt	r2,zero,131e4 <write+0x44>
   131c4:	e13ffd17 	ldw	r4,-12(fp)
   131c8:	01400304 	movi	r5,12
   131cc:	0011d4c0 	call	11d4c <__mulsi3>
   131d0:	1007883a 	mov	r3,r2
   131d4:	00800074 	movhi	r2,1
   131d8:	1094e204 	addi	r2,r2,21384
   131dc:	1885883a 	add	r2,r3,r2
   131e0:	00000106 	br	131e8 <write+0x48>
   131e4:	0005883a 	mov	r2,zero
   131e8:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
   131ec:	e0bffb17 	ldw	r2,-20(fp)
   131f0:	10002126 	beq	r2,zero,13278 <write+0xd8>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
   131f4:	e0bffb17 	ldw	r2,-20(fp)
   131f8:	10800217 	ldw	r2,8(r2)
   131fc:	108000cc 	andi	r2,r2,3
   13200:	10001826 	beq	r2,zero,13264 <write+0xc4>
   13204:	e0bffb17 	ldw	r2,-20(fp)
   13208:	10800017 	ldw	r2,0(r2)
   1320c:	10800617 	ldw	r2,24(r2)
   13210:	10001426 	beq	r2,zero,13264 <write+0xc4>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
   13214:	e0bffb17 	ldw	r2,-20(fp)
   13218:	10800017 	ldw	r2,0(r2)
   1321c:	10800617 	ldw	r2,24(r2)
   13220:	e0ffff17 	ldw	r3,-4(fp)
   13224:	e13ffb17 	ldw	r4,-20(fp)
   13228:	e17ffe17 	ldw	r5,-8(fp)
   1322c:	180d883a 	mov	r6,r3
   13230:	103ee83a 	callr	r2
   13234:	e0bffc15 	stw	r2,-16(fp)
   13238:	e0bffc17 	ldw	r2,-16(fp)
   1323c:	1000070e 	bge	r2,zero,1325c <write+0xbc>
      {
        ALT_ERRNO = -rval;
   13240:	00131500 	call	13150 <alt_get_errno>
   13244:	1007883a 	mov	r3,r2
   13248:	e0bffc17 	ldw	r2,-16(fp)
   1324c:	0085c83a 	sub	r2,zero,r2
   13250:	18800015 	stw	r2,0(r3)
        return -1;
   13254:	00bfffc4 	movi	r2,-1
   13258:	00000c06 	br	1328c <write+0xec>
      }
      return rval;
   1325c:	e0bffc17 	ldw	r2,-16(fp)
   13260:	00000a06 	br	1328c <write+0xec>
    }
    else
    {
      ALT_ERRNO = EACCES;
   13264:	00131500 	call	13150 <alt_get_errno>
   13268:	1007883a 	mov	r3,r2
   1326c:	00800344 	movi	r2,13
   13270:	18800015 	stw	r2,0(r3)
   13274:	00000406 	br	13288 <write+0xe8>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
   13278:	00131500 	call	13150 <alt_get_errno>
   1327c:	1007883a 	mov	r3,r2
   13280:	00801444 	movi	r2,81
   13284:	18800015 	stw	r2,0(r3)
  }
  return -1;
   13288:	00bfffc4 	movi	r2,-1
}
   1328c:	e037883a 	mov	sp,fp
   13290:	dfc00117 	ldw	ra,4(sp)
   13294:	df000017 	ldw	fp,0(sp)
   13298:	dec00204 	addi	sp,sp,8
   1329c:	f800283a 	ret

000132a0 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
   132a0:	defffd04 	addi	sp,sp,-12
   132a4:	dfc00215 	stw	ra,8(sp)
   132a8:	df000115 	stw	fp,4(sp)
   132ac:	df000104 	addi	fp,sp,4
   132b0:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
   132b4:	e13fff17 	ldw	r4,-4(fp)
   132b8:	01400074 	movhi	r5,1
   132bc:	29554704 	addi	r5,r5,21788
   132c0:	00142c00 	call	142c0 <alt_dev_llist_insert>
}
   132c4:	e037883a 	mov	sp,fp
   132c8:	dfc00117 	ldw	ra,4(sp)
   132cc:	df000017 	ldw	fp,0(sp)
   132d0:	dec00204 	addi	sp,sp,8
   132d4:	f800283a 	ret

000132d8 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
   132d8:	defffd04 	addi	sp,sp,-12
   132dc:	dfc00215 	stw	ra,8(sp)
   132e0:	df000115 	stw	fp,4(sp)
   132e4:	df000104 	addi	fp,sp,4
   132e8:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( NIOS2_GEN2_0, nios2_gen2_0);
   132ec:	0014aec0 	call	14aec <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
   132f0:	00800044 	movi	r2,1
   132f4:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
   132f8:	e037883a 	mov	sp,fp
   132fc:	dfc00117 	ldw	ra,4(sp)
   13300:	df000017 	ldw	fp,0(sp)
   13304:	dec00204 	addi	sp,sp,8
   13308:	f800283a 	ret

0001330c <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
   1330c:	defffe04 	addi	sp,sp,-8
   13310:	dfc00115 	stw	ra,4(sp)
   13314:	df000015 	stw	fp,0(sp)
   13318:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( TIMER_MS, timer_ms);
   1331c:	010000b4 	movhi	r4,2
   13320:	21041804 	addi	r4,r4,4192
   13324:	000b883a 	mov	r5,zero
   13328:	018000c4 	movi	r6,3
   1332c:	01c0fa04 	movi	r7,1000
   13330:	00136480 	call	13648 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( TIMER_US, timer_us);
   13334:	00800074 	movhi	r2,1
   13338:	10964404 	addi	r2,r2,22800
   1333c:	00c000b4 	movhi	r3,2
   13340:	18c42004 	addi	r3,r3,4224
   13344:	10c00015 	stw	r3,0(r2)
   13348:	00800074 	movhi	r2,1
   1334c:	10964504 	addi	r2,r2,22804
   13350:	00c003f4 	movhi	r3,15
   13354:	18d09004 	addi	r3,r3,16960
   13358:	10c00015 	stw	r3,0(r2)
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART_0, jtag_uart_0);
   1335c:	01000074 	movhi	r4,1
   13360:	21149c04 	addi	r4,r4,21104
   13364:	00132a00 	call	132a0 <alt_dev_reg>
    ALTERA_AVALON_UART_INIT ( UART_0, uart_0);
   13368:	01000074 	movhi	r4,1
   1336c:	2114b104 	addi	r4,r4,21188
   13370:	000b883a 	mov	r5,zero
   13374:	01800044 	movi	r6,1
   13378:	00139200 	call	13920 <altera_avalon_uart_init>
   1337c:	01000074 	movhi	r4,1
   13380:	2114a704 	addi	r4,r4,21148
   13384:	00132a00 	call	132a0 <alt_dev_reg>
}
   13388:	e037883a 	mov	sp,fp
   1338c:	dfc00117 	ldw	ra,4(sp)
   13390:	df000017 	ldw	fp,0(sp)
   13394:	dec00204 	addi	sp,sp,8
   13398:	f800283a 	ret

0001339c <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
   1339c:	defffa04 	addi	sp,sp,-24
   133a0:	dfc00515 	stw	ra,20(sp)
   133a4:	df000415 	stw	fp,16(sp)
   133a8:	df000404 	addi	fp,sp,16
   133ac:	e13ffd15 	stw	r4,-12(fp)
   133b0:	e17ffe15 	stw	r5,-8(fp)
   133b4:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   133b8:	e0bffd17 	ldw	r2,-12(fp)
   133bc:	10800017 	ldw	r2,0(r2)
   133c0:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
   133c4:	e0bffc17 	ldw	r2,-16(fp)
   133c8:	10c00a04 	addi	r3,r2,40
   133cc:	e0bffd17 	ldw	r2,-12(fp)
   133d0:	10800217 	ldw	r2,8(r2)
   133d4:	1809883a 	mov	r4,r3
   133d8:	e17ffe17 	ldw	r5,-8(fp)
   133dc:	e1bfff17 	ldw	r6,-4(fp)
   133e0:	100f883a 	mov	r7,r2
   133e4:	001345c0 	call	1345c <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
   133e8:	e037883a 	mov	sp,fp
   133ec:	dfc00117 	ldw	ra,4(sp)
   133f0:	df000017 	ldw	fp,0(sp)
   133f4:	dec00204 	addi	sp,sp,8
   133f8:	f800283a 	ret

000133fc <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
   133fc:	defffa04 	addi	sp,sp,-24
   13400:	dfc00515 	stw	ra,20(sp)
   13404:	df000415 	stw	fp,16(sp)
   13408:	df000404 	addi	fp,sp,16
   1340c:	e13ffd15 	stw	r4,-12(fp)
   13410:	e17ffe15 	stw	r5,-8(fp)
   13414:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   13418:	e0bffd17 	ldw	r2,-12(fp)
   1341c:	10800017 	ldw	r2,0(r2)
   13420:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
   13424:	e0bffc17 	ldw	r2,-16(fp)
   13428:	10c00a04 	addi	r3,r2,40
   1342c:	e0bffd17 	ldw	r2,-12(fp)
   13430:	10800217 	ldw	r2,8(r2)
   13434:	1809883a 	mov	r4,r3
   13438:	e17ffe17 	ldw	r5,-8(fp)
   1343c:	e1bfff17 	ldw	r6,-4(fp)
   13440:	100f883a 	mov	r7,r2
   13444:	00135400 	call	13540 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
   13448:	e037883a 	mov	sp,fp
   1344c:	dfc00117 	ldw	ra,4(sp)
   13450:	df000017 	ldw	fp,0(sp)
   13454:	dec00204 	addi	sp,sp,8
   13458:	f800283a 	ret

0001345c <altera_avalon_jtag_uart_read>:
 */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char* buffer, int space, int flags)
{
   1345c:	defff704 	addi	sp,sp,-36
   13460:	df000815 	stw	fp,32(sp)
   13464:	df000804 	addi	fp,sp,32
   13468:	e13ffc15 	stw	r4,-16(fp)
   1346c:	e17ffd15 	stw	r5,-12(fp)
   13470:	e1bffe15 	stw	r6,-8(fp)
   13474:	e1ffff15 	stw	r7,-4(fp)
  unsigned int base = sp->base;
   13478:	e0bffc17 	ldw	r2,-16(fp)
   1347c:	10800017 	ldw	r2,0(r2)
   13480:	e0bff915 	stw	r2,-28(fp)

  char * ptr = buffer;
   13484:	e0bffd17 	ldw	r2,-12(fp)
   13488:	e0bff815 	stw	r2,-32(fp)
  char * end = buffer + space;
   1348c:	e0bffe17 	ldw	r2,-8(fp)
   13490:	e0fffd17 	ldw	r3,-12(fp)
   13494:	1885883a 	add	r2,r3,r2
   13498:	e0bffa15 	stw	r2,-24(fp)

  while (ptr < end)
   1349c:	00001406 	br	134f0 <altera_avalon_jtag_uart_read+0x94>
  {
    unsigned int data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
   134a0:	e0bff917 	ldw	r2,-28(fp)
   134a4:	10800037 	ldwio	r2,0(r2)
   134a8:	e0bffb15 	stw	r2,-20(fp)

    if (data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK)
   134ac:	e0bffb17 	ldw	r2,-20(fp)
   134b0:	10a0000c 	andi	r2,r2,32768
   134b4:	10000626 	beq	r2,zero,134d0 <altera_avalon_jtag_uart_read+0x74>
      *ptr++ = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
   134b8:	e0bff817 	ldw	r2,-32(fp)
   134bc:	10c00044 	addi	r3,r2,1
   134c0:	e0fff815 	stw	r3,-32(fp)
   134c4:	e0fffb17 	ldw	r3,-20(fp)
   134c8:	10c00005 	stb	r3,0(r2)
   134cc:	00000806 	br	134f0 <altera_avalon_jtag_uart_read+0x94>
    else if (ptr != buffer)
   134d0:	e0fff817 	ldw	r3,-32(fp)
   134d4:	e0bffd17 	ldw	r2,-12(fp)
   134d8:	18800126 	beq	r3,r2,134e0 <altera_avalon_jtag_uart_read+0x84>
      break;
   134dc:	00000706 	br	134fc <altera_avalon_jtag_uart_read+0xa0>
    else if(flags & O_NONBLOCK)
   134e0:	e0bfff17 	ldw	r2,-4(fp)
   134e4:	1090000c 	andi	r2,r2,16384
   134e8:	10000126 	beq	r2,zero,134f0 <altera_avalon_jtag_uart_read+0x94>
      break;   
   134ec:	00000306 	br	134fc <altera_avalon_jtag_uart_read+0xa0>
  unsigned int base = sp->base;

  char * ptr = buffer;
  char * end = buffer + space;

  while (ptr < end)
   134f0:	e0fff817 	ldw	r3,-32(fp)
   134f4:	e0bffa17 	ldw	r2,-24(fp)
   134f8:	18bfe936 	bltu	r3,r2,134a0 <_gp+0xffff5f98>
    else if(flags & O_NONBLOCK)
      break;   
    
  }

  if (ptr != buffer)
   134fc:	e0fff817 	ldw	r3,-32(fp)
   13500:	e0bffd17 	ldw	r2,-12(fp)
   13504:	18800426 	beq	r3,r2,13518 <altera_avalon_jtag_uart_read+0xbc>
    return ptr - buffer;
   13508:	e0fff817 	ldw	r3,-32(fp)
   1350c:	e0bffd17 	ldw	r2,-12(fp)
   13510:	1885c83a 	sub	r2,r3,r2
   13514:	00000606 	br	13530 <altera_avalon_jtag_uart_read+0xd4>
  else if (flags & O_NONBLOCK)
   13518:	e0bfff17 	ldw	r2,-4(fp)
   1351c:	1090000c 	andi	r2,r2,16384
   13520:	10000226 	beq	r2,zero,1352c <altera_avalon_jtag_uart_read+0xd0>
    return -EWOULDBLOCK;
   13524:	00bffd44 	movi	r2,-11
   13528:	00000106 	br	13530 <altera_avalon_jtag_uart_read+0xd4>
  else
    return -EIO;
   1352c:	00bffec4 	movi	r2,-5
}
   13530:	e037883a 	mov	sp,fp
   13534:	df000017 	ldw	fp,0(sp)
   13538:	dec00104 	addi	sp,sp,4
   1353c:	f800283a 	ret

00013540 <altera_avalon_jtag_uart_write>:
 * one FIFOs worth of data.  But you said you didn't want to use interrupts :-)
 */

int altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
   13540:	defff904 	addi	sp,sp,-28
   13544:	df000615 	stw	fp,24(sp)
   13548:	df000604 	addi	fp,sp,24
   1354c:	e13ffc15 	stw	r4,-16(fp)
   13550:	e17ffd15 	stw	r5,-12(fp)
   13554:	e1bffe15 	stw	r6,-8(fp)
   13558:	e1ffff15 	stw	r7,-4(fp)
  unsigned int base = sp->base;
   1355c:	e0bffc17 	ldw	r2,-16(fp)
   13560:	10800017 	ldw	r2,0(r2)
   13564:	e0bffa15 	stw	r2,-24(fp)

  const char * end = ptr + count;
   13568:	e0bffe17 	ldw	r2,-8(fp)
   1356c:	e0fffd17 	ldw	r3,-12(fp)
   13570:	1885883a 	add	r2,r3,r2
   13574:	e0bffb15 	stw	r2,-20(fp)

  while (ptr < end)
   13578:	00000e06 	br	135b4 <altera_avalon_jtag_uart_write+0x74>
    if ((IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base) & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) != 0)
   1357c:	e0bffa17 	ldw	r2,-24(fp)
   13580:	10800104 	addi	r2,r2,4
   13584:	10800037 	ldwio	r2,0(r2)
   13588:	10bfffec 	andhi	r2,r2,65535
   1358c:	10000926 	beq	r2,zero,135b4 <altera_avalon_jtag_uart_write+0x74>
      IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, *ptr++);
   13590:	e0fffa17 	ldw	r3,-24(fp)
   13594:	e0bffd17 	ldw	r2,-12(fp)
   13598:	11000044 	addi	r4,r2,1
   1359c:	e13ffd15 	stw	r4,-12(fp)
   135a0:	10800003 	ldbu	r2,0(r2)
   135a4:	10803fcc 	andi	r2,r2,255
   135a8:	1080201c 	xori	r2,r2,128
   135ac:	10bfe004 	addi	r2,r2,-128
   135b0:	18800035 	stwio	r2,0(r3)
{
  unsigned int base = sp->base;

  const char * end = ptr + count;

  while (ptr < end)
   135b4:	e0fffd17 	ldw	r3,-12(fp)
   135b8:	e0bffb17 	ldw	r2,-20(fp)
   135bc:	18bfef36 	bltu	r3,r2,1357c <_gp+0xffff6074>
    if ((IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base) & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) != 0)
      IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, *ptr++);

  return count;
   135c0:	e0bffe17 	ldw	r2,-8(fp)
}
   135c4:	e037883a 	mov	sp,fp
   135c8:	df000017 	ldw	fp,0(sp)
   135cc:	dec00104 	addi	sp,sp,4
   135d0:	f800283a 	ret

000135d4 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
   135d4:	defffa04 	addi	sp,sp,-24
   135d8:	dfc00515 	stw	ra,20(sp)
   135dc:	df000415 	stw	fp,16(sp)
   135e0:	df000404 	addi	fp,sp,16
   135e4:	e13fff15 	stw	r4,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
   135e8:	0007883a 	mov	r3,zero
   135ec:	e0bfff17 	ldw	r2,-4(fp)
   135f0:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
   135f4:	e0bfff17 	ldw	r2,-4(fp)
   135f8:	10800104 	addi	r2,r2,4
   135fc:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   13600:	0005303a 	rdctl	r2,status
   13604:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   13608:	e0fffd17 	ldw	r3,-12(fp)
   1360c:	00bfff84 	movi	r2,-2
   13610:	1884703a 	and	r2,r3,r2
   13614:	1001703a 	wrctl	status,r2
  
  return context;
   13618:	e0bffd17 	ldw	r2,-12(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
   1361c:	e0bffc15 	stw	r2,-16(fp)
  alt_tick ();
   13620:	00149e80 	call	149e8 <alt_tick>
   13624:	e0bffc17 	ldw	r2,-16(fp)
   13628:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   1362c:	e0bffe17 	ldw	r2,-8(fp)
   13630:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
   13634:	e037883a 	mov	sp,fp
   13638:	dfc00117 	ldw	ra,4(sp)
   1363c:	df000017 	ldw	fp,0(sp)
   13640:	dec00204 	addi	sp,sp,8
   13644:	f800283a 	ret

00013648 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
   13648:	defff804 	addi	sp,sp,-32
   1364c:	dfc00715 	stw	ra,28(sp)
   13650:	df000615 	stw	fp,24(sp)
   13654:	df000604 	addi	fp,sp,24
   13658:	e13ffc15 	stw	r4,-16(fp)
   1365c:	e17ffd15 	stw	r5,-12(fp)
   13660:	e1bffe15 	stw	r6,-8(fp)
   13664:	e1ffff15 	stw	r7,-4(fp)
   13668:	e0bfff17 	ldw	r2,-4(fp)
   1366c:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
   13670:	00800074 	movhi	r2,1
   13674:	10964704 	addi	r2,r2,22812
   13678:	10800017 	ldw	r2,0(r2)
   1367c:	1000041e 	bne	r2,zero,13690 <alt_avalon_timer_sc_init+0x48>
  {
    _alt_tick_rate = nticks;
   13680:	00800074 	movhi	r2,1
   13684:	10964704 	addi	r2,r2,22812
   13688:	e0fffb17 	ldw	r3,-20(fp)
   1368c:	10c00015 	stw	r3,0(r2)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
   13690:	e0bffc17 	ldw	r2,-16(fp)
   13694:	10800104 	addi	r2,r2,4
   13698:	00c001c4 	movi	r3,7
   1369c:	10c00035 	stwio	r3,0(r2)
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
   136a0:	d8000015 	stw	zero,0(sp)
   136a4:	e13ffd17 	ldw	r4,-12(fp)
   136a8:	e17ffe17 	ldw	r5,-8(fp)
   136ac:	01800074 	movhi	r6,1
   136b0:	318d7504 	addi	r6,r6,13780
   136b4:	e1fffc17 	ldw	r7,-16(fp)
   136b8:	0012d240 	call	12d24 <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
   136bc:	e037883a 	mov	sp,fp
   136c0:	dfc00117 	ldw	ra,4(sp)
   136c4:	df000017 	ldw	fp,0(sp)
   136c8:	dec00204 	addi	sp,sp,8
   136cc:	f800283a 	ret

000136d0 <alt_timestamp_start>:
 * The return value of this function is 0 upon sucess and -1 if in timestamp
 * device has not been registered. 
 */

int alt_timestamp_start(void)
{
   136d0:	defffe04 	addi	sp,sp,-8
   136d4:	df000115 	stw	fp,4(sp)
   136d8:	df000104 	addi	fp,sp,4
  void* base = altera_avalon_timer_ts_base;
   136dc:	00800074 	movhi	r2,1
   136e0:	10964404 	addi	r2,r2,22800
   136e4:	10800017 	ldw	r2,0(r2)
   136e8:	e0bfff15 	stw	r2,-4(fp)

  if (!altera_avalon_timer_ts_freq)
   136ec:	00800074 	movhi	r2,1
   136f0:	10964504 	addi	r2,r2,22804
   136f4:	10800017 	ldw	r2,0(r2)
   136f8:	1000021e 	bne	r2,zero,13704 <alt_timestamp_start+0x34>
  {
    return -1;
   136fc:	00bfffc4 	movi	r2,-1
   13700:	00001106 	br	13748 <alt_timestamp_start+0x78>
        IOWR_ALTERA_AVALON_TIMER_PERIOD_1 (base, 0xFFFF);;
        IOWR_ALTERA_AVALON_TIMER_PERIOD_2 (base, 0xFFFF);
        IOWR_ALTERA_AVALON_TIMER_PERIOD_3 (base, 0xFFFF);
        IOWR_ALTERA_AVALON_TIMER_CONTROL (base, ALTERA_AVALON_TIMER_CONTROL_START_MSK);
    } else {
        IOWR_ALTERA_AVALON_TIMER_CONTROL (base,ALTERA_AVALON_TIMER_CONTROL_STOP_MSK);
   13704:	e0bfff17 	ldw	r2,-4(fp)
   13708:	10800104 	addi	r2,r2,4
   1370c:	00c00204 	movi	r3,8
   13710:	10c00035 	stwio	r3,0(r2)
        IOWR_ALTERA_AVALON_TIMER_PERIODL (base, 0xFFFF);
   13714:	e0bfff17 	ldw	r2,-4(fp)
   13718:	10800204 	addi	r2,r2,8
   1371c:	00ffffd4 	movui	r3,65535
   13720:	10c00035 	stwio	r3,0(r2)
        IOWR_ALTERA_AVALON_TIMER_PERIODH (base, 0xFFFF);
   13724:	e0bfff17 	ldw	r2,-4(fp)
   13728:	10800304 	addi	r2,r2,12
   1372c:	00ffffd4 	movui	r3,65535
   13730:	10c00035 	stwio	r3,0(r2)
        IOWR_ALTERA_AVALON_TIMER_CONTROL (base, ALTERA_AVALON_TIMER_CONTROL_START_MSK); 
   13734:	e0bfff17 	ldw	r2,-4(fp)
   13738:	10800104 	addi	r2,r2,4
   1373c:	00c00104 	movi	r3,4
   13740:	10c00035 	stwio	r3,0(r2)
    } 
  }
  return 0;
   13744:	0005883a 	mov	r2,zero
}
   13748:	e037883a 	mov	sp,fp
   1374c:	df000017 	ldw	fp,0(sp)
   13750:	dec00104 	addi	sp,sp,4
   13754:	f800283a 	ret

00013758 <alt_timestamp>:
 * The returned timestamp counts up from the last time the period register
 * was reset. 
 */

alt_timestamp_type alt_timestamp(void)
{
   13758:	defffc04 	addi	sp,sp,-16
   1375c:	df000315 	stw	fp,12(sp)
   13760:	df000304 	addi	fp,sp,12

  void* base = altera_avalon_timer_ts_base;
   13764:	00800074 	movhi	r2,1
   13768:	10964404 	addi	r2,r2,22800
   1376c:	10800017 	ldw	r2,0(r2)
   13770:	e0bffd15 	stw	r2,-12(fp)

  if (!altera_avalon_timer_ts_freq)
   13774:	00800074 	movhi	r2,1
   13778:	10964504 	addi	r2,r2,22804
   1377c:	10800017 	ldw	r2,0(r2)
   13780:	1000021e 	bne	r2,zero,1378c <alt_timestamp+0x34>
  {
#if (ALT_TIMESTAMP_COUNTER_SIZE == 64)
        return 0xFFFFFFFFFFFFFFFFULL;
#else
        return 0xFFFFFFFF;
   13784:	00bfffc4 	movi	r2,-1
   13788:	00001306 	br	137d8 <alt_timestamp+0x80>
        alt_timestamp_type snap_2 = IORD_ALTERA_AVALON_TIMER_SNAP_2(base) & ALTERA_AVALON_TIMER_SNAP_2_MSK;
        alt_timestamp_type snap_3 = IORD_ALTERA_AVALON_TIMER_SNAP_3(base) & ALTERA_AVALON_TIMER_SNAP_3_MSK;
        
        return (0xFFFFFFFFFFFFFFFFULL - ( (snap_3 << 48) | (snap_2 << 32) | (snap_1 << 16) | (snap_0) ));
#else
        IOWR_ALTERA_AVALON_TIMER_SNAPL (base, 0);
   1378c:	e0bffd17 	ldw	r2,-12(fp)
   13790:	10800404 	addi	r2,r2,16
   13794:	0007883a 	mov	r3,zero
   13798:	10c00035 	stwio	r3,0(r2)
        alt_timestamp_type lower = IORD_ALTERA_AVALON_TIMER_SNAPL(base) & ALTERA_AVALON_TIMER_SNAPL_MSK;
   1379c:	e0bffd17 	ldw	r2,-12(fp)
   137a0:	10800404 	addi	r2,r2,16
   137a4:	10800037 	ldwio	r2,0(r2)
   137a8:	10bfffcc 	andi	r2,r2,65535
   137ac:	e0bffe15 	stw	r2,-8(fp)
        alt_timestamp_type upper = IORD_ALTERA_AVALON_TIMER_SNAPH(base) & ALTERA_AVALON_TIMER_SNAPH_MSK;
   137b0:	e0bffd17 	ldw	r2,-12(fp)
   137b4:	10800504 	addi	r2,r2,20
   137b8:	10800037 	ldwio	r2,0(r2)
   137bc:	10bfffcc 	andi	r2,r2,65535
   137c0:	e0bfff15 	stw	r2,-4(fp)
        
        return (0xFFFFFFFF - ((upper << 16) | lower)); 
   137c4:	e0bfff17 	ldw	r2,-4(fp)
   137c8:	1006943a 	slli	r3,r2,16
   137cc:	e0bffe17 	ldw	r2,-8(fp)
   137d0:	1884b03a 	or	r2,r3,r2
   137d4:	0084303a 	nor	r2,zero,r2
#endif
  }
}
   137d8:	e037883a 	mov	sp,fp
   137dc:	df000017 	ldw	fp,0(sp)
   137e0:	dec00104 	addi	sp,sp,4
   137e4:	f800283a 	ret

000137e8 <alt_timestamp_freq>:
 * Return the number of timestamp ticks per second. This will be 0 if no
 * timestamp device has been registered.
 */

alt_u32 alt_timestamp_freq(void)
{
   137e8:	deffff04 	addi	sp,sp,-4
   137ec:	df000015 	stw	fp,0(sp)
   137f0:	d839883a 	mov	fp,sp
  return altera_avalon_timer_ts_freq;
   137f4:	00800074 	movhi	r2,1
   137f8:	10964504 	addi	r2,r2,22804
   137fc:	10800017 	ldw	r2,0(r2)
}
   13800:	e037883a 	mov	sp,fp
   13804:	df000017 	ldw	fp,0(sp)
   13808:	dec00104 	addi	sp,sp,4
   1380c:	f800283a 	ret

00013810 <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
   13810:	defffa04 	addi	sp,sp,-24
   13814:	dfc00515 	stw	ra,20(sp)
   13818:	df000415 	stw	fp,16(sp)
   1381c:	df000404 	addi	fp,sp,16
   13820:	e13ffd15 	stw	r4,-12(fp)
   13824:	e17ffe15 	stw	r5,-8(fp)
   13828:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   1382c:	e0bffd17 	ldw	r2,-12(fp)
   13830:	10800017 	ldw	r2,0(r2)
   13834:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
   13838:	e0bffc17 	ldw	r2,-16(fp)
   1383c:	10c00a04 	addi	r3,r2,40
   13840:	e0bffd17 	ldw	r2,-12(fp)
   13844:	10800217 	ldw	r2,8(r2)
   13848:	1809883a 	mov	r4,r3
   1384c:	e17ffe17 	ldw	r5,-8(fp)
   13850:	e1bfff17 	ldw	r6,-4(fp)
   13854:	100f883a 	mov	r7,r2
   13858:	0013d280 	call	13d28 <altera_avalon_uart_read>
      fd->fd_flags);
}
   1385c:	e037883a 	mov	sp,fp
   13860:	dfc00117 	ldw	ra,4(sp)
   13864:	df000017 	ldw	fp,0(sp)
   13868:	dec00204 	addi	sp,sp,8
   1386c:	f800283a 	ret

00013870 <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
   13870:	defffa04 	addi	sp,sp,-24
   13874:	dfc00515 	stw	ra,20(sp)
   13878:	df000415 	stw	fp,16(sp)
   1387c:	df000404 	addi	fp,sp,16
   13880:	e13ffd15 	stw	r4,-12(fp)
   13884:	e17ffe15 	stw	r5,-8(fp)
   13888:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   1388c:	e0bffd17 	ldw	r2,-12(fp)
   13890:	10800017 	ldw	r2,0(r2)
   13894:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
   13898:	e0bffc17 	ldw	r2,-16(fp)
   1389c:	10c00a04 	addi	r3,r2,40
   138a0:	e0bffd17 	ldw	r2,-12(fp)
   138a4:	10800217 	ldw	r2,8(r2)
   138a8:	1809883a 	mov	r4,r3
   138ac:	e17ffe17 	ldw	r5,-8(fp)
   138b0:	e1bfff17 	ldw	r6,-4(fp)
   138b4:	100f883a 	mov	r7,r2
   138b8:	0013f540 	call	13f54 <altera_avalon_uart_write>
      fd->fd_flags);
}
   138bc:	e037883a 	mov	sp,fp
   138c0:	dfc00117 	ldw	ra,4(sp)
   138c4:	df000017 	ldw	fp,0(sp)
   138c8:	dec00204 	addi	sp,sp,8
   138cc:	f800283a 	ret

000138d0 <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
   138d0:	defffc04 	addi	sp,sp,-16
   138d4:	dfc00315 	stw	ra,12(sp)
   138d8:	df000215 	stw	fp,8(sp)
   138dc:	df000204 	addi	fp,sp,8
   138e0:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   138e4:	e0bfff17 	ldw	r2,-4(fp)
   138e8:	10800017 	ldw	r2,0(r2)
   138ec:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
   138f0:	e0bffe17 	ldw	r2,-8(fp)
   138f4:	10c00a04 	addi	r3,r2,40
   138f8:	e0bfff17 	ldw	r2,-4(fp)
   138fc:	10800217 	ldw	r2,8(r2)
   13900:	1809883a 	mov	r4,r3
   13904:	100b883a 	mov	r5,r2
   13908:	0013c840 	call	13c84 <altera_avalon_uart_close>
}
   1390c:	e037883a 	mov	sp,fp
   13910:	dfc00117 	ldw	ra,4(sp)
   13914:	df000017 	ldw	fp,0(sp)
   13918:	dec00204 	addi	sp,sp,8
   1391c:	f800283a 	ret

00013920 <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
   13920:	defff804 	addi	sp,sp,-32
   13924:	dfc00715 	stw	ra,28(sp)
   13928:	df000615 	stw	fp,24(sp)
   1392c:	df000604 	addi	fp,sp,24
   13930:	e13ffd15 	stw	r4,-12(fp)
   13934:	e17ffe15 	stw	r5,-8(fp)
   13938:	e1bfff15 	stw	r6,-4(fp)
  void* base = sp->base;
   1393c:	e0bffd17 	ldw	r2,-12(fp)
   13940:	10800017 	ldw	r2,0(r2)
   13944:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
   13948:	0005883a 	mov	r2,zero
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
   1394c:	1000041e 	bne	r2,zero,13960 <altera_avalon_uart_init+0x40>
   13950:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
   13954:	1000021e 	bne	r2,zero,13960 <altera_avalon_uart_init+0x40>
   13958:	0005883a 	mov	r2,zero
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
   1395c:	10000226 	beq	r2,zero,13968 <altera_avalon_uart_init+0x48>
   13960:	00800044 	movi	r2,1
   13964:	00000106 	br	1396c <altera_avalon_uart_init+0x4c>
   13968:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
   1396c:	e0bffc15 	stw	r2,-16(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
   13970:	e0bffc17 	ldw	r2,-16(fp)
   13974:	10000f1e 	bne	r2,zero,139b4 <altera_avalon_uart_init+0x94>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
   13978:	e0bffd17 	ldw	r2,-12(fp)
   1397c:	00c32004 	movi	r3,3200
   13980:	10c00115 	stw	r3,4(r2)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
   13984:	e0bffb17 	ldw	r2,-20(fp)
   13988:	10800304 	addi	r2,r2,12
   1398c:	e0fffd17 	ldw	r3,-12(fp)
   13990:	18c00117 	ldw	r3,4(r3)
   13994:	10c00035 	stwio	r3,0(r2)
  
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
   13998:	d8000015 	stw	zero,0(sp)
   1399c:	e13ffe17 	ldw	r4,-8(fp)
   139a0:	e17fff17 	ldw	r5,-4(fp)
   139a4:	01800074 	movhi	r6,1
   139a8:	318e7204 	addi	r6,r6,14792
   139ac:	e1fffd17 	ldw	r7,-12(fp)
   139b0:	0012d240 	call	12d24 <alt_ic_isr_register>
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
#endif  
  }
}
   139b4:	e037883a 	mov	sp,fp
   139b8:	dfc00117 	ldw	ra,4(sp)
   139bc:	df000017 	ldw	fp,0(sp)
   139c0:	dec00204 	addi	sp,sp,8
   139c4:	f800283a 	ret

000139c8 <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
   139c8:	defffa04 	addi	sp,sp,-24
   139cc:	dfc00515 	stw	ra,20(sp)
   139d0:	df000415 	stw	fp,16(sp)
   139d4:	df000404 	addi	fp,sp,16
   139d8:	e13fff15 	stw	r4,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
   139dc:	e0bfff17 	ldw	r2,-4(fp)
   139e0:	e0bffc15 	stw	r2,-16(fp)
  void* base               = sp->base;
   139e4:	e0bffc17 	ldw	r2,-16(fp)
   139e8:	10800017 	ldw	r2,0(r2)
   139ec:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
   139f0:	e0bffd17 	ldw	r2,-12(fp)
   139f4:	10800204 	addi	r2,r2,8
   139f8:	10800037 	ldwio	r2,0(r2)
   139fc:	e0bffe15 	stw	r2,-8(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
   13a00:	e0bffd17 	ldw	r2,-12(fp)
   13a04:	10800204 	addi	r2,r2,8
   13a08:	0007883a 	mov	r3,zero
   13a0c:	10c00035 	stwio	r3,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
   13a10:	e0bffd17 	ldw	r2,-12(fp)
   13a14:	10800204 	addi	r2,r2,8
   13a18:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
   13a1c:	e0bffe17 	ldw	r2,-8(fp)
   13a20:	1080200c 	andi	r2,r2,128
   13a24:	10000326 	beq	r2,zero,13a34 <altera_avalon_uart_irq+0x6c>
  {
    altera_avalon_uart_rxirq(sp, status);
   13a28:	e13ffc17 	ldw	r4,-16(fp)
   13a2c:	e17ffe17 	ldw	r5,-8(fp)
   13a30:	0013a600 	call	13a60 <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
   13a34:	e0bffe17 	ldw	r2,-8(fp)
   13a38:	1081100c 	andi	r2,r2,1088
   13a3c:	10000326 	beq	r2,zero,13a4c <altera_avalon_uart_irq+0x84>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
   13a40:	e13ffc17 	ldw	r4,-16(fp)
   13a44:	e17ffe17 	ldw	r5,-8(fp)
   13a48:	0013b400 	call	13b40 <altera_avalon_uart_txirq>
  }
  

}
   13a4c:	e037883a 	mov	sp,fp
   13a50:	dfc00117 	ldw	ra,4(sp)
   13a54:	df000017 	ldw	fp,0(sp)
   13a58:	dec00204 	addi	sp,sp,8
   13a5c:	f800283a 	ret

00013a60 <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
   13a60:	defffc04 	addi	sp,sp,-16
   13a64:	df000315 	stw	fp,12(sp)
   13a68:	df000304 	addi	fp,sp,12
   13a6c:	e13ffe15 	stw	r4,-8(fp)
   13a70:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
   13a74:	e0bfff17 	ldw	r2,-4(fp)
   13a78:	108000cc 	andi	r2,r2,3
   13a7c:	10000126 	beq	r2,zero,13a84 <altera_avalon_uart_rxirq+0x24>
                  ALTERA_AVALON_UART_STATUS_FE_MSK))
  {
    return;
   13a80:	00002b06 	br	13b30 <altera_avalon_uart_rxirq+0xd0>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
   13a84:	e0bffe17 	ldw	r2,-8(fp)
   13a88:	10800317 	ldw	r2,12(r2)
   13a8c:	e0bffe17 	ldw	r2,-8(fp)
   13a90:	10800217 	ldw	r2,8(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   13a94:	e0bffe17 	ldw	r2,-8(fp)
   13a98:	10800317 	ldw	r2,12(r2)
   13a9c:	10800044 	addi	r2,r2,1
   13aa0:	10800fcc 	andi	r2,r2,63
   13aa4:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
   13aa8:	e0bffe17 	ldw	r2,-8(fp)
   13aac:	10800317 	ldw	r2,12(r2)
   13ab0:	e0fffe17 	ldw	r3,-8(fp)
   13ab4:	18c00017 	ldw	r3,0(r3)
   13ab8:	18c00037 	ldwio	r3,0(r3)
   13abc:	1809883a 	mov	r4,r3
   13ac0:	e0fffe17 	ldw	r3,-8(fp)
   13ac4:	1885883a 	add	r2,r3,r2
   13ac8:	10800704 	addi	r2,r2,28
   13acc:	11000005 	stb	r4,0(r2)

  sp->rx_end = next;
   13ad0:	e0bffe17 	ldw	r2,-8(fp)
   13ad4:	e0fffd17 	ldw	r3,-12(fp)
   13ad8:	10c00315 	stw	r3,12(r2)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   13adc:	e0bffe17 	ldw	r2,-8(fp)
   13ae0:	10800317 	ldw	r2,12(r2)
   13ae4:	10800044 	addi	r2,r2,1
   13ae8:	10800fcc 	andi	r2,r2,63
   13aec:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
   13af0:	e0bffe17 	ldw	r2,-8(fp)
   13af4:	10c00217 	ldw	r3,8(r2)
   13af8:	e0bffd17 	ldw	r2,-12(fp)
   13afc:	18800c1e 	bne	r3,r2,13b30 <altera_avalon_uart_rxirq+0xd0>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   13b00:	e0bffe17 	ldw	r2,-8(fp)
   13b04:	10c00117 	ldw	r3,4(r2)
   13b08:	00bfdfc4 	movi	r2,-129
   13b0c:	1886703a 	and	r3,r3,r2
   13b10:	e0bffe17 	ldw	r2,-8(fp)
   13b14:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
   13b18:	e0bffe17 	ldw	r2,-8(fp)
   13b1c:	10800017 	ldw	r2,0(r2)
   13b20:	10800304 	addi	r2,r2,12
   13b24:	e0fffe17 	ldw	r3,-8(fp)
   13b28:	18c00117 	ldw	r3,4(r3)
   13b2c:	10c00035 	stwio	r3,0(r2)
  }   
}
   13b30:	e037883a 	mov	sp,fp
   13b34:	df000017 	ldw	fp,0(sp)
   13b38:	dec00104 	addi	sp,sp,4
   13b3c:	f800283a 	ret

00013b40 <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
   13b40:	defffb04 	addi	sp,sp,-20
   13b44:	df000415 	stw	fp,16(sp)
   13b48:	df000404 	addi	fp,sp,16
   13b4c:	e13ffc15 	stw	r4,-16(fp)
   13b50:	e17ffd15 	stw	r5,-12(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
   13b54:	e0bffc17 	ldw	r2,-16(fp)
   13b58:	10c00417 	ldw	r3,16(r2)
   13b5c:	e0bffc17 	ldw	r2,-16(fp)
   13b60:	10800517 	ldw	r2,20(r2)
   13b64:	18803226 	beq	r3,r2,13c30 <altera_avalon_uart_txirq+0xf0>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
   13b68:	e0bffc17 	ldw	r2,-16(fp)
   13b6c:	10800617 	ldw	r2,24(r2)
   13b70:	1080008c 	andi	r2,r2,2
   13b74:	10000326 	beq	r2,zero,13b84 <altera_avalon_uart_txirq+0x44>
      (status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
   13b78:	e0bffd17 	ldw	r2,-12(fp)
   13b7c:	1082000c 	andi	r2,r2,2048
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
   13b80:	10001d26 	beq	r2,zero,13bf8 <altera_avalon_uart_txirq+0xb8>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
   13b84:	e0bffc17 	ldw	r2,-16(fp)
   13b88:	10800417 	ldw	r2,16(r2)
   13b8c:	e0bffc17 	ldw	r2,-16(fp)
   13b90:	10800517 	ldw	r2,20(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
   13b94:	e0bffc17 	ldw	r2,-16(fp)
   13b98:	10800017 	ldw	r2,0(r2)
   13b9c:	10800104 	addi	r2,r2,4
   13ba0:	e0fffc17 	ldw	r3,-16(fp)
   13ba4:	18c00417 	ldw	r3,16(r3)
   13ba8:	e13ffc17 	ldw	r4,-16(fp)
   13bac:	20c7883a 	add	r3,r4,r3
   13bb0:	18c01704 	addi	r3,r3,92
   13bb4:	18c00003 	ldbu	r3,0(r3)
   13bb8:	18c03fcc 	andi	r3,r3,255
   13bbc:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
   13bc0:	e0bffc17 	ldw	r2,-16(fp)
   13bc4:	10800417 	ldw	r2,16(r2)
   13bc8:	10800044 	addi	r2,r2,1
   13bcc:	e0fffc17 	ldw	r3,-16(fp)
   13bd0:	18800415 	stw	r2,16(r3)
   13bd4:	10c00fcc 	andi	r3,r2,63
   13bd8:	e0bffc17 	ldw	r2,-16(fp)
   13bdc:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
   13be0:	e0bffc17 	ldw	r2,-16(fp)
   13be4:	10800117 	ldw	r2,4(r2)
   13be8:	10c01014 	ori	r3,r2,64
   13bec:	e0bffc17 	ldw	r2,-16(fp)
   13bf0:	10c00115 	stw	r3,4(r2)
   13bf4:	00000e06 	br	13c30 <altera_avalon_uart_txirq+0xf0>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
   13bf8:	e0bffc17 	ldw	r2,-16(fp)
   13bfc:	10800017 	ldw	r2,0(r2)
   13c00:	10800204 	addi	r2,r2,8
   13c04:	10800037 	ldwio	r2,0(r2)
   13c08:	e0bffd15 	stw	r2,-12(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
   13c0c:	e0bffd17 	ldw	r2,-12(fp)
   13c10:	1082000c 	andi	r2,r2,2048
   13c14:	1000061e 	bne	r2,zero,13c30 <altera_avalon_uart_txirq+0xf0>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
   13c18:	e0bffc17 	ldw	r2,-16(fp)
   13c1c:	10c00117 	ldw	r3,4(r2)
   13c20:	00bfefc4 	movi	r2,-65
   13c24:	1886703a 	and	r3,r3,r2
   13c28:	e0bffc17 	ldw	r2,-16(fp)
   13c2c:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
   13c30:	e0bffc17 	ldw	r2,-16(fp)
   13c34:	10c00417 	ldw	r3,16(r2)
   13c38:	e0bffc17 	ldw	r2,-16(fp)
   13c3c:	10800517 	ldw	r2,20(r2)
   13c40:	1880061e 	bne	r3,r2,13c5c <altera_avalon_uart_txirq+0x11c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   13c44:	e0bffc17 	ldw	r2,-16(fp)
   13c48:	10c00117 	ldw	r3,4(r2)
   13c4c:	00beefc4 	movi	r2,-1089
   13c50:	1886703a 	and	r3,r3,r2
   13c54:	e0bffc17 	ldw	r2,-16(fp)
   13c58:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   13c5c:	e0bffc17 	ldw	r2,-16(fp)
   13c60:	10800017 	ldw	r2,0(r2)
   13c64:	10800304 	addi	r2,r2,12
   13c68:	e0fffc17 	ldw	r3,-16(fp)
   13c6c:	18c00117 	ldw	r3,4(r3)
   13c70:	10c00035 	stwio	r3,0(r2)
}
   13c74:	e037883a 	mov	sp,fp
   13c78:	df000017 	ldw	fp,0(sp)
   13c7c:	dec00104 	addi	sp,sp,4
   13c80:	f800283a 	ret

00013c84 <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
   13c84:	defffd04 	addi	sp,sp,-12
   13c88:	df000215 	stw	fp,8(sp)
   13c8c:	df000204 	addi	fp,sp,8
   13c90:	e13ffe15 	stw	r4,-8(fp)
   13c94:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
   13c98:	00000506 	br	13cb0 <altera_avalon_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
   13c9c:	e0bfff17 	ldw	r2,-4(fp)
   13ca0:	1090000c 	andi	r2,r2,16384
   13ca4:	10000226 	beq	r2,zero,13cb0 <altera_avalon_uart_close+0x2c>
      return -EWOULDBLOCK; 
   13ca8:	00bffd44 	movi	r2,-11
   13cac:	00000606 	br	13cc8 <altera_avalon_uart_close+0x44>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
   13cb0:	e0bffe17 	ldw	r2,-8(fp)
   13cb4:	10c00417 	ldw	r3,16(r2)
   13cb8:	e0bffe17 	ldw	r2,-8(fp)
   13cbc:	10800517 	ldw	r2,20(r2)
   13cc0:	18bff61e 	bne	r3,r2,13c9c <_gp+0xffff6794>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
   13cc4:	0005883a 	mov	r2,zero
}
   13cc8:	e037883a 	mov	sp,fp
   13ccc:	df000017 	ldw	fp,0(sp)
   13cd0:	dec00104 	addi	sp,sp,4
   13cd4:	f800283a 	ret

00013cd8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   13cd8:	defffe04 	addi	sp,sp,-8
   13cdc:	dfc00115 	stw	ra,4(sp)
   13ce0:	df000015 	stw	fp,0(sp)
   13ce4:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   13ce8:	00800074 	movhi	r2,1
   13cec:	10954a04 	addi	r2,r2,21800
   13cf0:	10800017 	ldw	r2,0(r2)
   13cf4:	10000526 	beq	r2,zero,13d0c <alt_get_errno+0x34>
   13cf8:	00800074 	movhi	r2,1
   13cfc:	10954a04 	addi	r2,r2,21800
   13d00:	10800017 	ldw	r2,0(r2)
   13d04:	103ee83a 	callr	r2
   13d08:	00000206 	br	13d14 <alt_get_errno+0x3c>
   13d0c:	00800074 	movhi	r2,1
   13d10:	10963f04 	addi	r2,r2,22780
}
   13d14:	e037883a 	mov	sp,fp
   13d18:	dfc00117 	ldw	ra,4(sp)
   13d1c:	df000017 	ldw	fp,0(sp)
   13d20:	dec00204 	addi	sp,sp,8
   13d24:	f800283a 	ret

00013d28 <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
   13d28:	defff204 	addi	sp,sp,-56
   13d2c:	dfc00d15 	stw	ra,52(sp)
   13d30:	df000c15 	stw	fp,48(sp)
   13d34:	df000c04 	addi	fp,sp,48
   13d38:	e13ffc15 	stw	r4,-16(fp)
   13d3c:	e17ffd15 	stw	r5,-12(fp)
   13d40:	e1bffe15 	stw	r6,-8(fp)
   13d44:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             block;
  alt_u8          read_would_block = 0;
   13d48:	e03ff405 	stb	zero,-48(fp)
  int             count = 0;
   13d4c:	e03ff515 	stw	zero,-44(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
   13d50:	e0bfff17 	ldw	r2,-4(fp)
   13d54:	1090000c 	andi	r2,r2,16384
   13d58:	1005003a 	cmpeq	r2,r2,zero
   13d5c:	10803fcc 	andi	r2,r2,255
   13d60:	e0bff615 	stw	r2,-40(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
   13d64:	00001306 	br	13db4 <altera_avalon_uart_read+0x8c>
    {
      count++;
   13d68:	e0bff517 	ldw	r2,-44(fp)
   13d6c:	10800044 	addi	r2,r2,1
   13d70:	e0bff515 	stw	r2,-44(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
   13d74:	e0bffd17 	ldw	r2,-12(fp)
   13d78:	10c00044 	addi	r3,r2,1
   13d7c:	e0fffd15 	stw	r3,-12(fp)
   13d80:	e0fffc17 	ldw	r3,-16(fp)
   13d84:	18c00217 	ldw	r3,8(r3)
   13d88:	e13ffc17 	ldw	r4,-16(fp)
   13d8c:	20c7883a 	add	r3,r4,r3
   13d90:	18c00704 	addi	r3,r3,28
   13d94:	18c00003 	ldbu	r3,0(r3)
   13d98:	10c00005 	stb	r3,0(r2)
      
      sp->rx_start = (sp->rx_start+1) & ALT_AVALON_UART_BUF_MSK;
   13d9c:	e0bffc17 	ldw	r2,-16(fp)
   13da0:	10800217 	ldw	r2,8(r2)
   13da4:	10800044 	addi	r2,r2,1
   13da8:	10c00fcc 	andi	r3,r2,63
   13dac:	e0bffc17 	ldw	r2,-16(fp)
   13db0:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
   13db4:	e0fff517 	ldw	r3,-44(fp)
   13db8:	e0bffe17 	ldw	r2,-8(fp)
   13dbc:	1880050e 	bge	r3,r2,13dd4 <altera_avalon_uart_read+0xac>
   13dc0:	e0bffc17 	ldw	r2,-16(fp)
   13dc4:	10c00217 	ldw	r3,8(r2)
   13dc8:	e0bffc17 	ldw	r2,-16(fp)
   13dcc:	10800317 	ldw	r2,12(r2)
   13dd0:	18bfe51e 	bne	r3,r2,13d68 <_gp+0xffff6860>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
   13dd4:	e0bff517 	ldw	r2,-44(fp)
   13dd8:	1000251e 	bne	r2,zero,13e70 <altera_avalon_uart_read+0x148>
   13ddc:	e0bffc17 	ldw	r2,-16(fp)
   13de0:	10c00217 	ldw	r3,8(r2)
   13de4:	e0bffc17 	ldw	r2,-16(fp)
   13de8:	10800317 	ldw	r2,12(r2)
   13dec:	1880201e 	bne	r3,r2,13e70 <altera_avalon_uart_read+0x148>
    {
      if (!block)
   13df0:	e0bff617 	ldw	r2,-40(fp)
   13df4:	1000071e 	bne	r2,zero,13e14 <altera_avalon_uart_read+0xec>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
   13df8:	0013cd80 	call	13cd8 <alt_get_errno>
   13dfc:	1007883a 	mov	r3,r2
   13e00:	008002c4 	movi	r2,11
   13e04:	18800015 	stw	r2,0(r3)
        read_would_block = 1;
   13e08:	00800044 	movi	r2,1
   13e0c:	e0bff405 	stb	r2,-48(fp)
        break;
   13e10:	00001b06 	br	13e80 <altera_avalon_uart_read+0x158>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   13e14:	0005303a 	rdctl	r2,status
   13e18:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   13e1c:	e0fff817 	ldw	r3,-32(fp)
   13e20:	00bfff84 	movi	r2,-2
   13e24:	1884703a 	and	r2,r3,r2
   13e28:	1001703a 	wrctl	status,r2
  
  return context;
   13e2c:	e0bff817 	ldw	r2,-32(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
   13e30:	e0bff715 	stw	r2,-36(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   13e34:	e0bffc17 	ldw	r2,-16(fp)
   13e38:	10800117 	ldw	r2,4(r2)
   13e3c:	10c02014 	ori	r3,r2,128
   13e40:	e0bffc17 	ldw	r2,-16(fp)
   13e44:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   13e48:	e0bffc17 	ldw	r2,-16(fp)
   13e4c:	10800017 	ldw	r2,0(r2)
   13e50:	10800304 	addi	r2,r2,12
   13e54:	e0fffc17 	ldw	r3,-16(fp)
   13e58:	18c00117 	ldw	r3,4(r3)
   13e5c:	10c00035 	stwio	r3,0(r2)
   13e60:	e0bff717 	ldw	r2,-36(fp)
   13e64:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   13e68:	e0bff917 	ldw	r2,-28(fp)
   13e6c:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
   13e70:	e0bff517 	ldw	r2,-44(fp)
   13e74:	1000021e 	bne	r2,zero,13e80 <altera_avalon_uart_read+0x158>
   13e78:	e0bffe17 	ldw	r2,-8(fp)
   13e7c:	103fb91e 	bne	r2,zero,13d64 <_gp+0xffff685c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   13e80:	0005303a 	rdctl	r2,status
   13e84:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   13e88:	e0fffa17 	ldw	r3,-24(fp)
   13e8c:	00bfff84 	movi	r2,-2
   13e90:	1884703a 	and	r2,r3,r2
   13e94:	1001703a 	wrctl	status,r2
  
  return context;
   13e98:	e0bffa17 	ldw	r2,-24(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
   13e9c:	e0bff715 	stw	r2,-36(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   13ea0:	e0bffc17 	ldw	r2,-16(fp)
   13ea4:	10800117 	ldw	r2,4(r2)
   13ea8:	10c02014 	ori	r3,r2,128
   13eac:	e0bffc17 	ldw	r2,-16(fp)
   13eb0:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   13eb4:	e0bffc17 	ldw	r2,-16(fp)
   13eb8:	10800017 	ldw	r2,0(r2)
   13ebc:	10800304 	addi	r2,r2,12
   13ec0:	e0fffc17 	ldw	r3,-16(fp)
   13ec4:	18c00117 	ldw	r3,4(r3)
   13ec8:	10c00035 	stwio	r3,0(r2)
   13ecc:	e0bff717 	ldw	r2,-36(fp)
   13ed0:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   13ed4:	e0bffb17 	ldw	r2,-20(fp)
   13ed8:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
   13edc:	e0bff403 	ldbu	r2,-48(fp)
   13ee0:	10000226 	beq	r2,zero,13eec <altera_avalon_uart_read+0x1c4>
    return -EWOULDBLOCK;
   13ee4:	00bffd44 	movi	r2,-11
   13ee8:	00000106 	br	13ef0 <altera_avalon_uart_read+0x1c8>
  }
  else {
    return count;
   13eec:	e0bff517 	ldw	r2,-44(fp)
  }
}
   13ef0:	e037883a 	mov	sp,fp
   13ef4:	dfc00117 	ldw	ra,4(sp)
   13ef8:	df000017 	ldw	fp,0(sp)
   13efc:	dec00204 	addi	sp,sp,8
   13f00:	f800283a 	ret

00013f04 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   13f04:	defffe04 	addi	sp,sp,-8
   13f08:	dfc00115 	stw	ra,4(sp)
   13f0c:	df000015 	stw	fp,0(sp)
   13f10:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   13f14:	00800074 	movhi	r2,1
   13f18:	10954a04 	addi	r2,r2,21800
   13f1c:	10800017 	ldw	r2,0(r2)
   13f20:	10000526 	beq	r2,zero,13f38 <alt_get_errno+0x34>
   13f24:	00800074 	movhi	r2,1
   13f28:	10954a04 	addi	r2,r2,21800
   13f2c:	10800017 	ldw	r2,0(r2)
   13f30:	103ee83a 	callr	r2
   13f34:	00000206 	br	13f40 <alt_get_errno+0x3c>
   13f38:	00800074 	movhi	r2,1
   13f3c:	10963f04 	addi	r2,r2,22780
}
   13f40:	e037883a 	mov	sp,fp
   13f44:	dfc00117 	ldw	ra,4(sp)
   13f48:	df000017 	ldw	fp,0(sp)
   13f4c:	dec00204 	addi	sp,sp,8
   13f50:	f800283a 	ret

00013f54 <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
   13f54:	defff204 	addi	sp,sp,-56
   13f58:	dfc00d15 	stw	ra,52(sp)
   13f5c:	df000c15 	stw	fp,48(sp)
   13f60:	df000c04 	addi	fp,sp,48
   13f64:	e13ffc15 	stw	r4,-16(fp)
   13f68:	e17ffd15 	stw	r5,-12(fp)
   13f6c:	e1bffe15 	stw	r6,-8(fp)
   13f70:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
   13f74:	e0bffe17 	ldw	r2,-8(fp)
   13f78:	e0bff415 	stw	r2,-48(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
   13f7c:	e0bfff17 	ldw	r2,-4(fp)
   13f80:	1090000c 	andi	r2,r2,16384
   13f84:	e0bff515 	stw	r2,-44(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
   13f88:	00003c06 	br	1407c <altera_avalon_uart_write+0x128>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   13f8c:	e0bffc17 	ldw	r2,-16(fp)
   13f90:	10800517 	ldw	r2,20(r2)
   13f94:	10800044 	addi	r2,r2,1
   13f98:	10800fcc 	andi	r2,r2,63
   13f9c:	e0bff615 	stw	r2,-40(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
   13fa0:	e0bffc17 	ldw	r2,-16(fp)
   13fa4:	10c00417 	ldw	r3,16(r2)
   13fa8:	e0bff617 	ldw	r2,-40(fp)
   13fac:	1880221e 	bne	r3,r2,14038 <altera_avalon_uart_write+0xe4>
    {
      if (no_block)
   13fb0:	e0bff517 	ldw	r2,-44(fp)
   13fb4:	10000526 	beq	r2,zero,13fcc <altera_avalon_uart_write+0x78>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
   13fb8:	0013f040 	call	13f04 <alt_get_errno>
   13fbc:	1007883a 	mov	r3,r2
   13fc0:	008002c4 	movi	r2,11
   13fc4:	18800015 	stw	r2,0(r3)
        break;
   13fc8:	00002e06 	br	14084 <altera_avalon_uart_write+0x130>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   13fcc:	0005303a 	rdctl	r2,status
   13fd0:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   13fd4:	e0fff817 	ldw	r3,-32(fp)
   13fd8:	00bfff84 	movi	r2,-2
   13fdc:	1884703a 	and	r2,r3,r2
   13fe0:	1001703a 	wrctl	status,r2
  
  return context;
   13fe4:	e0bff817 	ldw	r2,-32(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
   13fe8:	e0bff715 	stw	r2,-36(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   13fec:	e0bffc17 	ldw	r2,-16(fp)
   13ff0:	10800117 	ldw	r2,4(r2)
   13ff4:	10c11014 	ori	r3,r2,1088
   13ff8:	e0bffc17 	ldw	r2,-16(fp)
   13ffc:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   14000:	e0bffc17 	ldw	r2,-16(fp)
   14004:	10800017 	ldw	r2,0(r2)
   14008:	10800304 	addi	r2,r2,12
   1400c:	e0fffc17 	ldw	r3,-16(fp)
   14010:	18c00117 	ldw	r3,4(r3)
   14014:	10c00035 	stwio	r3,0(r2)
   14018:	e0bff717 	ldw	r2,-36(fp)
   1401c:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   14020:	e0bff917 	ldw	r2,-28(fp)
   14024:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
   14028:	e0bffc17 	ldw	r2,-16(fp)
   1402c:	10c00417 	ldw	r3,16(r2)
   14030:	e0bff617 	ldw	r2,-40(fp)
   14034:	18bffc26 	beq	r3,r2,14028 <_gp+0xffff6b20>
      }
    }

    count--;
   14038:	e0bff417 	ldw	r2,-48(fp)
   1403c:	10bfffc4 	addi	r2,r2,-1
   14040:	e0bff415 	stw	r2,-48(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
   14044:	e0bffc17 	ldw	r2,-16(fp)
   14048:	10c00517 	ldw	r3,20(r2)
   1404c:	e0bffd17 	ldw	r2,-12(fp)
   14050:	11000044 	addi	r4,r2,1
   14054:	e13ffd15 	stw	r4,-12(fp)
   14058:	10800003 	ldbu	r2,0(r2)
   1405c:	1009883a 	mov	r4,r2
   14060:	e0bffc17 	ldw	r2,-16(fp)
   14064:	10c5883a 	add	r2,r2,r3
   14068:	10801704 	addi	r2,r2,92
   1406c:	11000005 	stb	r4,0(r2)
    sp->tx_end = next;
   14070:	e0bffc17 	ldw	r2,-16(fp)
   14074:	e0fff617 	ldw	r3,-40(fp)
   14078:	10c00515 	stw	r3,20(r2)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
   1407c:	e0bff417 	ldw	r2,-48(fp)
   14080:	103fc21e 	bne	r2,zero,13f8c <_gp+0xffff6a84>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   14084:	0005303a 	rdctl	r2,status
   14088:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   1408c:	e0fffa17 	ldw	r3,-24(fp)
   14090:	00bfff84 	movi	r2,-2
   14094:	1884703a 	and	r2,r3,r2
   14098:	1001703a 	wrctl	status,r2
  
  return context;
   1409c:	e0bffa17 	ldw	r2,-24(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
   140a0:	e0bff715 	stw	r2,-36(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   140a4:	e0bffc17 	ldw	r2,-16(fp)
   140a8:	10800117 	ldw	r2,4(r2)
   140ac:	10c11014 	ori	r3,r2,1088
   140b0:	e0bffc17 	ldw	r2,-16(fp)
   140b4:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   140b8:	e0bffc17 	ldw	r2,-16(fp)
   140bc:	10800017 	ldw	r2,0(r2)
   140c0:	10800304 	addi	r2,r2,12
   140c4:	e0fffc17 	ldw	r3,-16(fp)
   140c8:	18c00117 	ldw	r3,4(r3)
   140cc:	10c00035 	stwio	r3,0(r2)
   140d0:	e0bff717 	ldw	r2,-36(fp)
   140d4:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   140d8:	e0bffb17 	ldw	r2,-20(fp)
   140dc:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
   140e0:	e0fffe17 	ldw	r3,-8(fp)
   140e4:	e0bff417 	ldw	r2,-48(fp)
   140e8:	1885c83a 	sub	r2,r3,r2
}
   140ec:	e037883a 	mov	sp,fp
   140f0:	dfc00117 	ldw	ra,4(sp)
   140f4:	df000017 	ldw	fp,0(sp)
   140f8:	dec00204 	addi	sp,sp,8
   140fc:	f800283a 	ret

00014100 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   14100:	defffe04 	addi	sp,sp,-8
   14104:	dfc00115 	stw	ra,4(sp)
   14108:	df000015 	stw	fp,0(sp)
   1410c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   14110:	00800074 	movhi	r2,1
   14114:	10954a04 	addi	r2,r2,21800
   14118:	10800017 	ldw	r2,0(r2)
   1411c:	10000526 	beq	r2,zero,14134 <alt_get_errno+0x34>
   14120:	00800074 	movhi	r2,1
   14124:	10954a04 	addi	r2,r2,21800
   14128:	10800017 	ldw	r2,0(r2)
   1412c:	103ee83a 	callr	r2
   14130:	00000206 	br	1413c <alt_get_errno+0x3c>
   14134:	00800074 	movhi	r2,1
   14138:	10963f04 	addi	r2,r2,22780
}
   1413c:	e037883a 	mov	sp,fp
   14140:	dfc00117 	ldw	ra,4(sp)
   14144:	df000017 	ldw	fp,0(sp)
   14148:	dec00204 	addi	sp,sp,8
   1414c:	f800283a 	ret

00014150 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
   14150:	defffb04 	addi	sp,sp,-20
   14154:	dfc00415 	stw	ra,16(sp)
   14158:	df000315 	stw	fp,12(sp)
   1415c:	df000304 	addi	fp,sp,12
   14160:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
   14164:	e0bfff17 	ldw	r2,-4(fp)
   14168:	10000816 	blt	r2,zero,1418c <close+0x3c>
   1416c:	e13fff17 	ldw	r4,-4(fp)
   14170:	01400304 	movi	r5,12
   14174:	0011d4c0 	call	11d4c <__mulsi3>
   14178:	1007883a 	mov	r3,r2
   1417c:	00800074 	movhi	r2,1
   14180:	1094e204 	addi	r2,r2,21384
   14184:	1885883a 	add	r2,r3,r2
   14188:	00000106 	br	14190 <close+0x40>
   1418c:	0005883a 	mov	r2,zero
   14190:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
   14194:	e0bffd17 	ldw	r2,-12(fp)
   14198:	10001926 	beq	r2,zero,14200 <close+0xb0>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
   1419c:	e0bffd17 	ldw	r2,-12(fp)
   141a0:	10800017 	ldw	r2,0(r2)
   141a4:	10800417 	ldw	r2,16(r2)
   141a8:	10000626 	beq	r2,zero,141c4 <close+0x74>
   141ac:	e0bffd17 	ldw	r2,-12(fp)
   141b0:	10800017 	ldw	r2,0(r2)
   141b4:	10800417 	ldw	r2,16(r2)
   141b8:	e13ffd17 	ldw	r4,-12(fp)
   141bc:	103ee83a 	callr	r2
   141c0:	00000106 	br	141c8 <close+0x78>
   141c4:	0005883a 	mov	r2,zero
   141c8:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
   141cc:	e13fff17 	ldw	r4,-4(fp)
   141d0:	00148d00 	call	148d0 <alt_release_fd>
    if (rval < 0)
   141d4:	e0bffe17 	ldw	r2,-8(fp)
   141d8:	1000070e 	bge	r2,zero,141f8 <close+0xa8>
    {
      ALT_ERRNO = -rval;
   141dc:	00141000 	call	14100 <alt_get_errno>
   141e0:	1007883a 	mov	r3,r2
   141e4:	e0bffe17 	ldw	r2,-8(fp)
   141e8:	0085c83a 	sub	r2,zero,r2
   141ec:	18800015 	stw	r2,0(r3)
      return -1;
   141f0:	00bfffc4 	movi	r2,-1
   141f4:	00000706 	br	14214 <close+0xc4>
    }
    return 0;
   141f8:	0005883a 	mov	r2,zero
   141fc:	00000506 	br	14214 <close+0xc4>
  }
  else
  {
    ALT_ERRNO = EBADFD;
   14200:	00141000 	call	14100 <alt_get_errno>
   14204:	1007883a 	mov	r3,r2
   14208:	00801444 	movi	r2,81
   1420c:	18800015 	stw	r2,0(r3)
    return -1;
   14210:	00bfffc4 	movi	r2,-1
  }
}
   14214:	e037883a 	mov	sp,fp
   14218:	dfc00117 	ldw	ra,4(sp)
   1421c:	df000017 	ldw	fp,0(sp)
   14220:	dec00204 	addi	sp,sp,8
   14224:	f800283a 	ret

00014228 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
   14228:	deffff04 	addi	sp,sp,-4
   1422c:	df000015 	stw	fp,0(sp)
   14230:	d839883a 	mov	fp,sp
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
   14234:	e037883a 	mov	sp,fp
   14238:	df000017 	ldw	fp,0(sp)
   1423c:	dec00104 	addi	sp,sp,4
   14240:	f800283a 	ret

00014244 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
   14244:	defffc04 	addi	sp,sp,-16
   14248:	df000315 	stw	fp,12(sp)
   1424c:	df000304 	addi	fp,sp,12
   14250:	e13ffd15 	stw	r4,-12(fp)
   14254:	e17ffe15 	stw	r5,-8(fp)
   14258:	e1bfff15 	stw	r6,-4(fp)
  return len;
   1425c:	e0bfff17 	ldw	r2,-4(fp)
}
   14260:	e037883a 	mov	sp,fp
   14264:	df000017 	ldw	fp,0(sp)
   14268:	dec00104 	addi	sp,sp,4
   1426c:	f800283a 	ret

00014270 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   14270:	defffe04 	addi	sp,sp,-8
   14274:	dfc00115 	stw	ra,4(sp)
   14278:	df000015 	stw	fp,0(sp)
   1427c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   14280:	00800074 	movhi	r2,1
   14284:	10954a04 	addi	r2,r2,21800
   14288:	10800017 	ldw	r2,0(r2)
   1428c:	10000526 	beq	r2,zero,142a4 <alt_get_errno+0x34>
   14290:	00800074 	movhi	r2,1
   14294:	10954a04 	addi	r2,r2,21800
   14298:	10800017 	ldw	r2,0(r2)
   1429c:	103ee83a 	callr	r2
   142a0:	00000206 	br	142ac <alt_get_errno+0x3c>
   142a4:	00800074 	movhi	r2,1
   142a8:	10963f04 	addi	r2,r2,22780
}
   142ac:	e037883a 	mov	sp,fp
   142b0:	dfc00117 	ldw	ra,4(sp)
   142b4:	df000017 	ldw	fp,0(sp)
   142b8:	dec00204 	addi	sp,sp,8
   142bc:	f800283a 	ret

000142c0 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
   142c0:	defffa04 	addi	sp,sp,-24
   142c4:	dfc00515 	stw	ra,20(sp)
   142c8:	df000415 	stw	fp,16(sp)
   142cc:	df000404 	addi	fp,sp,16
   142d0:	e13ffe15 	stw	r4,-8(fp)
   142d4:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
   142d8:	e0bffe17 	ldw	r2,-8(fp)
   142dc:	10000326 	beq	r2,zero,142ec <alt_dev_llist_insert+0x2c>
   142e0:	e0bffe17 	ldw	r2,-8(fp)
   142e4:	10800217 	ldw	r2,8(r2)
   142e8:	1000061e 	bne	r2,zero,14304 <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
   142ec:	00142700 	call	14270 <alt_get_errno>
   142f0:	1007883a 	mov	r3,r2
   142f4:	00800584 	movi	r2,22
   142f8:	18800015 	stw	r2,0(r3)
    return -EINVAL;
   142fc:	00bffa84 	movi	r2,-22
   14300:	00001306 	br	14350 <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
   14304:	e0bffe17 	ldw	r2,-8(fp)
   14308:	e0ffff17 	ldw	r3,-4(fp)
   1430c:	e0fffc15 	stw	r3,-16(fp)
   14310:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   14314:	e0bffd17 	ldw	r2,-12(fp)
   14318:	e0fffc17 	ldw	r3,-16(fp)
   1431c:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
   14320:	e0bffc17 	ldw	r2,-16(fp)
   14324:	10c00017 	ldw	r3,0(r2)
   14328:	e0bffd17 	ldw	r2,-12(fp)
   1432c:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   14330:	e0bffc17 	ldw	r2,-16(fp)
   14334:	10800017 	ldw	r2,0(r2)
   14338:	e0fffd17 	ldw	r3,-12(fp)
   1433c:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
   14340:	e0bffc17 	ldw	r2,-16(fp)
   14344:	e0fffd17 	ldw	r3,-12(fp)
   14348:	10c00015 	stw	r3,0(r2)

  return 0;  
   1434c:	0005883a 	mov	r2,zero
}
   14350:	e037883a 	mov	sp,fp
   14354:	dfc00117 	ldw	ra,4(sp)
   14358:	df000017 	ldw	fp,0(sp)
   1435c:	dec00204 	addi	sp,sp,8
   14360:	f800283a 	ret

00014364 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
   14364:	defffd04 	addi	sp,sp,-12
   14368:	dfc00215 	stw	ra,8(sp)
   1436c:	df000115 	stw	fp,4(sp)
   14370:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
   14374:	00800074 	movhi	r2,1
   14378:	10944104 	addi	r2,r2,20740
   1437c:	e0bfff15 	stw	r2,-4(fp)
   14380:	00000606 	br	1439c <_do_ctors+0x38>
        (*ctor) (); 
   14384:	e0bfff17 	ldw	r2,-4(fp)
   14388:	10800017 	ldw	r2,0(r2)
   1438c:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
   14390:	e0bfff17 	ldw	r2,-4(fp)
   14394:	10bfff04 	addi	r2,r2,-4
   14398:	e0bfff15 	stw	r2,-4(fp)
   1439c:	e0ffff17 	ldw	r3,-4(fp)
   143a0:	00800074 	movhi	r2,1
   143a4:	10944204 	addi	r2,r2,20744
   143a8:	18bff62e 	bgeu	r3,r2,14384 <_gp+0xffff6e7c>
        (*ctor) (); 
}
   143ac:	e037883a 	mov	sp,fp
   143b0:	dfc00117 	ldw	ra,4(sp)
   143b4:	df000017 	ldw	fp,0(sp)
   143b8:	dec00204 	addi	sp,sp,8
   143bc:	f800283a 	ret

000143c0 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
   143c0:	defffd04 	addi	sp,sp,-12
   143c4:	dfc00215 	stw	ra,8(sp)
   143c8:	df000115 	stw	fp,4(sp)
   143cc:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
   143d0:	00800074 	movhi	r2,1
   143d4:	10944104 	addi	r2,r2,20740
   143d8:	e0bfff15 	stw	r2,-4(fp)
   143dc:	00000606 	br	143f8 <_do_dtors+0x38>
        (*dtor) (); 
   143e0:	e0bfff17 	ldw	r2,-4(fp)
   143e4:	10800017 	ldw	r2,0(r2)
   143e8:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
   143ec:	e0bfff17 	ldw	r2,-4(fp)
   143f0:	10bfff04 	addi	r2,r2,-4
   143f4:	e0bfff15 	stw	r2,-4(fp)
   143f8:	e0ffff17 	ldw	r3,-4(fp)
   143fc:	00800074 	movhi	r2,1
   14400:	10944204 	addi	r2,r2,20744
   14404:	18bff62e 	bgeu	r3,r2,143e0 <_gp+0xffff6ed8>
        (*dtor) (); 
}
   14408:	e037883a 	mov	sp,fp
   1440c:	dfc00117 	ldw	ra,4(sp)
   14410:	df000017 	ldw	fp,0(sp)
   14414:	dec00204 	addi	sp,sp,8
   14418:	f800283a 	ret

0001441c <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
   1441c:	deffff04 	addi	sp,sp,-4
   14420:	df000015 	stw	fp,0(sp)
   14424:	d839883a 	mov	fp,sp
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
#endif
}
   14428:	e037883a 	mov	sp,fp
   1442c:	df000017 	ldw	fp,0(sp)
   14430:	dec00104 	addi	sp,sp,4
   14434:	f800283a 	ret

00014438 <alt_exception_cause_generated_bad_addr>:
 * Return: 1: BADADDR (bad_addr argument to handler) is valid
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
   14438:	defffe04 	addi	sp,sp,-8
   1443c:	df000115 	stw	fp,4(sp)
   14440:	df000104 	addi	fp,sp,4
   14444:	e13fff15 	stw	r4,-4(fp)
  switch (cause) {
   14448:	e0bfff17 	ldw	r2,-4(fp)
   1444c:	10bffe84 	addi	r2,r2,-6
   14450:	10c00428 	cmpgeui	r3,r2,16
   14454:	18001a1e 	bne	r3,zero,144c0 <alt_exception_cause_generated_bad_addr+0x88>
   14458:	100690ba 	slli	r3,r2,2
   1445c:	00800074 	movhi	r2,1
   14460:	10911c04 	addi	r2,r2,17520
   14464:	1885883a 	add	r2,r3,r2
   14468:	10800017 	ldw	r2,0(r2)
   1446c:	1000683a 	jmp	r2
   14470:	000144b0 	cmpltui	zero,zero,1298
   14474:	000144b0 	cmpltui	zero,zero,1298
   14478:	000144c0 	call	144c <__reset-0xebb4>
   1447c:	000144c0 	call	144c <__reset-0xebb4>
   14480:	000144c0 	call	144c <__reset-0xebb4>
   14484:	000144b0 	cmpltui	zero,zero,1298
   14488:	000144b8 	rdprs	zero,zero,1298
   1448c:	000144c0 	call	144c <__reset-0xebb4>
   14490:	000144b0 	cmpltui	zero,zero,1298
   14494:	000144b0 	cmpltui	zero,zero,1298
   14498:	000144c0 	call	144c <__reset-0xebb4>
   1449c:	000144b0 	cmpltui	zero,zero,1298
   144a0:	000144b8 	rdprs	zero,zero,1298
   144a4:	000144c0 	call	144c <__reset-0xebb4>
   144a8:	000144c0 	call	144c <__reset-0xebb4>
   144ac:	000144b0 	cmpltui	zero,zero,1298
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
   144b0:	00800044 	movi	r2,1
   144b4:	00000306 	br	144c4 <alt_exception_cause_generated_bad_addr+0x8c>

  case NIOS2_EXCEPTION_TLB_MISS:
  case NIOS2_EXCEPTION_ECC_TLB_ERR:
    return 0;
   144b8:	0005883a 	mov	r2,zero
   144bc:	00000106 	br	144c4 <alt_exception_cause_generated_bad_addr+0x8c>

  default:
    return 0;
   144c0:	0005883a 	mov	r2,zero
  }
}
   144c4:	e037883a 	mov	sp,fp
   144c8:	df000017 	ldw	fp,0(sp)
   144cc:	dec00104 	addi	sp,sp,4
   144d0:	f800283a 	ret

000144d4 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
   144d4:	defff804 	addi	sp,sp,-32
   144d8:	dfc00715 	stw	ra,28(sp)
   144dc:	df000615 	stw	fp,24(sp)
   144e0:	dc000515 	stw	r16,20(sp)
   144e4:	df000604 	addi	fp,sp,24
   144e8:	e13ffb15 	stw	r4,-20(fp)
   144ec:	e17ffc15 	stw	r5,-16(fp)
   144f0:	e1bffd15 	stw	r6,-12(fp)
   144f4:	e1fffe15 	stw	r7,-8(fp)
  int old;

  old = open (name, flags, mode);
   144f8:	e13ffc17 	ldw	r4,-16(fp)
   144fc:	e17ffd17 	ldw	r5,-12(fp)
   14500:	e1bffe17 	ldw	r6,-8(fp)
   14504:	00147700 	call	14770 <open>
   14508:	e0bffa15 	stw	r2,-24(fp)

  if (old >= 0)
   1450c:	e0bffa17 	ldw	r2,-24(fp)
   14510:	10002216 	blt	r2,zero,1459c <alt_open_fd+0xc8>
  {
    fd->dev      = alt_fd_list[old].dev;
   14514:	04000074 	movhi	r16,1
   14518:	8414e204 	addi	r16,r16,21384
   1451c:	e0bffa17 	ldw	r2,-24(fp)
   14520:	1009883a 	mov	r4,r2
   14524:	01400304 	movi	r5,12
   14528:	0011d4c0 	call	11d4c <__mulsi3>
   1452c:	8085883a 	add	r2,r16,r2
   14530:	10c00017 	ldw	r3,0(r2)
   14534:	e0bffb17 	ldw	r2,-20(fp)
   14538:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
   1453c:	04000074 	movhi	r16,1
   14540:	8414e204 	addi	r16,r16,21384
   14544:	e0bffa17 	ldw	r2,-24(fp)
   14548:	1009883a 	mov	r4,r2
   1454c:	01400304 	movi	r5,12
   14550:	0011d4c0 	call	11d4c <__mulsi3>
   14554:	10800104 	addi	r2,r2,4
   14558:	8085883a 	add	r2,r16,r2
   1455c:	10c00017 	ldw	r3,0(r2)
   14560:	e0bffb17 	ldw	r2,-20(fp)
   14564:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
   14568:	04000074 	movhi	r16,1
   1456c:	8414e204 	addi	r16,r16,21384
   14570:	e0bffa17 	ldw	r2,-24(fp)
   14574:	1009883a 	mov	r4,r2
   14578:	01400304 	movi	r5,12
   1457c:	0011d4c0 	call	11d4c <__mulsi3>
   14580:	10800204 	addi	r2,r2,8
   14584:	8085883a 	add	r2,r16,r2
   14588:	10c00017 	ldw	r3,0(r2)
   1458c:	e0bffb17 	ldw	r2,-20(fp)
   14590:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
   14594:	e13ffa17 	ldw	r4,-24(fp)
   14598:	00148d00 	call	148d0 <alt_release_fd>
  }
} 
   1459c:	e6ffff04 	addi	sp,fp,-4
   145a0:	dfc00217 	ldw	ra,8(sp)
   145a4:	df000117 	ldw	fp,4(sp)
   145a8:	dc000017 	ldw	r16,0(sp)
   145ac:	dec00304 	addi	sp,sp,12
   145b0:	f800283a 	ret

000145b4 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
   145b4:	defffb04 	addi	sp,sp,-20
   145b8:	dfc00415 	stw	ra,16(sp)
   145bc:	df000315 	stw	fp,12(sp)
   145c0:	df000304 	addi	fp,sp,12
   145c4:	e13ffd15 	stw	r4,-12(fp)
   145c8:	e17ffe15 	stw	r5,-8(fp)
   145cc:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
   145d0:	01000074 	movhi	r4,1
   145d4:	2114e504 	addi	r4,r4,21396
   145d8:	e17ffd17 	ldw	r5,-12(fp)
   145dc:	01800044 	movi	r6,1
   145e0:	01c07fc4 	movi	r7,511
   145e4:	00144d40 	call	144d4 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
   145e8:	01000074 	movhi	r4,1
   145ec:	2114e204 	addi	r4,r4,21384
   145f0:	e17ffe17 	ldw	r5,-8(fp)
   145f4:	000d883a 	mov	r6,zero
   145f8:	01c07fc4 	movi	r7,511
   145fc:	00144d40 	call	144d4 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
   14600:	01000074 	movhi	r4,1
   14604:	2114e804 	addi	r4,r4,21408
   14608:	e17fff17 	ldw	r5,-4(fp)
   1460c:	01800044 	movi	r6,1
   14610:	01c07fc4 	movi	r7,511
   14614:	00144d40 	call	144d4 <alt_open_fd>
}  
   14618:	e037883a 	mov	sp,fp
   1461c:	dfc00117 	ldw	ra,4(sp)
   14620:	df000017 	ldw	fp,0(sp)
   14624:	dec00204 	addi	sp,sp,8
   14628:	f800283a 	ret

0001462c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   1462c:	defffe04 	addi	sp,sp,-8
   14630:	dfc00115 	stw	ra,4(sp)
   14634:	df000015 	stw	fp,0(sp)
   14638:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   1463c:	00800074 	movhi	r2,1
   14640:	10954a04 	addi	r2,r2,21800
   14644:	10800017 	ldw	r2,0(r2)
   14648:	10000526 	beq	r2,zero,14660 <alt_get_errno+0x34>
   1464c:	00800074 	movhi	r2,1
   14650:	10954a04 	addi	r2,r2,21800
   14654:	10800017 	ldw	r2,0(r2)
   14658:	103ee83a 	callr	r2
   1465c:	00000206 	br	14668 <alt_get_errno+0x3c>
   14660:	00800074 	movhi	r2,1
   14664:	10963f04 	addi	r2,r2,22780
}
   14668:	e037883a 	mov	sp,fp
   1466c:	dfc00117 	ldw	ra,4(sp)
   14670:	df000017 	ldw	fp,0(sp)
   14674:	dec00204 	addi	sp,sp,8
   14678:	f800283a 	ret

0001467c <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
   1467c:	defffb04 	addi	sp,sp,-20
   14680:	dfc00415 	stw	ra,16(sp)
   14684:	df000315 	stw	fp,12(sp)
   14688:	dc000215 	stw	r16,8(sp)
   1468c:	df000304 	addi	fp,sp,12
   14690:	e13ffe15 	stw	r4,-8(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
   14694:	e0bffe17 	ldw	r2,-8(fp)
   14698:	10800217 	ldw	r2,8(r2)
   1469c:	10d00034 	orhi	r3,r2,16384
   146a0:	e0bffe17 	ldw	r2,-8(fp)
   146a4:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   146a8:	e03ffd15 	stw	zero,-12(fp)
   146ac:	00002306 	br	1473c <alt_file_locked+0xc0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
   146b0:	04000074 	movhi	r16,1
   146b4:	8414e204 	addi	r16,r16,21384
   146b8:	e0bffd17 	ldw	r2,-12(fp)
   146bc:	1009883a 	mov	r4,r2
   146c0:	01400304 	movi	r5,12
   146c4:	0011d4c0 	call	11d4c <__mulsi3>
   146c8:	8085883a 	add	r2,r16,r2
   146cc:	10c00017 	ldw	r3,0(r2)
   146d0:	e0bffe17 	ldw	r2,-8(fp)
   146d4:	10800017 	ldw	r2,0(r2)
   146d8:	1880151e 	bne	r3,r2,14730 <alt_file_locked+0xb4>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
   146dc:	04000074 	movhi	r16,1
   146e0:	8414e204 	addi	r16,r16,21384
   146e4:	e0bffd17 	ldw	r2,-12(fp)
   146e8:	1009883a 	mov	r4,r2
   146ec:	01400304 	movi	r5,12
   146f0:	0011d4c0 	call	11d4c <__mulsi3>
   146f4:	10800204 	addi	r2,r2,8
   146f8:	8085883a 	add	r2,r16,r2
   146fc:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
   14700:	10000b0e 	bge	r2,zero,14730 <alt_file_locked+0xb4>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
   14704:	e13ffd17 	ldw	r4,-12(fp)
   14708:	01400304 	movi	r5,12
   1470c:	0011d4c0 	call	11d4c <__mulsi3>
   14710:	1007883a 	mov	r3,r2
   14714:	00800074 	movhi	r2,1
   14718:	1094e204 	addi	r2,r2,21384
   1471c:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
   14720:	e0bffe17 	ldw	r2,-8(fp)
   14724:	18800226 	beq	r3,r2,14730 <alt_file_locked+0xb4>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
   14728:	00bffcc4 	movi	r2,-13
   1472c:	00000a06 	br	14758 <alt_file_locked+0xdc>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   14730:	e0bffd17 	ldw	r2,-12(fp)
   14734:	10800044 	addi	r2,r2,1
   14738:	e0bffd15 	stw	r2,-12(fp)
   1473c:	00800074 	movhi	r2,1
   14740:	10954904 	addi	r2,r2,21796
   14744:	10800017 	ldw	r2,0(r2)
   14748:	1007883a 	mov	r3,r2
   1474c:	e0bffd17 	ldw	r2,-12(fp)
   14750:	18bfd72e 	bgeu	r3,r2,146b0 <_gp+0xffff71a8>
    }
  }
  
  /* The device is not locked */
 
  return 0;
   14754:	0005883a 	mov	r2,zero
}
   14758:	e6ffff04 	addi	sp,fp,-4
   1475c:	dfc00217 	ldw	ra,8(sp)
   14760:	df000117 	ldw	fp,4(sp)
   14764:	dc000017 	ldw	r16,0(sp)
   14768:	dec00304 	addi	sp,sp,12
   1476c:	f800283a 	ret

00014770 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
   14770:	defff604 	addi	sp,sp,-40
   14774:	dfc00915 	stw	ra,36(sp)
   14778:	df000815 	stw	fp,32(sp)
   1477c:	df000804 	addi	fp,sp,32
   14780:	e13ffd15 	stw	r4,-12(fp)
   14784:	e17ffe15 	stw	r5,-8(fp)
   14788:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
   1478c:	00bfffc4 	movi	r2,-1
   14790:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
   14794:	00bffb44 	movi	r2,-19
   14798:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
   1479c:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
   147a0:	e13ffd17 	ldw	r4,-12(fp)
   147a4:	01400074 	movhi	r5,1
   147a8:	29554704 	addi	r5,r5,21788
   147ac:	0014b0c0 	call	14b0c <alt_find_dev>
   147b0:	e0bff815 	stw	r2,-32(fp)
   147b4:	e0bff817 	ldw	r2,-32(fp)
   147b8:	1000051e 	bne	r2,zero,147d0 <open+0x60>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
   147bc:	e13ffd17 	ldw	r4,-12(fp)
   147c0:	0014b9c0 	call	14b9c <alt_find_file>
   147c4:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
   147c8:	00800044 	movi	r2,1
   147cc:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
   147d0:	e0bff817 	ldw	r2,-32(fp)
   147d4:	10002b26 	beq	r2,zero,14884 <open+0x114>
  {
    if ((index = alt_get_fd (dev)) < 0)
   147d8:	e13ff817 	ldw	r4,-32(fp)
   147dc:	0014cb00 	call	14cb0 <alt_get_fd>
   147e0:	e0bff915 	stw	r2,-28(fp)
   147e4:	e0bff917 	ldw	r2,-28(fp)
   147e8:	1000030e 	bge	r2,zero,147f8 <open+0x88>
    {
      status = index;
   147ec:	e0bff917 	ldw	r2,-28(fp)
   147f0:	e0bffa15 	stw	r2,-24(fp)
   147f4:	00002506 	br	1488c <open+0x11c>
    }
    else
    {
      fd = &alt_fd_list[index];
   147f8:	e13ff917 	ldw	r4,-28(fp)
   147fc:	01400304 	movi	r5,12
   14800:	0011d4c0 	call	11d4c <__mulsi3>
   14804:	1007883a 	mov	r3,r2
   14808:	00800074 	movhi	r2,1
   1480c:	1094e204 	addi	r2,r2,21384
   14810:	1885883a 	add	r2,r3,r2
   14814:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
   14818:	e0fffe17 	ldw	r3,-8(fp)
   1481c:	00900034 	movhi	r2,16384
   14820:	10bfffc4 	addi	r2,r2,-1
   14824:	1886703a 	and	r3,r3,r2
   14828:	e0bffc17 	ldw	r2,-16(fp)
   1482c:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
   14830:	e0bffb17 	ldw	r2,-20(fp)
   14834:	1000051e 	bne	r2,zero,1484c <open+0xdc>
   14838:	e13ffc17 	ldw	r4,-16(fp)
   1483c:	001467c0 	call	1467c <alt_file_locked>
   14840:	e0bffa15 	stw	r2,-24(fp)
   14844:	e0bffa17 	ldw	r2,-24(fp)
   14848:	10001016 	blt	r2,zero,1488c <open+0x11c>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
   1484c:	e0bff817 	ldw	r2,-32(fp)
   14850:	10800317 	ldw	r2,12(r2)
   14854:	10000826 	beq	r2,zero,14878 <open+0x108>
   14858:	e0bff817 	ldw	r2,-32(fp)
   1485c:	10800317 	ldw	r2,12(r2)
   14860:	e13ffc17 	ldw	r4,-16(fp)
   14864:	e17ffd17 	ldw	r5,-12(fp)
   14868:	e1bffe17 	ldw	r6,-8(fp)
   1486c:	e1ffff17 	ldw	r7,-4(fp)
   14870:	103ee83a 	callr	r2
   14874:	00000106 	br	1487c <open+0x10c>
   14878:	0005883a 	mov	r2,zero
   1487c:	e0bffa15 	stw	r2,-24(fp)
   14880:	00000206 	br	1488c <open+0x11c>
      }
    }
  }
  else
  {
    status = -ENODEV;
   14884:	00bffb44 	movi	r2,-19
   14888:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
   1488c:	e0bffa17 	ldw	r2,-24(fp)
   14890:	1000090e 	bge	r2,zero,148b8 <open+0x148>
  {
    alt_release_fd (index);  
   14894:	e13ff917 	ldw	r4,-28(fp)
   14898:	00148d00 	call	148d0 <alt_release_fd>
    ALT_ERRNO = -status;
   1489c:	001462c0 	call	1462c <alt_get_errno>
   148a0:	1007883a 	mov	r3,r2
   148a4:	e0bffa17 	ldw	r2,-24(fp)
   148a8:	0085c83a 	sub	r2,zero,r2
   148ac:	18800015 	stw	r2,0(r3)
    return -1;
   148b0:	00bfffc4 	movi	r2,-1
   148b4:	00000106 	br	148bc <open+0x14c>
  }
  
  /* return the reference upon success */

  return index;
   148b8:	e0bff917 	ldw	r2,-28(fp)
}
   148bc:	e037883a 	mov	sp,fp
   148c0:	dfc00117 	ldw	ra,4(sp)
   148c4:	df000017 	ldw	fp,0(sp)
   148c8:	dec00204 	addi	sp,sp,8
   148cc:	f800283a 	ret

000148d0 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
   148d0:	defffc04 	addi	sp,sp,-16
   148d4:	dfc00315 	stw	ra,12(sp)
   148d8:	df000215 	stw	fp,8(sp)
   148dc:	dc000115 	stw	r16,4(sp)
   148e0:	df000204 	addi	fp,sp,8
   148e4:	e13ffe15 	stw	r4,-8(fp)
  if (fd > 2)
   148e8:	e0bffe17 	ldw	r2,-8(fp)
   148ec:	108000d0 	cmplti	r2,r2,3
   148f0:	1000111e 	bne	r2,zero,14938 <alt_release_fd+0x68>
  {
    alt_fd_list[fd].fd_flags = 0;
   148f4:	04000074 	movhi	r16,1
   148f8:	8414e204 	addi	r16,r16,21384
   148fc:	e0bffe17 	ldw	r2,-8(fp)
   14900:	1009883a 	mov	r4,r2
   14904:	01400304 	movi	r5,12
   14908:	0011d4c0 	call	11d4c <__mulsi3>
   1490c:	10800204 	addi	r2,r2,8
   14910:	8085883a 	add	r2,r16,r2
   14914:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
   14918:	04000074 	movhi	r16,1
   1491c:	8414e204 	addi	r16,r16,21384
   14920:	e0bffe17 	ldw	r2,-8(fp)
   14924:	1009883a 	mov	r4,r2
   14928:	01400304 	movi	r5,12
   1492c:	0011d4c0 	call	11d4c <__mulsi3>
   14930:	8085883a 	add	r2,r16,r2
   14934:	10000015 	stw	zero,0(r2)
  }
}
   14938:	e6ffff04 	addi	sp,fp,-4
   1493c:	dfc00217 	ldw	ra,8(sp)
   14940:	df000117 	ldw	fp,4(sp)
   14944:	dc000017 	ldw	r16,0(sp)
   14948:	dec00304 	addi	sp,sp,12
   1494c:	f800283a 	ret

00014950 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
   14950:	defffa04 	addi	sp,sp,-24
   14954:	df000515 	stw	fp,20(sp)
   14958:	df000504 	addi	fp,sp,20
   1495c:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   14960:	0005303a 	rdctl	r2,status
   14964:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   14968:	e0fffc17 	ldw	r3,-16(fp)
   1496c:	00bfff84 	movi	r2,-2
   14970:	1884703a 	and	r2,r3,r2
   14974:	1001703a 	wrctl	status,r2
  
  return context;
   14978:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
   1497c:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
   14980:	e0bfff17 	ldw	r2,-4(fp)
   14984:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
   14988:	e0bffd17 	ldw	r2,-12(fp)
   1498c:	10800017 	ldw	r2,0(r2)
   14990:	e0fffd17 	ldw	r3,-12(fp)
   14994:	18c00117 	ldw	r3,4(r3)
   14998:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
   1499c:	e0bffd17 	ldw	r2,-12(fp)
   149a0:	10800117 	ldw	r2,4(r2)
   149a4:	e0fffd17 	ldw	r3,-12(fp)
   149a8:	18c00017 	ldw	r3,0(r3)
   149ac:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
   149b0:	e0bffd17 	ldw	r2,-12(fp)
   149b4:	e0fffd17 	ldw	r3,-12(fp)
   149b8:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
   149bc:	e0bffd17 	ldw	r2,-12(fp)
   149c0:	e0fffd17 	ldw	r3,-12(fp)
   149c4:	10c00015 	stw	r3,0(r2)
   149c8:	e0bffb17 	ldw	r2,-20(fp)
   149cc:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   149d0:	e0bffe17 	ldw	r2,-8(fp)
   149d4:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
   149d8:	e037883a 	mov	sp,fp
   149dc:	df000017 	ldw	fp,0(sp)
   149e0:	dec00104 	addi	sp,sp,4
   149e4:	f800283a 	ret

000149e8 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
   149e8:	defffb04 	addi	sp,sp,-20
   149ec:	dfc00415 	stw	ra,16(sp)
   149f0:	df000315 	stw	fp,12(sp)
   149f4:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
   149f8:	d0a00917 	ldw	r2,-32732(gp)
   149fc:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
   14a00:	d0a10617 	ldw	r2,-31720(gp)
   14a04:	10800044 	addi	r2,r2,1
   14a08:	d0a10615 	stw	r2,-31720(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   14a0c:	00002e06 	br	14ac8 <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
   14a10:	e0bffd17 	ldw	r2,-12(fp)
   14a14:	10800017 	ldw	r2,0(r2)
   14a18:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
   14a1c:	e0bffd17 	ldw	r2,-12(fp)
   14a20:	10800403 	ldbu	r2,16(r2)
   14a24:	10803fcc 	andi	r2,r2,255
   14a28:	10000426 	beq	r2,zero,14a3c <alt_tick+0x54>
   14a2c:	d0a10617 	ldw	r2,-31720(gp)
   14a30:	1000021e 	bne	r2,zero,14a3c <alt_tick+0x54>
    {
      alarm->rollover = 0;
   14a34:	e0bffd17 	ldw	r2,-12(fp)
   14a38:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
   14a3c:	e0bffd17 	ldw	r2,-12(fp)
   14a40:	10800217 	ldw	r2,8(r2)
   14a44:	d0e10617 	ldw	r3,-31720(gp)
   14a48:	18801d36 	bltu	r3,r2,14ac0 <alt_tick+0xd8>
   14a4c:	e0bffd17 	ldw	r2,-12(fp)
   14a50:	10800403 	ldbu	r2,16(r2)
   14a54:	10803fcc 	andi	r2,r2,255
   14a58:	1000191e 	bne	r2,zero,14ac0 <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
   14a5c:	e0bffd17 	ldw	r2,-12(fp)
   14a60:	10800317 	ldw	r2,12(r2)
   14a64:	e0fffd17 	ldw	r3,-12(fp)
   14a68:	18c00517 	ldw	r3,20(r3)
   14a6c:	1809883a 	mov	r4,r3
   14a70:	103ee83a 	callr	r2
   14a74:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
   14a78:	e0bfff17 	ldw	r2,-4(fp)
   14a7c:	1000031e 	bne	r2,zero,14a8c <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
   14a80:	e13ffd17 	ldw	r4,-12(fp)
   14a84:	00149500 	call	14950 <alt_alarm_stop>
   14a88:	00000d06 	br	14ac0 <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
   14a8c:	e0bffd17 	ldw	r2,-12(fp)
   14a90:	10c00217 	ldw	r3,8(r2)
   14a94:	e0bfff17 	ldw	r2,-4(fp)
   14a98:	1887883a 	add	r3,r3,r2
   14a9c:	e0bffd17 	ldw	r2,-12(fp)
   14aa0:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
   14aa4:	e0bffd17 	ldw	r2,-12(fp)
   14aa8:	10c00217 	ldw	r3,8(r2)
   14aac:	d0a10617 	ldw	r2,-31720(gp)
   14ab0:	1880032e 	bgeu	r3,r2,14ac0 <alt_tick+0xd8>
        {
          alarm->rollover = 1;
   14ab4:	e0bffd17 	ldw	r2,-12(fp)
   14ab8:	00c00044 	movi	r3,1
   14abc:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
   14ac0:	e0bffe17 	ldw	r2,-8(fp)
   14ac4:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   14ac8:	e0fffd17 	ldw	r3,-12(fp)
   14acc:	d0a00904 	addi	r2,gp,-32732
   14ad0:	18bfcf1e 	bne	r3,r2,14a10 <_gp+0xffff7508>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
   14ad4:	0001883a 	nop
}
   14ad8:	e037883a 	mov	sp,fp
   14adc:	dfc00117 	ldw	ra,4(sp)
   14ae0:	df000017 	ldw	fp,0(sp)
   14ae4:	dec00204 	addi	sp,sp,8
   14ae8:	f800283a 	ret

00014aec <altera_nios2_gen2_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
   14aec:	deffff04 	addi	sp,sp,-4
   14af0:	df000015 	stw	fp,0(sp)
   14af4:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
   14af8:	000170fa 	wrctl	ienable,zero
}
   14afc:	e037883a 	mov	sp,fp
   14b00:	df000017 	ldw	fp,0(sp)
   14b04:	dec00104 	addi	sp,sp,4
   14b08:	f800283a 	ret

00014b0c <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
   14b0c:	defffa04 	addi	sp,sp,-24
   14b10:	dfc00515 	stw	ra,20(sp)
   14b14:	df000415 	stw	fp,16(sp)
   14b18:	df000404 	addi	fp,sp,16
   14b1c:	e13ffe15 	stw	r4,-8(fp)
   14b20:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
   14b24:	e0bfff17 	ldw	r2,-4(fp)
   14b28:	10800017 	ldw	r2,0(r2)
   14b2c:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
   14b30:	e13ffe17 	ldw	r4,-8(fp)
   14b34:	0011e900 	call	11e90 <strlen>
   14b38:	10800044 	addi	r2,r2,1
   14b3c:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   14b40:	00000d06 	br	14b78 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
   14b44:	e0bffc17 	ldw	r2,-16(fp)
   14b48:	10c00217 	ldw	r3,8(r2)
   14b4c:	e0bffd17 	ldw	r2,-12(fp)
   14b50:	1809883a 	mov	r4,r3
   14b54:	e17ffe17 	ldw	r5,-8(fp)
   14b58:	100d883a 	mov	r6,r2
   14b5c:	0014db80 	call	14db8 <memcmp>
   14b60:	1000021e 	bne	r2,zero,14b6c <alt_find_dev+0x60>
    {
      /* match found */

      return next;
   14b64:	e0bffc17 	ldw	r2,-16(fp)
   14b68:	00000706 	br	14b88 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
   14b6c:	e0bffc17 	ldw	r2,-16(fp)
   14b70:	10800017 	ldw	r2,0(r2)
   14b74:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   14b78:	e0fffc17 	ldw	r3,-16(fp)
   14b7c:	e0bfff17 	ldw	r2,-4(fp)
   14b80:	18bff01e 	bne	r3,r2,14b44 <_gp+0xffff763c>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
   14b84:	0005883a 	mov	r2,zero
}
   14b88:	e037883a 	mov	sp,fp
   14b8c:	dfc00117 	ldw	ra,4(sp)
   14b90:	df000017 	ldw	fp,0(sp)
   14b94:	dec00204 	addi	sp,sp,8
   14b98:	f800283a 	ret

00014b9c <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
   14b9c:	defffb04 	addi	sp,sp,-20
   14ba0:	dfc00415 	stw	ra,16(sp)
   14ba4:	df000315 	stw	fp,12(sp)
   14ba8:	df000304 	addi	fp,sp,12
   14bac:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
   14bb0:	00800074 	movhi	r2,1
   14bb4:	10954504 	addi	r2,r2,21780
   14bb8:	10800017 	ldw	r2,0(r2)
   14bbc:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   14bc0:	00003106 	br	14c88 <alt_find_file+0xec>
  {
    len = strlen(next->name);
   14bc4:	e0bffd17 	ldw	r2,-12(fp)
   14bc8:	10800217 	ldw	r2,8(r2)
   14bcc:	1009883a 	mov	r4,r2
   14bd0:	0011e900 	call	11e90 <strlen>
   14bd4:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
   14bd8:	e0bffd17 	ldw	r2,-12(fp)
   14bdc:	10c00217 	ldw	r3,8(r2)
   14be0:	e0bffe17 	ldw	r2,-8(fp)
   14be4:	10bfffc4 	addi	r2,r2,-1
   14be8:	1885883a 	add	r2,r3,r2
   14bec:	10800003 	ldbu	r2,0(r2)
   14bf0:	10803fcc 	andi	r2,r2,255
   14bf4:	1080201c 	xori	r2,r2,128
   14bf8:	10bfe004 	addi	r2,r2,-128
   14bfc:	10800bd8 	cmpnei	r2,r2,47
   14c00:	1000031e 	bne	r2,zero,14c10 <alt_find_file+0x74>
    {
      len -= 1;
   14c04:	e0bffe17 	ldw	r2,-8(fp)
   14c08:	10bfffc4 	addi	r2,r2,-1
   14c0c:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
   14c10:	e0bffe17 	ldw	r2,-8(fp)
   14c14:	e0ffff17 	ldw	r3,-4(fp)
   14c18:	1885883a 	add	r2,r3,r2
   14c1c:	10800003 	ldbu	r2,0(r2)
   14c20:	10803fcc 	andi	r2,r2,255
   14c24:	1080201c 	xori	r2,r2,128
   14c28:	10bfe004 	addi	r2,r2,-128
   14c2c:	10800be0 	cmpeqi	r2,r2,47
   14c30:	1000081e 	bne	r2,zero,14c54 <alt_find_file+0xb8>
   14c34:	e0bffe17 	ldw	r2,-8(fp)
   14c38:	e0ffff17 	ldw	r3,-4(fp)
   14c3c:	1885883a 	add	r2,r3,r2
   14c40:	10800003 	ldbu	r2,0(r2)
   14c44:	10803fcc 	andi	r2,r2,255
   14c48:	1080201c 	xori	r2,r2,128
   14c4c:	10bfe004 	addi	r2,r2,-128
   14c50:	10000a1e 	bne	r2,zero,14c7c <alt_find_file+0xe0>
        !memcmp (next->name, name, len))
   14c54:	e0bffd17 	ldw	r2,-12(fp)
   14c58:	10c00217 	ldw	r3,8(r2)
   14c5c:	e0bffe17 	ldw	r2,-8(fp)
   14c60:	1809883a 	mov	r4,r3
   14c64:	e17fff17 	ldw	r5,-4(fp)
   14c68:	100d883a 	mov	r6,r2
   14c6c:	0014db80 	call	14db8 <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
   14c70:	1000021e 	bne	r2,zero,14c7c <alt_find_file+0xe0>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
   14c74:	e0bffd17 	ldw	r2,-12(fp)
   14c78:	00000806 	br	14c9c <alt_find_file+0x100>
    }
    next = (alt_dev*) next->llist.next;
   14c7c:	e0bffd17 	ldw	r2,-12(fp)
   14c80:	10800017 	ldw	r2,0(r2)
   14c84:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   14c88:	e0fffd17 	ldw	r3,-12(fp)
   14c8c:	00800074 	movhi	r2,1
   14c90:	10954504 	addi	r2,r2,21780
   14c94:	18bfcb1e 	bne	r3,r2,14bc4 <_gp+0xffff76bc>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
   14c98:	0005883a 	mov	r2,zero
}
   14c9c:	e037883a 	mov	sp,fp
   14ca0:	dfc00117 	ldw	ra,4(sp)
   14ca4:	df000017 	ldw	fp,0(sp)
   14ca8:	dec00204 	addi	sp,sp,8
   14cac:	f800283a 	ret

00014cb0 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
   14cb0:	defffa04 	addi	sp,sp,-24
   14cb4:	dfc00515 	stw	ra,20(sp)
   14cb8:	df000415 	stw	fp,16(sp)
   14cbc:	dc000315 	stw	r16,12(sp)
   14cc0:	df000404 	addi	fp,sp,16
   14cc4:	e13ffe15 	stw	r4,-8(fp)
  alt_32 i;
  int rc = -EMFILE;
   14cc8:	00bffa04 	movi	r2,-24
   14ccc:	e0bffd15 	stw	r2,-12(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   14cd0:	e03ffc15 	stw	zero,-16(fp)
   14cd4:	00002106 	br	14d5c <alt_get_fd+0xac>
  {
    if (!alt_fd_list[i].dev)
   14cd8:	04000074 	movhi	r16,1
   14cdc:	8414e204 	addi	r16,r16,21384
   14ce0:	e0bffc17 	ldw	r2,-16(fp)
   14ce4:	1009883a 	mov	r4,r2
   14ce8:	01400304 	movi	r5,12
   14cec:	0011d4c0 	call	11d4c <__mulsi3>
   14cf0:	8085883a 	add	r2,r16,r2
   14cf4:	10800017 	ldw	r2,0(r2)
   14cf8:	1000151e 	bne	r2,zero,14d50 <alt_get_fd+0xa0>
    {
      alt_fd_list[i].dev = dev;
   14cfc:	04000074 	movhi	r16,1
   14d00:	8414e204 	addi	r16,r16,21384
   14d04:	e0bffc17 	ldw	r2,-16(fp)
   14d08:	1009883a 	mov	r4,r2
   14d0c:	01400304 	movi	r5,12
   14d10:	0011d4c0 	call	11d4c <__mulsi3>
   14d14:	8085883a 	add	r2,r16,r2
   14d18:	e0fffe17 	ldw	r3,-8(fp)
   14d1c:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
   14d20:	00800074 	movhi	r2,1
   14d24:	10954904 	addi	r2,r2,21796
   14d28:	10c00017 	ldw	r3,0(r2)
   14d2c:	e0bffc17 	ldw	r2,-16(fp)
   14d30:	1880040e 	bge	r3,r2,14d44 <alt_get_fd+0x94>
      {
        alt_max_fd = i;
   14d34:	00800074 	movhi	r2,1
   14d38:	10954904 	addi	r2,r2,21796
   14d3c:	e0fffc17 	ldw	r3,-16(fp)
   14d40:	10c00015 	stw	r3,0(r2)
      }
      rc = i;
   14d44:	e0bffc17 	ldw	r2,-16(fp)
   14d48:	e0bffd15 	stw	r2,-12(fp)
      goto alt_get_fd_exit;
   14d4c:	00000606 	br	14d68 <alt_get_fd+0xb8>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   14d50:	e0bffc17 	ldw	r2,-16(fp)
   14d54:	10800044 	addi	r2,r2,1
   14d58:	e0bffc15 	stw	r2,-16(fp)
   14d5c:	e0bffc17 	ldw	r2,-16(fp)
   14d60:	10800810 	cmplti	r2,r2,32
   14d64:	103fdc1e 	bne	r2,zero,14cd8 <_gp+0xffff77d0>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
   14d68:	e0bffd17 	ldw	r2,-12(fp)
}
   14d6c:	e6ffff04 	addi	sp,fp,-4
   14d70:	dfc00217 	ldw	ra,8(sp)
   14d74:	df000117 	ldw	fp,4(sp)
   14d78:	dc000017 	ldw	r16,0(sp)
   14d7c:	dec00304 	addi	sp,sp,12
   14d80:	f800283a 	ret

00014d84 <atexit>:
   14d84:	200b883a 	mov	r5,r4
   14d88:	000d883a 	mov	r6,zero
   14d8c:	0009883a 	mov	r4,zero
   14d90:	000f883a 	mov	r7,zero
   14d94:	0014de81 	jmpi	14de8 <__register_exitproc>

00014d98 <exit>:
   14d98:	defffe04 	addi	sp,sp,-8
   14d9c:	000b883a 	mov	r5,zero
   14da0:	dc000015 	stw	r16,0(sp)
   14da4:	dfc00115 	stw	ra,4(sp)
   14da8:	2021883a 	mov	r16,r4
   14dac:	0014f380 	call	14f38 <__call_exitprocs>
   14db0:	8009883a 	mov	r4,r16
   14db4:	00150d40 	call	150d4 <_exit>

00014db8 <memcmp>:
   14db8:	218d883a 	add	r6,r4,r6
   14dbc:	21800826 	beq	r4,r6,14de0 <memcmp+0x28>
   14dc0:	20800003 	ldbu	r2,0(r4)
   14dc4:	28c00003 	ldbu	r3,0(r5)
   14dc8:	10c00226 	beq	r2,r3,14dd4 <memcmp+0x1c>
   14dcc:	10c5c83a 	sub	r2,r2,r3
   14dd0:	f800283a 	ret
   14dd4:	21000044 	addi	r4,r4,1
   14dd8:	29400044 	addi	r5,r5,1
   14ddc:	003ff706 	br	14dbc <_gp+0xffff78b4>
   14de0:	0005883a 	mov	r2,zero
   14de4:	f800283a 	ret

00014de8 <__register_exitproc>:
   14de8:	00800074 	movhi	r2,1
   14dec:	defff904 	addi	sp,sp,-28
   14df0:	10954204 	addi	r2,r2,21768
   14df4:	dcc00315 	stw	r19,12(sp)
   14df8:	14c00017 	ldw	r19,0(r2)
   14dfc:	dc000015 	stw	r16,0(sp)
   14e00:	dd400515 	stw	r21,20(sp)
   14e04:	9c000c17 	ldw	r16,48(r19)
   14e08:	dd000415 	stw	r20,16(sp)
   14e0c:	dc800215 	stw	r18,8(sp)
   14e10:	dc400115 	stw	r17,4(sp)
   14e14:	dfc00615 	stw	ra,24(sp)
   14e18:	202b883a 	mov	r21,r4
   14e1c:	2823883a 	mov	r17,r5
   14e20:	3029883a 	mov	r20,r6
   14e24:	3825883a 	mov	r18,r7
   14e28:	8000021e 	bne	r16,zero,14e34 <__register_exitproc+0x4c>
   14e2c:	9c000d04 	addi	r16,r19,52
   14e30:	9c000c15 	stw	r16,48(r19)
   14e34:	80800117 	ldw	r2,4(r16)
   14e38:	00c007c4 	movi	r3,31
   14e3c:	1880100e 	bge	r3,r2,14e80 <__register_exitproc+0x98>
   14e40:	00800034 	movhi	r2,0
   14e44:	10800004 	addi	r2,r2,0
   14e48:	1000021e 	bne	r2,zero,14e54 <__register_exitproc+0x6c>
   14e4c:	00bfffc4 	movi	r2,-1
   14e50:	00003006 	br	14f14 <__register_exitproc+0x12c>
   14e54:	01002304 	movi	r4,140
   14e58:	00000000 	call	0 <__reset-0x10000>
   14e5c:	1021883a 	mov	r16,r2
   14e60:	103ffa26 	beq	r2,zero,14e4c <_gp+0xffff7944>
   14e64:	10000115 	stw	zero,4(r2)
   14e68:	98800c17 	ldw	r2,48(r19)
   14e6c:	80800015 	stw	r2,0(r16)
   14e70:	9c000c15 	stw	r16,48(r19)
   14e74:	80002215 	stw	zero,136(r16)
   14e78:	a800071e 	bne	r21,zero,14e98 <__register_exitproc+0xb0>
   14e7c:	00001c06 	br	14ef0 <__register_exitproc+0x108>
   14e80:	a8001b26 	beq	r21,zero,14ef0 <__register_exitproc+0x108>
   14e84:	80802217 	ldw	r2,136(r16)
   14e88:	1000091e 	bne	r2,zero,14eb0 <__register_exitproc+0xc8>
   14e8c:	00800034 	movhi	r2,0
   14e90:	10800004 	addi	r2,r2,0
   14e94:	103fed26 	beq	r2,zero,14e4c <_gp+0xffff7944>
   14e98:	01004204 	movi	r4,264
   14e9c:	00000000 	call	0 <__reset-0x10000>
   14ea0:	103fea26 	beq	r2,zero,14e4c <_gp+0xffff7944>
   14ea4:	10004015 	stw	zero,256(r2)
   14ea8:	10004115 	stw	zero,260(r2)
   14eac:	80802215 	stw	r2,136(r16)
   14eb0:	81000117 	ldw	r4,4(r16)
   14eb4:	01400044 	movi	r5,1
   14eb8:	2107883a 	add	r3,r4,r4
   14ebc:	18c7883a 	add	r3,r3,r3
   14ec0:	10c7883a 	add	r3,r2,r3
   14ec4:	1d000015 	stw	r20,0(r3)
   14ec8:	290a983a 	sll	r5,r5,r4
   14ecc:	11004017 	ldw	r4,256(r2)
   14ed0:	2148b03a 	or	r4,r4,r5
   14ed4:	11004015 	stw	r4,256(r2)
   14ed8:	1c802015 	stw	r18,128(r3)
   14edc:	00c00084 	movi	r3,2
   14ee0:	a8c0031e 	bne	r21,r3,14ef0 <__register_exitproc+0x108>
   14ee4:	10c04117 	ldw	r3,260(r2)
   14ee8:	194ab03a 	or	r5,r3,r5
   14eec:	11404115 	stw	r5,260(r2)
   14ef0:	80800117 	ldw	r2,4(r16)
   14ef4:	10c00044 	addi	r3,r2,1
   14ef8:	10800084 	addi	r2,r2,2
   14efc:	1085883a 	add	r2,r2,r2
   14f00:	1085883a 	add	r2,r2,r2
   14f04:	80c00115 	stw	r3,4(r16)
   14f08:	80a1883a 	add	r16,r16,r2
   14f0c:	84400015 	stw	r17,0(r16)
   14f10:	0005883a 	mov	r2,zero
   14f14:	dfc00617 	ldw	ra,24(sp)
   14f18:	dd400517 	ldw	r21,20(sp)
   14f1c:	dd000417 	ldw	r20,16(sp)
   14f20:	dcc00317 	ldw	r19,12(sp)
   14f24:	dc800217 	ldw	r18,8(sp)
   14f28:	dc400117 	ldw	r17,4(sp)
   14f2c:	dc000017 	ldw	r16,0(sp)
   14f30:	dec00704 	addi	sp,sp,28
   14f34:	f800283a 	ret

00014f38 <__call_exitprocs>:
   14f38:	00800074 	movhi	r2,1
   14f3c:	10954204 	addi	r2,r2,21768
   14f40:	10800017 	ldw	r2,0(r2)
   14f44:	defff304 	addi	sp,sp,-52
   14f48:	ddc00a15 	stw	r23,40(sp)
   14f4c:	d8800015 	stw	r2,0(sp)
   14f50:	05c00034 	movhi	r23,0
   14f54:	10800c04 	addi	r2,r2,48
   14f58:	dc800515 	stw	r18,20(sp)
   14f5c:	dfc00c15 	stw	ra,48(sp)
   14f60:	df000b15 	stw	fp,44(sp)
   14f64:	dd800915 	stw	r22,36(sp)
   14f68:	dd400815 	stw	r21,32(sp)
   14f6c:	dd000715 	stw	r20,28(sp)
   14f70:	dcc00615 	stw	r19,24(sp)
   14f74:	dc400415 	stw	r17,16(sp)
   14f78:	dc000315 	stw	r16,12(sp)
   14f7c:	d9000115 	stw	r4,4(sp)
   14f80:	2825883a 	mov	r18,r5
   14f84:	d8800215 	stw	r2,8(sp)
   14f88:	bdc00004 	addi	r23,r23,0
   14f8c:	d8800017 	ldw	r2,0(sp)
   14f90:	dc400217 	ldw	r17,8(sp)
   14f94:	14c00c17 	ldw	r19,48(r2)
   14f98:	98004226 	beq	r19,zero,150a4 <__call_exitprocs+0x16c>
   14f9c:	9c000117 	ldw	r16,4(r19)
   14fa0:	00900034 	movhi	r2,16384
   14fa4:	10bfffc4 	addi	r2,r2,-1
   14fa8:	9d002217 	ldw	r20,136(r19)
   14fac:	857fffc4 	addi	r21,r16,-1
   14fb0:	80a1883a 	add	r16,r16,r2
   14fb4:	8421883a 	add	r16,r16,r16
   14fb8:	8421883a 	add	r16,r16,r16
   14fbc:	a42d883a 	add	r22,r20,r16
   14fc0:	84000204 	addi	r16,r16,8
   14fc4:	9c21883a 	add	r16,r19,r16
   14fc8:	a8002616 	blt	r21,zero,15064 <__call_exitprocs+0x12c>
   14fcc:	90000326 	beq	r18,zero,14fdc <__call_exitprocs+0xa4>
   14fd0:	a0002026 	beq	r20,zero,15054 <__call_exitprocs+0x11c>
   14fd4:	b1002017 	ldw	r4,128(r22)
   14fd8:	24801e1e 	bne	r4,r18,15054 <__call_exitprocs+0x11c>
   14fdc:	99000117 	ldw	r4,4(r19)
   14fe0:	82000017 	ldw	r8,0(r16)
   14fe4:	213fffc4 	addi	r4,r4,-1
   14fe8:	a900021e 	bne	r21,r4,14ff4 <__call_exitprocs+0xbc>
   14fec:	9d400115 	stw	r21,4(r19)
   14ff0:	00000106 	br	14ff8 <__call_exitprocs+0xc0>
   14ff4:	80000015 	stw	zero,0(r16)
   14ff8:	40001626 	beq	r8,zero,15054 <__call_exitprocs+0x11c>
   14ffc:	9f000117 	ldw	fp,4(r19)
   15000:	a0000526 	beq	r20,zero,15018 <__call_exitprocs+0xe0>
   15004:	00800044 	movi	r2,1
   15008:	1552983a 	sll	r9,r2,r21
   1500c:	a1404017 	ldw	r5,256(r20)
   15010:	494a703a 	and	r5,r9,r5
   15014:	2800021e 	bne	r5,zero,15020 <__call_exitprocs+0xe8>
   15018:	403ee83a 	callr	r8
   1501c:	00000906 	br	15044 <__call_exitprocs+0x10c>
   15020:	a1004117 	ldw	r4,260(r20)
   15024:	4908703a 	and	r4,r9,r4
   15028:	2000041e 	bne	r4,zero,1503c <__call_exitprocs+0x104>
   1502c:	d9000117 	ldw	r4,4(sp)
   15030:	b1400017 	ldw	r5,0(r22)
   15034:	403ee83a 	callr	r8
   15038:	00000206 	br	15044 <__call_exitprocs+0x10c>
   1503c:	b1000017 	ldw	r4,0(r22)
   15040:	403ee83a 	callr	r8
   15044:	99000117 	ldw	r4,4(r19)
   15048:	e13fd01e 	bne	fp,r4,14f8c <_gp+0xffff7a84>
   1504c:	89000017 	ldw	r4,0(r17)
   15050:	24ffce1e 	bne	r4,r19,14f8c <_gp+0xffff7a84>
   15054:	ad7fffc4 	addi	r21,r21,-1
   15058:	b5bfff04 	addi	r22,r22,-4
   1505c:	843fff04 	addi	r16,r16,-4
   15060:	003fd906 	br	14fc8 <_gp+0xffff7ac0>
   15064:	b8000f26 	beq	r23,zero,150a4 <__call_exitprocs+0x16c>
   15068:	99400117 	ldw	r5,4(r19)
   1506c:	99000017 	ldw	r4,0(r19)
   15070:	2800091e 	bne	r5,zero,15098 <__call_exitprocs+0x160>
   15074:	20000826 	beq	r4,zero,15098 <__call_exitprocs+0x160>
   15078:	89000015 	stw	r4,0(r17)
   1507c:	a0000226 	beq	r20,zero,15088 <__call_exitprocs+0x150>
   15080:	a009883a 	mov	r4,r20
   15084:	00000000 	call	0 <__reset-0x10000>
   15088:	9809883a 	mov	r4,r19
   1508c:	00000000 	call	0 <__reset-0x10000>
   15090:	8cc00017 	ldw	r19,0(r17)
   15094:	003fc006 	br	14f98 <_gp+0xffff7a90>
   15098:	9823883a 	mov	r17,r19
   1509c:	2027883a 	mov	r19,r4
   150a0:	003fbd06 	br	14f98 <_gp+0xffff7a90>
   150a4:	dfc00c17 	ldw	ra,48(sp)
   150a8:	df000b17 	ldw	fp,44(sp)
   150ac:	ddc00a17 	ldw	r23,40(sp)
   150b0:	dd800917 	ldw	r22,36(sp)
   150b4:	dd400817 	ldw	r21,32(sp)
   150b8:	dd000717 	ldw	r20,28(sp)
   150bc:	dcc00617 	ldw	r19,24(sp)
   150c0:	dc800517 	ldw	r18,20(sp)
   150c4:	dc400417 	ldw	r17,16(sp)
   150c8:	dc000317 	ldw	r16,12(sp)
   150cc:	dec00d04 	addi	sp,sp,52
   150d0:	f800283a 	ret

000150d4 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
   150d4:	defffd04 	addi	sp,sp,-12
   150d8:	df000215 	stw	fp,8(sp)
   150dc:	df000204 	addi	fp,sp,8
   150e0:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
   150e4:	0001883a 	nop
   150e8:	e0bfff17 	ldw	r2,-4(fp)
   150ec:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
   150f0:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
   150f4:	10000226 	beq	r2,zero,15100 <_exit+0x2c>
    ALT_SIM_FAIL();
   150f8:	002af070 	cmpltui	zero,zero,43969
   150fc:	00000106 	br	15104 <_exit+0x30>
  } else {
    ALT_SIM_PASS();
   15100:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
   15104:	003fff06 	br	15104 <_gp+0xffff7bfc>
