# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../p_OUTPUT.srcs/sources_1/new/p_OUTPUT.vhd" \
"../../../../p_OUTPUT.srcs/sim_1/new/tb_p_OUTPUT.vhd" \

# Do not sort compile order
nosort
