
*** Running vivado
    with args -log design_1_axi_fifo_mm_s_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_fifo_mm_s_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_axi_fifo_mm_s_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 304.023 ; gain = 94.324
INFO: [Synth 8-638] synthesizing module 'design_1_axi_fifo_mm_s_0_0' [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ip/design_1_axi_fifo_mm_s_0_0/synth/design_1_axi_fifo_mm_s_0_0.vhd:99]
INFO: [Synth 8-638] synthesizing module 'axi_fifo_mm_s' [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/d2fa/hdl/axi_fifo_mm_s_v4_1_rfs.vhd:4985]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (1#1) [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (1#1) [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (1#1) [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (1#1) [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (1#1) [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (1#1) [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (1#1) [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (1#1) [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (1#1) [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (1#1) [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (1#1) [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (1#1) [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized11' [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized11' (1#1) [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (2#1) [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (3#1) [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (4#1) [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'ipic2axi_s' [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/d2fa/hdl/axi_fifo_mm_s_v4_1_rfs.vhd:3852]
INFO: [Synth 8-638] synthesizing module 'fifo' [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/d2fa/hdl/axi_fifo_mm_s_v4_1_rfs.vhd:3402]
INFO: [Synth 8-638] synthesizing module 'axis_fg' [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/d2fa/hdl/axi_fifo_mm_s_v4_1_rfs.vhd:2629]
INFO: [Synth 8-256] done synthesizing module 'axis_fg' (33#1) [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/d2fa/hdl/axi_fifo_mm_s_v4_1_rfs.vhd:2629]
INFO: [Synth 8-256] done synthesizing module 'fifo' (34#1) [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/d2fa/hdl/axi_fifo_mm_s_v4_1_rfs.vhd:3402]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized0' [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/d2fa/hdl/axi_fifo_mm_s_v4_1_rfs.vhd:3402]
INFO: [Synth 8-638] synthesizing module 'axis_fg__parameterized0' [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/d2fa/hdl/axi_fifo_mm_s_v4_1_rfs.vhd:2629]
INFO: [Synth 8-256] done synthesizing module 'axis_fg__parameterized0' (34#1) [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/d2fa/hdl/axi_fifo_mm_s_v4_1_rfs.vhd:2629]
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized0' (34#1) [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/d2fa/hdl/axi_fifo_mm_s_v4_1_rfs.vhd:3402]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/5ab6/hdl/lib_fifo_v1_0_rfs.vhd:2097]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (54#1) [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/5ab6/hdl/lib_fifo_v1_0_rfs.vhd:2097]
INFO: [Synth 8-256] done synthesizing module 'ipic2axi_s' (55#1) [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/d2fa/hdl/axi_fifo_mm_s_v4_1_rfs.vhd:3852]
INFO: [Synth 8-256] done synthesizing module 'axi_fifo_mm_s' (56#1) [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ipshared/d2fa/hdl/axi_fifo_mm_s_v4_1_rfs.vhd:4985]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_fifo_mm_s_0_0' (57#1) [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ip/design_1_axi_fifo_mm_s_0_0/synth/design_1_axi_fifo_mm_s_0_0.vhd:99]
Finished RTL Elaboration : Time (s): cpu = 00:01:09 ; elapsed = 00:01:18 . Memory (MB): peak = 529.594 ; gain = 319.895
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:10 ; elapsed = 00:01:18 . Memory (MB): peak = 529.594 ; gain = 319.895
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 643.316 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:24 ; elapsed = 00:01:37 . Memory (MB): peak = 643.316 ; gain = 433.617
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:24 ; elapsed = 00:01:37 . Memory (MB): peak = 643.316 ; gain = 433.617
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:25 ; elapsed = 00:01:37 . Memory (MB): peak = 643.316 ; gain = 433.617
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:27 ; elapsed = 00:01:41 . Memory (MB): peak = 643.316 ; gain = 433.617
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:33 ; elapsed = 00:01:47 . Memory (MB): peak = 643.316 ; gain = 433.617
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-----------------------------+
|Module Name   | RTL Object                                                                                                                                            | Inference      | Size (Depth x Width) | Primitives                  | 
+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-----------------------------+
|axi_fifo_mm_s | COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 128 x 22             | RAM64X1D x 2  RAM64M x 14   | 
+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-----------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:48 ; elapsed = 00:02:04 . Memory (MB): peak = 643.316 ; gain = 433.617
Finished Timing Optimization : Time (s): cpu = 00:01:51 ; elapsed = 00:02:07 . Memory (MB): peak = 677.234 ; gain = 467.535
Finished Technology Mapping : Time (s): cpu = 00:01:51 ; elapsed = 00:02:08 . Memory (MB): peak = 677.453 ; gain = 467.754
Finished IO Insertion : Time (s): cpu = 00:01:52 ; elapsed = 00:02:09 . Memory (MB): peak = 677.453 ; gain = 467.754
Finished Renaming Generated Instances : Time (s): cpu = 00:01:52 ; elapsed = 00:02:09 . Memory (MB): peak = 677.453 ; gain = 467.754
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:53 ; elapsed = 00:02:09 . Memory (MB): peak = 677.453 ; gain = 467.754
Finished Renaming Generated Ports : Time (s): cpu = 00:01:53 ; elapsed = 00:02:09 . Memory (MB): peak = 677.453 ; gain = 467.754
Finished Handling Custom Attributes : Time (s): cpu = 00:01:53 ; elapsed = 00:02:09 . Memory (MB): peak = 677.453 ; gain = 467.754
Finished Renaming Generated Nets : Time (s): cpu = 00:01:53 ; elapsed = 00:02:09 . Memory (MB): peak = 677.453 ; gain = 467.754

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    54|
|2     |LUT1     |   122|
|3     |LUT2     |   114|
|4     |LUT3     |   106|
|5     |LUT4     |   101|
|6     |LUT5     |    93|
|7     |LUT6     |   185|
|8     |MUXCY    |    45|
|9     |RAM64M   |    14|
|10    |RAM64X1D |     2|
|11    |RAMB36E1 |     2|
|12    |FDCE     |   157|
|13    |FDPE     |    64|
|14    |FDRE     |   442|
|15    |FDSE     |     8|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:53 ; elapsed = 00:02:09 . Memory (MB): peak = 677.453 ; gain = 467.754
synth_design: Time (s): cpu = 00:01:53 ; elapsed = 00:02:07 . Memory (MB): peak = 679.891 ; gain = 459.586
