// Seed: 761022686
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_13 = id_13 == id_7;
  wire id_16;
  wire id_17;
  assign id_7 = 1;
  tri1 id_18, id_19;
  assign id_18 = 1;
endmodule
module module_1 (
    output tri0  id_0,
    input  uwire id_1,
    input  tri1  id_2,
    input  wor   id_3,
    input  tri0  id_4,
    output uwire id_5,
    input  tri0  id_6
);
  wand id_8 = 1;
  module_0(
      id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8
  );
endmodule
