Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: ro.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ro.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ro"
Output Format                      : NGC
Target Device                      : xc5vlx110t-1-ff1136

---- Source Options
Top Module Name                    : ro
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Off
Reduce Control Sets                : Off
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : NO

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "ringoscillator.v" in library work
Compiling verilog file "ipcore_dir/VIO.v" in library work
Module <ringoscillator> compiled
Compiling verilog file "ipcore_dir/ILA.v" in library work
Module <VIO> compiled
Compiling verilog file "ipcore_dir/ICON.v" in library work
Module <ILA> compiled
Compiling verilog file "top.v" in library work
Module <ICON> compiled
Module <ro> compiled
Module <mux16_1> compiled
Module <PUF_FSM> compiled
Module <counter7> compiled
Module <mux16_1_12> compiled
Module <counter12> compiled
Module <counter20> compiled
Module <RNG> compiled
Module <rng_data> compiled
No errors in compilation
Analysis of file <"ro.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <ro> in library <work>.

Analyzing hierarchy for module <mux16_1_12> in library <work>.

Analyzing hierarchy for module <PUF_FSM> in library <work>.

Analyzing hierarchy for module <counter12> in library <work>.

Analyzing hierarchy for module <RNG> in library <work>.

Analyzing hierarchy for module <counter12> in library <work>.

Analyzing hierarchy for module <rng_data> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <ro>.
INFO:Xst:1607 - Contents of array <outs> may be accessed with an index that does not cover the full array size.
INFO:Xst:1607 - Contents of array <outs> may be accessed with an index that does not cover the full array size.
WARNING:Xst:2211 - "ipcore_dir/ICON.v" line 128: Instantiating black box module <ICON>.
WARNING:Xst:2211 - "ipcore_dir/VIO.v" line 131: Instantiating black box module <VIO>.
WARNING:Xst:2211 - "ipcore_dir/ILA.v" line 135: Instantiating black box module <ILA>.
WARNING:Xst:2211 - "ringoscillator.v" line 70: Instantiating black box module <ringoscillator>.
WARNING:Xst:2211 - "ringoscillator.v" line 70: Instantiating black box module <ringoscillator>.
WARNING:Xst:2211 - "ringoscillator.v" line 70: Instantiating black box module <ringoscillator>.
WARNING:Xst:2211 - "ringoscillator.v" line 70: Instantiating black box module <ringoscillator>.
WARNING:Xst:2211 - "ringoscillator.v" line 70: Instantiating black box module <ringoscillator>.
WARNING:Xst:2211 - "ringoscillator.v" line 70: Instantiating black box module <ringoscillator>.
WARNING:Xst:2211 - "ringoscillator.v" line 70: Instantiating black box module <ringoscillator>.
WARNING:Xst:2211 - "ringoscillator.v" line 70: Instantiating black box module <ringoscillator>.
WARNING:Xst:2211 - "ringoscillator.v" line 70: Instantiating black box module <ringoscillator>.
WARNING:Xst:2211 - "ringoscillator.v" line 70: Instantiating black box module <ringoscillator>.
WARNING:Xst:2211 - "ringoscillator.v" line 70: Instantiating black box module <ringoscillator>.
WARNING:Xst:2211 - "ringoscillator.v" line 70: Instantiating black box module <ringoscillator>.
WARNING:Xst:2211 - "ringoscillator.v" line 70: Instantiating black box module <ringoscillator>.
WARNING:Xst:2211 - "ringoscillator.v" line 70: Instantiating black box module <ringoscillator>.
WARNING:Xst:2211 - "ringoscillator.v" line 70: Instantiating black box module <ringoscillator>.
WARNING:Xst:2211 - "ringoscillator.v" line 70: Instantiating black box module <ringoscillator>.
Module <ro> is correct for synthesis.
 
    Set user-defined property "SYN_BLACK_BOX =  1" for instance <ICON0> in unit <ro>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <ICON0> in unit <ro>.
    Set user-defined property "SYN_BLACK_BOX =  1" for instance <VIO0> in unit <ro>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <VIO0> in unit <ro>.
    Set user-defined property "SYN_BLACK_BOX =  1" for instance <ILA0> in unit <ro>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <ILA0> in unit <ro>.
Analyzing module <mux16_1_12> in library <work>.
Module <mux16_1_12> is correct for synthesis.
 
Analyzing module <PUF_FSM> in library <work>.
INFO:Xst:1433 - Contents of array <pufgoodtemp> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <PUF_FSM> is correct for synthesis.
 
Analyzing module <counter12> in library <work>.
Module <counter12> is correct for synthesis.
 
Analyzing module <RNG> in library <work>.
Module <RNG> is correct for synthesis.
 
Analyzing module <rng_data> in library <work>.
Module <rng_data> is correct for synthesis.
 
    Set property "SYN_NOPRUNE = 1" for unit <ICON>.
    Set property "SYN_NOPRUNE = 1" for unit <VIO>.
    Set property "SYN_NOPRUNE = 1" for unit <ILA>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <mux16_1_12>.
    Related source file is "top.v".
    Found 12-bit 16-to-1 multiplexer for signal <out>.
    Summary:
	inferred  12 Multiplexer(s).
Unit <mux16_1_12> synthesized.


Synthesizing Unit <counter12>.
    Related source file is "top.v".
    Found 12-bit up counter for signal <temp>.
    Summary:
	inferred   1 Counter(s).
Unit <counter12> synthesized.


Synthesizing Unit <rng_data>.
    Related source file is "top.v".
    Found 128-bit register for signal <temp>.
    Summary:
	inferred 128 D-type flip-flop(s).
Unit <rng_data> synthesized.


Synthesizing Unit <PUF_FSM>.
    Related source file is "top.v".
WARNING:Xst:646 - Signal <onescountenable> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <muxin1<11:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mathstuff<11:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <currentState> of Case statement line 305 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <currentState> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_0> for signal <currentState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clock                     (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <rng1>.
    Found 4-bit register for signal <rng2>.
    Found 14-bit subtractor for signal <$sub0000> created at line 341.
    Found 14-bit subtractor for signal <$sub0001> created at line 341.
    Found 1-bit 256-to-1 multiplexer for signal <$varindex0000> created at line 412.
    Found 12-bit comparator greatequal for signal <crpmask_0$cmp_ge0000> created at line 415.
    Found 256-bit register for signal <crptemp>.
    Found 12-bit register for signal <currentdiff>.
    Found 12-bit subtractor for signal <currentdiff$addsub0000> created at line 269.
    Found 12-bit adder for signal <currentdiff$addsub0001> created at line 269.
    Found 12-bit comparator greatequal for signal <currentState$cmp_ge0000> created at line 369.
    Found 12-bit subtractor for signal <diff_to_add$addsub0000> created at line 366.
    Found 4-bit comparator equal for signal <diffneg$cmp_eq0001> created at line 321.
    Found 12-bit comparator greatequal for signal <diffneg$cmp_ge0000> created at line 342.
    Found 12-bit comparator greater for signal <diffneg$cmp_gt0000> created at line 341.
    Found 12-bit comparator greater for signal <diffneg$cmp_gt0001> created at line 341.
    Found 14-bit comparator lessequal for signal <diffneg$cmp_le0000> created at line 341.
    Found 14-bit comparator lessequal for signal <diffneg$cmp_le0001> created at line 341.
    Found 4-bit comparator not equal for signal <diffneg$cmp_ne0000> created at line 340.
    Found 12-bit register for signal <min_diff>.
    Found 12-bit register for signal <prev_diff>.
    Found 12-bit comparator greater for signal <pufgoodmask_0$cmp_gt0000> created at line 337.
    Found 12-bit comparator less for signal <pufgoodmask_0$cmp_lt0000> created at line 337.
    Found 256-bit register for signal <pufgoodtemp>.
    Found 12-bit comparator greatequal for signal <updatemindiff$cmp_ge0000> created at line 349.
INFO:Xst:738 - HDL ADVISOR - 256 flip-flops were inferred for signal <crptemp>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:738 - HDL ADVISOR - 256 flip-flops were inferred for signal <pufgoodtemp>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 552 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred  12 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <PUF_FSM> synthesized.


Synthesizing Unit <RNG>.
    Related source file is "top.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <outs<16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit xor2 for signal <$xor0000> created at line 573.
    Found 12-bit comparator less for signal <fakerclock$cmp_lt0000> created at line 571.
    Found 1-bit xor16 for signal <xorout>.
    Summary:
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
	inferred   1 Xor(s).
Unit <RNG> synthesized.


Synthesizing Unit <ro>.
    Related source file is "top.v".
WARNING:Xst:646 - Signal <vio_op<11>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <start> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rngstring<127:120>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <outs<16>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <ila_data<23:16>> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:646 - Signal <fakerclock> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit 17-to-1 multiplexer for signal <$varindex0000> created at line 113.
    Found 1-bit 17-to-1 multiplexer for signal <$varindex0001> created at line 113.
    Found 12-bit comparator less for signal <fakeclock$cmp_lt0000> created at line 75.
    Found 12-bit comparator greater for signal <fenable$cmp_gt0000> created at line 55.
    Found 12-bit comparator lessequal for signal <freset$cmp_le0000> created at line 56.
    Found 1-bit xor2 for signal <ila_data<25>>.
    Found 12-bit comparator greater for signal <puf_out$cmp_gt0000> created at line 60.
    Summary:
	inferred   4 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <ro> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 12-bit adder                                          : 1
 12-bit subtractor                                     : 2
 14-bit subtractor                                     : 2
# Counters                                             : 23
 12-bit up counter                                     : 23
# Registers                                            : 8
 12-bit register                                       : 3
 128-bit register                                      : 1
 256-bit register                                      : 2
 4-bit register                                        : 2
# Comparators                                          : 17
 12-bit comparator greatequal                          : 4
 12-bit comparator greater                             : 5
 12-bit comparator less                                : 3
 12-bit comparator lessequal                           : 1
 14-bit comparator lessequal                           : 2
 4-bit comparator equal                                : 1
 4-bit comparator not equal                            : 1
# Multiplexers                                         : 7
 1-bit 16-to-1 multiplexer                             : 2
 1-bit 17-to-1 multiplexer                             : 2
 1-bit 256-to-1 multiplexer                            : 1
 12-bit 16-to-1 multiplexer                            : 2
# Xors                                                 : 3
 1-bit xor16                                           : 1
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <fsm/currentState/FSM> on signal <currentState[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Reading core <ipcore_dir/ICON.ngc>.
Reading core <ipcore_dir/VIO.ngc>.
Reading core <ipcore_dir/ILA.ngc>.
Reading core <ringoscillator.ngc>.
Loading core <ICON> for timing and area information for instance <ICON0>.
Loading core <VIO> for timing and area information for instance <VIO0>.
Loading core <ILA> for timing and area information for instance <ILA0>.
Loading core <ringoscillator> for timing and area information for instance <ro[0].ro>.
Loading core <ringoscillator> for timing and area information for instance <ro[1].ro>.
Loading core <ringoscillator> for timing and area information for instance <ro[2].ro>.
Loading core <ringoscillator> for timing and area information for instance <ro[3].ro>.
Loading core <ringoscillator> for timing and area information for instance <ro[4].ro>.
Loading core <ringoscillator> for timing and area information for instance <ro[5].ro>.
Loading core <ringoscillator> for timing and area information for instance <ro[6].ro>.
Loading core <ringoscillator> for timing and area information for instance <ro[7].ro>.
Loading core <ringoscillator> for timing and area information for instance <ro[8].ro>.
Loading core <ringoscillator> for timing and area information for instance <ro[9].ro>.
Loading core <ringoscillator> for timing and area information for instance <ro[10].ro>.
Loading core <ringoscillator> for timing and area information for instance <ro[11].ro>.
Loading core <ringoscillator> for timing and area information for instance <ro[12].ro>.
Loading core <ringoscillator> for timing and area information for instance <ro[13].ro>.
Loading core <ringoscillator> for timing and area information for instance <ro[14].ro>.
Loading core <ringoscillator> for timing and area information for instance <ro[15].ro>.
WARNING:Xst:2677 - Node <temp_120> of sequential type is unconnected in block <data1>.
WARNING:Xst:2677 - Node <temp_121> of sequential type is unconnected in block <data1>.
WARNING:Xst:2677 - Node <temp_122> of sequential type is unconnected in block <data1>.
WARNING:Xst:2677 - Node <temp_123> of sequential type is unconnected in block <data1>.
WARNING:Xst:2677 - Node <temp_124> of sequential type is unconnected in block <data1>.
WARNING:Xst:2677 - Node <temp_125> of sequential type is unconnected in block <data1>.
WARNING:Xst:2677 - Node <temp_126> of sequential type is unconnected in block <data1>.
WARNING:Xst:2677 - Node <temp_127> of sequential type is unconnected in block <data1>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 5
 12-bit adder                                          : 1
 12-bit subtractor                                     : 2
 14-bit subtractor                                     : 2
# Counters                                             : 23
 12-bit up counter                                     : 23
# Registers                                            : 684
 Flip-Flops                                            : 684
# Comparators                                          : 17
 12-bit comparator greatequal                          : 4
 12-bit comparator greater                             : 5
 12-bit comparator less                                : 3
 12-bit comparator lessequal                           : 1
 14-bit comparator lessequal                           : 2
 4-bit comparator equal                                : 1
 4-bit comparator not equal                            : 1
# Multiplexers                                         : 7
 1-bit 16-to-1 multiplexer                             : 2
 1-bit 17-to-1 multiplexer                             : 2
 1-bit 256-to-1 multiplexer                            : 1
 12-bit 16-to-1 multiplexer                            : 2
# Xors                                                 : 3
 1-bit xor16                                           : 1
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <muxincoconut/temp_4> of sequential type is unconnected in block <PUF_FSM>.
WARNING:Xst:2677 - Node <muxincoconut/temp_5> of sequential type is unconnected in block <PUF_FSM>.
WARNING:Xst:2677 - Node <muxincoconut/temp_6> of sequential type is unconnected in block <PUF_FSM>.
WARNING:Xst:2677 - Node <muxincoconut/temp_7> of sequential type is unconnected in block <PUF_FSM>.
WARNING:Xst:2677 - Node <muxincoconut/temp_8> of sequential type is unconnected in block <PUF_FSM>.
WARNING:Xst:2677 - Node <muxincoconut/temp_9> of sequential type is unconnected in block <PUF_FSM>.
WARNING:Xst:2677 - Node <muxincoconut/temp_10> of sequential type is unconnected in block <PUF_FSM>.
WARNING:Xst:2677 - Node <muxincoconut/temp_11> of sequential type is unconnected in block <PUF_FSM>.
WARNING:Xst:2677 - Node <mux2incoconut/temp_4> of sequential type is unconnected in block <PUF_FSM>.
WARNING:Xst:2677 - Node <mux2incoconut/temp_5> of sequential type is unconnected in block <PUF_FSM>.
WARNING:Xst:2677 - Node <mux2incoconut/temp_6> of sequential type is unconnected in block <PUF_FSM>.
WARNING:Xst:2677 - Node <mux2incoconut/temp_7> of sequential type is unconnected in block <PUF_FSM>.
WARNING:Xst:2677 - Node <mux2incoconut/temp_8> of sequential type is unconnected in block <PUF_FSM>.
WARNING:Xst:2677 - Node <mux2incoconut/temp_9> of sequential type is unconnected in block <PUF_FSM>.
WARNING:Xst:2677 - Node <mux2incoconut/temp_10> of sequential type is unconnected in block <PUF_FSM>.
WARNING:Xst:2677 - Node <mux2incoconut/temp_11> of sequential type is unconnected in block <PUF_FSM>.
WARNING:Xst:2170 - Unit ro[0].ro : the following signal(s) form a combinatorial loop: in1, in3, in6, in2, in10, in11, pufOut, in7, in5, in8, in12, in13, in4, in9.
WARNING:Xst:2170 - Unit ro[1].ro : the following signal(s) form a combinatorial loop: in13, in8, in6, in5, in11, in4, in3, in9, in2, in12, in1, in10, in7, pufOut.
WARNING:Xst:2170 - Unit ro[2].ro : the following signal(s) form a combinatorial loop: in1, in6, in9, in8, in11, in10, in13, in7, pufOut, in4, in2, in5, in3, in12.
WARNING:Xst:2170 - Unit ro[3].ro : the following signal(s) form a combinatorial loop: in6, in9, in3, in5, in12, in11, in1, in13, in2, in4, in7, in8, pufOut, in10.
WARNING:Xst:2170 - Unit ro[4].ro : the following signal(s) form a combinatorial loop: in9, in11, in10, in5, in4, in6, in13, in12, in2, in8, in1, in3, pufOut, in7.
WARNING:Xst:2170 - Unit ro[5].ro : the following signal(s) form a combinatorial loop: in8, in10, in7, in5, in6, in2, in9, in11, in13, in4, in1, in12, in3, pufOut.
WARNING:Xst:2170 - Unit ro[6].ro : the following signal(s) form a combinatorial loop: pufOut, in8, in7, in13, in1, in10, in6, in9, in2, in4, in11, in3, in5, in12.
WARNING:Xst:2170 - Unit ro[7].ro : the following signal(s) form a combinatorial loop: in4, in1, in7, in3, in5, in2, in6, in8, in9, pufOut, in13, in12, in10, in11.
WARNING:Xst:2170 - Unit ro[8].ro : the following signal(s) form a combinatorial loop: in9, pufOut, in10, in2, in3, in13, in12, in5, in4, in6, in7, in8, in11, in1.
WARNING:Xst:2170 - Unit ro[9].ro : the following signal(s) form a combinatorial loop: in3, in4, in12, in1, in6, in9, in7, pufOut, in5, in13, in11, in2, in10, in8.
WARNING:Xst:2170 - Unit ro[10].ro : the following signal(s) form a combinatorial loop: in5, in7, pufOut, in9, in1, in3, in12, in10, in6, in2, in4, in11, in13, in8.
WARNING:Xst:2170 - Unit ro[11].ro : the following signal(s) form a combinatorial loop: in12, in4, in8, pufOut, in9, in10, in1, in5, in3, in7, in6, in13, in2, in11.
WARNING:Xst:2170 - Unit ro[12].ro : the following signal(s) form a combinatorial loop: in12, in8, in5, in1, in10, in3, pufOut, in2, in4, in9, in7, in11, in6, in13.
WARNING:Xst:2170 - Unit ro[13].ro : the following signal(s) form a combinatorial loop: in12, in7, in6, in4, in9, in5, in1, in2, in11, in13, in8, in10, pufOut, in3.
WARNING:Xst:2170 - Unit ro[14].ro : the following signal(s) form a combinatorial loop: in3, in12, in8, in13, in4, in6, in10, in5, pufOut, in9, in2, in1, in11, in7.
WARNING:Xst:2170 - Unit ro[15].ro : the following signal(s) form a combinatorial loop: in8, in4, in7, in10, in1, pufOut, in9, in11, in3, in12, in5, in6, in2, in13.

Optimizing unit <ro> ...

Optimizing unit <rng_data> ...

Optimizing unit <PUF_FSM> ...
WARNING:Xst:2677 - Node <rng/data1/temp_127> of sequential type is unconnected in block <ro>.
WARNING:Xst:2677 - Node <rng/data1/temp_126> of sequential type is unconnected in block <ro>.
WARNING:Xst:2677 - Node <rng/data1/temp_125> of sequential type is unconnected in block <ro>.
WARNING:Xst:2677 - Node <rng/data1/temp_124> of sequential type is unconnected in block <ro>.
WARNING:Xst:2677 - Node <rng/data1/temp_123> of sequential type is unconnected in block <ro>.
WARNING:Xst:2677 - Node <rng/data1/temp_122> of sequential type is unconnected in block <ro>.
WARNING:Xst:2677 - Node <rng/data1/temp_121> of sequential type is unconnected in block <ro>.
WARNING:Xst:2677 - Node <rng/data1/temp_120> of sequential type is unconnected in block <ro>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ro, actual ratio is 5.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 938
 Flip-Flops                                            : 938

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ro.ngr
Top Level Output File Name         : ro
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 2

Cell Usage :
# BELS                             : 3726
#      GND                         : 13
#      INV                         : 235
#      LUT1                        : 534
#      LUT2                        : 61
#      LUT3                        : 615
#      LUT4                        : 231
#      LUT5                        : 612
#      LUT6                        : 540
#      MUXCY                       : 326
#      MUXCY_L                     : 115
#      MUXF5                       : 2
#      MUXF6                       : 1
#      MUXF7                       : 18
#      MUXF8                       : 2
#      VCC                         : 16
#      XORCY                       : 405
# FlipFlops/Latches                : 3334
#      FD                          : 414
#      FDC                         : 395
#      FDCE                        : 711
#      FDE                         : 1096
#      FDP                         : 451
#      FDPE                        : 77
#      FDR                         : 51
#      FDRE                        : 120
#      FDRS                        : 4
#      FDS                         : 14
#      LDC                         : 1
# RAMS                             : 104
#      RAMB36_EXP                  : 104
# Shift Registers                  : 472
#      SRL16                       : 414
#      SRL16E                      : 1
#      SRLC16E                     : 13
#      SRLC32E                     : 44
# Clock Buffers                    : 4
#      BUFG                        : 3
#      BUFGP                       : 1
# IO Buffers                       : 49
#      IBUF                        : 32
#      OBUF                        : 17
# Others                           : 1
#      BSCAN_VIRTEX5               : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx110tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:            3334  out of  69120     4%  
 Number of Slice LUTs:                 3300  out of  69120     4%  
    Number used as Logic:              2828  out of  69120     4%  
    Number used as Memory:              472  out of  17920     2%  
       Number used as SRL:              472

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   4716
   Number with an unused Flip Flop:    1382  out of   4716    29%  
   Number with an unused LUT:          1416  out of   4716    30%  
   Number of fully used LUT-FF pairs:  1918  out of   4716    40%  
   Number of unique control sets:       505

IO Utilization: 
 Number of IOs:                           2
 Number of bonded IOBs:                   2  out of    640     0%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:              104  out of    148    70%  
    Number using Block RAM only:        104
 Number of BUFG/BUFGCTRLs:                4  out of     32    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------------+-------------------------------------------------------------+-------+
Clock Signal                                                            | Clock buffer(FF name)                                       | Load  |
------------------------------------------------------------------------+-------------------------------------------------------------+-------+
ICON0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                            | BUFG                                                        | 1092  |
ICON0/U0/iUPDATE_OUT                                                    | NONE(ICON0/U0/U_ICON/U_iDATA_CMD)                           | 1     |
ro[0].ro_counter/temp_0                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_RISING)  | 2     |
ro[0].ro_counter/temp_1                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/U_RISING)  | 2     |
ro[0].ro_counter/temp_2                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[2].ASYNC_IN_CELL/U_RISING)  | 2     |
ro[0].ro_counter/temp_3                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[3].ASYNC_IN_CELL/U_RISING)  | 2     |
ro[0].ro_counter/temp_4                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[4].ASYNC_IN_CELL/U_RISING)  | 2     |
ro[0].ro_counter/temp_5                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[5].ASYNC_IN_CELL/U_RISING)  | 2     |
ro[0].ro_counter/temp_6                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[6].ASYNC_IN_CELL/U_RISING)  | 2     |
ro[0].ro_counter/temp_7                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[7].ASYNC_IN_CELL/U_RISING)  | 2     |
ro[0].ro_counter/temp_8                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[8].ASYNC_IN_CELL/U_RISING)  | 2     |
ro[0].ro_counter/temp_9                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[9].ASYNC_IN_CELL/U_RISING)  | 2     |
ro[0].ro_counter/temp_10                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[10].ASYNC_IN_CELL/U_RISING) | 2     |
ro[0].ro_counter/temp_11                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[11].ASYNC_IN_CELL/U_RISING) | 2     |
ro[1].ro_counter/temp_0                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[12].ASYNC_IN_CELL/U_RISING) | 2     |
ro[1].ro_counter/temp_1                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[13].ASYNC_IN_CELL/U_RISING) | 2     |
ro[1].ro_counter/temp_2                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[14].ASYNC_IN_CELL/U_RISING) | 2     |
ro[1].ro_counter/temp_3                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[15].ASYNC_IN_CELL/U_RISING) | 2     |
ro[1].ro_counter/temp_4                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[16].ASYNC_IN_CELL/U_RISING) | 2     |
ro[1].ro_counter/temp_5                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[17].ASYNC_IN_CELL/U_RISING) | 2     |
ro[1].ro_counter/temp_6                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[18].ASYNC_IN_CELL/U_RISING) | 2     |
ro[1].ro_counter/temp_7                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[19].ASYNC_IN_CELL/U_RISING) | 2     |
ro[1].ro_counter/temp_8                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[20].ASYNC_IN_CELL/U_RISING) | 2     |
ro[1].ro_counter/temp_9                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[21].ASYNC_IN_CELL/U_RISING) | 2     |
ro[1].ro_counter/temp_10                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[22].ASYNC_IN_CELL/U_RISING) | 2     |
ro[1].ro_counter/temp_11                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[23].ASYNC_IN_CELL/U_RISING) | 2     |
ro[2].ro_counter/temp_0                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[24].ASYNC_IN_CELL/U_RISING) | 2     |
ro[2].ro_counter/temp_1                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[25].ASYNC_IN_CELL/U_RISING) | 2     |
ro[2].ro_counter/temp_2                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[26].ASYNC_IN_CELL/U_RISING) | 2     |
ro[2].ro_counter/temp_3                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/U_RISING) | 2     |
ro[2].ro_counter/temp_4                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[28].ASYNC_IN_CELL/U_RISING) | 2     |
ro[2].ro_counter/temp_5                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/U_RISING) | 2     |
ro[2].ro_counter/temp_6                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/U_RISING) | 2     |
ro[2].ro_counter/temp_7                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[31].ASYNC_IN_CELL/U_RISING) | 2     |
ro[2].ro_counter/temp_8                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[32].ASYNC_IN_CELL/U_RISING) | 2     |
ro[2].ro_counter/temp_9                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[33].ASYNC_IN_CELL/U_RISING) | 2     |
ro[2].ro_counter/temp_10                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[34].ASYNC_IN_CELL/U_RISING) | 2     |
ro[2].ro_counter/temp_11                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[35].ASYNC_IN_CELL/U_RISING) | 2     |
ro[3].ro_counter/temp_0                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[36].ASYNC_IN_CELL/U_RISING) | 2     |
ro[3].ro_counter/temp_1                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[37].ASYNC_IN_CELL/U_RISING) | 2     |
ro[3].ro_counter/temp_2                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[38].ASYNC_IN_CELL/U_RISING) | 2     |
ro[3].ro_counter/temp_3                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[39].ASYNC_IN_CELL/U_RISING) | 2     |
ro[3].ro_counter/temp_4                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[40].ASYNC_IN_CELL/U_RISING) | 2     |
ro[3].ro_counter/temp_5                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[41].ASYNC_IN_CELL/U_RISING) | 2     |
ro[3].ro_counter/temp_6                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[42].ASYNC_IN_CELL/U_RISING) | 2     |
ro[3].ro_counter/temp_7                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[43].ASYNC_IN_CELL/U_RISING) | 2     |
ro[3].ro_counter/temp_8                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[44].ASYNC_IN_CELL/U_RISING) | 2     |
ro[3].ro_counter/temp_9                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[45].ASYNC_IN_CELL/U_RISING) | 2     |
ro[3].ro_counter/temp_10                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[46].ASYNC_IN_CELL/U_RISING) | 2     |
ro[3].ro_counter/temp_11                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[47].ASYNC_IN_CELL/U_RISING) | 2     |
ro[4].ro_counter/temp_0                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[48].ASYNC_IN_CELL/U_RISING) | 2     |
ro[4].ro_counter/temp_1                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[49].ASYNC_IN_CELL/U_RISING) | 2     |
ro[4].ro_counter/temp_2                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[50].ASYNC_IN_CELL/U_RISING) | 2     |
ro[4].ro_counter/temp_3                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[51].ASYNC_IN_CELL/U_RISING) | 2     |
ro[4].ro_counter/temp_4                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[52].ASYNC_IN_CELL/U_RISING) | 2     |
ro[4].ro_counter/temp_5                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[53].ASYNC_IN_CELL/U_RISING) | 2     |
ro[4].ro_counter/temp_6                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[54].ASYNC_IN_CELL/U_RISING) | 2     |
ro[4].ro_counter/temp_7                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[55].ASYNC_IN_CELL/U_RISING) | 2     |
ro[4].ro_counter/temp_8                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[56].ASYNC_IN_CELL/U_RISING) | 2     |
ro[4].ro_counter/temp_9                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[57].ASYNC_IN_CELL/U_RISING) | 2     |
ro[4].ro_counter/temp_10                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[58].ASYNC_IN_CELL/U_RISING) | 2     |
ro[4].ro_counter/temp_11                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[59].ASYNC_IN_CELL/U_RISING) | 2     |
ro[5].ro_counter/temp_0                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[60].ASYNC_IN_CELL/U_RISING) | 2     |
ro[5].ro_counter/temp_1                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/U_RISING) | 2     |
ro[5].ro_counter/temp_2                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[62].ASYNC_IN_CELL/U_RISING) | 2     |
ro[5].ro_counter/temp_3                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[63].ASYNC_IN_CELL/U_RISING) | 2     |
ro[5].ro_counter/temp_4                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[64].ASYNC_IN_CELL/U_RISING) | 2     |
ro[5].ro_counter/temp_5                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[65].ASYNC_IN_CELL/U_RISING) | 2     |
ro[5].ro_counter/temp_6                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[66].ASYNC_IN_CELL/U_RISING) | 2     |
ro[5].ro_counter/temp_7                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[67].ASYNC_IN_CELL/U_RISING) | 2     |
ro[5].ro_counter/temp_8                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[68].ASYNC_IN_CELL/U_RISING) | 2     |
ro[5].ro_counter/temp_9                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[69].ASYNC_IN_CELL/U_RISING) | 2     |
ro[5].ro_counter/temp_10                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[70].ASYNC_IN_CELL/U_RISING) | 2     |
ro[5].ro_counter/temp_11                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[71].ASYNC_IN_CELL/U_RISING) | 2     |
ro[6].ro_counter/temp_0                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[72].ASYNC_IN_CELL/U_RISING) | 2     |
ro[6].ro_counter/temp_1                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[73].ASYNC_IN_CELL/U_RISING) | 2     |
ro[6].ro_counter/temp_2                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[74].ASYNC_IN_CELL/U_RISING) | 2     |
ro[6].ro_counter/temp_3                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[75].ASYNC_IN_CELL/U_RISING) | 2     |
ro[6].ro_counter/temp_4                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[76].ASYNC_IN_CELL/U_RISING) | 2     |
ro[6].ro_counter/temp_5                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[77].ASYNC_IN_CELL/U_RISING) | 2     |
ro[6].ro_counter/temp_6                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[78].ASYNC_IN_CELL/U_RISING) | 2     |
ro[6].ro_counter/temp_7                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[79].ASYNC_IN_CELL/U_RISING) | 2     |
ro[6].ro_counter/temp_8                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[80].ASYNC_IN_CELL/U_RISING) | 2     |
ro[6].ro_counter/temp_9                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[81].ASYNC_IN_CELL/U_RISING) | 2     |
ro[6].ro_counter/temp_10                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[82].ASYNC_IN_CELL/U_RISING) | 2     |
ro[6].ro_counter/temp_11                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[83].ASYNC_IN_CELL/U_RISING) | 2     |
ro[7].ro_counter/temp_0                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[84].ASYNC_IN_CELL/U_RISING) | 2     |
ro[7].ro_counter/temp_1                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[85].ASYNC_IN_CELL/U_RISING) | 2     |
ro[7].ro_counter/temp_2                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[86].ASYNC_IN_CELL/U_RISING) | 2     |
ro[7].ro_counter/temp_3                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[87].ASYNC_IN_CELL/U_RISING) | 2     |
ro[7].ro_counter/temp_4                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[88].ASYNC_IN_CELL/U_RISING) | 2     |
ro[7].ro_counter/temp_5                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[89].ASYNC_IN_CELL/U_RISING) | 2     |
ro[7].ro_counter/temp_6                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[90].ASYNC_IN_CELL/U_RISING) | 2     |
ro[7].ro_counter/temp_7                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[91].ASYNC_IN_CELL/U_RISING) | 2     |
ro[7].ro_counter/temp_8                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[92].ASYNC_IN_CELL/U_RISING) | 2     |
ro[7].ro_counter/temp_9                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[93].ASYNC_IN_CELL/U_RISING) | 2     |
ro[7].ro_counter/temp_10                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[94].ASYNC_IN_CELL/U_RISING) | 2     |
ro[7].ro_counter/temp_11                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[95].ASYNC_IN_CELL/U_RISING) | 2     |
ro[8].ro_counter/temp_0                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[96].ASYNC_IN_CELL/U_RISING) | 2     |
ro[8].ro_counter/temp_1                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[97].ASYNC_IN_CELL/U_RISING) | 2     |
ro[8].ro_counter/temp_2                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[98].ASYNC_IN_CELL/U_RISING) | 2     |
ro[8].ro_counter/temp_3                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[99].ASYNC_IN_CELL/U_RISING) | 2     |
ro[8].ro_counter/temp_4                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[100].ASYNC_IN_CELL/U_RISING)| 2     |
ro[8].ro_counter/temp_5                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[101].ASYNC_IN_CELL/U_RISING)| 2     |
ro[8].ro_counter/temp_6                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[102].ASYNC_IN_CELL/U_RISING)| 2     |
ro[8].ro_counter/temp_7                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[103].ASYNC_IN_CELL/U_RISING)| 2     |
ro[8].ro_counter/temp_8                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[104].ASYNC_IN_CELL/U_RISING)| 2     |
ro[8].ro_counter/temp_9                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[105].ASYNC_IN_CELL/U_RISING)| 2     |
ro[8].ro_counter/temp_10                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[106].ASYNC_IN_CELL/U_RISING)| 2     |
ro[8].ro_counter/temp_11                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[107].ASYNC_IN_CELL/U_RISING)| 2     |
ro[9].ro_counter/temp_0                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[108].ASYNC_IN_CELL/U_RISING)| 2     |
ro[9].ro_counter/temp_1                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[109].ASYNC_IN_CELL/U_RISING)| 2     |
ro[9].ro_counter/temp_2                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[110].ASYNC_IN_CELL/U_RISING)| 2     |
ro[9].ro_counter/temp_3                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[111].ASYNC_IN_CELL/U_RISING)| 2     |
ro[9].ro_counter/temp_4                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[112].ASYNC_IN_CELL/U_RISING)| 2     |
ro[9].ro_counter/temp_5                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[113].ASYNC_IN_CELL/U_RISING)| 2     |
ro[9].ro_counter/temp_6                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[114].ASYNC_IN_CELL/U_RISING)| 2     |
ro[9].ro_counter/temp_7                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[115].ASYNC_IN_CELL/U_RISING)| 2     |
ro[9].ro_counter/temp_8                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[116].ASYNC_IN_CELL/U_RISING)| 2     |
ro[9].ro_counter/temp_9                                                 | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[117].ASYNC_IN_CELL/U_RISING)| 2     |
ro[9].ro_counter/temp_10                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[118].ASYNC_IN_CELL/U_RISING)| 2     |
ro[9].ro_counter/temp_11                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[119].ASYNC_IN_CELL/U_RISING)| 2     |
ro[10].ro_counter/temp_0                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[120].ASYNC_IN_CELL/U_RISING)| 2     |
ro[10].ro_counter/temp_1                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[121].ASYNC_IN_CELL/U_RISING)| 2     |
ro[10].ro_counter/temp_2                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[122].ASYNC_IN_CELL/U_RISING)| 2     |
ro[10].ro_counter/temp_3                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[123].ASYNC_IN_CELL/U_RISING)| 2     |
ro[10].ro_counter/temp_4                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[124].ASYNC_IN_CELL/U_RISING)| 2     |
ro[10].ro_counter/temp_5                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[125].ASYNC_IN_CELL/U_RISING)| 2     |
ro[10].ro_counter/temp_6                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[126].ASYNC_IN_CELL/U_RISING)| 2     |
ro[10].ro_counter/temp_7                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[127].ASYNC_IN_CELL/U_RISING)| 2     |
ro[10].ro_counter/temp_8                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[128].ASYNC_IN_CELL/U_RISING)| 2     |
ro[10].ro_counter/temp_9                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[129].ASYNC_IN_CELL/U_RISING)| 2     |
ro[10].ro_counter/temp_10                                               | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[130].ASYNC_IN_CELL/U_RISING)| 2     |
ro[10].ro_counter/temp_11                                               | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[131].ASYNC_IN_CELL/U_RISING)| 2     |
ro[11].ro_counter/temp_0                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[132].ASYNC_IN_CELL/U_RISING)| 2     |
ro[11].ro_counter/temp_1                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[133].ASYNC_IN_CELL/U_RISING)| 2     |
ro[11].ro_counter/temp_2                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[134].ASYNC_IN_CELL/U_RISING)| 2     |
ro[11].ro_counter/temp_3                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[135].ASYNC_IN_CELL/U_RISING)| 2     |
ro[11].ro_counter/temp_4                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[136].ASYNC_IN_CELL/U_RISING)| 2     |
ro[11].ro_counter/temp_5                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[137].ASYNC_IN_CELL/U_RISING)| 2     |
ro[11].ro_counter/temp_6                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[138].ASYNC_IN_CELL/U_RISING)| 2     |
ro[11].ro_counter/temp_7                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[139].ASYNC_IN_CELL/U_RISING)| 2     |
ro[11].ro_counter/temp_8                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[140].ASYNC_IN_CELL/U_RISING)| 2     |
ro[11].ro_counter/temp_9                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[141].ASYNC_IN_CELL/U_RISING)| 2     |
ro[11].ro_counter/temp_10                                               | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[142].ASYNC_IN_CELL/U_RISING)| 2     |
ro[11].ro_counter/temp_11                                               | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[143].ASYNC_IN_CELL/U_RISING)| 2     |
ro[12].ro_counter/temp_0                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[144].ASYNC_IN_CELL/U_RISING)| 2     |
ro[12].ro_counter/temp_1                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[145].ASYNC_IN_CELL/U_RISING)| 2     |
ro[12].ro_counter/temp_2                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[146].ASYNC_IN_CELL/U_RISING)| 2     |
ro[12].ro_counter/temp_3                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[147].ASYNC_IN_CELL/U_RISING)| 2     |
ro[12].ro_counter/temp_4                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[148].ASYNC_IN_CELL/U_RISING)| 2     |
ro[12].ro_counter/temp_5                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[149].ASYNC_IN_CELL/U_RISING)| 2     |
ro[12].ro_counter/temp_6                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[150].ASYNC_IN_CELL/U_RISING)| 2     |
ro[12].ro_counter/temp_7                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[151].ASYNC_IN_CELL/U_RISING)| 2     |
ro[12].ro_counter/temp_8                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[152].ASYNC_IN_CELL/U_RISING)| 2     |
ro[12].ro_counter/temp_9                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[153].ASYNC_IN_CELL/U_RISING)| 2     |
ro[12].ro_counter/temp_10                                               | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[154].ASYNC_IN_CELL/U_RISING)| 2     |
ro[12].ro_counter/temp_11                                               | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[155].ASYNC_IN_CELL/U_RISING)| 2     |
ro[13].ro_counter/temp_0                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[156].ASYNC_IN_CELL/U_RISING)| 2     |
ro[13].ro_counter/temp_1                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[157].ASYNC_IN_CELL/U_RISING)| 2     |
ro[13].ro_counter/temp_2                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[158].ASYNC_IN_CELL/U_RISING)| 2     |
ro[13].ro_counter/temp_3                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[159].ASYNC_IN_CELL/U_RISING)| 2     |
ro[13].ro_counter/temp_4                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[160].ASYNC_IN_CELL/U_RISING)| 2     |
ro[13].ro_counter/temp_5                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[161].ASYNC_IN_CELL/U_RISING)| 2     |
ro[13].ro_counter/temp_6                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[162].ASYNC_IN_CELL/U_RISING)| 2     |
ro[13].ro_counter/temp_7                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[163].ASYNC_IN_CELL/U_RISING)| 2     |
ro[13].ro_counter/temp_8                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[164].ASYNC_IN_CELL/U_RISING)| 2     |
ro[13].ro_counter/temp_9                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[165].ASYNC_IN_CELL/U_RISING)| 2     |
ro[13].ro_counter/temp_10                                               | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[166].ASYNC_IN_CELL/U_RISING)| 2     |
ro[13].ro_counter/temp_11                                               | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[167].ASYNC_IN_CELL/U_RISING)| 2     |
ro[14].ro_counter/temp_0                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[168].ASYNC_IN_CELL/U_RISING)| 2     |
ro[14].ro_counter/temp_1                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[169].ASYNC_IN_CELL/U_RISING)| 2     |
ro[14].ro_counter/temp_2                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[170].ASYNC_IN_CELL/U_RISING)| 2     |
ro[14].ro_counter/temp_3                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[171].ASYNC_IN_CELL/U_RISING)| 2     |
ro[14].ro_counter/temp_4                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[172].ASYNC_IN_CELL/U_RISING)| 2     |
ro[14].ro_counter/temp_5                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[173].ASYNC_IN_CELL/U_RISING)| 2     |
ro[14].ro_counter/temp_6                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[174].ASYNC_IN_CELL/U_RISING)| 2     |
ro[14].ro_counter/temp_7                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[175].ASYNC_IN_CELL/U_RISING)| 2     |
ro[14].ro_counter/temp_8                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[176].ASYNC_IN_CELL/U_RISING)| 2     |
ro[14].ro_counter/temp_9                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[177].ASYNC_IN_CELL/U_RISING)| 2     |
ro[14].ro_counter/temp_10                                               | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[178].ASYNC_IN_CELL/U_RISING)| 2     |
ro[14].ro_counter/temp_11                                               | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[179].ASYNC_IN_CELL/U_RISING)| 2     |
ro[15].ro_counter/temp_0                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[180].ASYNC_IN_CELL/U_RISING)| 2     |
ro[15].ro_counter/temp_1                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[181].ASYNC_IN_CELL/U_RISING)| 2     |
ro[15].ro_counter/temp_2                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[182].ASYNC_IN_CELL/U_RISING)| 2     |
ro[15].ro_counter/temp_3                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[183].ASYNC_IN_CELL/U_RISING)| 2     |
ro[15].ro_counter/temp_4                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[184].ASYNC_IN_CELL/U_RISING)| 2     |
ro[15].ro_counter/temp_5                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[185].ASYNC_IN_CELL/U_RISING)| 2     |
ro[15].ro_counter/temp_6                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[186].ASYNC_IN_CELL/U_RISING)| 2     |
ro[15].ro_counter/temp_7                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[187].ASYNC_IN_CELL/U_RISING)| 2     |
ro[15].ro_counter/temp_8                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[188].ASYNC_IN_CELL/U_RISING)| 2     |
ro[15].ro_counter/temp_9                                                | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[189].ASYNC_IN_CELL/U_RISING)| 2     |
ro[15].ro_counter/temp_10                                               | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[190].ASYNC_IN_CELL/U_RISING)| 2     |
ro[15].ro_counter/temp_11                                               | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[191].ASYNC_IN_CELL/U_RISING)| 2     |
clock_counter/temp_11                                                   | BUFG                                                        | 1582  |
ICON0/CONTROL1<13>(ICON0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE:O)| NONE(*)(ILA0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC)           | 1     |
ro[0].ro/in1(ro[0].ro/in11:O)                                           | NONE(*)(ro[0].ro/dffout)                                    | 1     |
ro[1].ro/in1(ro[1].ro/in11:O)                                           | NONE(*)(ro[1].ro/dffout)                                    | 1     |
ro[2].ro/in1(ro[2].ro/in11:O)                                           | NONE(*)(ro[2].ro/dffout)                                    | 1     |
ro[3].ro/in1(ro[3].ro/in11:O)                                           | NONE(*)(ro[3].ro/dffout)                                    | 1     |
ro[4].ro/in1(ro[4].ro/in11:O)                                           | NONE(*)(ro[4].ro/dffout)                                    | 1     |
ro[5].ro/in1(ro[5].ro/in11:O)                                           | NONE(*)(ro[5].ro/dffout)                                    | 1     |
ro[6].ro/in1(ro[6].ro/in11:O)                                           | NONE(*)(ro[6].ro/dffout)                                    | 1     |
ro[7].ro/in1(ro[7].ro/in11:O)                                           | NONE(*)(ro[7].ro/dffout)                                    | 1     |
ro[8].ro/in1(ro[8].ro/in11:O)                                           | NONE(*)(ro[8].ro/dffout)                                    | 1     |
ro[9].ro/in1(ro[9].ro/in11:O)                                           | NONE(*)(ro[9].ro/dffout)                                    | 1     |
ro[10].ro/in1(ro[10].ro/in11:O)                                         | NONE(*)(ro[10].ro/dffout)                                   | 1     |
ro[11].ro/in1(ro[11].ro/in11:O)                                         | NONE(*)(ro[11].ro/dffout)                                   | 1     |
ro[12].ro/in1(ro[12].ro/in11:O)                                         | NONE(*)(ro[12].ro/dffout)                                   | 1     |
ro[13].ro/in1(ro[13].ro/in11:O)                                         | NONE(*)(ro[13].ro/dffout)                                   | 1     |
ro[14].ro/in1(ro[14].ro/in11:O)                                         | NONE(*)(ro[14].ro/dffout)                                   | 1     |
ro[15].ro/in1(ro[15].ro/in11:O)                                         | NONE(*)(ro[15].ro/dffout)                                   | 1     |
ro[15].ro/dffout_OBUF                                                   | NONE(ro[15].ro_counter/temp_0)                              | 12    |
ro[14].ro/dffout_OBUF                                                   | NONE(ro[14].ro_counter/temp_0)                              | 12    |
ro[13].ro/dffout_OBUF                                                   | NONE(ro[13].ro_counter/temp_0)                              | 12    |
ro[12].ro/dffout_OBUF                                                   | NONE(ro[12].ro_counter/temp_0)                              | 12    |
ro[11].ro/dffout_OBUF                                                   | NONE(ro[11].ro_counter/temp_0)                              | 12    |
ro[10].ro/dffout_OBUF                                                   | NONE(ro[10].ro_counter/temp_0)                              | 12    |
ro[9].ro/dffout_OBUF                                                    | NONE(ro[9].ro_counter/temp_0)                               | 12    |
ro[8].ro/dffout_OBUF                                                    | NONE(ro[8].ro_counter/temp_0)                               | 12    |
ro[7].ro/dffout_OBUF                                                    | NONE(ro[7].ro_counter/temp_0)                               | 12    |
ro[6].ro/dffout_OBUF                                                    | NONE(ro[6].ro_counter/temp_0)                               | 12    |
ro[5].ro/dffout_OBUF                                                    | NONE(ro[5].ro_counter/temp_0)                               | 12    |
ro[4].ro/dffout_OBUF                                                    | NONE(ro[4].ro_counter/temp_0)                               | 12    |
ro[3].ro/dffout_OBUF                                                    | NONE(ro[3].ro_counter/temp_0)                               | 12    |
ro[2].ro/dffout_OBUF                                                    | NONE(ro[2].ro_counter/temp_0)                               | 12    |
ro[1].ro/dffout_OBUF                                                    | NONE(ro[1].ro_counter/temp_0)                               | 12    |
ro[0].ro/dffout_OBUF                                                    | NONE(ro[0].ro_counter/temp_0)                               | 12    |
clock                                                                   | BUFGP                                                       | 614   |
rng/xorout(rng/Mxor_xorout_xo<0>103:O)                                  | NONE(*)(rng/ro_counter/temp_0)                              | 12    |
rng/ro_counter/temp_11                                                  | BUFG                                                        | 120   |
------------------------------------------------------------------------+-------------------------------------------------------------+-------+
(*) These 18 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                       | Buffer(FF name)                                                                                                                                                                         | Load  |
-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
ILA0/N1(ILA0/XST_VCC:P)                                                                              | NONE(ILA0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)                | 832   |
VIO0/ASYNC_OUT<1>(VIO0/U0/I_VIO/GEN_ASYNC_OUT[1].ASYNC_OUT_CELL/USER_REG:Q)                          | NONE(clock_counter/temp_0)                                                                                                                                                              | 478   |
ILA0/N0(ILA0/XST_GND:G)                                                                              | NONE(ILA0/U0/I_DQ.G_DW[0].U_DQ)                                                                                                                                                         | 451   |
VIO0/U0/I_VIO/RESET(VIO0/U0/I_VIO/reset_f_edge/I_H2L.U_DOUT:Q)                                       | NONE(VIO0/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_FALLING)                                                                                                                             | 384   |
reset1(reset1_or0000143:O)                                                                           | NONE(ro[0].ro_counter/temp_0)                                                                                                                                                           | 192   |
ICON0/CONTROL1<20>(ICON0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[0].U_HCE:O)                             | NONE(ILA0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1)| 24    |
ICON0/CONTROL1<21>(ICON0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[1].U_HCE:O)                             | NONE(ILA0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1)| 24    |
ICON0/CONTROL1<22>(ICON0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[2].U_HCE:O)                             | NONE(ILA0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1)| 24    |
freset(freset_or00001:O)                                                                             | IBUF(ro[0].ro/dffout)                                                                                                                                                                   | 16    |
N0(XST_GND:G)                                                                                        | NONE(rng/ro_counter/temp_0)                                                                                                                                                             | 12    |
ICON0/U0/U_ICON/U_CMD/iSEL_n(ICON0/U0/U_ICON/U_CMD/U_SEL_n:O)                                        | NONE(ICON0/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET)                                                                                                                                 | 10    |
ILA0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iCLR(ILA0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR:O)        | NONE(ILA0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0)                                                                                                                                    | 4     |
ILA0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iCLR(ILA0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR:O)      | NONE(ILA0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0)                                                                                                                                   | 4     |
ILA0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR(ILA0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_CLEAR:O)              | NONE(ILA0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0)                                                                                                                                       | 4     |
ILA0/U0/I_YES_D.U_ILA/iRESET<1>(ILA0/U0/I_YES_D.U_ILA/U_RST/G_RST[1].U_RST:Q)                        | NONE(ILA0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG)                                                                                                      | 3     |
ILA0/U0/I_YES_D.U_ILA/iARM(ILA0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD:Q)             | NONE(ILA0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE)                                                                                                                                         | 2     |
ICON0/CONTROL1<13>(ICON0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE:O)                             | NONE(ILA0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE)                                                                                                                                         | 1     |
ICON0/U0/U_ICON/iSEL_n(ICON0/U0/U_ICON/U_iSEL_n:O)                                                   | NONE(ICON0/U0/U_ICON/U_iDATA_CMD)                                                                                                                                                       | 1     |
ILA0/U0/I_YES_D.U_ILA/U_STAT/ACTRESET_pulse(ILA0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT:Q)| NONE(ILA0/U0/I_YES_D.U_ILA/U_STAT/U_RISING)                                                                                                                                             | 1     |
-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 7.855ns (Maximum Frequency: 127.307MHz)
   Minimum input arrival time before clock: 5.337ns
   Maximum output required time after clock: 8.538ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'ICON0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Clock period: 7.855ns (frequency: 127.307MHz)
  Total number of paths / destination ports: 16661 / 4348
-------------------------------------------------------------------------
Delay:               7.855ns (Levels of Logic = 8)
  Source:            ILA0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[85].u_ramb36/U_RAMB36 (RAM)
  Destination:       ICON0/U0/U_ICON/U_TDO_reg (FF)
  Source Clock:      ICON0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising
  Destination Clock: ICON0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: ILA0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[85].u_ramb36/U_RAMB36 to ICON0/U0/U_ICON/U_TDO_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB36_EXP:REGCLKAL->DOA0    1   2.180   0.973  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[85].u_ramb36/U_RAMB36 (U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<170>)
     LUT6:I1->O            1   0.094   0.973  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_189 (U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_189)
     LUT6:I1->O            1   0.094   0.973  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_132 (U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_132)
     LUT6:I1->O            1   0.094   0.000  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_8 (U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_8)
     MUXF7:I0->O           1   0.251   0.576  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_6_f7 (U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_6_f7)
     LUT3:I1->O            1   0.094   0.576  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<7>1 (U0/I_YES_D.U_ILA/iDATA_DOUT)
     LUT3:I1->O            1   0.094   0.789  U0/I_YES_D.U_ILA/U_DOUT (CONTROL<3>)
     end scope: 'ILA0'
     begin scope: 'ICON0'
     LUT6:I2->O            1   0.094   0.000  U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O2 (U0/U_ICON/iTDO_next)
     FDE:D                    -0.018          U0/U_ICON/U_TDO_reg
    ----------------------------------------
    Total                      7.855ns (2.995ns logic, 4.860ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ICON0/U0/iUPDATE_OUT'
  Clock period: 1.392ns (frequency: 718.391MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.392ns (Levels of Logic = 1)
  Source:            ICON0/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:       ICON0/U0/U_ICON/U_iDATA_CMD (FF)
  Source Clock:      ICON0/U0/iUPDATE_OUT rising
  Destination Clock: ICON0/U0/iUPDATE_OUT rising

  Data Path: ICON0/U0/U_ICON/U_iDATA_CMD to ICON0/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.471   0.347  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.238   0.336  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                    -0.018          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      1.392ns (0.709ns logic, 0.683ns route)
                                       (50.9% logic, 49.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_counter/temp_11'
  Clock period: 2.801ns (frequency: 357.015MHz)
  Total number of paths / destination ports: 5322 / 5089
-------------------------------------------------------------------------
Delay:               2.801ns (Levels of Logic = 2)
  Source:            ILA0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD (FF)
  Destination:       ILA0/U0/I_YES_D.U_ILA/U_RST/G_RST[0].U_RST (FF)
  Source Clock:      clock_counter/temp_11 falling
  Destination Clock: clock_counter/temp_11 falling

  Data Path: ILA0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD to ILA0/U0/I_YES_D.U_ILA/U_RST/G_RST[0].U_RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.471   0.715  U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD (U0/I_YES_D.U_ILA/U_RST/HALT_pulse)
     LUT3:I0->O            1   0.094   0.480  U0/I_YES_D.U_ILA/U_RST/U_PRST1 (U0/I_YES_D.U_ILA/U_RST/PRE_RESET1)
     LUT4:I3->O            8   0.094   0.374  U0/I_YES_D.U_ILA/U_RST/U_PRST0 (U0/I_YES_D.U_ILA/U_RST/PRE_RESET0)
     FDS:S                     0.573          U0/I_YES_D.U_ILA/U_RST/G_RST[0].U_RST
    ----------------------------------------
    Total                      2.801ns (1.232ns logic, 1.569ns route)
                                       (44.0% logic, 56.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro[0].ro/in1'
  Clock period: 1.386ns (frequency: 721.501MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.386ns (Levels of Logic = 1)
  Source:            ro[0].ro/dffout (FF)
  Destination:       ro[0].ro/dffout (FF)
  Source Clock:      ro[0].ro/in1 falling
  Destination Clock: ro[0].ro/in1 falling

  Data Path: ro[0].ro/dffout to ro[0].ro/dffout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.471   0.341  dffout (dffout_OBUF)
     INV:I->O              1   0.238   0.336  dffout_not00011_INV_0 (dffout_not0001)
     FDC:D                    -0.018          dffout
    ----------------------------------------
    Total                      1.386ns (0.709ns logic, 0.677ns route)
                                       (51.2% logic, 48.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro[1].ro/in1'
  Clock period: 1.386ns (frequency: 721.501MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.386ns (Levels of Logic = 1)
  Source:            ro[1].ro/dffout (FF)
  Destination:       ro[1].ro/dffout (FF)
  Source Clock:      ro[1].ro/in1 falling
  Destination Clock: ro[1].ro/in1 falling

  Data Path: ro[1].ro/dffout to ro[1].ro/dffout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.471   0.341  dffout (dffout_OBUF)
     INV:I->O              1   0.238   0.336  dffout_not00011_INV_0 (dffout_not0001)
     FDC:D                    -0.018          dffout
    ----------------------------------------
    Total                      1.386ns (0.709ns logic, 0.677ns route)
                                       (51.2% logic, 48.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro[2].ro/in1'
  Clock period: 1.386ns (frequency: 721.501MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.386ns (Levels of Logic = 1)
  Source:            ro[2].ro/dffout (FF)
  Destination:       ro[2].ro/dffout (FF)
  Source Clock:      ro[2].ro/in1 falling
  Destination Clock: ro[2].ro/in1 falling

  Data Path: ro[2].ro/dffout to ro[2].ro/dffout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.471   0.341  dffout (dffout_OBUF)
     INV:I->O              1   0.238   0.336  dffout_not00011_INV_0 (dffout_not0001)
     FDC:D                    -0.018          dffout
    ----------------------------------------
    Total                      1.386ns (0.709ns logic, 0.677ns route)
                                       (51.2% logic, 48.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro[3].ro/in1'
  Clock period: 1.386ns (frequency: 721.501MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.386ns (Levels of Logic = 1)
  Source:            ro[3].ro/dffout (FF)
  Destination:       ro[3].ro/dffout (FF)
  Source Clock:      ro[3].ro/in1 falling
  Destination Clock: ro[3].ro/in1 falling

  Data Path: ro[3].ro/dffout to ro[3].ro/dffout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.471   0.341  dffout (dffout_OBUF)
     INV:I->O              1   0.238   0.336  dffout_not00011_INV_0 (dffout_not0001)
     FDC:D                    -0.018          dffout
    ----------------------------------------
    Total                      1.386ns (0.709ns logic, 0.677ns route)
                                       (51.2% logic, 48.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro[4].ro/in1'
  Clock period: 1.386ns (frequency: 721.501MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.386ns (Levels of Logic = 1)
  Source:            ro[4].ro/dffout (FF)
  Destination:       ro[4].ro/dffout (FF)
  Source Clock:      ro[4].ro/in1 falling
  Destination Clock: ro[4].ro/in1 falling

  Data Path: ro[4].ro/dffout to ro[4].ro/dffout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.471   0.341  dffout (dffout_OBUF)
     INV:I->O              1   0.238   0.336  dffout_not00011_INV_0 (dffout_not0001)
     FDC:D                    -0.018          dffout
    ----------------------------------------
    Total                      1.386ns (0.709ns logic, 0.677ns route)
                                       (51.2% logic, 48.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro[5].ro/in1'
  Clock period: 1.386ns (frequency: 721.501MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.386ns (Levels of Logic = 1)
  Source:            ro[5].ro/dffout (FF)
  Destination:       ro[5].ro/dffout (FF)
  Source Clock:      ro[5].ro/in1 falling
  Destination Clock: ro[5].ro/in1 falling

  Data Path: ro[5].ro/dffout to ro[5].ro/dffout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.471   0.341  dffout (dffout_OBUF)
     INV:I->O              1   0.238   0.336  dffout_not00011_INV_0 (dffout_not0001)
     FDC:D                    -0.018          dffout
    ----------------------------------------
    Total                      1.386ns (0.709ns logic, 0.677ns route)
                                       (51.2% logic, 48.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro[6].ro/in1'
  Clock period: 1.386ns (frequency: 721.501MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.386ns (Levels of Logic = 1)
  Source:            ro[6].ro/dffout (FF)
  Destination:       ro[6].ro/dffout (FF)
  Source Clock:      ro[6].ro/in1 falling
  Destination Clock: ro[6].ro/in1 falling

  Data Path: ro[6].ro/dffout to ro[6].ro/dffout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.471   0.341  dffout (dffout_OBUF)
     INV:I->O              1   0.238   0.336  dffout_not00011_INV_0 (dffout_not0001)
     FDC:D                    -0.018          dffout
    ----------------------------------------
    Total                      1.386ns (0.709ns logic, 0.677ns route)
                                       (51.2% logic, 48.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro[7].ro/in1'
  Clock period: 1.386ns (frequency: 721.501MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.386ns (Levels of Logic = 1)
  Source:            ro[7].ro/dffout (FF)
  Destination:       ro[7].ro/dffout (FF)
  Source Clock:      ro[7].ro/in1 falling
  Destination Clock: ro[7].ro/in1 falling

  Data Path: ro[7].ro/dffout to ro[7].ro/dffout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.471   0.341  dffout (dffout_OBUF)
     INV:I->O              1   0.238   0.336  dffout_not00011_INV_0 (dffout_not0001)
     FDC:D                    -0.018          dffout
    ----------------------------------------
    Total                      1.386ns (0.709ns logic, 0.677ns route)
                                       (51.2% logic, 48.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro[8].ro/in1'
  Clock period: 1.386ns (frequency: 721.501MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.386ns (Levels of Logic = 1)
  Source:            ro[8].ro/dffout (FF)
  Destination:       ro[8].ro/dffout (FF)
  Source Clock:      ro[8].ro/in1 falling
  Destination Clock: ro[8].ro/in1 falling

  Data Path: ro[8].ro/dffout to ro[8].ro/dffout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.471   0.341  dffout (dffout_OBUF)
     INV:I->O              1   0.238   0.336  dffout_not00011_INV_0 (dffout_not0001)
     FDC:D                    -0.018          dffout
    ----------------------------------------
    Total                      1.386ns (0.709ns logic, 0.677ns route)
                                       (51.2% logic, 48.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro[9].ro/in1'
  Clock period: 1.386ns (frequency: 721.501MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.386ns (Levels of Logic = 1)
  Source:            ro[9].ro/dffout (FF)
  Destination:       ro[9].ro/dffout (FF)
  Source Clock:      ro[9].ro/in1 falling
  Destination Clock: ro[9].ro/in1 falling

  Data Path: ro[9].ro/dffout to ro[9].ro/dffout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.471   0.341  dffout (dffout_OBUF)
     INV:I->O              1   0.238   0.336  dffout_not00011_INV_0 (dffout_not0001)
     FDC:D                    -0.018          dffout
    ----------------------------------------
    Total                      1.386ns (0.709ns logic, 0.677ns route)
                                       (51.2% logic, 48.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro[10].ro/in1'
  Clock period: 1.386ns (frequency: 721.501MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.386ns (Levels of Logic = 1)
  Source:            ro[10].ro/dffout (FF)
  Destination:       ro[10].ro/dffout (FF)
  Source Clock:      ro[10].ro/in1 falling
  Destination Clock: ro[10].ro/in1 falling

  Data Path: ro[10].ro/dffout to ro[10].ro/dffout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.471   0.341  dffout (dffout_OBUF)
     INV:I->O              1   0.238   0.336  dffout_not00011_INV_0 (dffout_not0001)
     FDC:D                    -0.018          dffout
    ----------------------------------------
    Total                      1.386ns (0.709ns logic, 0.677ns route)
                                       (51.2% logic, 48.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro[11].ro/in1'
  Clock period: 1.386ns (frequency: 721.501MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.386ns (Levels of Logic = 1)
  Source:            ro[11].ro/dffout (FF)
  Destination:       ro[11].ro/dffout (FF)
  Source Clock:      ro[11].ro/in1 falling
  Destination Clock: ro[11].ro/in1 falling

  Data Path: ro[11].ro/dffout to ro[11].ro/dffout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.471   0.341  dffout (dffout_OBUF)
     INV:I->O              1   0.238   0.336  dffout_not00011_INV_0 (dffout_not0001)
     FDC:D                    -0.018          dffout
    ----------------------------------------
    Total                      1.386ns (0.709ns logic, 0.677ns route)
                                       (51.2% logic, 48.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro[12].ro/in1'
  Clock period: 1.386ns (frequency: 721.501MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.386ns (Levels of Logic = 1)
  Source:            ro[12].ro/dffout (FF)
  Destination:       ro[12].ro/dffout (FF)
  Source Clock:      ro[12].ro/in1 falling
  Destination Clock: ro[12].ro/in1 falling

  Data Path: ro[12].ro/dffout to ro[12].ro/dffout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.471   0.341  dffout (dffout_OBUF)
     INV:I->O              1   0.238   0.336  dffout_not00011_INV_0 (dffout_not0001)
     FDC:D                    -0.018          dffout
    ----------------------------------------
    Total                      1.386ns (0.709ns logic, 0.677ns route)
                                       (51.2% logic, 48.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro[13].ro/in1'
  Clock period: 1.386ns (frequency: 721.501MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.386ns (Levels of Logic = 1)
  Source:            ro[13].ro/dffout (FF)
  Destination:       ro[13].ro/dffout (FF)
  Source Clock:      ro[13].ro/in1 falling
  Destination Clock: ro[13].ro/in1 falling

  Data Path: ro[13].ro/dffout to ro[13].ro/dffout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.471   0.341  dffout (dffout_OBUF)
     INV:I->O              1   0.238   0.336  dffout_not00011_INV_0 (dffout_not0001)
     FDC:D                    -0.018          dffout
    ----------------------------------------
    Total                      1.386ns (0.709ns logic, 0.677ns route)
                                       (51.2% logic, 48.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro[14].ro/in1'
  Clock period: 1.386ns (frequency: 721.501MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.386ns (Levels of Logic = 1)
  Source:            ro[14].ro/dffout (FF)
  Destination:       ro[14].ro/dffout (FF)
  Source Clock:      ro[14].ro/in1 falling
  Destination Clock: ro[14].ro/in1 falling

  Data Path: ro[14].ro/dffout to ro[14].ro/dffout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.471   0.341  dffout (dffout_OBUF)
     INV:I->O              1   0.238   0.336  dffout_not00011_INV_0 (dffout_not0001)
     FDC:D                    -0.018          dffout
    ----------------------------------------
    Total                      1.386ns (0.709ns logic, 0.677ns route)
                                       (51.2% logic, 48.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro[15].ro/in1'
  Clock period: 1.386ns (frequency: 721.501MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.386ns (Levels of Logic = 1)
  Source:            ro[15].ro/dffout (FF)
  Destination:       ro[15].ro/dffout (FF)
  Source Clock:      ro[15].ro/in1 falling
  Destination Clock: ro[15].ro/in1 falling

  Data Path: ro[15].ro/dffout to ro[15].ro/dffout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.471   0.341  dffout (dffout_OBUF)
     INV:I->O              1   0.238   0.336  dffout_not00011_INV_0 (dffout_not0001)
     FDC:D                    -0.018          dffout
    ----------------------------------------
    Total                      1.386ns (0.709ns logic, 0.677ns route)
                                       (51.2% logic, 48.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro[15].ro/dffout_OBUF'
  Clock period: 2.061ns (frequency: 485.201MHz)
  Total number of paths / destination ports: 78 / 12
-------------------------------------------------------------------------
Delay:               2.061ns (Levels of Logic = 13)
  Source:            ro[15].ro_counter/temp_0 (FF)
  Destination:       ro[15].ro_counter/temp_11 (FF)
  Source Clock:      ro[15].ro/dffout_OBUF rising
  Destination Clock: ro[15].ro/dffout_OBUF rising

  Data Path: ro[15].ro_counter/temp_0 to ro[15].ro_counter/temp_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.471   0.507  ro[15].ro_counter/temp_0 (ro[15].ro_counter/temp_0)
     LUT1:I0->O            1   0.094   0.000  ro[15].ro_counter/Mcount_temp_cy<0>_rt (ro[15].ro_counter/Mcount_temp_cy<0>_rt)
     MUXCY:S->O            1   0.372   0.000  ro[15].ro_counter/Mcount_temp_cy<0> (ro[15].ro_counter/Mcount_temp_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  ro[15].ro_counter/Mcount_temp_cy<1> (ro[15].ro_counter/Mcount_temp_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  ro[15].ro_counter/Mcount_temp_cy<2> (ro[15].ro_counter/Mcount_temp_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  ro[15].ro_counter/Mcount_temp_cy<3> (ro[15].ro_counter/Mcount_temp_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  ro[15].ro_counter/Mcount_temp_cy<4> (ro[15].ro_counter/Mcount_temp_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  ro[15].ro_counter/Mcount_temp_cy<5> (ro[15].ro_counter/Mcount_temp_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  ro[15].ro_counter/Mcount_temp_cy<6> (ro[15].ro_counter/Mcount_temp_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  ro[15].ro_counter/Mcount_temp_cy<7> (ro[15].ro_counter/Mcount_temp_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  ro[15].ro_counter/Mcount_temp_cy<8> (ro[15].ro_counter/Mcount_temp_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  ro[15].ro_counter/Mcount_temp_cy<9> (ro[15].ro_counter/Mcount_temp_cy<9>)
     MUXCY:CI->O           0   0.026   0.000  ro[15].ro_counter/Mcount_temp_cy<10> (ro[15].ro_counter/Mcount_temp_cy<10>)
     XORCY:CI->O           1   0.357   0.000  ro[15].ro_counter/Mcount_temp_xor<11> (ro[15].ro_counter/Mcount_temp11)
     FDCE:D                   -0.018          ro[15].ro_counter/temp_11
    ----------------------------------------
    Total                      2.061ns (1.554ns logic, 0.507ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro[14].ro/dffout_OBUF'
  Clock period: 2.061ns (frequency: 485.201MHz)
  Total number of paths / destination ports: 78 / 12
-------------------------------------------------------------------------
Delay:               2.061ns (Levels of Logic = 13)
  Source:            ro[14].ro_counter/temp_0 (FF)
  Destination:       ro[14].ro_counter/temp_11 (FF)
  Source Clock:      ro[14].ro/dffout_OBUF rising
  Destination Clock: ro[14].ro/dffout_OBUF rising

  Data Path: ro[14].ro_counter/temp_0 to ro[14].ro_counter/temp_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.471   0.507  ro[14].ro_counter/temp_0 (ro[14].ro_counter/temp_0)
     LUT1:I0->O            1   0.094   0.000  ro[14].ro_counter/Mcount_temp_cy<0>_rt (ro[14].ro_counter/Mcount_temp_cy<0>_rt)
     MUXCY:S->O            1   0.372   0.000  ro[14].ro_counter/Mcount_temp_cy<0> (ro[14].ro_counter/Mcount_temp_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  ro[14].ro_counter/Mcount_temp_cy<1> (ro[14].ro_counter/Mcount_temp_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  ro[14].ro_counter/Mcount_temp_cy<2> (ro[14].ro_counter/Mcount_temp_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  ro[14].ro_counter/Mcount_temp_cy<3> (ro[14].ro_counter/Mcount_temp_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  ro[14].ro_counter/Mcount_temp_cy<4> (ro[14].ro_counter/Mcount_temp_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  ro[14].ro_counter/Mcount_temp_cy<5> (ro[14].ro_counter/Mcount_temp_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  ro[14].ro_counter/Mcount_temp_cy<6> (ro[14].ro_counter/Mcount_temp_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  ro[14].ro_counter/Mcount_temp_cy<7> (ro[14].ro_counter/Mcount_temp_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  ro[14].ro_counter/Mcount_temp_cy<8> (ro[14].ro_counter/Mcount_temp_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  ro[14].ro_counter/Mcount_temp_cy<9> (ro[14].ro_counter/Mcount_temp_cy<9>)
     MUXCY:CI->O           0   0.026   0.000  ro[14].ro_counter/Mcount_temp_cy<10> (ro[14].ro_counter/Mcount_temp_cy<10>)
     XORCY:CI->O           1   0.357   0.000  ro[14].ro_counter/Mcount_temp_xor<11> (ro[14].ro_counter/Mcount_temp11)
     FDCE:D                   -0.018          ro[14].ro_counter/temp_11
    ----------------------------------------
    Total                      2.061ns (1.554ns logic, 0.507ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro[13].ro/dffout_OBUF'
  Clock period: 2.061ns (frequency: 485.201MHz)
  Total number of paths / destination ports: 78 / 12
-------------------------------------------------------------------------
Delay:               2.061ns (Levels of Logic = 13)
  Source:            ro[13].ro_counter/temp_0 (FF)
  Destination:       ro[13].ro_counter/temp_11 (FF)
  Source Clock:      ro[13].ro/dffout_OBUF rising
  Destination Clock: ro[13].ro/dffout_OBUF rising

  Data Path: ro[13].ro_counter/temp_0 to ro[13].ro_counter/temp_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.471   0.507  ro[13].ro_counter/temp_0 (ro[13].ro_counter/temp_0)
     LUT1:I0->O            1   0.094   0.000  ro[13].ro_counter/Mcount_temp_cy<0>_rt (ro[13].ro_counter/Mcount_temp_cy<0>_rt)
     MUXCY:S->O            1   0.372   0.000  ro[13].ro_counter/Mcount_temp_cy<0> (ro[13].ro_counter/Mcount_temp_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  ro[13].ro_counter/Mcount_temp_cy<1> (ro[13].ro_counter/Mcount_temp_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  ro[13].ro_counter/Mcount_temp_cy<2> (ro[13].ro_counter/Mcount_temp_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  ro[13].ro_counter/Mcount_temp_cy<3> (ro[13].ro_counter/Mcount_temp_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  ro[13].ro_counter/Mcount_temp_cy<4> (ro[13].ro_counter/Mcount_temp_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  ro[13].ro_counter/Mcount_temp_cy<5> (ro[13].ro_counter/Mcount_temp_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  ro[13].ro_counter/Mcount_temp_cy<6> (ro[13].ro_counter/Mcount_temp_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  ro[13].ro_counter/Mcount_temp_cy<7> (ro[13].ro_counter/Mcount_temp_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  ro[13].ro_counter/Mcount_temp_cy<8> (ro[13].ro_counter/Mcount_temp_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  ro[13].ro_counter/Mcount_temp_cy<9> (ro[13].ro_counter/Mcount_temp_cy<9>)
     MUXCY:CI->O           0   0.026   0.000  ro[13].ro_counter/Mcount_temp_cy<10> (ro[13].ro_counter/Mcount_temp_cy<10>)
     XORCY:CI->O           1   0.357   0.000  ro[13].ro_counter/Mcount_temp_xor<11> (ro[13].ro_counter/Mcount_temp11)
     FDCE:D                   -0.018          ro[13].ro_counter/temp_11
    ----------------------------------------
    Total                      2.061ns (1.554ns logic, 0.507ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro[12].ro/dffout_OBUF'
  Clock period: 2.061ns (frequency: 485.201MHz)
  Total number of paths / destination ports: 78 / 12
-------------------------------------------------------------------------
Delay:               2.061ns (Levels of Logic = 13)
  Source:            ro[12].ro_counter/temp_0 (FF)
  Destination:       ro[12].ro_counter/temp_11 (FF)
  Source Clock:      ro[12].ro/dffout_OBUF rising
  Destination Clock: ro[12].ro/dffout_OBUF rising

  Data Path: ro[12].ro_counter/temp_0 to ro[12].ro_counter/temp_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.471   0.507  ro[12].ro_counter/temp_0 (ro[12].ro_counter/temp_0)
     LUT1:I0->O            1   0.094   0.000  ro[12].ro_counter/Mcount_temp_cy<0>_rt (ro[12].ro_counter/Mcount_temp_cy<0>_rt)
     MUXCY:S->O            1   0.372   0.000  ro[12].ro_counter/Mcount_temp_cy<0> (ro[12].ro_counter/Mcount_temp_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  ro[12].ro_counter/Mcount_temp_cy<1> (ro[12].ro_counter/Mcount_temp_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  ro[12].ro_counter/Mcount_temp_cy<2> (ro[12].ro_counter/Mcount_temp_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  ro[12].ro_counter/Mcount_temp_cy<3> (ro[12].ro_counter/Mcount_temp_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  ro[12].ro_counter/Mcount_temp_cy<4> (ro[12].ro_counter/Mcount_temp_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  ro[12].ro_counter/Mcount_temp_cy<5> (ro[12].ro_counter/Mcount_temp_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  ro[12].ro_counter/Mcount_temp_cy<6> (ro[12].ro_counter/Mcount_temp_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  ro[12].ro_counter/Mcount_temp_cy<7> (ro[12].ro_counter/Mcount_temp_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  ro[12].ro_counter/Mcount_temp_cy<8> (ro[12].ro_counter/Mcount_temp_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  ro[12].ro_counter/Mcount_temp_cy<9> (ro[12].ro_counter/Mcount_temp_cy<9>)
     MUXCY:CI->O           0   0.026   0.000  ro[12].ro_counter/Mcount_temp_cy<10> (ro[12].ro_counter/Mcount_temp_cy<10>)
     XORCY:CI->O           1   0.357   0.000  ro[12].ro_counter/Mcount_temp_xor<11> (ro[12].ro_counter/Mcount_temp11)
     FDCE:D                   -0.018          ro[12].ro_counter/temp_11
    ----------------------------------------
    Total                      2.061ns (1.554ns logic, 0.507ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro[11].ro/dffout_OBUF'
  Clock period: 2.061ns (frequency: 485.201MHz)
  Total number of paths / destination ports: 78 / 12
-------------------------------------------------------------------------
Delay:               2.061ns (Levels of Logic = 13)
  Source:            ro[11].ro_counter/temp_0 (FF)
  Destination:       ro[11].ro_counter/temp_11 (FF)
  Source Clock:      ro[11].ro/dffout_OBUF rising
  Destination Clock: ro[11].ro/dffout_OBUF rising

  Data Path: ro[11].ro_counter/temp_0 to ro[11].ro_counter/temp_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.471   0.507  ro[11].ro_counter/temp_0 (ro[11].ro_counter/temp_0)
     LUT1:I0->O            1   0.094   0.000  ro[11].ro_counter/Mcount_temp_cy<0>_rt (ro[11].ro_counter/Mcount_temp_cy<0>_rt)
     MUXCY:S->O            1   0.372   0.000  ro[11].ro_counter/Mcount_temp_cy<0> (ro[11].ro_counter/Mcount_temp_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  ro[11].ro_counter/Mcount_temp_cy<1> (ro[11].ro_counter/Mcount_temp_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  ro[11].ro_counter/Mcount_temp_cy<2> (ro[11].ro_counter/Mcount_temp_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  ro[11].ro_counter/Mcount_temp_cy<3> (ro[11].ro_counter/Mcount_temp_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  ro[11].ro_counter/Mcount_temp_cy<4> (ro[11].ro_counter/Mcount_temp_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  ro[11].ro_counter/Mcount_temp_cy<5> (ro[11].ro_counter/Mcount_temp_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  ro[11].ro_counter/Mcount_temp_cy<6> (ro[11].ro_counter/Mcount_temp_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  ro[11].ro_counter/Mcount_temp_cy<7> (ro[11].ro_counter/Mcount_temp_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  ro[11].ro_counter/Mcount_temp_cy<8> (ro[11].ro_counter/Mcount_temp_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  ro[11].ro_counter/Mcount_temp_cy<9> (ro[11].ro_counter/Mcount_temp_cy<9>)
     MUXCY:CI->O           0   0.026   0.000  ro[11].ro_counter/Mcount_temp_cy<10> (ro[11].ro_counter/Mcount_temp_cy<10>)
     XORCY:CI->O           1   0.357   0.000  ro[11].ro_counter/Mcount_temp_xor<11> (ro[11].ro_counter/Mcount_temp11)
     FDCE:D                   -0.018          ro[11].ro_counter/temp_11
    ----------------------------------------
    Total                      2.061ns (1.554ns logic, 0.507ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro[10].ro/dffout_OBUF'
  Clock period: 2.061ns (frequency: 485.201MHz)
  Total number of paths / destination ports: 78 / 12
-------------------------------------------------------------------------
Delay:               2.061ns (Levels of Logic = 13)
  Source:            ro[10].ro_counter/temp_0 (FF)
  Destination:       ro[10].ro_counter/temp_11 (FF)
  Source Clock:      ro[10].ro/dffout_OBUF rising
  Destination Clock: ro[10].ro/dffout_OBUF rising

  Data Path: ro[10].ro_counter/temp_0 to ro[10].ro_counter/temp_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.471   0.507  ro[10].ro_counter/temp_0 (ro[10].ro_counter/temp_0)
     LUT1:I0->O            1   0.094   0.000  ro[10].ro_counter/Mcount_temp_cy<0>_rt (ro[10].ro_counter/Mcount_temp_cy<0>_rt)
     MUXCY:S->O            1   0.372   0.000  ro[10].ro_counter/Mcount_temp_cy<0> (ro[10].ro_counter/Mcount_temp_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  ro[10].ro_counter/Mcount_temp_cy<1> (ro[10].ro_counter/Mcount_temp_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  ro[10].ro_counter/Mcount_temp_cy<2> (ro[10].ro_counter/Mcount_temp_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  ro[10].ro_counter/Mcount_temp_cy<3> (ro[10].ro_counter/Mcount_temp_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  ro[10].ro_counter/Mcount_temp_cy<4> (ro[10].ro_counter/Mcount_temp_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  ro[10].ro_counter/Mcount_temp_cy<5> (ro[10].ro_counter/Mcount_temp_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  ro[10].ro_counter/Mcount_temp_cy<6> (ro[10].ro_counter/Mcount_temp_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  ro[10].ro_counter/Mcount_temp_cy<7> (ro[10].ro_counter/Mcount_temp_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  ro[10].ro_counter/Mcount_temp_cy<8> (ro[10].ro_counter/Mcount_temp_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  ro[10].ro_counter/Mcount_temp_cy<9> (ro[10].ro_counter/Mcount_temp_cy<9>)
     MUXCY:CI->O           0   0.026   0.000  ro[10].ro_counter/Mcount_temp_cy<10> (ro[10].ro_counter/Mcount_temp_cy<10>)
     XORCY:CI->O           1   0.357   0.000  ro[10].ro_counter/Mcount_temp_xor<11> (ro[10].ro_counter/Mcount_temp11)
     FDCE:D                   -0.018          ro[10].ro_counter/temp_11
    ----------------------------------------
    Total                      2.061ns (1.554ns logic, 0.507ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro[9].ro/dffout_OBUF'
  Clock period: 2.061ns (frequency: 485.201MHz)
  Total number of paths / destination ports: 78 / 12
-------------------------------------------------------------------------
Delay:               2.061ns (Levels of Logic = 13)
  Source:            ro[9].ro_counter/temp_0 (FF)
  Destination:       ro[9].ro_counter/temp_11 (FF)
  Source Clock:      ro[9].ro/dffout_OBUF rising
  Destination Clock: ro[9].ro/dffout_OBUF rising

  Data Path: ro[9].ro_counter/temp_0 to ro[9].ro_counter/temp_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.471   0.507  ro[9].ro_counter/temp_0 (ro[9].ro_counter/temp_0)
     LUT1:I0->O            1   0.094   0.000  ro[9].ro_counter/Mcount_temp_cy<0>_rt (ro[9].ro_counter/Mcount_temp_cy<0>_rt)
     MUXCY:S->O            1   0.372   0.000  ro[9].ro_counter/Mcount_temp_cy<0> (ro[9].ro_counter/Mcount_temp_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  ro[9].ro_counter/Mcount_temp_cy<1> (ro[9].ro_counter/Mcount_temp_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  ro[9].ro_counter/Mcount_temp_cy<2> (ro[9].ro_counter/Mcount_temp_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  ro[9].ro_counter/Mcount_temp_cy<3> (ro[9].ro_counter/Mcount_temp_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  ro[9].ro_counter/Mcount_temp_cy<4> (ro[9].ro_counter/Mcount_temp_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  ro[9].ro_counter/Mcount_temp_cy<5> (ro[9].ro_counter/Mcount_temp_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  ro[9].ro_counter/Mcount_temp_cy<6> (ro[9].ro_counter/Mcount_temp_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  ro[9].ro_counter/Mcount_temp_cy<7> (ro[9].ro_counter/Mcount_temp_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  ro[9].ro_counter/Mcount_temp_cy<8> (ro[9].ro_counter/Mcount_temp_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  ro[9].ro_counter/Mcount_temp_cy<9> (ro[9].ro_counter/Mcount_temp_cy<9>)
     MUXCY:CI->O           0   0.026   0.000  ro[9].ro_counter/Mcount_temp_cy<10> (ro[9].ro_counter/Mcount_temp_cy<10>)
     XORCY:CI->O           1   0.357   0.000  ro[9].ro_counter/Mcount_temp_xor<11> (ro[9].ro_counter/Mcount_temp11)
     FDCE:D                   -0.018          ro[9].ro_counter/temp_11
    ----------------------------------------
    Total                      2.061ns (1.554ns logic, 0.507ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro[8].ro/dffout_OBUF'
  Clock period: 2.061ns (frequency: 485.201MHz)
  Total number of paths / destination ports: 78 / 12
-------------------------------------------------------------------------
Delay:               2.061ns (Levels of Logic = 13)
  Source:            ro[8].ro_counter/temp_0 (FF)
  Destination:       ro[8].ro_counter/temp_11 (FF)
  Source Clock:      ro[8].ro/dffout_OBUF rising
  Destination Clock: ro[8].ro/dffout_OBUF rising

  Data Path: ro[8].ro_counter/temp_0 to ro[8].ro_counter/temp_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.471   0.507  ro[8].ro_counter/temp_0 (ro[8].ro_counter/temp_0)
     LUT1:I0->O            1   0.094   0.000  ro[8].ro_counter/Mcount_temp_cy<0>_rt (ro[8].ro_counter/Mcount_temp_cy<0>_rt)
     MUXCY:S->O            1   0.372   0.000  ro[8].ro_counter/Mcount_temp_cy<0> (ro[8].ro_counter/Mcount_temp_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  ro[8].ro_counter/Mcount_temp_cy<1> (ro[8].ro_counter/Mcount_temp_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  ro[8].ro_counter/Mcount_temp_cy<2> (ro[8].ro_counter/Mcount_temp_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  ro[8].ro_counter/Mcount_temp_cy<3> (ro[8].ro_counter/Mcount_temp_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  ro[8].ro_counter/Mcount_temp_cy<4> (ro[8].ro_counter/Mcount_temp_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  ro[8].ro_counter/Mcount_temp_cy<5> (ro[8].ro_counter/Mcount_temp_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  ro[8].ro_counter/Mcount_temp_cy<6> (ro[8].ro_counter/Mcount_temp_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  ro[8].ro_counter/Mcount_temp_cy<7> (ro[8].ro_counter/Mcount_temp_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  ro[8].ro_counter/Mcount_temp_cy<8> (ro[8].ro_counter/Mcount_temp_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  ro[8].ro_counter/Mcount_temp_cy<9> (ro[8].ro_counter/Mcount_temp_cy<9>)
     MUXCY:CI->O           0   0.026   0.000  ro[8].ro_counter/Mcount_temp_cy<10> (ro[8].ro_counter/Mcount_temp_cy<10>)
     XORCY:CI->O           1   0.357   0.000  ro[8].ro_counter/Mcount_temp_xor<11> (ro[8].ro_counter/Mcount_temp11)
     FDCE:D                   -0.018          ro[8].ro_counter/temp_11
    ----------------------------------------
    Total                      2.061ns (1.554ns logic, 0.507ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro[7].ro/dffout_OBUF'
  Clock period: 2.061ns (frequency: 485.201MHz)
  Total number of paths / destination ports: 78 / 12
-------------------------------------------------------------------------
Delay:               2.061ns (Levels of Logic = 13)
  Source:            ro[7].ro_counter/temp_0 (FF)
  Destination:       ro[7].ro_counter/temp_11 (FF)
  Source Clock:      ro[7].ro/dffout_OBUF rising
  Destination Clock: ro[7].ro/dffout_OBUF rising

  Data Path: ro[7].ro_counter/temp_0 to ro[7].ro_counter/temp_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.471   0.507  ro[7].ro_counter/temp_0 (ro[7].ro_counter/temp_0)
     LUT1:I0->O            1   0.094   0.000  ro[7].ro_counter/Mcount_temp_cy<0>_rt (ro[7].ro_counter/Mcount_temp_cy<0>_rt)
     MUXCY:S->O            1   0.372   0.000  ro[7].ro_counter/Mcount_temp_cy<0> (ro[7].ro_counter/Mcount_temp_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  ro[7].ro_counter/Mcount_temp_cy<1> (ro[7].ro_counter/Mcount_temp_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  ro[7].ro_counter/Mcount_temp_cy<2> (ro[7].ro_counter/Mcount_temp_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  ro[7].ro_counter/Mcount_temp_cy<3> (ro[7].ro_counter/Mcount_temp_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  ro[7].ro_counter/Mcount_temp_cy<4> (ro[7].ro_counter/Mcount_temp_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  ro[7].ro_counter/Mcount_temp_cy<5> (ro[7].ro_counter/Mcount_temp_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  ro[7].ro_counter/Mcount_temp_cy<6> (ro[7].ro_counter/Mcount_temp_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  ro[7].ro_counter/Mcount_temp_cy<7> (ro[7].ro_counter/Mcount_temp_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  ro[7].ro_counter/Mcount_temp_cy<8> (ro[7].ro_counter/Mcount_temp_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  ro[7].ro_counter/Mcount_temp_cy<9> (ro[7].ro_counter/Mcount_temp_cy<9>)
     MUXCY:CI->O           0   0.026   0.000  ro[7].ro_counter/Mcount_temp_cy<10> (ro[7].ro_counter/Mcount_temp_cy<10>)
     XORCY:CI->O           1   0.357   0.000  ro[7].ro_counter/Mcount_temp_xor<11> (ro[7].ro_counter/Mcount_temp11)
     FDCE:D                   -0.018          ro[7].ro_counter/temp_11
    ----------------------------------------
    Total                      2.061ns (1.554ns logic, 0.507ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro[6].ro/dffout_OBUF'
  Clock period: 2.061ns (frequency: 485.201MHz)
  Total number of paths / destination ports: 78 / 12
-------------------------------------------------------------------------
Delay:               2.061ns (Levels of Logic = 13)
  Source:            ro[6].ro_counter/temp_0 (FF)
  Destination:       ro[6].ro_counter/temp_11 (FF)
  Source Clock:      ro[6].ro/dffout_OBUF rising
  Destination Clock: ro[6].ro/dffout_OBUF rising

  Data Path: ro[6].ro_counter/temp_0 to ro[6].ro_counter/temp_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.471   0.507  ro[6].ro_counter/temp_0 (ro[6].ro_counter/temp_0)
     LUT1:I0->O            1   0.094   0.000  ro[6].ro_counter/Mcount_temp_cy<0>_rt (ro[6].ro_counter/Mcount_temp_cy<0>_rt)
     MUXCY:S->O            1   0.372   0.000  ro[6].ro_counter/Mcount_temp_cy<0> (ro[6].ro_counter/Mcount_temp_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  ro[6].ro_counter/Mcount_temp_cy<1> (ro[6].ro_counter/Mcount_temp_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  ro[6].ro_counter/Mcount_temp_cy<2> (ro[6].ro_counter/Mcount_temp_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  ro[6].ro_counter/Mcount_temp_cy<3> (ro[6].ro_counter/Mcount_temp_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  ro[6].ro_counter/Mcount_temp_cy<4> (ro[6].ro_counter/Mcount_temp_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  ro[6].ro_counter/Mcount_temp_cy<5> (ro[6].ro_counter/Mcount_temp_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  ro[6].ro_counter/Mcount_temp_cy<6> (ro[6].ro_counter/Mcount_temp_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  ro[6].ro_counter/Mcount_temp_cy<7> (ro[6].ro_counter/Mcount_temp_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  ro[6].ro_counter/Mcount_temp_cy<8> (ro[6].ro_counter/Mcount_temp_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  ro[6].ro_counter/Mcount_temp_cy<9> (ro[6].ro_counter/Mcount_temp_cy<9>)
     MUXCY:CI->O           0   0.026   0.000  ro[6].ro_counter/Mcount_temp_cy<10> (ro[6].ro_counter/Mcount_temp_cy<10>)
     XORCY:CI->O           1   0.357   0.000  ro[6].ro_counter/Mcount_temp_xor<11> (ro[6].ro_counter/Mcount_temp11)
     FDCE:D                   -0.018          ro[6].ro_counter/temp_11
    ----------------------------------------
    Total                      2.061ns (1.554ns logic, 0.507ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro[5].ro/dffout_OBUF'
  Clock period: 2.061ns (frequency: 485.201MHz)
  Total number of paths / destination ports: 78 / 12
-------------------------------------------------------------------------
Delay:               2.061ns (Levels of Logic = 13)
  Source:            ro[5].ro_counter/temp_0 (FF)
  Destination:       ro[5].ro_counter/temp_11 (FF)
  Source Clock:      ro[5].ro/dffout_OBUF rising
  Destination Clock: ro[5].ro/dffout_OBUF rising

  Data Path: ro[5].ro_counter/temp_0 to ro[5].ro_counter/temp_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.471   0.507  ro[5].ro_counter/temp_0 (ro[5].ro_counter/temp_0)
     LUT1:I0->O            1   0.094   0.000  ro[5].ro_counter/Mcount_temp_cy<0>_rt (ro[5].ro_counter/Mcount_temp_cy<0>_rt)
     MUXCY:S->O            1   0.372   0.000  ro[5].ro_counter/Mcount_temp_cy<0> (ro[5].ro_counter/Mcount_temp_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  ro[5].ro_counter/Mcount_temp_cy<1> (ro[5].ro_counter/Mcount_temp_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  ro[5].ro_counter/Mcount_temp_cy<2> (ro[5].ro_counter/Mcount_temp_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  ro[5].ro_counter/Mcount_temp_cy<3> (ro[5].ro_counter/Mcount_temp_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  ro[5].ro_counter/Mcount_temp_cy<4> (ro[5].ro_counter/Mcount_temp_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  ro[5].ro_counter/Mcount_temp_cy<5> (ro[5].ro_counter/Mcount_temp_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  ro[5].ro_counter/Mcount_temp_cy<6> (ro[5].ro_counter/Mcount_temp_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  ro[5].ro_counter/Mcount_temp_cy<7> (ro[5].ro_counter/Mcount_temp_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  ro[5].ro_counter/Mcount_temp_cy<8> (ro[5].ro_counter/Mcount_temp_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  ro[5].ro_counter/Mcount_temp_cy<9> (ro[5].ro_counter/Mcount_temp_cy<9>)
     MUXCY:CI->O           0   0.026   0.000  ro[5].ro_counter/Mcount_temp_cy<10> (ro[5].ro_counter/Mcount_temp_cy<10>)
     XORCY:CI->O           1   0.357   0.000  ro[5].ro_counter/Mcount_temp_xor<11> (ro[5].ro_counter/Mcount_temp11)
     FDCE:D                   -0.018          ro[5].ro_counter/temp_11
    ----------------------------------------
    Total                      2.061ns (1.554ns logic, 0.507ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro[4].ro/dffout_OBUF'
  Clock period: 2.061ns (frequency: 485.201MHz)
  Total number of paths / destination ports: 78 / 12
-------------------------------------------------------------------------
Delay:               2.061ns (Levels of Logic = 13)
  Source:            ro[4].ro_counter/temp_0 (FF)
  Destination:       ro[4].ro_counter/temp_11 (FF)
  Source Clock:      ro[4].ro/dffout_OBUF rising
  Destination Clock: ro[4].ro/dffout_OBUF rising

  Data Path: ro[4].ro_counter/temp_0 to ro[4].ro_counter/temp_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.471   0.507  ro[4].ro_counter/temp_0 (ro[4].ro_counter/temp_0)
     LUT1:I0->O            1   0.094   0.000  ro[4].ro_counter/Mcount_temp_cy<0>_rt (ro[4].ro_counter/Mcount_temp_cy<0>_rt)
     MUXCY:S->O            1   0.372   0.000  ro[4].ro_counter/Mcount_temp_cy<0> (ro[4].ro_counter/Mcount_temp_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  ro[4].ro_counter/Mcount_temp_cy<1> (ro[4].ro_counter/Mcount_temp_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  ro[4].ro_counter/Mcount_temp_cy<2> (ro[4].ro_counter/Mcount_temp_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  ro[4].ro_counter/Mcount_temp_cy<3> (ro[4].ro_counter/Mcount_temp_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  ro[4].ro_counter/Mcount_temp_cy<4> (ro[4].ro_counter/Mcount_temp_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  ro[4].ro_counter/Mcount_temp_cy<5> (ro[4].ro_counter/Mcount_temp_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  ro[4].ro_counter/Mcount_temp_cy<6> (ro[4].ro_counter/Mcount_temp_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  ro[4].ro_counter/Mcount_temp_cy<7> (ro[4].ro_counter/Mcount_temp_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  ro[4].ro_counter/Mcount_temp_cy<8> (ro[4].ro_counter/Mcount_temp_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  ro[4].ro_counter/Mcount_temp_cy<9> (ro[4].ro_counter/Mcount_temp_cy<9>)
     MUXCY:CI->O           0   0.026   0.000  ro[4].ro_counter/Mcount_temp_cy<10> (ro[4].ro_counter/Mcount_temp_cy<10>)
     XORCY:CI->O           1   0.357   0.000  ro[4].ro_counter/Mcount_temp_xor<11> (ro[4].ro_counter/Mcount_temp11)
     FDCE:D                   -0.018          ro[4].ro_counter/temp_11
    ----------------------------------------
    Total                      2.061ns (1.554ns logic, 0.507ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro[3].ro/dffout_OBUF'
  Clock period: 2.061ns (frequency: 485.201MHz)
  Total number of paths / destination ports: 78 / 12
-------------------------------------------------------------------------
Delay:               2.061ns (Levels of Logic = 13)
  Source:            ro[3].ro_counter/temp_0 (FF)
  Destination:       ro[3].ro_counter/temp_11 (FF)
  Source Clock:      ro[3].ro/dffout_OBUF rising
  Destination Clock: ro[3].ro/dffout_OBUF rising

  Data Path: ro[3].ro_counter/temp_0 to ro[3].ro_counter/temp_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.471   0.507  ro[3].ro_counter/temp_0 (ro[3].ro_counter/temp_0)
     LUT1:I0->O            1   0.094   0.000  ro[3].ro_counter/Mcount_temp_cy<0>_rt (ro[3].ro_counter/Mcount_temp_cy<0>_rt)
     MUXCY:S->O            1   0.372   0.000  ro[3].ro_counter/Mcount_temp_cy<0> (ro[3].ro_counter/Mcount_temp_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  ro[3].ro_counter/Mcount_temp_cy<1> (ro[3].ro_counter/Mcount_temp_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  ro[3].ro_counter/Mcount_temp_cy<2> (ro[3].ro_counter/Mcount_temp_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  ro[3].ro_counter/Mcount_temp_cy<3> (ro[3].ro_counter/Mcount_temp_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  ro[3].ro_counter/Mcount_temp_cy<4> (ro[3].ro_counter/Mcount_temp_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  ro[3].ro_counter/Mcount_temp_cy<5> (ro[3].ro_counter/Mcount_temp_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  ro[3].ro_counter/Mcount_temp_cy<6> (ro[3].ro_counter/Mcount_temp_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  ro[3].ro_counter/Mcount_temp_cy<7> (ro[3].ro_counter/Mcount_temp_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  ro[3].ro_counter/Mcount_temp_cy<8> (ro[3].ro_counter/Mcount_temp_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  ro[3].ro_counter/Mcount_temp_cy<9> (ro[3].ro_counter/Mcount_temp_cy<9>)
     MUXCY:CI->O           0   0.026   0.000  ro[3].ro_counter/Mcount_temp_cy<10> (ro[3].ro_counter/Mcount_temp_cy<10>)
     XORCY:CI->O           1   0.357   0.000  ro[3].ro_counter/Mcount_temp_xor<11> (ro[3].ro_counter/Mcount_temp11)
     FDCE:D                   -0.018          ro[3].ro_counter/temp_11
    ----------------------------------------
    Total                      2.061ns (1.554ns logic, 0.507ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro[2].ro/dffout_OBUF'
  Clock period: 2.061ns (frequency: 485.201MHz)
  Total number of paths / destination ports: 78 / 12
-------------------------------------------------------------------------
Delay:               2.061ns (Levels of Logic = 13)
  Source:            ro[2].ro_counter/temp_0 (FF)
  Destination:       ro[2].ro_counter/temp_11 (FF)
  Source Clock:      ro[2].ro/dffout_OBUF rising
  Destination Clock: ro[2].ro/dffout_OBUF rising

  Data Path: ro[2].ro_counter/temp_0 to ro[2].ro_counter/temp_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.471   0.507  ro[2].ro_counter/temp_0 (ro[2].ro_counter/temp_0)
     LUT1:I0->O            1   0.094   0.000  ro[2].ro_counter/Mcount_temp_cy<0>_rt (ro[2].ro_counter/Mcount_temp_cy<0>_rt)
     MUXCY:S->O            1   0.372   0.000  ro[2].ro_counter/Mcount_temp_cy<0> (ro[2].ro_counter/Mcount_temp_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  ro[2].ro_counter/Mcount_temp_cy<1> (ro[2].ro_counter/Mcount_temp_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  ro[2].ro_counter/Mcount_temp_cy<2> (ro[2].ro_counter/Mcount_temp_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  ro[2].ro_counter/Mcount_temp_cy<3> (ro[2].ro_counter/Mcount_temp_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  ro[2].ro_counter/Mcount_temp_cy<4> (ro[2].ro_counter/Mcount_temp_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  ro[2].ro_counter/Mcount_temp_cy<5> (ro[2].ro_counter/Mcount_temp_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  ro[2].ro_counter/Mcount_temp_cy<6> (ro[2].ro_counter/Mcount_temp_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  ro[2].ro_counter/Mcount_temp_cy<7> (ro[2].ro_counter/Mcount_temp_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  ro[2].ro_counter/Mcount_temp_cy<8> (ro[2].ro_counter/Mcount_temp_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  ro[2].ro_counter/Mcount_temp_cy<9> (ro[2].ro_counter/Mcount_temp_cy<9>)
     MUXCY:CI->O           0   0.026   0.000  ro[2].ro_counter/Mcount_temp_cy<10> (ro[2].ro_counter/Mcount_temp_cy<10>)
     XORCY:CI->O           1   0.357   0.000  ro[2].ro_counter/Mcount_temp_xor<11> (ro[2].ro_counter/Mcount_temp11)
     FDCE:D                   -0.018          ro[2].ro_counter/temp_11
    ----------------------------------------
    Total                      2.061ns (1.554ns logic, 0.507ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro[1].ro/dffout_OBUF'
  Clock period: 2.061ns (frequency: 485.201MHz)
  Total number of paths / destination ports: 78 / 12
-------------------------------------------------------------------------
Delay:               2.061ns (Levels of Logic = 13)
  Source:            ro[1].ro_counter/temp_0 (FF)
  Destination:       ro[1].ro_counter/temp_11 (FF)
  Source Clock:      ro[1].ro/dffout_OBUF rising
  Destination Clock: ro[1].ro/dffout_OBUF rising

  Data Path: ro[1].ro_counter/temp_0 to ro[1].ro_counter/temp_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.471   0.507  ro[1].ro_counter/temp_0 (ro[1].ro_counter/temp_0)
     LUT1:I0->O            1   0.094   0.000  ro[1].ro_counter/Mcount_temp_cy<0>_rt (ro[1].ro_counter/Mcount_temp_cy<0>_rt)
     MUXCY:S->O            1   0.372   0.000  ro[1].ro_counter/Mcount_temp_cy<0> (ro[1].ro_counter/Mcount_temp_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  ro[1].ro_counter/Mcount_temp_cy<1> (ro[1].ro_counter/Mcount_temp_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  ro[1].ro_counter/Mcount_temp_cy<2> (ro[1].ro_counter/Mcount_temp_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  ro[1].ro_counter/Mcount_temp_cy<3> (ro[1].ro_counter/Mcount_temp_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  ro[1].ro_counter/Mcount_temp_cy<4> (ro[1].ro_counter/Mcount_temp_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  ro[1].ro_counter/Mcount_temp_cy<5> (ro[1].ro_counter/Mcount_temp_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  ro[1].ro_counter/Mcount_temp_cy<6> (ro[1].ro_counter/Mcount_temp_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  ro[1].ro_counter/Mcount_temp_cy<7> (ro[1].ro_counter/Mcount_temp_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  ro[1].ro_counter/Mcount_temp_cy<8> (ro[1].ro_counter/Mcount_temp_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  ro[1].ro_counter/Mcount_temp_cy<9> (ro[1].ro_counter/Mcount_temp_cy<9>)
     MUXCY:CI->O           0   0.026   0.000  ro[1].ro_counter/Mcount_temp_cy<10> (ro[1].ro_counter/Mcount_temp_cy<10>)
     XORCY:CI->O           1   0.357   0.000  ro[1].ro_counter/Mcount_temp_xor<11> (ro[1].ro_counter/Mcount_temp11)
     FDCE:D                   -0.018          ro[1].ro_counter/temp_11
    ----------------------------------------
    Total                      2.061ns (1.554ns logic, 0.507ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ro[0].ro/dffout_OBUF'
  Clock period: 2.061ns (frequency: 485.201MHz)
  Total number of paths / destination ports: 78 / 12
-------------------------------------------------------------------------
Delay:               2.061ns (Levels of Logic = 13)
  Source:            ro[0].ro_counter/temp_0 (FF)
  Destination:       ro[0].ro_counter/temp_11 (FF)
  Source Clock:      ro[0].ro/dffout_OBUF rising
  Destination Clock: ro[0].ro/dffout_OBUF rising

  Data Path: ro[0].ro_counter/temp_0 to ro[0].ro_counter/temp_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.471   0.507  ro[0].ro_counter/temp_0 (ro[0].ro_counter/temp_0)
     LUT1:I0->O            1   0.094   0.000  ro[0].ro_counter/Mcount_temp_cy<0>_rt (ro[0].ro_counter/Mcount_temp_cy<0>_rt)
     MUXCY:S->O            1   0.372   0.000  ro[0].ro_counter/Mcount_temp_cy<0> (ro[0].ro_counter/Mcount_temp_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  ro[0].ro_counter/Mcount_temp_cy<1> (ro[0].ro_counter/Mcount_temp_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  ro[0].ro_counter/Mcount_temp_cy<2> (ro[0].ro_counter/Mcount_temp_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  ro[0].ro_counter/Mcount_temp_cy<3> (ro[0].ro_counter/Mcount_temp_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  ro[0].ro_counter/Mcount_temp_cy<4> (ro[0].ro_counter/Mcount_temp_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  ro[0].ro_counter/Mcount_temp_cy<5> (ro[0].ro_counter/Mcount_temp_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  ro[0].ro_counter/Mcount_temp_cy<6> (ro[0].ro_counter/Mcount_temp_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  ro[0].ro_counter/Mcount_temp_cy<7> (ro[0].ro_counter/Mcount_temp_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  ro[0].ro_counter/Mcount_temp_cy<8> (ro[0].ro_counter/Mcount_temp_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  ro[0].ro_counter/Mcount_temp_cy<9> (ro[0].ro_counter/Mcount_temp_cy<9>)
     MUXCY:CI->O           0   0.026   0.000  ro[0].ro_counter/Mcount_temp_cy<10> (ro[0].ro_counter/Mcount_temp_cy<10>)
     XORCY:CI->O           1   0.357   0.000  ro[0].ro_counter/Mcount_temp_xor<11> (ro[0].ro_counter/Mcount_temp11)
     FDCE:D                   -0.018          ro[0].ro_counter/temp_11
    ----------------------------------------
    Total                      2.061ns (1.554ns logic, 0.507ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 7.745ns (frequency: 129.111MHz)
  Total number of paths / destination ports: 1511881 / 702
-------------------------------------------------------------------------
Delay:               7.745ns (Levels of Logic = 20)
  Source:            fsm/muxincoconut/temp_2 (FF)
  Destination:       fsm/currentdiff_11 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: fsm/muxincoconut/temp_2 to fsm/currentdiff_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q           102   0.471   0.850  fsm/muxincoconut/temp_2 (fsm/muxincoconut/temp_2)
     LUT6:I3->O            1   0.094   1.069  mux1/Mmux_out_5_f7_SW3 (N52)
     LUT6:I0->O            4   0.094   0.592  mux1/Mmux_out_5_f7 (mux1/Mmux_out_5_f7)
     LUT6:I4->O            6   0.094   0.363  muxmux<3>11 (mux1_out<0>)
     MUXCY:DI->O           1   0.362   0.000  fsm/Msub_diff_to_add_addsub0000_cy<0> (fsm/Msub_diff_to_add_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  fsm/Msub_diff_to_add_addsub0000_cy<1> (fsm/Msub_diff_to_add_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  fsm/Msub_diff_to_add_addsub0000_cy<2> (fsm/Msub_diff_to_add_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  fsm/Msub_diff_to_add_addsub0000_cy<3> (fsm/Msub_diff_to_add_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  fsm/Msub_diff_to_add_addsub0000_cy<4> (fsm/Msub_diff_to_add_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  fsm/Msub_diff_to_add_addsub0000_cy<5> (fsm/Msub_diff_to_add_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  fsm/Msub_diff_to_add_addsub0000_cy<6> (fsm/Msub_diff_to_add_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  fsm/Msub_diff_to_add_addsub0000_cy<7> (fsm/Msub_diff_to_add_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  fsm/Msub_diff_to_add_addsub0000_cy<8> (fsm/Msub_diff_to_add_addsub0000_cy<8>)
     XORCY:CI->O           3   0.357   0.491  fsm/Msub_diff_to_add_addsub0000_xor<9> (fsm/diff_to_add_addsub0000<9>)
     LUT5:I4->O            1   0.094   0.000  fsm/Msub_currentdiff_addsub0000_lut<9> (fsm/Msub_currentdiff_addsub0000_lut<9>)
     MUXCY:S->O            1   0.372   0.000  fsm/Msub_currentdiff_addsub0000_cy<9> (fsm/Msub_currentdiff_addsub0000_cy<9>)
     XORCY:CI->O           1   0.357   0.480  fsm/Msub_currentdiff_addsub0000_xor<10> (fsm/currentdiff_addsub0000<10>)
     LUT2:I1->O            1   0.094   0.000  fsm/Madd_currentdiff_addsub0001_lut<10> (fsm/Madd_currentdiff_addsub0001_lut<10>)
     MUXCY:S->O            0   0.372   0.000  fsm/Madd_currentdiff_addsub0001_cy<10> (fsm/Madd_currentdiff_addsub0001_cy<10>)
     XORCY:CI->O           1   0.357   0.480  fsm/Madd_currentdiff_addsub0001_xor<11> (fsm/currentdiff_addsub0001<11>)
     LUT5:I4->O            1   0.094   0.000  fsm/currentdiff_mux0000<0>1 (fsm/currentdiff_mux0000<0>)
     FDCE:D                   -0.018          fsm/currentdiff_11
    ----------------------------------------
    Total                      7.745ns (3.420ns logic, 4.325ns route)
                                       (44.2% logic, 55.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'rng/xorout'
  Clock period: 2.034ns (frequency: 491.642MHz)
  Total number of paths / destination ports: 78 / 12
-------------------------------------------------------------------------
Delay:               2.034ns (Levels of Logic = 13)
  Source:            rng/ro_counter/temp_0 (FF)
  Destination:       rng/ro_counter/temp_11 (FF)
  Source Clock:      rng/xorout rising
  Destination Clock: rng/xorout rising

  Data Path: rng/ro_counter/temp_0 to rng/ro_counter/temp_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.471   0.480  rng/ro_counter/temp_0 (rng/ro_counter/temp_0)
     LUT1:I0->O            1   0.094   0.000  rng/ro_counter/Mcount_temp_cy<0>_rt (rng/ro_counter/Mcount_temp_cy<0>_rt)
     MUXCY:S->O            1   0.372   0.000  rng/ro_counter/Mcount_temp_cy<0> (rng/ro_counter/Mcount_temp_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  rng/ro_counter/Mcount_temp_cy<1> (rng/ro_counter/Mcount_temp_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  rng/ro_counter/Mcount_temp_cy<2> (rng/ro_counter/Mcount_temp_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  rng/ro_counter/Mcount_temp_cy<3> (rng/ro_counter/Mcount_temp_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  rng/ro_counter/Mcount_temp_cy<4> (rng/ro_counter/Mcount_temp_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  rng/ro_counter/Mcount_temp_cy<5> (rng/ro_counter/Mcount_temp_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  rng/ro_counter/Mcount_temp_cy<6> (rng/ro_counter/Mcount_temp_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  rng/ro_counter/Mcount_temp_cy<7> (rng/ro_counter/Mcount_temp_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  rng/ro_counter/Mcount_temp_cy<8> (rng/ro_counter/Mcount_temp_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  rng/ro_counter/Mcount_temp_cy<9> (rng/ro_counter/Mcount_temp_cy<9>)
     MUXCY:CI->O           0   0.026   0.000  rng/ro_counter/Mcount_temp_cy<10> (rng/ro_counter/Mcount_temp_cy<10>)
     XORCY:CI->O           1   0.357   0.000  rng/ro_counter/Mcount_temp_xor<11> (rng/ro_counter/Mcount_temp11)
     FDCE:D                   -0.018          rng/ro_counter/temp_11
    ----------------------------------------
    Total                      2.034ns (1.554ns logic, 0.480ns route)
                                       (76.4% logic, 23.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'rng/ro_counter/temp_11'
  Clock period: 0.812ns (frequency: 1231.527MHz)
  Total number of paths / destination ports: 119 / 119
-------------------------------------------------------------------------
Delay:               0.812ns (Levels of Logic = 0)
  Source:            rng/data1/temp_118 (FF)
  Destination:       rng/data1/temp_119 (FF)
  Source Clock:      rng/ro_counter/temp_11 falling
  Destination Clock: rng/ro_counter/temp_11 falling

  Data Path: rng/data1/temp_118 to rng/data1/temp_119
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.471   0.341  rng/data1/temp_118 (rng/data1/temp_118)
     FDC:D                    -0.018          rng/data1/temp_119
    ----------------------------------------
    Total                      0.812ns (0.471ns logic, 0.341ns route)
                                       (58.0% logic, 42.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ICON0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 1060 / 1018
-------------------------------------------------------------------------
Offset:              5.337ns (Levels of Logic = 7)
  Source:            ICON0/U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       VIO0/U0/I_VIO/U_STATUS/U_TDO (FF)
  Destination Clock: ICON0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: ICON0/U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to VIO0/U0/I_VIO/U_STATUS/U_TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX5:SHIFT    3   0.000   0.491  U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           64   0.094   0.922  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O           37   0.094   1.101  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE (CONTROL0<5>)
     end scope: 'ICON0'
     begin scope: 'VIO0'
     LUT5:I0->O            1   0.094   0.480  U0/I_VIO/U_STATUS/iSTAT_CNT<7>260_SW0 (N38)
     LUT6:I5->O            1   0.094   0.710  U0/I_VIO/U_STATUS/iSTAT_CNT<7>260 (U0/I_VIO/U_STATUS/iSTAT_CNT<7>260)
     LUT4:I1->O            1   0.094   1.069  U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O_5_f7_SW0 (N36)
     LUT6:I0->O            1   0.094   0.000  U0/I_VIO/U_STATUS/iSTAT_CNT<7>316 (U0/I_VIO/U_STATUS/TDO_next)
     FDE:D                    -0.018          U0/I_VIO/U_STATUS/U_TDO
    ----------------------------------------
    Total                      5.337ns (0.564ns logic, 4.773ns route)
                                       (10.6% logic, 89.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ICON0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 625 / 2
-------------------------------------------------------------------------
Offset:              8.538ns (Levels of Logic = 13)
  Source:            VIO0/U0/I_VIO/GEN_ASYNC_OUT[4].ASYNC_OUT_CELL/USER_REG (FF)
  Destination:       puf_out (PAD)
  Source Clock:      ICON0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: VIO0/U0/I_VIO/GEN_ASYNC_OUT[4].ASYNC_OUT_CELL/USER_REG to puf_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             96   0.471   1.112  U0/I_VIO/GEN_ASYNC_OUT[4].ASYNC_OUT_CELL/USER_REG (ASYNC_OUT<4>)
     end scope: 'VIO0'
     LUT6:I1->O            1   0.094   1.069  mux1/Mmux_out_5_f7_SW3 (N52)
     LUT6:I0->O            4   0.094   0.592  mux1/Mmux_out_5_f7 (mux1/Mmux_out_5_f7)
     LUT6:I4->O            6   0.094   0.816  muxmux<3>11 (mux1_out<0>)
     LUT4:I0->O            1   0.094   0.000  Mcompar_puf_out_cmp_gt0000_lut<0> (Mcompar_puf_out_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  Mcompar_puf_out_cmp_gt0000_cy<0> (Mcompar_puf_out_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_puf_out_cmp_gt0000_cy<1> (Mcompar_puf_out_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_puf_out_cmp_gt0000_cy<2> (Mcompar_puf_out_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_puf_out_cmp_gt0000_cy<3> (Mcompar_puf_out_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_puf_out_cmp_gt0000_cy<4> (Mcompar_puf_out_cmp_gt0000_cy<4>)
     MUXCY:CI->O           2   0.254   0.341  Mcompar_puf_out_cmp_gt0000_cy<5> (Mcompar_puf_out_cmp_gt0000_cy<5>)
     INV:I->O              2   0.238   0.341  Mcompar_puf_out_cmp_gt0000_cy<5>_inv1_INV_0 (puf_out_OBUF)
     OBUF:I->O                 2.452          puf_out_OBUF (puf_out)
    ----------------------------------------
    Total                      8.538ns (4.267ns logic, 4.271ns route)
                                       (50.0% logic, 50.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 1872 / 1
-------------------------------------------------------------------------
Offset:              8.276ns (Levels of Logic = 12)
  Source:            fsm/muxincoconut/temp_2 (FF)
  Destination:       puf_out (PAD)
  Source Clock:      clock rising

  Data Path: fsm/muxincoconut/temp_2 to puf_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q           102   0.471   0.850  fsm/muxincoconut/temp_2 (fsm/muxincoconut/temp_2)
     LUT6:I3->O            1   0.094   1.069  mux1/Mmux_out_5_f7_SW3 (N52)
     LUT6:I0->O            4   0.094   0.592  mux1/Mmux_out_5_f7 (mux1/Mmux_out_5_f7)
     LUT6:I4->O            6   0.094   0.816  muxmux<3>11 (mux1_out<0>)
     LUT4:I0->O            1   0.094   0.000  Mcompar_puf_out_cmp_gt0000_lut<0> (Mcompar_puf_out_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  Mcompar_puf_out_cmp_gt0000_cy<0> (Mcompar_puf_out_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_puf_out_cmp_gt0000_cy<1> (Mcompar_puf_out_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_puf_out_cmp_gt0000_cy<2> (Mcompar_puf_out_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_puf_out_cmp_gt0000_cy<3> (Mcompar_puf_out_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_puf_out_cmp_gt0000_cy<4> (Mcompar_puf_out_cmp_gt0000_cy<4>)
     MUXCY:CI->O           2   0.254   0.341  Mcompar_puf_out_cmp_gt0000_cy<5> (Mcompar_puf_out_cmp_gt0000_cy<5>)
     INV:I->O              2   0.238   0.341  Mcompar_puf_out_cmp_gt0000_cy<5>_inv1_INV_0 (puf_out_OBUF)
     OBUF:I->O                 2.452          puf_out_OBUF (puf_out)
    ----------------------------------------
    Total                      8.276ns (4.267ns logic, 4.009ns route)
                                       (51.6% logic, 48.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro[3].ro/dffout_OBUF'
  Total number of paths / destination ports: 48 / 1
-------------------------------------------------------------------------
Offset:              8.522ns (Levels of Logic = 12)
  Source:            ro[3].ro_counter/temp_0 (FF)
  Destination:       puf_out (PAD)
  Source Clock:      ro[3].ro/dffout_OBUF rising

  Data Path: ro[3].ro_counter/temp_0 to puf_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.471   1.096  ro[3].ro_counter/temp_0 (ro[3].ro_counter/temp_0)
     LUT6:I0->O            1   0.094   1.069  mux1/Mmux_out_5_f7_SW3 (N52)
     LUT6:I0->O            4   0.094   0.592  mux1/Mmux_out_5_f7 (mux1/Mmux_out_5_f7)
     LUT6:I4->O            6   0.094   0.816  muxmux<3>11 (mux1_out<0>)
     LUT4:I0->O            1   0.094   0.000  Mcompar_puf_out_cmp_gt0000_lut<0> (Mcompar_puf_out_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  Mcompar_puf_out_cmp_gt0000_cy<0> (Mcompar_puf_out_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_puf_out_cmp_gt0000_cy<1> (Mcompar_puf_out_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_puf_out_cmp_gt0000_cy<2> (Mcompar_puf_out_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_puf_out_cmp_gt0000_cy<3> (Mcompar_puf_out_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_puf_out_cmp_gt0000_cy<4> (Mcompar_puf_out_cmp_gt0000_cy<4>)
     MUXCY:CI->O           2   0.254   0.341  Mcompar_puf_out_cmp_gt0000_cy<5> (Mcompar_puf_out_cmp_gt0000_cy<5>)
     INV:I->O              2   0.238   0.341  Mcompar_puf_out_cmp_gt0000_cy<5>_inv1_INV_0 (puf_out_OBUF)
     OBUF:I->O                 2.452          puf_out_OBUF (puf_out)
    ----------------------------------------
    Total                      8.522ns (4.267ns logic, 4.255ns route)
                                       (50.1% logic, 49.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro[7].ro/dffout_OBUF'
  Total number of paths / destination ports: 48 / 1
-------------------------------------------------------------------------
Offset:              8.242ns (Levels of Logic = 12)
  Source:            ro[7].ro_counter/temp_0 (FF)
  Destination:       puf_out (PAD)
  Source Clock:      ro[7].ro/dffout_OBUF rising

  Data Path: ro[7].ro_counter/temp_0 to puf_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.471   0.816  ro[7].ro_counter/temp_0 (ro[7].ro_counter/temp_0)
     LUT6:I2->O            1   0.094   1.069  mux1/Mmux_out_5_f7_SW3 (N52)
     LUT6:I0->O            4   0.094   0.592  mux1/Mmux_out_5_f7 (mux1/Mmux_out_5_f7)
     LUT6:I4->O            6   0.094   0.816  muxmux<3>11 (mux1_out<0>)
     LUT4:I0->O            1   0.094   0.000  Mcompar_puf_out_cmp_gt0000_lut<0> (Mcompar_puf_out_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  Mcompar_puf_out_cmp_gt0000_cy<0> (Mcompar_puf_out_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_puf_out_cmp_gt0000_cy<1> (Mcompar_puf_out_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_puf_out_cmp_gt0000_cy<2> (Mcompar_puf_out_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_puf_out_cmp_gt0000_cy<3> (Mcompar_puf_out_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_puf_out_cmp_gt0000_cy<4> (Mcompar_puf_out_cmp_gt0000_cy<4>)
     MUXCY:CI->O           2   0.254   0.341  Mcompar_puf_out_cmp_gt0000_cy<5> (Mcompar_puf_out_cmp_gt0000_cy<5>)
     INV:I->O              2   0.238   0.341  Mcompar_puf_out_cmp_gt0000_cy<5>_inv1_INV_0 (puf_out_OBUF)
     OBUF:I->O                 2.452          puf_out_OBUF (puf_out)
    ----------------------------------------
    Total                      8.242ns (4.267ns logic, 3.975ns route)
                                       (51.8% logic, 48.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro[0].ro/dffout_OBUF'
  Total number of paths / destination ports: 48 / 1
-------------------------------------------------------------------------
Offset:              8.426ns (Levels of Logic = 12)
  Source:            ro[0].ro_counter/temp_0 (FF)
  Destination:       puf_out (PAD)
  Source Clock:      ro[0].ro/dffout_OBUF rising

  Data Path: ro[0].ro_counter/temp_0 to puf_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.471   1.096  ro[0].ro_counter/temp_0 (ro[0].ro_counter/temp_0)
     LUT6:I0->O            1   0.094   0.973  mux1/Mmux_out_5_f7_SW0 (N49)
     LUT6:I1->O            4   0.094   0.592  mux1/Mmux_out_5_f7 (mux1/Mmux_out_5_f7)
     LUT6:I4->O            6   0.094   0.816  muxmux<3>11 (mux1_out<0>)
     LUT4:I0->O            1   0.094   0.000  Mcompar_puf_out_cmp_gt0000_lut<0> (Mcompar_puf_out_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  Mcompar_puf_out_cmp_gt0000_cy<0> (Mcompar_puf_out_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_puf_out_cmp_gt0000_cy<1> (Mcompar_puf_out_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_puf_out_cmp_gt0000_cy<2> (Mcompar_puf_out_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_puf_out_cmp_gt0000_cy<3> (Mcompar_puf_out_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_puf_out_cmp_gt0000_cy<4> (Mcompar_puf_out_cmp_gt0000_cy<4>)
     MUXCY:CI->O           2   0.254   0.341  Mcompar_puf_out_cmp_gt0000_cy<5> (Mcompar_puf_out_cmp_gt0000_cy<5>)
     INV:I->O              2   0.238   0.341  Mcompar_puf_out_cmp_gt0000_cy<5>_inv1_INV_0 (puf_out_OBUF)
     OBUF:I->O                 2.452          puf_out_OBUF (puf_out)
    ----------------------------------------
    Total                      8.426ns (4.267ns logic, 4.159ns route)
                                       (50.6% logic, 49.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro[4].ro/dffout_OBUF'
  Total number of paths / destination ports: 48 / 1
-------------------------------------------------------------------------
Offset:              8.146ns (Levels of Logic = 12)
  Source:            ro[4].ro_counter/temp_0 (FF)
  Destination:       puf_out (PAD)
  Source Clock:      ro[4].ro/dffout_OBUF rising

  Data Path: ro[4].ro_counter/temp_0 to puf_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.471   0.816  ro[4].ro_counter/temp_0 (ro[4].ro_counter/temp_0)
     LUT6:I2->O            1   0.094   0.973  mux1/Mmux_out_5_f7_SW0 (N49)
     LUT6:I1->O            4   0.094   0.592  mux1/Mmux_out_5_f7 (mux1/Mmux_out_5_f7)
     LUT6:I4->O            6   0.094   0.816  muxmux<3>11 (mux1_out<0>)
     LUT4:I0->O            1   0.094   0.000  Mcompar_puf_out_cmp_gt0000_lut<0> (Mcompar_puf_out_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  Mcompar_puf_out_cmp_gt0000_cy<0> (Mcompar_puf_out_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_puf_out_cmp_gt0000_cy<1> (Mcompar_puf_out_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_puf_out_cmp_gt0000_cy<2> (Mcompar_puf_out_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_puf_out_cmp_gt0000_cy<3> (Mcompar_puf_out_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_puf_out_cmp_gt0000_cy<4> (Mcompar_puf_out_cmp_gt0000_cy<4>)
     MUXCY:CI->O           2   0.254   0.341  Mcompar_puf_out_cmp_gt0000_cy<5> (Mcompar_puf_out_cmp_gt0000_cy<5>)
     INV:I->O              2   0.238   0.341  Mcompar_puf_out_cmp_gt0000_cy<5>_inv1_INV_0 (puf_out_OBUF)
     OBUF:I->O                 2.452          puf_out_OBUF (puf_out)
    ----------------------------------------
    Total                      8.146ns (4.267ns logic, 3.879ns route)
                                       (52.4% logic, 47.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro[2].ro/dffout_OBUF'
  Total number of paths / destination ports: 48 / 1
-------------------------------------------------------------------------
Offset:              8.286ns (Levels of Logic = 7)
  Source:            ro[2].ro_counter/temp_11 (FF)
  Destination:       puf_out (PAD)
  Source Clock:      ro[2].ro/dffout_OBUF rising

  Data Path: ro[2].ro_counter/temp_11 to puf_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.471   1.096  ro[2].ro_counter/temp_11 (ro[2].ro_counter/temp_11)
     LUT6:I0->O            1   0.094   1.069  mux2/Mmux_out_5_f7_1_SW2 (N241)
     LUT6:I0->O            4   0.094   0.496  mux2/Mmux_out_5_f7_1 (mux2/Mmux_out_5_f72)
     LUT6:I5->O            6   0.094   0.816  muxmux2<3>21 (mux2_out<11>)
     LUT4:I0->O            0   0.094   0.000  Mcompar_puf_out_cmp_gt0000_lutdi5 (Mcompar_puf_out_cmp_gt0000_lutdi5)
     MUXCY:DI->O           2   0.590   0.341  Mcompar_puf_out_cmp_gt0000_cy<5> (Mcompar_puf_out_cmp_gt0000_cy<5>)
     INV:I->O              2   0.238   0.341  Mcompar_puf_out_cmp_gt0000_cy<5>_inv1_INV_0 (puf_out_OBUF)
     OBUF:I->O                 2.452          puf_out_OBUF (puf_out)
    ----------------------------------------
    Total                      8.286ns (4.127ns logic, 4.159ns route)
                                       (49.8% logic, 50.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro[6].ro/dffout_OBUF'
  Total number of paths / destination ports: 48 / 1
-------------------------------------------------------------------------
Offset:              8.006ns (Levels of Logic = 7)
  Source:            ro[6].ro_counter/temp_11 (FF)
  Destination:       puf_out (PAD)
  Source Clock:      ro[6].ro/dffout_OBUF rising

  Data Path: ro[6].ro_counter/temp_11 to puf_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.471   0.816  ro[6].ro_counter/temp_11 (ro[6].ro_counter/temp_11)
     LUT6:I2->O            1   0.094   1.069  mux2/Mmux_out_5_f7_1_SW2 (N241)
     LUT6:I0->O            4   0.094   0.496  mux2/Mmux_out_5_f7_1 (mux2/Mmux_out_5_f72)
     LUT6:I5->O            6   0.094   0.816  muxmux2<3>21 (mux2_out<11>)
     LUT4:I0->O            0   0.094   0.000  Mcompar_puf_out_cmp_gt0000_lutdi5 (Mcompar_puf_out_cmp_gt0000_lutdi5)
     MUXCY:DI->O           2   0.590   0.341  Mcompar_puf_out_cmp_gt0000_cy<5> (Mcompar_puf_out_cmp_gt0000_cy<5>)
     INV:I->O              2   0.238   0.341  Mcompar_puf_out_cmp_gt0000_cy<5>_inv1_INV_0 (puf_out_OBUF)
     OBUF:I->O                 2.452          puf_out_OBUF (puf_out)
    ----------------------------------------
    Total                      8.006ns (4.127ns logic, 3.879ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro[1].ro/dffout_OBUF'
  Total number of paths / destination ports: 48 / 1
-------------------------------------------------------------------------
Offset:              8.190ns (Levels of Logic = 7)
  Source:            ro[1].ro_counter/temp_11 (FF)
  Destination:       puf_out (PAD)
  Source Clock:      ro[1].ro/dffout_OBUF rising

  Data Path: ro[1].ro_counter/temp_11 to puf_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.471   1.096  ro[1].ro_counter/temp_11 (ro[1].ro_counter/temp_11)
     LUT6:I0->O            1   0.094   0.973  mux2/Mmux_out_5_f7_1_SW1 (N240)
     LUT6:I1->O            4   0.094   0.496  mux2/Mmux_out_5_f7_1 (mux2/Mmux_out_5_f72)
     LUT6:I5->O            6   0.094   0.816  muxmux2<3>21 (mux2_out<11>)
     LUT4:I0->O            0   0.094   0.000  Mcompar_puf_out_cmp_gt0000_lutdi5 (Mcompar_puf_out_cmp_gt0000_lutdi5)
     MUXCY:DI->O           2   0.590   0.341  Mcompar_puf_out_cmp_gt0000_cy<5> (Mcompar_puf_out_cmp_gt0000_cy<5>)
     INV:I->O              2   0.238   0.341  Mcompar_puf_out_cmp_gt0000_cy<5>_inv1_INV_0 (puf_out_OBUF)
     OBUF:I->O                 2.452          puf_out_OBUF (puf_out)
    ----------------------------------------
    Total                      8.190ns (4.127ns logic, 4.063ns route)
                                       (50.4% logic, 49.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro[5].ro/dffout_OBUF'
  Total number of paths / destination ports: 48 / 1
-------------------------------------------------------------------------
Offset:              7.910ns (Levels of Logic = 7)
  Source:            ro[5].ro_counter/temp_11 (FF)
  Destination:       puf_out (PAD)
  Source Clock:      ro[5].ro/dffout_OBUF rising

  Data Path: ro[5].ro_counter/temp_11 to puf_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.471   0.816  ro[5].ro_counter/temp_11 (ro[5].ro_counter/temp_11)
     LUT6:I2->O            1   0.094   0.973  mux2/Mmux_out_5_f7_1_SW1 (N240)
     LUT6:I1->O            4   0.094   0.496  mux2/Mmux_out_5_f7_1 (mux2/Mmux_out_5_f72)
     LUT6:I5->O            6   0.094   0.816  muxmux2<3>21 (mux2_out<11>)
     LUT4:I0->O            0   0.094   0.000  Mcompar_puf_out_cmp_gt0000_lutdi5 (Mcompar_puf_out_cmp_gt0000_lutdi5)
     MUXCY:DI->O           2   0.590   0.341  Mcompar_puf_out_cmp_gt0000_cy<5> (Mcompar_puf_out_cmp_gt0000_cy<5>)
     INV:I->O              2   0.238   0.341  Mcompar_puf_out_cmp_gt0000_cy<5>_inv1_INV_0 (puf_out_OBUF)
     OBUF:I->O                 2.452          puf_out_OBUF (puf_out)
    ----------------------------------------
    Total                      7.910ns (4.127ns logic, 3.783ns route)
                                       (52.2% logic, 47.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro[11].ro/dffout_OBUF'
  Total number of paths / destination ports: 48 / 1
-------------------------------------------------------------------------
Offset:              8.426ns (Levels of Logic = 12)
  Source:            ro[11].ro_counter/temp_0 (FF)
  Destination:       puf_out (PAD)
  Source Clock:      ro[11].ro/dffout_OBUF rising

  Data Path: ro[11].ro_counter/temp_0 to puf_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.471   1.096  ro[11].ro_counter/temp_0 (ro[11].ro_counter/temp_0)
     LUT6:I0->O            1   0.094   1.069  mux1/Mmux_out_6_f7_SW3 (N47)
     LUT6:I0->O            4   0.094   0.496  mux1/Mmux_out_6_f7 (mux1/Mmux_out_6_f7)
     LUT6:I5->O            6   0.094   0.816  muxmux<3>11 (mux1_out<0>)
     LUT4:I0->O            1   0.094   0.000  Mcompar_puf_out_cmp_gt0000_lut<0> (Mcompar_puf_out_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  Mcompar_puf_out_cmp_gt0000_cy<0> (Mcompar_puf_out_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_puf_out_cmp_gt0000_cy<1> (Mcompar_puf_out_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_puf_out_cmp_gt0000_cy<2> (Mcompar_puf_out_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_puf_out_cmp_gt0000_cy<3> (Mcompar_puf_out_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_puf_out_cmp_gt0000_cy<4> (Mcompar_puf_out_cmp_gt0000_cy<4>)
     MUXCY:CI->O           2   0.254   0.341  Mcompar_puf_out_cmp_gt0000_cy<5> (Mcompar_puf_out_cmp_gt0000_cy<5>)
     INV:I->O              2   0.238   0.341  Mcompar_puf_out_cmp_gt0000_cy<5>_inv1_INV_0 (puf_out_OBUF)
     OBUF:I->O                 2.452          puf_out_OBUF (puf_out)
    ----------------------------------------
    Total                      8.426ns (4.267ns logic, 4.159ns route)
                                       (50.6% logic, 49.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro[15].ro/dffout_OBUF'
  Total number of paths / destination ports: 48 / 1
-------------------------------------------------------------------------
Offset:              8.146ns (Levels of Logic = 12)
  Source:            ro[15].ro_counter/temp_0 (FF)
  Destination:       puf_out (PAD)
  Source Clock:      ro[15].ro/dffout_OBUF rising

  Data Path: ro[15].ro_counter/temp_0 to puf_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.471   0.816  ro[15].ro_counter/temp_0 (ro[15].ro_counter/temp_0)
     LUT6:I2->O            1   0.094   1.069  mux1/Mmux_out_6_f7_SW3 (N47)
     LUT6:I0->O            4   0.094   0.496  mux1/Mmux_out_6_f7 (mux1/Mmux_out_6_f7)
     LUT6:I5->O            6   0.094   0.816  muxmux<3>11 (mux1_out<0>)
     LUT4:I0->O            1   0.094   0.000  Mcompar_puf_out_cmp_gt0000_lut<0> (Mcompar_puf_out_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  Mcompar_puf_out_cmp_gt0000_cy<0> (Mcompar_puf_out_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_puf_out_cmp_gt0000_cy<1> (Mcompar_puf_out_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_puf_out_cmp_gt0000_cy<2> (Mcompar_puf_out_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_puf_out_cmp_gt0000_cy<3> (Mcompar_puf_out_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_puf_out_cmp_gt0000_cy<4> (Mcompar_puf_out_cmp_gt0000_cy<4>)
     MUXCY:CI->O           2   0.254   0.341  Mcompar_puf_out_cmp_gt0000_cy<5> (Mcompar_puf_out_cmp_gt0000_cy<5>)
     INV:I->O              2   0.238   0.341  Mcompar_puf_out_cmp_gt0000_cy<5>_inv1_INV_0 (puf_out_OBUF)
     OBUF:I->O                 2.452          puf_out_OBUF (puf_out)
    ----------------------------------------
    Total                      8.146ns (4.267ns logic, 3.879ns route)
                                       (52.4% logic, 47.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro[8].ro/dffout_OBUF'
  Total number of paths / destination ports: 48 / 1
-------------------------------------------------------------------------
Offset:              8.330ns (Levels of Logic = 12)
  Source:            ro[8].ro_counter/temp_0 (FF)
  Destination:       puf_out (PAD)
  Source Clock:      ro[8].ro/dffout_OBUF rising

  Data Path: ro[8].ro_counter/temp_0 to puf_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.471   1.096  ro[8].ro_counter/temp_0 (ro[8].ro_counter/temp_0)
     LUT6:I0->O            1   0.094   0.973  mux1/Mmux_out_6_f7_SW0 (N44)
     LUT6:I1->O            4   0.094   0.496  mux1/Mmux_out_6_f7 (mux1/Mmux_out_6_f7)
     LUT6:I5->O            6   0.094   0.816  muxmux<3>11 (mux1_out<0>)
     LUT4:I0->O            1   0.094   0.000  Mcompar_puf_out_cmp_gt0000_lut<0> (Mcompar_puf_out_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  Mcompar_puf_out_cmp_gt0000_cy<0> (Mcompar_puf_out_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_puf_out_cmp_gt0000_cy<1> (Mcompar_puf_out_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_puf_out_cmp_gt0000_cy<2> (Mcompar_puf_out_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_puf_out_cmp_gt0000_cy<3> (Mcompar_puf_out_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_puf_out_cmp_gt0000_cy<4> (Mcompar_puf_out_cmp_gt0000_cy<4>)
     MUXCY:CI->O           2   0.254   0.341  Mcompar_puf_out_cmp_gt0000_cy<5> (Mcompar_puf_out_cmp_gt0000_cy<5>)
     INV:I->O              2   0.238   0.341  Mcompar_puf_out_cmp_gt0000_cy<5>_inv1_INV_0 (puf_out_OBUF)
     OBUF:I->O                 2.452          puf_out_OBUF (puf_out)
    ----------------------------------------
    Total                      8.330ns (4.267ns logic, 4.063ns route)
                                       (51.2% logic, 48.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro[12].ro/dffout_OBUF'
  Total number of paths / destination ports: 48 / 1
-------------------------------------------------------------------------
Offset:              8.050ns (Levels of Logic = 12)
  Source:            ro[12].ro_counter/temp_0 (FF)
  Destination:       puf_out (PAD)
  Source Clock:      ro[12].ro/dffout_OBUF rising

  Data Path: ro[12].ro_counter/temp_0 to puf_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.471   0.816  ro[12].ro_counter/temp_0 (ro[12].ro_counter/temp_0)
     LUT6:I2->O            1   0.094   0.973  mux1/Mmux_out_6_f7_SW0 (N44)
     LUT6:I1->O            4   0.094   0.496  mux1/Mmux_out_6_f7 (mux1/Mmux_out_6_f7)
     LUT6:I5->O            6   0.094   0.816  muxmux<3>11 (mux1_out<0>)
     LUT4:I0->O            1   0.094   0.000  Mcompar_puf_out_cmp_gt0000_lut<0> (Mcompar_puf_out_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  Mcompar_puf_out_cmp_gt0000_cy<0> (Mcompar_puf_out_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_puf_out_cmp_gt0000_cy<1> (Mcompar_puf_out_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_puf_out_cmp_gt0000_cy<2> (Mcompar_puf_out_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_puf_out_cmp_gt0000_cy<3> (Mcompar_puf_out_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_puf_out_cmp_gt0000_cy<4> (Mcompar_puf_out_cmp_gt0000_cy<4>)
     MUXCY:CI->O           2   0.254   0.341  Mcompar_puf_out_cmp_gt0000_cy<5> (Mcompar_puf_out_cmp_gt0000_cy<5>)
     INV:I->O              2   0.238   0.341  Mcompar_puf_out_cmp_gt0000_cy<5>_inv1_INV_0 (puf_out_OBUF)
     OBUF:I->O                 2.452          puf_out_OBUF (puf_out)
    ----------------------------------------
    Total                      8.050ns (4.267ns logic, 3.783ns route)
                                       (53.0% logic, 47.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro[10].ro/dffout_OBUF'
  Total number of paths / destination ports: 48 / 1
-------------------------------------------------------------------------
Offset:              8.146ns (Levels of Logic = 12)
  Source:            ro[10].ro_counter/temp_0 (FF)
  Destination:       puf_out (PAD)
  Source Clock:      ro[10].ro/dffout_OBUF rising

  Data Path: ro[10].ro_counter/temp_0 to puf_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.471   1.096  ro[10].ro_counter/temp_0 (ro[10].ro_counter/temp_0)
     LUT6:I0->O            1   0.094   0.789  mux1/Mmux_out_6_f7_SW2 (N46)
     LUT6:I2->O            4   0.094   0.496  mux1/Mmux_out_6_f7 (mux1/Mmux_out_6_f7)
     LUT6:I5->O            6   0.094   0.816  muxmux<3>11 (mux1_out<0>)
     LUT4:I0->O            1   0.094   0.000  Mcompar_puf_out_cmp_gt0000_lut<0> (Mcompar_puf_out_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  Mcompar_puf_out_cmp_gt0000_cy<0> (Mcompar_puf_out_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_puf_out_cmp_gt0000_cy<1> (Mcompar_puf_out_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_puf_out_cmp_gt0000_cy<2> (Mcompar_puf_out_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_puf_out_cmp_gt0000_cy<3> (Mcompar_puf_out_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_puf_out_cmp_gt0000_cy<4> (Mcompar_puf_out_cmp_gt0000_cy<4>)
     MUXCY:CI->O           2   0.254   0.341  Mcompar_puf_out_cmp_gt0000_cy<5> (Mcompar_puf_out_cmp_gt0000_cy<5>)
     INV:I->O              2   0.238   0.341  Mcompar_puf_out_cmp_gt0000_cy<5>_inv1_INV_0 (puf_out_OBUF)
     OBUF:I->O                 2.452          puf_out_OBUF (puf_out)
    ----------------------------------------
    Total                      8.146ns (4.267ns logic, 3.879ns route)
                                       (52.4% logic, 47.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro[14].ro/dffout_OBUF'
  Total number of paths / destination ports: 48 / 1
-------------------------------------------------------------------------
Offset:              7.866ns (Levels of Logic = 12)
  Source:            ro[14].ro_counter/temp_0 (FF)
  Destination:       puf_out (PAD)
  Source Clock:      ro[14].ro/dffout_OBUF rising

  Data Path: ro[14].ro_counter/temp_0 to puf_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.471   0.816  ro[14].ro_counter/temp_0 (ro[14].ro_counter/temp_0)
     LUT6:I2->O            1   0.094   0.789  mux1/Mmux_out_6_f7_SW2 (N46)
     LUT6:I2->O            4   0.094   0.496  mux1/Mmux_out_6_f7 (mux1/Mmux_out_6_f7)
     LUT6:I5->O            6   0.094   0.816  muxmux<3>11 (mux1_out<0>)
     LUT4:I0->O            1   0.094   0.000  Mcompar_puf_out_cmp_gt0000_lut<0> (Mcompar_puf_out_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  Mcompar_puf_out_cmp_gt0000_cy<0> (Mcompar_puf_out_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_puf_out_cmp_gt0000_cy<1> (Mcompar_puf_out_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_puf_out_cmp_gt0000_cy<2> (Mcompar_puf_out_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_puf_out_cmp_gt0000_cy<3> (Mcompar_puf_out_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_puf_out_cmp_gt0000_cy<4> (Mcompar_puf_out_cmp_gt0000_cy<4>)
     MUXCY:CI->O           2   0.254   0.341  Mcompar_puf_out_cmp_gt0000_cy<5> (Mcompar_puf_out_cmp_gt0000_cy<5>)
     INV:I->O              2   0.238   0.341  Mcompar_puf_out_cmp_gt0000_cy<5>_inv1_INV_0 (puf_out_OBUF)
     OBUF:I->O                 2.452          puf_out_OBUF (puf_out)
    ----------------------------------------
    Total                      7.866ns (4.267ns logic, 3.599ns route)
                                       (54.2% logic, 45.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro[9].ro/dffout_OBUF'
  Total number of paths / destination ports: 48 / 1
-------------------------------------------------------------------------
Offset:              8.067ns (Levels of Logic = 12)
  Source:            ro[9].ro_counter/temp_0 (FF)
  Destination:       puf_out (PAD)
  Source Clock:      ro[9].ro/dffout_OBUF rising

  Data Path: ro[9].ro_counter/temp_0 to puf_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.471   1.096  ro[9].ro_counter/temp_0 (ro[9].ro_counter/temp_0)
     LUT6:I0->O            1   0.094   0.710  mux1/Mmux_out_6_f7_SW1 (N45)
     LUT6:I3->O            4   0.094   0.496  mux1/Mmux_out_6_f7 (mux1/Mmux_out_6_f7)
     LUT6:I5->O            6   0.094   0.816  muxmux<3>11 (mux1_out<0>)
     LUT4:I0->O            1   0.094   0.000  Mcompar_puf_out_cmp_gt0000_lut<0> (Mcompar_puf_out_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  Mcompar_puf_out_cmp_gt0000_cy<0> (Mcompar_puf_out_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_puf_out_cmp_gt0000_cy<1> (Mcompar_puf_out_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_puf_out_cmp_gt0000_cy<2> (Mcompar_puf_out_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_puf_out_cmp_gt0000_cy<3> (Mcompar_puf_out_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_puf_out_cmp_gt0000_cy<4> (Mcompar_puf_out_cmp_gt0000_cy<4>)
     MUXCY:CI->O           2   0.254   0.341  Mcompar_puf_out_cmp_gt0000_cy<5> (Mcompar_puf_out_cmp_gt0000_cy<5>)
     INV:I->O              2   0.238   0.341  Mcompar_puf_out_cmp_gt0000_cy<5>_inv1_INV_0 (puf_out_OBUF)
     OBUF:I->O                 2.452          puf_out_OBUF (puf_out)
    ----------------------------------------
    Total                      8.067ns (4.267ns logic, 3.800ns route)
                                       (52.9% logic, 47.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ro[13].ro/dffout_OBUF'
  Total number of paths / destination ports: 48 / 1
-------------------------------------------------------------------------
Offset:              7.787ns (Levels of Logic = 12)
  Source:            ro[13].ro_counter/temp_0 (FF)
  Destination:       puf_out (PAD)
  Source Clock:      ro[13].ro/dffout_OBUF rising

  Data Path: ro[13].ro_counter/temp_0 to puf_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.471   0.816  ro[13].ro_counter/temp_0 (ro[13].ro_counter/temp_0)
     LUT6:I2->O            1   0.094   0.710  mux1/Mmux_out_6_f7_SW1 (N45)
     LUT6:I3->O            4   0.094   0.496  mux1/Mmux_out_6_f7 (mux1/Mmux_out_6_f7)
     LUT6:I5->O            6   0.094   0.816  muxmux<3>11 (mux1_out<0>)
     LUT4:I0->O            1   0.094   0.000  Mcompar_puf_out_cmp_gt0000_lut<0> (Mcompar_puf_out_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  Mcompar_puf_out_cmp_gt0000_cy<0> (Mcompar_puf_out_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_puf_out_cmp_gt0000_cy<1> (Mcompar_puf_out_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_puf_out_cmp_gt0000_cy<2> (Mcompar_puf_out_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_puf_out_cmp_gt0000_cy<3> (Mcompar_puf_out_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_puf_out_cmp_gt0000_cy<4> (Mcompar_puf_out_cmp_gt0000_cy<4>)
     MUXCY:CI->O           2   0.254   0.341  Mcompar_puf_out_cmp_gt0000_cy<5> (Mcompar_puf_out_cmp_gt0000_cy<5>)
     INV:I->O              2   0.238   0.341  Mcompar_puf_out_cmp_gt0000_cy<5>_inv1_INV_0 (puf_out_OBUF)
     OBUF:I->O                 2.452          puf_out_OBUF (puf_out)
    ----------------------------------------
    Total                      7.787ns (4.267ns logic, 3.520ns route)
                                       (54.8% logic, 45.2% route)

=========================================================================
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to ICON0.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to ICON0.
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to VIO0.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to VIO0.
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to ILA0.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to ILA0.


Total REAL time to Xst completion: 52.00 secs
Total CPU time to Xst completion: 51.92 secs
 
--> 

Total memory usage is 4767552 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   88 (   0 filtered)
Number of infos    :    7 (   0 filtered)

