// Seed: 1991958379
module module_0 (
    input  tri   id_0,
    output uwire id_1
    , id_7,
    output uwire id_2,
    input  wand  id_3,
    input  wire  id_4,
    output wor   id_5
);
  initial #(id_4) {id_4, id_3} -= -1;
endmodule
module module_1 (
    input wand id_0,
    output tri1 id_1,
    input supply0 id_2,
    input supply1 id_3,
    output tri1 id_4,
    input wor id_5,
    input supply1 id_6,
    input supply0 id_7,
    output wire id_8,
    output tri0 id_9,
    input tri1 id_10,
    input tri0 id_11,
    input wor id_12,
    output supply0 id_13,
    input wire id_14,
    input wor id_15,
    output supply0 id_16,
    input supply1 id_17
);
  assign id_16 = (id_6);
  module_0 modCall_1 (
      id_15,
      id_16,
      id_4,
      id_2,
      id_2,
      id_13
  );
endmodule
