Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Sun Dec 21 18:12:03 2025
| Host         : dt-wypark running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.092        0.000                      0                10327        0.042        0.000                      0                10327        3.000        0.000                       0                  4477  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 8.772}      17.544          57.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.092        0.000                      0                10327        0.042        0.000                      0                10327        8.272        0.000                       0                  4473  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  INST1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  INST1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  INST1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  INST1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  INST1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  INST1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.272ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (required time - arrival time)
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/EX_RegWrite_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.544ns  (clk_out1_clk_wiz_0 rise@17.544ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.785ns  (logic 5.185ns (30.891%)  route 11.600ns (69.109%))
  Logic Levels:           18  (CARRY4=3 LUT2=1 LUT3=1 LUT4=4 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 15.980 - 17.544 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.614    -0.898    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     1.556 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.272     2.828    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/TX_data_reg[7]_0[7]
    SLICE_X47Y15         LUT3 (Prop_lut3_I1_O)        0.124     2.952 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=3, routed)           0.731     3.683    INST3/INST4/doutb[7]
    SLICE_X47Y19         LUT6 (Prop_lut6_I5_O)        0.124     3.807 r  INST3/INST4/reg_file[31][31]_i_6/O
                         net (fo=25, routed)          0.675     4.483    INST3/INST4/INST10/p_0_in[7]
    SLICE_X47Y21         LUT5 (Prop_lut5_I1_O)        0.124     4.607 r  INST3/INST4/reg_file[31][14]_i_3/O
                         net (fo=1, routed)           0.464     5.071    INST3/INST4/INST10/DMEM_result[14]
    SLICE_X46Y21         LUT6 (Prop_lut6_I0_O)        0.124     5.195 r  INST3/INST4/reg_file[31][14]_i_2/O
                         net (fo=36, routed)          0.592     5.787    INST3/WB_rd_write_data[14]
    SLICE_X44Y23         LUT4 (Prop_lut4_I0_O)        0.124     5.911 r  INST3/MEM_ALU_result[14]_i_11/O
                         net (fo=1, routed)           0.537     6.448    INST3/EX_rs2_fwd_data[14]
    SLICE_X44Y23         LUT5 (Prop_lut5_I3_O)        0.124     6.572 r  INST3/MEM_ALU_result[14]_i_6/O
                         net (fo=7, routed)           0.703     7.274    INST3/EX_op2[14]
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.124     7.398 r  INST3/MEM_ALU_result[0]_i_45/O
                         net (fo=2, routed)           0.499     7.897    INST3/MEM_ALU_result[0]_i_45_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.282 r  INST3/MEM_ALU_result_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.282    INST3/MEM_ALU_result_reg[0]_i_30_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.396 r  INST3/MEM_ALU_result_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.396    INST3/MEM_ALU_result_reg[0]_i_12_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.510 r  INST3/MEM_ALU_result_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.892     9.402    INST3/INST7/data9
    SLICE_X43Y18         LUT6 (Prop_lut6_I3_O)        0.124     9.526 r  INST3/MEM_ALU_result[0]_i_4/O
                         net (fo=1, routed)           0.723    10.249    INST3/MEM_ALU_result[0]_i_4_n_0
    SLICE_X46Y14         LUT5 (Prop_lut5_I0_O)        0.124    10.373 r  INST3/MEM_ALU_result[0]_i_2/O
                         net (fo=1, routed)           0.000    10.373    INST3/MEM_ALU_result[0]_i_2_n_0
    SLICE_X46Y14         MUXF7 (Prop_muxf7_I0_O)      0.209    10.582 r  INST3/MEM_ALU_result_reg[0]_i_1/O
                         net (fo=2, routed)           1.034    11.616    INST3/EX_ALU_result[0]
    SLICE_X45Y14         LUT4 (Prop_lut4_I1_O)        0.297    11.913 r  INST3/gh[0]_i_11/O
                         net (fo=1, routed)           0.433    12.346    INST3/gh[0]_i_11_n_0
    SLICE_X45Y14         LUT4 (Prop_lut4_I0_O)        0.124    12.470 r  INST3/gh[0]_i_4/O
                         net (fo=1, routed)           0.562    13.032    INST3/gh[0]_i_4_n_0
    SLICE_X46Y16         LUT6 (Prop_lut6_I3_O)        0.124    13.156 r  INST3/gh[0]_i_1/O
                         net (fo=49, routed)          0.805    13.961    INST3/EX_branch_taken
    SLICE_X49Y16         LUT6 (Prop_lut6_I0_O)        0.124    14.085 r  INST3/EX_BHTaddr[7]_i_1/O
                         net (fo=184, routed)         0.659    14.743    INST3/EX_rs2[0]
    SLICE_X49Y19         LUT2 (Prop_lut2_I1_O)        0.124    14.867 r  INST3/EX_Branch_i_1/O
                         net (fo=20, routed)          1.019    15.887    INST3/EX_Jump
    SLICE_X47Y24         FDRE                                         r  INST3/EX_RegWrite_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     17.544    17.544 r  
    W5                                                0.000    17.544 r  clk (IN)
                         net (fo=0)                   0.000    17.544    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.932 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.094    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    12.876 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    14.457    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.548 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.431    15.980    INST3/clk_out1
    SLICE_X47Y24         FDRE                                         r  INST3/EX_RegWrite_reg/C
                         clock pessimism              0.564    16.543    
                         clock uncertainty           -0.136    16.408    
    SLICE_X47Y24         FDRE (Setup_fdre_C_R)       -0.429    15.979    INST3/EX_RegWrite_reg
  -------------------------------------------------------------------
                         required time                         15.979    
                         arrival time                         -15.887    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (required time - arrival time)
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/EX_ValidReg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.544ns  (clk_out1_clk_wiz_0 rise@17.544ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.785ns  (logic 5.185ns (30.891%)  route 11.600ns (69.109%))
  Logic Levels:           18  (CARRY4=3 LUT2=1 LUT3=1 LUT4=4 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 15.980 - 17.544 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.614    -0.898    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     1.556 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.272     2.828    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/TX_data_reg[7]_0[7]
    SLICE_X47Y15         LUT3 (Prop_lut3_I1_O)        0.124     2.952 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=3, routed)           0.731     3.683    INST3/INST4/doutb[7]
    SLICE_X47Y19         LUT6 (Prop_lut6_I5_O)        0.124     3.807 r  INST3/INST4/reg_file[31][31]_i_6/O
                         net (fo=25, routed)          0.675     4.483    INST3/INST4/INST10/p_0_in[7]
    SLICE_X47Y21         LUT5 (Prop_lut5_I1_O)        0.124     4.607 r  INST3/INST4/reg_file[31][14]_i_3/O
                         net (fo=1, routed)           0.464     5.071    INST3/INST4/INST10/DMEM_result[14]
    SLICE_X46Y21         LUT6 (Prop_lut6_I0_O)        0.124     5.195 r  INST3/INST4/reg_file[31][14]_i_2/O
                         net (fo=36, routed)          0.592     5.787    INST3/WB_rd_write_data[14]
    SLICE_X44Y23         LUT4 (Prop_lut4_I0_O)        0.124     5.911 r  INST3/MEM_ALU_result[14]_i_11/O
                         net (fo=1, routed)           0.537     6.448    INST3/EX_rs2_fwd_data[14]
    SLICE_X44Y23         LUT5 (Prop_lut5_I3_O)        0.124     6.572 r  INST3/MEM_ALU_result[14]_i_6/O
                         net (fo=7, routed)           0.703     7.274    INST3/EX_op2[14]
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.124     7.398 r  INST3/MEM_ALU_result[0]_i_45/O
                         net (fo=2, routed)           0.499     7.897    INST3/MEM_ALU_result[0]_i_45_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.282 r  INST3/MEM_ALU_result_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.282    INST3/MEM_ALU_result_reg[0]_i_30_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.396 r  INST3/MEM_ALU_result_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.396    INST3/MEM_ALU_result_reg[0]_i_12_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.510 r  INST3/MEM_ALU_result_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.892     9.402    INST3/INST7/data9
    SLICE_X43Y18         LUT6 (Prop_lut6_I3_O)        0.124     9.526 r  INST3/MEM_ALU_result[0]_i_4/O
                         net (fo=1, routed)           0.723    10.249    INST3/MEM_ALU_result[0]_i_4_n_0
    SLICE_X46Y14         LUT5 (Prop_lut5_I0_O)        0.124    10.373 r  INST3/MEM_ALU_result[0]_i_2/O
                         net (fo=1, routed)           0.000    10.373    INST3/MEM_ALU_result[0]_i_2_n_0
    SLICE_X46Y14         MUXF7 (Prop_muxf7_I0_O)      0.209    10.582 r  INST3/MEM_ALU_result_reg[0]_i_1/O
                         net (fo=2, routed)           1.034    11.616    INST3/EX_ALU_result[0]
    SLICE_X45Y14         LUT4 (Prop_lut4_I1_O)        0.297    11.913 r  INST3/gh[0]_i_11/O
                         net (fo=1, routed)           0.433    12.346    INST3/gh[0]_i_11_n_0
    SLICE_X45Y14         LUT4 (Prop_lut4_I0_O)        0.124    12.470 r  INST3/gh[0]_i_4/O
                         net (fo=1, routed)           0.562    13.032    INST3/gh[0]_i_4_n_0
    SLICE_X46Y16         LUT6 (Prop_lut6_I3_O)        0.124    13.156 r  INST3/gh[0]_i_1/O
                         net (fo=49, routed)          0.805    13.961    INST3/EX_branch_taken
    SLICE_X49Y16         LUT6 (Prop_lut6_I0_O)        0.124    14.085 r  INST3/EX_BHTaddr[7]_i_1/O
                         net (fo=184, routed)         0.659    14.743    INST3/EX_rs2[0]
    SLICE_X49Y19         LUT2 (Prop_lut2_I1_O)        0.124    14.867 r  INST3/EX_Branch_i_1/O
                         net (fo=20, routed)          1.019    15.887    INST3/EX_Jump
    SLICE_X47Y24         FDRE                                         r  INST3/EX_ValidReg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     17.544    17.544 r  
    W5                                                0.000    17.544 r  clk (IN)
                         net (fo=0)                   0.000    17.544    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.932 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.094    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    12.876 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    14.457    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.548 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.431    15.980    INST3/clk_out1
    SLICE_X47Y24         FDRE                                         r  INST3/EX_ValidReg_reg[1]/C
                         clock pessimism              0.564    16.543    
                         clock uncertainty           -0.136    16.408    
    SLICE_X47Y24         FDRE (Setup_fdre_C_R)       -0.429    15.979    INST3/EX_ValidReg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.979    
                         arrival time                         -15.887    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (required time - arrival time)
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/EX_ValidReg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.544ns  (clk_out1_clk_wiz_0 rise@17.544ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.785ns  (logic 5.185ns (30.891%)  route 11.600ns (69.109%))
  Logic Levels:           18  (CARRY4=3 LUT2=1 LUT3=1 LUT4=4 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 15.980 - 17.544 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.614    -0.898    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     1.556 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.272     2.828    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/TX_data_reg[7]_0[7]
    SLICE_X47Y15         LUT3 (Prop_lut3_I1_O)        0.124     2.952 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=3, routed)           0.731     3.683    INST3/INST4/doutb[7]
    SLICE_X47Y19         LUT6 (Prop_lut6_I5_O)        0.124     3.807 r  INST3/INST4/reg_file[31][31]_i_6/O
                         net (fo=25, routed)          0.675     4.483    INST3/INST4/INST10/p_0_in[7]
    SLICE_X47Y21         LUT5 (Prop_lut5_I1_O)        0.124     4.607 r  INST3/INST4/reg_file[31][14]_i_3/O
                         net (fo=1, routed)           0.464     5.071    INST3/INST4/INST10/DMEM_result[14]
    SLICE_X46Y21         LUT6 (Prop_lut6_I0_O)        0.124     5.195 r  INST3/INST4/reg_file[31][14]_i_2/O
                         net (fo=36, routed)          0.592     5.787    INST3/WB_rd_write_data[14]
    SLICE_X44Y23         LUT4 (Prop_lut4_I0_O)        0.124     5.911 r  INST3/MEM_ALU_result[14]_i_11/O
                         net (fo=1, routed)           0.537     6.448    INST3/EX_rs2_fwd_data[14]
    SLICE_X44Y23         LUT5 (Prop_lut5_I3_O)        0.124     6.572 r  INST3/MEM_ALU_result[14]_i_6/O
                         net (fo=7, routed)           0.703     7.274    INST3/EX_op2[14]
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.124     7.398 r  INST3/MEM_ALU_result[0]_i_45/O
                         net (fo=2, routed)           0.499     7.897    INST3/MEM_ALU_result[0]_i_45_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.282 r  INST3/MEM_ALU_result_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.282    INST3/MEM_ALU_result_reg[0]_i_30_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.396 r  INST3/MEM_ALU_result_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.396    INST3/MEM_ALU_result_reg[0]_i_12_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.510 r  INST3/MEM_ALU_result_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.892     9.402    INST3/INST7/data9
    SLICE_X43Y18         LUT6 (Prop_lut6_I3_O)        0.124     9.526 r  INST3/MEM_ALU_result[0]_i_4/O
                         net (fo=1, routed)           0.723    10.249    INST3/MEM_ALU_result[0]_i_4_n_0
    SLICE_X46Y14         LUT5 (Prop_lut5_I0_O)        0.124    10.373 r  INST3/MEM_ALU_result[0]_i_2/O
                         net (fo=1, routed)           0.000    10.373    INST3/MEM_ALU_result[0]_i_2_n_0
    SLICE_X46Y14         MUXF7 (Prop_muxf7_I0_O)      0.209    10.582 r  INST3/MEM_ALU_result_reg[0]_i_1/O
                         net (fo=2, routed)           1.034    11.616    INST3/EX_ALU_result[0]
    SLICE_X45Y14         LUT4 (Prop_lut4_I1_O)        0.297    11.913 r  INST3/gh[0]_i_11/O
                         net (fo=1, routed)           0.433    12.346    INST3/gh[0]_i_11_n_0
    SLICE_X45Y14         LUT4 (Prop_lut4_I0_O)        0.124    12.470 r  INST3/gh[0]_i_4/O
                         net (fo=1, routed)           0.562    13.032    INST3/gh[0]_i_4_n_0
    SLICE_X46Y16         LUT6 (Prop_lut6_I3_O)        0.124    13.156 r  INST3/gh[0]_i_1/O
                         net (fo=49, routed)          0.805    13.961    INST3/EX_branch_taken
    SLICE_X49Y16         LUT6 (Prop_lut6_I0_O)        0.124    14.085 r  INST3/EX_BHTaddr[7]_i_1/O
                         net (fo=184, routed)         0.659    14.743    INST3/EX_rs2[0]
    SLICE_X49Y19         LUT2 (Prop_lut2_I1_O)        0.124    14.867 r  INST3/EX_Branch_i_1/O
                         net (fo=20, routed)          1.019    15.887    INST3/EX_Jump
    SLICE_X47Y24         FDRE                                         r  INST3/EX_ValidReg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     17.544    17.544 r  
    W5                                                0.000    17.544 r  clk (IN)
                         net (fo=0)                   0.000    17.544    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.932 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.094    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    12.876 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    14.457    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.548 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.431    15.980    INST3/clk_out1
    SLICE_X47Y24         FDRE                                         r  INST3/EX_ValidReg_reg[2]/C
                         clock pessimism              0.564    16.543    
                         clock uncertainty           -0.136    16.408    
    SLICE_X47Y24         FDRE (Setup_fdre_C_R)       -0.429    15.979    INST3/EX_ValidReg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.979    
                         arrival time                         -15.887    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (required time - arrival time)
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/EX_funct3_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.544ns  (clk_out1_clk_wiz_0 rise@17.544ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.785ns  (logic 5.185ns (30.891%)  route 11.600ns (69.109%))
  Logic Levels:           18  (CARRY4=3 LUT2=1 LUT3=1 LUT4=4 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 15.980 - 17.544 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.614    -0.898    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     1.556 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.272     2.828    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/TX_data_reg[7]_0[7]
    SLICE_X47Y15         LUT3 (Prop_lut3_I1_O)        0.124     2.952 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=3, routed)           0.731     3.683    INST3/INST4/doutb[7]
    SLICE_X47Y19         LUT6 (Prop_lut6_I5_O)        0.124     3.807 r  INST3/INST4/reg_file[31][31]_i_6/O
                         net (fo=25, routed)          0.675     4.483    INST3/INST4/INST10/p_0_in[7]
    SLICE_X47Y21         LUT5 (Prop_lut5_I1_O)        0.124     4.607 r  INST3/INST4/reg_file[31][14]_i_3/O
                         net (fo=1, routed)           0.464     5.071    INST3/INST4/INST10/DMEM_result[14]
    SLICE_X46Y21         LUT6 (Prop_lut6_I0_O)        0.124     5.195 r  INST3/INST4/reg_file[31][14]_i_2/O
                         net (fo=36, routed)          0.592     5.787    INST3/WB_rd_write_data[14]
    SLICE_X44Y23         LUT4 (Prop_lut4_I0_O)        0.124     5.911 r  INST3/MEM_ALU_result[14]_i_11/O
                         net (fo=1, routed)           0.537     6.448    INST3/EX_rs2_fwd_data[14]
    SLICE_X44Y23         LUT5 (Prop_lut5_I3_O)        0.124     6.572 r  INST3/MEM_ALU_result[14]_i_6/O
                         net (fo=7, routed)           0.703     7.274    INST3/EX_op2[14]
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.124     7.398 r  INST3/MEM_ALU_result[0]_i_45/O
                         net (fo=2, routed)           0.499     7.897    INST3/MEM_ALU_result[0]_i_45_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.282 r  INST3/MEM_ALU_result_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.282    INST3/MEM_ALU_result_reg[0]_i_30_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.396 r  INST3/MEM_ALU_result_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.396    INST3/MEM_ALU_result_reg[0]_i_12_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.510 r  INST3/MEM_ALU_result_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.892     9.402    INST3/INST7/data9
    SLICE_X43Y18         LUT6 (Prop_lut6_I3_O)        0.124     9.526 r  INST3/MEM_ALU_result[0]_i_4/O
                         net (fo=1, routed)           0.723    10.249    INST3/MEM_ALU_result[0]_i_4_n_0
    SLICE_X46Y14         LUT5 (Prop_lut5_I0_O)        0.124    10.373 r  INST3/MEM_ALU_result[0]_i_2/O
                         net (fo=1, routed)           0.000    10.373    INST3/MEM_ALU_result[0]_i_2_n_0
    SLICE_X46Y14         MUXF7 (Prop_muxf7_I0_O)      0.209    10.582 r  INST3/MEM_ALU_result_reg[0]_i_1/O
                         net (fo=2, routed)           1.034    11.616    INST3/EX_ALU_result[0]
    SLICE_X45Y14         LUT4 (Prop_lut4_I1_O)        0.297    11.913 r  INST3/gh[0]_i_11/O
                         net (fo=1, routed)           0.433    12.346    INST3/gh[0]_i_11_n_0
    SLICE_X45Y14         LUT4 (Prop_lut4_I0_O)        0.124    12.470 r  INST3/gh[0]_i_4/O
                         net (fo=1, routed)           0.562    13.032    INST3/gh[0]_i_4_n_0
    SLICE_X46Y16         LUT6 (Prop_lut6_I3_O)        0.124    13.156 r  INST3/gh[0]_i_1/O
                         net (fo=49, routed)          0.805    13.961    INST3/EX_branch_taken
    SLICE_X49Y16         LUT6 (Prop_lut6_I0_O)        0.124    14.085 r  INST3/EX_BHTaddr[7]_i_1/O
                         net (fo=184, routed)         0.659    14.743    INST3/EX_rs2[0]
    SLICE_X49Y19         LUT2 (Prop_lut2_I1_O)        0.124    14.867 r  INST3/EX_Branch_i_1/O
                         net (fo=20, routed)          1.019    15.887    INST3/EX_Jump
    SLICE_X47Y24         FDRE                                         r  INST3/EX_funct3_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     17.544    17.544 r  
    W5                                                0.000    17.544 r  clk (IN)
                         net (fo=0)                   0.000    17.544    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.932 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.094    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    12.876 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    14.457    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.548 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.431    15.980    INST3/clk_out1
    SLICE_X47Y24         FDRE                                         r  INST3/EX_funct3_reg[1]/C
                         clock pessimism              0.564    16.543    
                         clock uncertainty           -0.136    16.408    
    SLICE_X47Y24         FDRE (Setup_fdre_C_R)       -0.429    15.979    INST3/EX_funct3_reg[1]
  -------------------------------------------------------------------
                         required time                         15.979    
                         arrival time                         -15.887    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/ID_pc_4_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.544ns  (clk_out1_clk_wiz_0 rise@17.544ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.585ns  (logic 5.185ns (31.262%)  route 11.400ns (68.738%))
  Logic Levels:           18  (CARRY4=3 LUT3=2 LUT4=4 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 15.998 - 17.544 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.614    -0.898    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     1.556 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.272     2.828    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/TX_data_reg[7]_0[7]
    SLICE_X47Y15         LUT3 (Prop_lut3_I1_O)        0.124     2.952 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=3, routed)           0.731     3.683    INST3/INST4/doutb[7]
    SLICE_X47Y19         LUT6 (Prop_lut6_I5_O)        0.124     3.807 r  INST3/INST4/reg_file[31][31]_i_6/O
                         net (fo=25, routed)          0.675     4.483    INST3/INST4/INST10/p_0_in[7]
    SLICE_X47Y21         LUT5 (Prop_lut5_I1_O)        0.124     4.607 r  INST3/INST4/reg_file[31][14]_i_3/O
                         net (fo=1, routed)           0.464     5.071    INST3/INST4/INST10/DMEM_result[14]
    SLICE_X46Y21         LUT6 (Prop_lut6_I0_O)        0.124     5.195 r  INST3/INST4/reg_file[31][14]_i_2/O
                         net (fo=36, routed)          0.592     5.787    INST3/WB_rd_write_data[14]
    SLICE_X44Y23         LUT4 (Prop_lut4_I0_O)        0.124     5.911 r  INST3/MEM_ALU_result[14]_i_11/O
                         net (fo=1, routed)           0.537     6.448    INST3/EX_rs2_fwd_data[14]
    SLICE_X44Y23         LUT5 (Prop_lut5_I3_O)        0.124     6.572 r  INST3/MEM_ALU_result[14]_i_6/O
                         net (fo=7, routed)           0.703     7.274    INST3/EX_op2[14]
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.124     7.398 r  INST3/MEM_ALU_result[0]_i_45/O
                         net (fo=2, routed)           0.499     7.897    INST3/MEM_ALU_result[0]_i_45_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.282 r  INST3/MEM_ALU_result_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.282    INST3/MEM_ALU_result_reg[0]_i_30_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.396 r  INST3/MEM_ALU_result_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.396    INST3/MEM_ALU_result_reg[0]_i_12_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.510 r  INST3/MEM_ALU_result_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.892     9.402    INST3/INST7/data9
    SLICE_X43Y18         LUT6 (Prop_lut6_I3_O)        0.124     9.526 r  INST3/MEM_ALU_result[0]_i_4/O
                         net (fo=1, routed)           0.723    10.249    INST3/MEM_ALU_result[0]_i_4_n_0
    SLICE_X46Y14         LUT5 (Prop_lut5_I0_O)        0.124    10.373 r  INST3/MEM_ALU_result[0]_i_2/O
                         net (fo=1, routed)           0.000    10.373    INST3/MEM_ALU_result[0]_i_2_n_0
    SLICE_X46Y14         MUXF7 (Prop_muxf7_I0_O)      0.209    10.582 r  INST3/MEM_ALU_result_reg[0]_i_1/O
                         net (fo=2, routed)           1.034    11.616    INST3/EX_ALU_result[0]
    SLICE_X45Y14         LUT4 (Prop_lut4_I1_O)        0.297    11.913 r  INST3/gh[0]_i_11/O
                         net (fo=1, routed)           0.433    12.346    INST3/gh[0]_i_11_n_0
    SLICE_X45Y14         LUT4 (Prop_lut4_I0_O)        0.124    12.470 r  INST3/gh[0]_i_4/O
                         net (fo=1, routed)           0.562    13.032    INST3/gh[0]_i_4_n_0
    SLICE_X46Y16         LUT6 (Prop_lut6_I3_O)        0.124    13.156 r  INST3/gh[0]_i_1/O
                         net (fo=49, routed)          0.782    13.938    INST3/EX_branch_taken
    SLICE_X50Y15         LUT5 (Prop_lut5_I1_O)        0.124    14.062 r  INST3/IF_pc[31]_i_5/O
                         net (fo=43, routed)          0.647    14.709    INST3/IF_pc[31]_i_5_n_0
    SLICE_X54Y15         LUT3 (Prop_lut3_I1_O)        0.124    14.833 r  INST3/ID_pc[31]_i_1/O
                         net (fo=72, routed)          0.855    15.687    INST3/ID_branch_prediction[0]
    SLICE_X55Y11         FDRE                                         r  INST3/ID_pc_4_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     17.544    17.544 r  
    W5                                                0.000    17.544 r  clk (IN)
                         net (fo=0)                   0.000    17.544    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.932 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.094    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    12.876 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    14.457    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.548 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.449    15.998    INST3/clk_out1
    SLICE_X55Y11         FDRE                                         r  INST3/ID_pc_4_reg[1]/C
                         clock pessimism              0.564    16.561    
                         clock uncertainty           -0.136    16.426    
    SLICE_X55Y11         FDRE (Setup_fdre_C_R)       -0.429    15.997    INST3/ID_pc_4_reg[1]
  -------------------------------------------------------------------
                         required time                         15.997    
                         arrival time                         -15.687    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/ID_pc_4_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.544ns  (clk_out1_clk_wiz_0 rise@17.544ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.585ns  (logic 5.185ns (31.262%)  route 11.400ns (68.738%))
  Logic Levels:           18  (CARRY4=3 LUT3=2 LUT4=4 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 15.998 - 17.544 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.614    -0.898    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     1.556 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.272     2.828    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/TX_data_reg[7]_0[7]
    SLICE_X47Y15         LUT3 (Prop_lut3_I1_O)        0.124     2.952 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=3, routed)           0.731     3.683    INST3/INST4/doutb[7]
    SLICE_X47Y19         LUT6 (Prop_lut6_I5_O)        0.124     3.807 r  INST3/INST4/reg_file[31][31]_i_6/O
                         net (fo=25, routed)          0.675     4.483    INST3/INST4/INST10/p_0_in[7]
    SLICE_X47Y21         LUT5 (Prop_lut5_I1_O)        0.124     4.607 r  INST3/INST4/reg_file[31][14]_i_3/O
                         net (fo=1, routed)           0.464     5.071    INST3/INST4/INST10/DMEM_result[14]
    SLICE_X46Y21         LUT6 (Prop_lut6_I0_O)        0.124     5.195 r  INST3/INST4/reg_file[31][14]_i_2/O
                         net (fo=36, routed)          0.592     5.787    INST3/WB_rd_write_data[14]
    SLICE_X44Y23         LUT4 (Prop_lut4_I0_O)        0.124     5.911 r  INST3/MEM_ALU_result[14]_i_11/O
                         net (fo=1, routed)           0.537     6.448    INST3/EX_rs2_fwd_data[14]
    SLICE_X44Y23         LUT5 (Prop_lut5_I3_O)        0.124     6.572 r  INST3/MEM_ALU_result[14]_i_6/O
                         net (fo=7, routed)           0.703     7.274    INST3/EX_op2[14]
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.124     7.398 r  INST3/MEM_ALU_result[0]_i_45/O
                         net (fo=2, routed)           0.499     7.897    INST3/MEM_ALU_result[0]_i_45_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.282 r  INST3/MEM_ALU_result_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.282    INST3/MEM_ALU_result_reg[0]_i_30_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.396 r  INST3/MEM_ALU_result_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.396    INST3/MEM_ALU_result_reg[0]_i_12_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.510 r  INST3/MEM_ALU_result_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.892     9.402    INST3/INST7/data9
    SLICE_X43Y18         LUT6 (Prop_lut6_I3_O)        0.124     9.526 r  INST3/MEM_ALU_result[0]_i_4/O
                         net (fo=1, routed)           0.723    10.249    INST3/MEM_ALU_result[0]_i_4_n_0
    SLICE_X46Y14         LUT5 (Prop_lut5_I0_O)        0.124    10.373 r  INST3/MEM_ALU_result[0]_i_2/O
                         net (fo=1, routed)           0.000    10.373    INST3/MEM_ALU_result[0]_i_2_n_0
    SLICE_X46Y14         MUXF7 (Prop_muxf7_I0_O)      0.209    10.582 r  INST3/MEM_ALU_result_reg[0]_i_1/O
                         net (fo=2, routed)           1.034    11.616    INST3/EX_ALU_result[0]
    SLICE_X45Y14         LUT4 (Prop_lut4_I1_O)        0.297    11.913 r  INST3/gh[0]_i_11/O
                         net (fo=1, routed)           0.433    12.346    INST3/gh[0]_i_11_n_0
    SLICE_X45Y14         LUT4 (Prop_lut4_I0_O)        0.124    12.470 r  INST3/gh[0]_i_4/O
                         net (fo=1, routed)           0.562    13.032    INST3/gh[0]_i_4_n_0
    SLICE_X46Y16         LUT6 (Prop_lut6_I3_O)        0.124    13.156 r  INST3/gh[0]_i_1/O
                         net (fo=49, routed)          0.782    13.938    INST3/EX_branch_taken
    SLICE_X50Y15         LUT5 (Prop_lut5_I1_O)        0.124    14.062 r  INST3/IF_pc[31]_i_5/O
                         net (fo=43, routed)          0.647    14.709    INST3/IF_pc[31]_i_5_n_0
    SLICE_X54Y15         LUT3 (Prop_lut3_I1_O)        0.124    14.833 r  INST3/ID_pc[31]_i_1/O
                         net (fo=72, routed)          0.855    15.687    INST3/ID_branch_prediction[0]
    SLICE_X55Y11         FDRE                                         r  INST3/ID_pc_4_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     17.544    17.544 r  
    W5                                                0.000    17.544 r  clk (IN)
                         net (fo=0)                   0.000    17.544    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.932 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.094    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    12.876 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    14.457    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.548 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.449    15.998    INST3/clk_out1
    SLICE_X55Y11         FDRE                                         r  INST3/ID_pc_4_reg[2]/C
                         clock pessimism              0.564    16.561    
                         clock uncertainty           -0.136    16.426    
    SLICE_X55Y11         FDRE (Setup_fdre_C_R)       -0.429    15.997    INST3/ID_pc_4_reg[2]
  -------------------------------------------------------------------
                         required time                         15.997    
                         arrival time                         -15.687    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/ID_pc_4_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.544ns  (clk_out1_clk_wiz_0 rise@17.544ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.585ns  (logic 5.185ns (31.262%)  route 11.400ns (68.738%))
  Logic Levels:           18  (CARRY4=3 LUT3=2 LUT4=4 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 15.998 - 17.544 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.614    -0.898    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     1.556 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.272     2.828    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/TX_data_reg[7]_0[7]
    SLICE_X47Y15         LUT3 (Prop_lut3_I1_O)        0.124     2.952 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=3, routed)           0.731     3.683    INST3/INST4/doutb[7]
    SLICE_X47Y19         LUT6 (Prop_lut6_I5_O)        0.124     3.807 r  INST3/INST4/reg_file[31][31]_i_6/O
                         net (fo=25, routed)          0.675     4.483    INST3/INST4/INST10/p_0_in[7]
    SLICE_X47Y21         LUT5 (Prop_lut5_I1_O)        0.124     4.607 r  INST3/INST4/reg_file[31][14]_i_3/O
                         net (fo=1, routed)           0.464     5.071    INST3/INST4/INST10/DMEM_result[14]
    SLICE_X46Y21         LUT6 (Prop_lut6_I0_O)        0.124     5.195 r  INST3/INST4/reg_file[31][14]_i_2/O
                         net (fo=36, routed)          0.592     5.787    INST3/WB_rd_write_data[14]
    SLICE_X44Y23         LUT4 (Prop_lut4_I0_O)        0.124     5.911 r  INST3/MEM_ALU_result[14]_i_11/O
                         net (fo=1, routed)           0.537     6.448    INST3/EX_rs2_fwd_data[14]
    SLICE_X44Y23         LUT5 (Prop_lut5_I3_O)        0.124     6.572 r  INST3/MEM_ALU_result[14]_i_6/O
                         net (fo=7, routed)           0.703     7.274    INST3/EX_op2[14]
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.124     7.398 r  INST3/MEM_ALU_result[0]_i_45/O
                         net (fo=2, routed)           0.499     7.897    INST3/MEM_ALU_result[0]_i_45_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.282 r  INST3/MEM_ALU_result_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.282    INST3/MEM_ALU_result_reg[0]_i_30_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.396 r  INST3/MEM_ALU_result_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.396    INST3/MEM_ALU_result_reg[0]_i_12_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.510 r  INST3/MEM_ALU_result_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.892     9.402    INST3/INST7/data9
    SLICE_X43Y18         LUT6 (Prop_lut6_I3_O)        0.124     9.526 r  INST3/MEM_ALU_result[0]_i_4/O
                         net (fo=1, routed)           0.723    10.249    INST3/MEM_ALU_result[0]_i_4_n_0
    SLICE_X46Y14         LUT5 (Prop_lut5_I0_O)        0.124    10.373 r  INST3/MEM_ALU_result[0]_i_2/O
                         net (fo=1, routed)           0.000    10.373    INST3/MEM_ALU_result[0]_i_2_n_0
    SLICE_X46Y14         MUXF7 (Prop_muxf7_I0_O)      0.209    10.582 r  INST3/MEM_ALU_result_reg[0]_i_1/O
                         net (fo=2, routed)           1.034    11.616    INST3/EX_ALU_result[0]
    SLICE_X45Y14         LUT4 (Prop_lut4_I1_O)        0.297    11.913 r  INST3/gh[0]_i_11/O
                         net (fo=1, routed)           0.433    12.346    INST3/gh[0]_i_11_n_0
    SLICE_X45Y14         LUT4 (Prop_lut4_I0_O)        0.124    12.470 r  INST3/gh[0]_i_4/O
                         net (fo=1, routed)           0.562    13.032    INST3/gh[0]_i_4_n_0
    SLICE_X46Y16         LUT6 (Prop_lut6_I3_O)        0.124    13.156 r  INST3/gh[0]_i_1/O
                         net (fo=49, routed)          0.782    13.938    INST3/EX_branch_taken
    SLICE_X50Y15         LUT5 (Prop_lut5_I1_O)        0.124    14.062 r  INST3/IF_pc[31]_i_5/O
                         net (fo=43, routed)          0.647    14.709    INST3/IF_pc[31]_i_5_n_0
    SLICE_X54Y15         LUT3 (Prop_lut3_I1_O)        0.124    14.833 r  INST3/ID_pc[31]_i_1/O
                         net (fo=72, routed)          0.855    15.687    INST3/ID_branch_prediction[0]
    SLICE_X55Y11         FDRE                                         r  INST3/ID_pc_4_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     17.544    17.544 r  
    W5                                                0.000    17.544 r  clk (IN)
                         net (fo=0)                   0.000    17.544    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.932 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.094    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    12.876 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    14.457    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.548 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.449    15.998    INST3/clk_out1
    SLICE_X55Y11         FDRE                                         r  INST3/ID_pc_4_reg[3]/C
                         clock pessimism              0.564    16.561    
                         clock uncertainty           -0.136    16.426    
    SLICE_X55Y11         FDRE (Setup_fdre_C_R)       -0.429    15.997    INST3/ID_pc_4_reg[3]
  -------------------------------------------------------------------
                         required time                         15.997    
                         arrival time                         -15.687    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/ID_pc_4_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.544ns  (clk_out1_clk_wiz_0 rise@17.544ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.585ns  (logic 5.185ns (31.262%)  route 11.400ns (68.738%))
  Logic Levels:           18  (CARRY4=3 LUT3=2 LUT4=4 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 15.998 - 17.544 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.614    -0.898    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     1.556 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.272     2.828    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/TX_data_reg[7]_0[7]
    SLICE_X47Y15         LUT3 (Prop_lut3_I1_O)        0.124     2.952 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=3, routed)           0.731     3.683    INST3/INST4/doutb[7]
    SLICE_X47Y19         LUT6 (Prop_lut6_I5_O)        0.124     3.807 r  INST3/INST4/reg_file[31][31]_i_6/O
                         net (fo=25, routed)          0.675     4.483    INST3/INST4/INST10/p_0_in[7]
    SLICE_X47Y21         LUT5 (Prop_lut5_I1_O)        0.124     4.607 r  INST3/INST4/reg_file[31][14]_i_3/O
                         net (fo=1, routed)           0.464     5.071    INST3/INST4/INST10/DMEM_result[14]
    SLICE_X46Y21         LUT6 (Prop_lut6_I0_O)        0.124     5.195 r  INST3/INST4/reg_file[31][14]_i_2/O
                         net (fo=36, routed)          0.592     5.787    INST3/WB_rd_write_data[14]
    SLICE_X44Y23         LUT4 (Prop_lut4_I0_O)        0.124     5.911 r  INST3/MEM_ALU_result[14]_i_11/O
                         net (fo=1, routed)           0.537     6.448    INST3/EX_rs2_fwd_data[14]
    SLICE_X44Y23         LUT5 (Prop_lut5_I3_O)        0.124     6.572 r  INST3/MEM_ALU_result[14]_i_6/O
                         net (fo=7, routed)           0.703     7.274    INST3/EX_op2[14]
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.124     7.398 r  INST3/MEM_ALU_result[0]_i_45/O
                         net (fo=2, routed)           0.499     7.897    INST3/MEM_ALU_result[0]_i_45_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.282 r  INST3/MEM_ALU_result_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.282    INST3/MEM_ALU_result_reg[0]_i_30_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.396 r  INST3/MEM_ALU_result_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.396    INST3/MEM_ALU_result_reg[0]_i_12_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.510 r  INST3/MEM_ALU_result_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.892     9.402    INST3/INST7/data9
    SLICE_X43Y18         LUT6 (Prop_lut6_I3_O)        0.124     9.526 r  INST3/MEM_ALU_result[0]_i_4/O
                         net (fo=1, routed)           0.723    10.249    INST3/MEM_ALU_result[0]_i_4_n_0
    SLICE_X46Y14         LUT5 (Prop_lut5_I0_O)        0.124    10.373 r  INST3/MEM_ALU_result[0]_i_2/O
                         net (fo=1, routed)           0.000    10.373    INST3/MEM_ALU_result[0]_i_2_n_0
    SLICE_X46Y14         MUXF7 (Prop_muxf7_I0_O)      0.209    10.582 r  INST3/MEM_ALU_result_reg[0]_i_1/O
                         net (fo=2, routed)           1.034    11.616    INST3/EX_ALU_result[0]
    SLICE_X45Y14         LUT4 (Prop_lut4_I1_O)        0.297    11.913 r  INST3/gh[0]_i_11/O
                         net (fo=1, routed)           0.433    12.346    INST3/gh[0]_i_11_n_0
    SLICE_X45Y14         LUT4 (Prop_lut4_I0_O)        0.124    12.470 r  INST3/gh[0]_i_4/O
                         net (fo=1, routed)           0.562    13.032    INST3/gh[0]_i_4_n_0
    SLICE_X46Y16         LUT6 (Prop_lut6_I3_O)        0.124    13.156 r  INST3/gh[0]_i_1/O
                         net (fo=49, routed)          0.782    13.938    INST3/EX_branch_taken
    SLICE_X50Y15         LUT5 (Prop_lut5_I1_O)        0.124    14.062 r  INST3/IF_pc[31]_i_5/O
                         net (fo=43, routed)          0.647    14.709    INST3/IF_pc[31]_i_5_n_0
    SLICE_X54Y15         LUT3 (Prop_lut3_I1_O)        0.124    14.833 r  INST3/ID_pc[31]_i_1/O
                         net (fo=72, routed)          0.855    15.687    INST3/ID_branch_prediction[0]
    SLICE_X55Y11         FDRE                                         r  INST3/ID_pc_4_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     17.544    17.544 r  
    W5                                                0.000    17.544 r  clk (IN)
                         net (fo=0)                   0.000    17.544    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.932 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.094    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    12.876 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    14.457    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.548 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.449    15.998    INST3/clk_out1
    SLICE_X55Y11         FDRE                                         r  INST3/ID_pc_4_reg[4]/C
                         clock pessimism              0.564    16.561    
                         clock uncertainty           -0.136    16.426    
    SLICE_X55Y11         FDRE (Setup_fdre_C_R)       -0.429    15.997    INST3/ID_pc_4_reg[4]
  -------------------------------------------------------------------
                         required time                         15.997    
                         arrival time                         -15.687    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.338ns  (required time - arrival time)
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/EX_ValidReg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.544ns  (clk_out1_clk_wiz_0 rise@17.544ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.453ns  (logic 5.185ns (31.514%)  route 11.268ns (68.486%))
  Logic Levels:           18  (CARRY4=3 LUT2=1 LUT3=1 LUT4=4 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 15.989 - 17.544 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.614    -0.898    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     1.556 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.272     2.828    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/TX_data_reg[7]_0[7]
    SLICE_X47Y15         LUT3 (Prop_lut3_I1_O)        0.124     2.952 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=3, routed)           0.731     3.683    INST3/INST4/doutb[7]
    SLICE_X47Y19         LUT6 (Prop_lut6_I5_O)        0.124     3.807 r  INST3/INST4/reg_file[31][31]_i_6/O
                         net (fo=25, routed)          0.675     4.483    INST3/INST4/INST10/p_0_in[7]
    SLICE_X47Y21         LUT5 (Prop_lut5_I1_O)        0.124     4.607 r  INST3/INST4/reg_file[31][14]_i_3/O
                         net (fo=1, routed)           0.464     5.071    INST3/INST4/INST10/DMEM_result[14]
    SLICE_X46Y21         LUT6 (Prop_lut6_I0_O)        0.124     5.195 r  INST3/INST4/reg_file[31][14]_i_2/O
                         net (fo=36, routed)          0.592     5.787    INST3/WB_rd_write_data[14]
    SLICE_X44Y23         LUT4 (Prop_lut4_I0_O)        0.124     5.911 r  INST3/MEM_ALU_result[14]_i_11/O
                         net (fo=1, routed)           0.537     6.448    INST3/EX_rs2_fwd_data[14]
    SLICE_X44Y23         LUT5 (Prop_lut5_I3_O)        0.124     6.572 r  INST3/MEM_ALU_result[14]_i_6/O
                         net (fo=7, routed)           0.703     7.274    INST3/EX_op2[14]
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.124     7.398 r  INST3/MEM_ALU_result[0]_i_45/O
                         net (fo=2, routed)           0.499     7.897    INST3/MEM_ALU_result[0]_i_45_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.282 r  INST3/MEM_ALU_result_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.282    INST3/MEM_ALU_result_reg[0]_i_30_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.396 r  INST3/MEM_ALU_result_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.396    INST3/MEM_ALU_result_reg[0]_i_12_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.510 r  INST3/MEM_ALU_result_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.892     9.402    INST3/INST7/data9
    SLICE_X43Y18         LUT6 (Prop_lut6_I3_O)        0.124     9.526 r  INST3/MEM_ALU_result[0]_i_4/O
                         net (fo=1, routed)           0.723    10.249    INST3/MEM_ALU_result[0]_i_4_n_0
    SLICE_X46Y14         LUT5 (Prop_lut5_I0_O)        0.124    10.373 r  INST3/MEM_ALU_result[0]_i_2/O
                         net (fo=1, routed)           0.000    10.373    INST3/MEM_ALU_result[0]_i_2_n_0
    SLICE_X46Y14         MUXF7 (Prop_muxf7_I0_O)      0.209    10.582 r  INST3/MEM_ALU_result_reg[0]_i_1/O
                         net (fo=2, routed)           1.034    11.616    INST3/EX_ALU_result[0]
    SLICE_X45Y14         LUT4 (Prop_lut4_I1_O)        0.297    11.913 r  INST3/gh[0]_i_11/O
                         net (fo=1, routed)           0.433    12.346    INST3/gh[0]_i_11_n_0
    SLICE_X45Y14         LUT4 (Prop_lut4_I0_O)        0.124    12.470 r  INST3/gh[0]_i_4/O
                         net (fo=1, routed)           0.562    13.032    INST3/gh[0]_i_4_n_0
    SLICE_X46Y16         LUT6 (Prop_lut6_I3_O)        0.124    13.156 r  INST3/gh[0]_i_1/O
                         net (fo=49, routed)          0.805    13.961    INST3/EX_branch_taken
    SLICE_X49Y16         LUT6 (Prop_lut6_I0_O)        0.124    14.085 r  INST3/EX_BHTaddr[7]_i_1/O
                         net (fo=184, routed)         0.659    14.743    INST3/EX_rs2[0]
    SLICE_X49Y19         LUT2 (Prop_lut2_I1_O)        0.124    14.867 r  INST3/EX_Branch_i_1/O
                         net (fo=20, routed)          0.687    15.555    INST3/EX_Jump
    SLICE_X52Y21         FDRE                                         r  INST3/EX_ValidReg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     17.544    17.544 r  
    W5                                                0.000    17.544 r  clk (IN)
                         net (fo=0)                   0.000    17.544    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.932 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.094    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    12.876 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    14.457    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.548 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.440    15.989    INST3/clk_out1
    SLICE_X52Y21         FDRE                                         r  INST3/EX_ValidReg_reg[0]/C
                         clock pessimism              0.564    16.552    
                         clock uncertainty           -0.136    16.417    
    SLICE_X52Y21         FDRE (Setup_fdre_C_R)       -0.524    15.893    INST3/EX_ValidReg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.893    
                         arrival time                         -15.555    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.349ns  (required time - arrival time)
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/EX_ALUOp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.544ns  (clk_out1_clk_wiz_0 rise@17.544ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.536ns  (logic 5.185ns (31.355%)  route 11.351ns (68.645%))
  Logic Levels:           18  (CARRY4=3 LUT2=1 LUT3=1 LUT4=4 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 15.989 - 17.544 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.614    -0.898    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     1.556 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.272     2.828    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/TX_data_reg[7]_0[7]
    SLICE_X47Y15         LUT3 (Prop_lut3_I1_O)        0.124     2.952 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=3, routed)           0.731     3.683    INST3/INST4/doutb[7]
    SLICE_X47Y19         LUT6 (Prop_lut6_I5_O)        0.124     3.807 r  INST3/INST4/reg_file[31][31]_i_6/O
                         net (fo=25, routed)          0.675     4.483    INST3/INST4/INST10/p_0_in[7]
    SLICE_X47Y21         LUT5 (Prop_lut5_I1_O)        0.124     4.607 r  INST3/INST4/reg_file[31][14]_i_3/O
                         net (fo=1, routed)           0.464     5.071    INST3/INST4/INST10/DMEM_result[14]
    SLICE_X46Y21         LUT6 (Prop_lut6_I0_O)        0.124     5.195 r  INST3/INST4/reg_file[31][14]_i_2/O
                         net (fo=36, routed)          0.592     5.787    INST3/WB_rd_write_data[14]
    SLICE_X44Y23         LUT4 (Prop_lut4_I0_O)        0.124     5.911 r  INST3/MEM_ALU_result[14]_i_11/O
                         net (fo=1, routed)           0.537     6.448    INST3/EX_rs2_fwd_data[14]
    SLICE_X44Y23         LUT5 (Prop_lut5_I3_O)        0.124     6.572 r  INST3/MEM_ALU_result[14]_i_6/O
                         net (fo=7, routed)           0.703     7.274    INST3/EX_op2[14]
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.124     7.398 r  INST3/MEM_ALU_result[0]_i_45/O
                         net (fo=2, routed)           0.499     7.897    INST3/MEM_ALU_result[0]_i_45_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.282 r  INST3/MEM_ALU_result_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.282    INST3/MEM_ALU_result_reg[0]_i_30_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.396 r  INST3/MEM_ALU_result_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.396    INST3/MEM_ALU_result_reg[0]_i_12_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.510 r  INST3/MEM_ALU_result_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.892     9.402    INST3/INST7/data9
    SLICE_X43Y18         LUT6 (Prop_lut6_I3_O)        0.124     9.526 r  INST3/MEM_ALU_result[0]_i_4/O
                         net (fo=1, routed)           0.723    10.249    INST3/MEM_ALU_result[0]_i_4_n_0
    SLICE_X46Y14         LUT5 (Prop_lut5_I0_O)        0.124    10.373 r  INST3/MEM_ALU_result[0]_i_2/O
                         net (fo=1, routed)           0.000    10.373    INST3/MEM_ALU_result[0]_i_2_n_0
    SLICE_X46Y14         MUXF7 (Prop_muxf7_I0_O)      0.209    10.582 r  INST3/MEM_ALU_result_reg[0]_i_1/O
                         net (fo=2, routed)           1.034    11.616    INST3/EX_ALU_result[0]
    SLICE_X45Y14         LUT4 (Prop_lut4_I1_O)        0.297    11.913 r  INST3/gh[0]_i_11/O
                         net (fo=1, routed)           0.433    12.346    INST3/gh[0]_i_11_n_0
    SLICE_X45Y14         LUT4 (Prop_lut4_I0_O)        0.124    12.470 r  INST3/gh[0]_i_4/O
                         net (fo=1, routed)           0.562    13.032    INST3/gh[0]_i_4_n_0
    SLICE_X46Y16         LUT6 (Prop_lut6_I3_O)        0.124    13.156 r  INST3/gh[0]_i_1/O
                         net (fo=49, routed)          0.805    13.961    INST3/EX_branch_taken
    SLICE_X49Y16         LUT6 (Prop_lut6_I0_O)        0.124    14.085 r  INST3/EX_BHTaddr[7]_i_1/O
                         net (fo=184, routed)         0.659    14.743    INST3/EX_rs2[0]
    SLICE_X49Y19         LUT2 (Prop_lut2_I1_O)        0.124    14.867 r  INST3/EX_Branch_i_1/O
                         net (fo=20, routed)          0.771    15.638    INST3/EX_Jump
    SLICE_X48Y20         FDRE                                         r  INST3/EX_ALUOp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     17.544    17.544 r  
    W5                                                0.000    17.544 r  clk (IN)
                         net (fo=0)                   0.000    17.544    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.932 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.094    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    12.876 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    14.457    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.548 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.440    15.989    INST3/clk_out1
    SLICE_X48Y20         FDRE                                         r  INST3/EX_ALUOp_reg[0]/C
                         clock pessimism              0.564    16.552    
                         clock uncertainty           -0.136    16.417    
    SLICE_X48Y20         FDRE (Setup_fdre_C_R)       -0.429    15.988    INST3/EX_ALUOp_reg[0]
  -------------------------------------------------------------------
                         required time                         15.988    
                         arrival time                         -15.638    
  -------------------------------------------------------------------
                         slack                                  0.349    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 INST5/write_frame_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST5/write_frame_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.230ns (52.533%)  route 0.208ns (47.467%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.560    -0.621    INST5/clk
    SLICE_X35Y10         FDRE                                         r  INST5/write_frame_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  INST5/write_frame_reg[42]/Q
                         net (fo=2, routed)           0.208    -0.286    INST5/in21[18]
    SLICE_X38Y11         LUT2 (Prop_lut2_I1_O)        0.102    -0.184 r  INST5/write_frame[34]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    INST5/write_frame[34]
    SLICE_X38Y11         FDRE                                         r  INST5/write_frame_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.830    -0.860    INST5/clk
    SLICE_X38Y11         FDRE                                         r  INST5/write_frame_reg[34]/C
                         clock pessimism              0.503    -0.356    
    SLICE_X38Y11         FDRE (Hold_fdre_C_D)         0.131    -0.225    INST5/write_frame_reg[34]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 INST5/write_frame_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST5/dia_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.187ns (42.453%)  route 0.253ns (57.547%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.560    -0.621    INST5/clk
    SLICE_X35Y10         FDRE                                         r  INST5/write_frame_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  INST5/write_frame_reg[41]/Q
                         net (fo=2, routed)           0.253    -0.227    INST5/in21[17]
    SLICE_X39Y10         LUT2 (Prop_lut2_I1_O)        0.046    -0.181 r  INST5/dia[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    INST5/dia[17]_i_1_n_0
    SLICE_X39Y10         FDRE                                         r  INST5/dia_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.830    -0.860    INST5/clk
    SLICE_X39Y10         FDRE                                         r  INST5/dia_reg[17]/C
                         clock pessimism              0.503    -0.356    
    SLICE_X39Y10         FDRE (Hold_fdre_C_D)         0.107    -0.249    INST5/dia_reg[17]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 INST5/write_frame_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST5/write_frame_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.637%)  route 0.295ns (61.363%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.560    -0.621    INST5/clk
    SLICE_X35Y10         FDRE                                         r  INST5/write_frame_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  INST5/write_frame_reg[43]/Q
                         net (fo=2, routed)           0.295    -0.185    INST5/in21[19]
    SLICE_X38Y11         LUT2 (Prop_lut2_I1_O)        0.045    -0.140 r  INST5/write_frame[35]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    INST5/write_frame[35]
    SLICE_X38Y11         FDRE                                         r  INST5/write_frame_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.830    -0.860    INST5/clk
    SLICE_X38Y11         FDRE                                         r  INST5/write_frame_reg[35]/C
                         clock pessimism              0.503    -0.356    
    SLICE_X38Y11         FDRE (Hold_fdre_C_D)         0.121    -0.235    INST5/write_frame_reg[35]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 INST5/write_frame_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST5/write_frame_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.224ns (44.062%)  route 0.284ns (55.938%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.560    -0.621    INST5/clk
    SLICE_X35Y10         FDRE                                         r  INST5/write_frame_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  INST5/write_frame_reg[44]/Q
                         net (fo=2, routed)           0.284    -0.209    INST5/in21[20]
    SLICE_X38Y11         LUT2 (Prop_lut2_I1_O)        0.096    -0.113 r  INST5/write_frame[36]_i_1/O
                         net (fo=1, routed)           0.000    -0.113    INST5/write_frame[36]
    SLICE_X38Y11         FDRE                                         r  INST5/write_frame_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.830    -0.860    INST5/clk
    SLICE_X38Y11         FDRE                                         r  INST5/write_frame_reg[36]/C
                         clock pessimism              0.503    -0.356    
    SLICE_X38Y11         FDRE (Hold_fdre_C_D)         0.131    -0.225    INST5/write_frame_reg[36]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 INST5/write_frame_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST5/dia_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.186ns (38.232%)  route 0.301ns (61.768%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.560    -0.621    INST5/clk
    SLICE_X35Y10         FDRE                                         r  INST5/write_frame_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  INST5/write_frame_reg[47]/Q
                         net (fo=2, routed)           0.301    -0.180    INST5/in21[23]
    SLICE_X37Y10         LUT2 (Prop_lut2_I1_O)        0.045    -0.135 r  INST5/dia[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.135    INST5/dia[23]_i_1_n_0
    SLICE_X37Y10         FDRE                                         r  INST5/dia_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.830    -0.860    INST5/clk
    SLICE_X37Y10         FDRE                                         r  INST5/dia_reg[23]/C
                         clock pessimism              0.503    -0.356    
    SLICE_X37Y10         FDRE (Hold_fdre_C_D)         0.107    -0.249    INST5/dia_reg[23]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 INST5/write_frame_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST5/dia_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.184ns (37.447%)  route 0.307ns (62.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.560    -0.621    INST5/clk
    SLICE_X35Y10         FDRE                                         r  INST5/write_frame_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  INST5/write_frame_reg[43]/Q
                         net (fo=2, routed)           0.307    -0.173    INST5/in21[19]
    SLICE_X39Y10         LUT2 (Prop_lut2_I1_O)        0.043    -0.130 r  INST5/dia[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.130    INST5/dia[19]_i_1_n_0
    SLICE_X39Y10         FDRE                                         r  INST5/dia_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.830    -0.860    INST5/clk
    SLICE_X39Y10         FDRE                                         r  INST5/dia_reg[19]/C
                         clock pessimism              0.503    -0.356    
    SLICE_X39Y10         FDRE (Hold_fdre_C_D)         0.107    -0.249    INST5/dia_reg[19]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 INST5/write_frame_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST5/dia_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.183ns (36.309%)  route 0.321ns (63.691%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.560    -0.621    INST5/clk
    SLICE_X35Y10         FDRE                                         r  INST5/write_frame_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  INST5/write_frame_reg[45]/Q
                         net (fo=2, routed)           0.321    -0.159    INST5/in21[21]
    SLICE_X37Y10         LUT2 (Prop_lut2_I1_O)        0.042    -0.117 r  INST5/dia[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.117    INST5/dia[21]_i_1_n_0
    SLICE_X37Y10         FDRE                                         r  INST5/dia_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.830    -0.860    INST5/clk
    SLICE_X37Y10         FDRE                                         r  INST5/dia_reg[21]/C
                         clock pessimism              0.503    -0.356    
    SLICE_X37Y10         FDRE (Hold_fdre_C_D)         0.107    -0.249    INST5/dia_reg[21]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 INST5/write_frame_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST5/dia_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.223ns (44.098%)  route 0.283ns (55.902%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.560    -0.621    INST5/clk
    SLICE_X35Y10         FDRE                                         r  INST5/write_frame_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  INST5/write_frame_reg[49]/Q
                         net (fo=2, routed)           0.283    -0.211    INST5/in21[25]
    SLICE_X36Y11         LUT2 (Prop_lut2_I1_O)        0.095    -0.116 r  INST5/dia[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.116    INST5/dia[25]_i_1_n_0
    SLICE_X36Y11         FDRE                                         r  INST5/dia_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.830    -0.860    INST5/clk
    SLICE_X36Y11         FDRE                                         r  INST5/dia_reg[25]/C
                         clock pessimism              0.503    -0.356    
    SLICE_X36Y11         FDRE (Hold_fdre_C_D)         0.107    -0.249    INST5/dia_reg[25]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 INST3/MEM_pc_imm_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/WB_pc_imm_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.554    -0.627    INST3/clk_out1
    SLICE_X45Y22         FDRE                                         r  INST3/MEM_pc_imm_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  INST3/MEM_pc_imm_reg[23]/Q
                         net (fo=2, routed)           0.068    -0.418    INST3/MEM_pc_imm[23]
    SLICE_X45Y22         FDRE                                         r  INST3/WB_pc_imm_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.821    -0.869    INST3/clk_out1
    SLICE_X45Y22         FDRE                                         r  INST3/WB_pc_imm_reg[23]/C
                         clock pessimism              0.241    -0.627    
    SLICE_X45Y22         FDRE (Hold_fdre_C_D)         0.071    -0.556    INST3/WB_pc_imm_reg[23]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.418    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 INST3/WB_rd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            INST3/INST4/reg_file_reg[5][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.186ns (35.154%)  route 0.343ns (64.846%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.551    -0.630    INST3/clk_out1
    SLICE_X44Y25         FDRE                                         r  INST3/WB_rd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  INST3/WB_rd_reg[4]/Q
                         net (fo=79, routed)          0.343    -0.146    INST3/INST4/Q[4]
    SLICE_X34Y25         LUT6 (Prop_lut6_I1_O)        0.045    -0.101 r  INST3/INST4/reg_file[5][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.101    INST3/INST4/reg_file[5][8]_i_1_n_0
    SLICE_X34Y25         FDRE                                         r  INST3/INST4/reg_file_reg[5][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.815    -0.875    INST3/INST4/clk_out1
    SLICE_X34Y25         FDRE                                         r  INST3/INST4/reg_file_reg[5][8]/C
                         clock pessimism              0.503    -0.371    
    SLICE_X34Y25         FDRE (Hold_fdre_C_D)         0.121    -0.250    INST3/INST4/reg_file_reg[5][8]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 8.772 }
Period(ns):         17.544
Sources:            { INST1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         17.544      14.600     RAMB36_X2Y1      INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         17.544      14.600     RAMB36_X2Y1      INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         17.544      14.600     RAMB36_X1Y1      INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         17.544      14.600     RAMB36_X1Y1      INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         17.544      14.600     RAMB36_X1Y4      INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         17.544      14.600     RAMB36_X1Y4      INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         17.544      14.600     RAMB36_X1Y3      INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         17.544      14.600     RAMB36_X1Y3      INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         17.544      14.600     RAMB36_X1Y2      INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         17.544      14.600     RAMB36_X1Y2      INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       17.544      195.816    MMCME2_ADV_X1Y0  INST1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.772       8.272      SLICE_X50Y12     INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.772       8.272      SLICE_X50Y12     INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.772       8.272      SLICE_X50Y12     INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.772       8.272      SLICE_X50Y12     INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         8.772       8.272      SLICE_X46Y1      INST3/BHT_reg[0][0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         8.772       8.272      SLICE_X46Y1      INST3/BHT_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.772       8.272      SLICE_X55Y5      INST3/BHT_reg[0][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.772       8.272      SLICE_X55Y5      INST3/BHT_reg[0][1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         8.772       8.272      SLICE_X49Y5      INST3/BHT_reg[100][0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         8.772       8.272      SLICE_X49Y5      INST3/BHT_reg[100][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.772       8.272      SLICE_X50Y12     INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.772       8.272      SLICE_X50Y12     INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.772       8.272      SLICE_X50Y12     INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.772       8.272      SLICE_X50Y12     INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         8.772       8.272      SLICE_X46Y1      INST3/BHT_reg[0][0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         8.772       8.272      SLICE_X46Y1      INST3/BHT_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.772       8.272      SLICE_X55Y5      INST3/BHT_reg[0][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.772       8.272      SLICE_X55Y5      INST3/BHT_reg[0][1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         8.772       8.272      SLICE_X49Y5      INST3/BHT_reg[100][0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         8.772       8.272      SLICE_X49Y5      INST3/BHT_reg[100][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { INST1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    INST1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  INST1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  INST1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  INST1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  INST1/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.766ns  (logic 7.279ns (38.786%)  route 11.488ns (61.214%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.613    -0.899    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.555 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.499     3.054    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/EX_rd_reg[0][4]
    SLICE_X49Y7          LUT3 (Prop_lut3_I1_O)        0.152     3.206 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=10, routed)          1.365     4.570    INST3/INST2/douta[4]
    SLICE_X53Y23         LUT2 (Prop_lut2_I0_O)        0.326     4.896 r  INST3/INST2/EX_ALUSrc_i_5/O
                         net (fo=14, routed)          1.073     5.969    INST3/INST2_n_32
    SLICE_X49Y24         LUT6 (Prop_lut6_I0_O)        0.124     6.093 f  INST3/EX_ValidReg[1]_i_1/O
                         net (fo=2, routed)           0.698     6.791    INST3/ID_ValidReg[1]
    SLICE_X47Y24         LUT6 (Prop_lut6_I5_O)        0.124     6.915 f  INST3/led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.658     7.573    INST3/led_OBUF[15]_inst_i_6_n_0
    SLICE_X49Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.697 f  INST3/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.563     8.260    INST3/INST13/Stall13_out
    SLICE_X48Y23         LUT6 (Prop_lut6_I4_O)        0.124     8.384 r  INST3/led_OBUF[15]_inst_i_2/O
                         net (fo=324, routed)         2.236    10.620    INST3/EX_BHTaddr[7]_i_2_n_0
    SLICE_X52Y11         LUT3 (Prop_lut3_I1_O)        0.146    10.766 r  INST3/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.397    14.163    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.705    17.867 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    17.867    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.633ns  (logic 7.303ns (39.196%)  route 11.330ns (60.804%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.613    -0.899    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.555 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.499     3.054    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/EX_rd_reg[0][4]
    SLICE_X49Y7          LUT3 (Prop_lut3_I1_O)        0.152     3.206 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=10, routed)          1.365     4.570    INST3/INST2/douta[4]
    SLICE_X53Y23         LUT2 (Prop_lut2_I0_O)        0.326     4.896 r  INST3/INST2/EX_ALUSrc_i_5/O
                         net (fo=14, routed)          1.073     5.969    INST3/INST2_n_32
    SLICE_X49Y24         LUT6 (Prop_lut6_I0_O)        0.124     6.093 f  INST3/EX_ValidReg[1]_i_1/O
                         net (fo=2, routed)           0.698     6.791    INST3/ID_ValidReg[1]
    SLICE_X47Y24         LUT6 (Prop_lut6_I5_O)        0.124     6.915 f  INST3/led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.658     7.573    INST3/led_OBUF[15]_inst_i_6_n_0
    SLICE_X49Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.697 f  INST3/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.563     8.260    INST3/INST13/Stall13_out
    SLICE_X48Y23         LUT6 (Prop_lut6_I4_O)        0.124     8.384 r  INST3/led_OBUF[15]_inst_i_2/O
                         net (fo=324, routed)         1.355     9.738    INST3/EX_BHTaddr[7]_i_2_n_0
    SLICE_X59Y23         LUT3 (Prop_lut3_I1_O)        0.152     9.890 r  INST3/led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           4.120    14.011    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.723    17.734 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    17.734    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.539ns  (logic 7.058ns (38.073%)  route 11.481ns (61.927%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.613    -0.899    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.555 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.499     3.054    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/EX_rd_reg[0][4]
    SLICE_X49Y7          LUT3 (Prop_lut3_I1_O)        0.152     3.206 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=10, routed)          1.365     4.570    INST3/INST2/douta[4]
    SLICE_X53Y23         LUT2 (Prop_lut2_I0_O)        0.326     4.896 r  INST3/INST2/EX_ALUSrc_i_5/O
                         net (fo=14, routed)          1.073     5.969    INST3/INST2_n_32
    SLICE_X49Y24         LUT6 (Prop_lut6_I0_O)        0.124     6.093 f  INST3/EX_ValidReg[1]_i_1/O
                         net (fo=2, routed)           0.698     6.791    INST3/ID_ValidReg[1]
    SLICE_X47Y24         LUT6 (Prop_lut6_I5_O)        0.124     6.915 f  INST3/led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.658     7.573    INST3/led_OBUF[15]_inst_i_6_n_0
    SLICE_X49Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.697 f  INST3/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.563     8.260    INST3/INST13/Stall13_out
    SLICE_X48Y23         LUT6 (Prop_lut6_I4_O)        0.124     8.384 r  INST3/led_OBUF[15]_inst_i_2/O
                         net (fo=324, routed)         2.236    10.620    INST3/EX_BHTaddr[7]_i_2_n_0
    SLICE_X52Y11         LUT3 (Prop_lut3_I1_O)        0.124    10.744 r  INST3/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.390    14.133    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    17.640 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.640    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.284ns  (logic 7.300ns (39.928%)  route 10.983ns (60.072%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.613    -0.899    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.555 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.499     3.054    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/EX_rd_reg[0][4]
    SLICE_X49Y7          LUT3 (Prop_lut3_I1_O)        0.152     3.206 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=10, routed)          1.365     4.570    INST3/INST2/douta[4]
    SLICE_X53Y23         LUT2 (Prop_lut2_I0_O)        0.326     4.896 r  INST3/INST2/EX_ALUSrc_i_5/O
                         net (fo=14, routed)          1.073     5.969    INST3/INST2_n_32
    SLICE_X49Y24         LUT6 (Prop_lut6_I0_O)        0.124     6.093 f  INST3/EX_ValidReg[1]_i_1/O
                         net (fo=2, routed)           0.698     6.791    INST3/ID_ValidReg[1]
    SLICE_X47Y24         LUT6 (Prop_lut6_I5_O)        0.124     6.915 f  INST3/led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.658     7.573    INST3/led_OBUF[15]_inst_i_6_n_0
    SLICE_X49Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.697 f  INST3/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.563     8.260    INST3/INST13/Stall13_out
    SLICE_X48Y23         LUT6 (Prop_lut6_I4_O)        0.124     8.384 r  INST3/led_OBUF[15]_inst_i_2/O
                         net (fo=324, routed)         1.709    10.092    INST3/EX_BHTaddr[7]_i_2_n_0
    SLICE_X53Y15         LUT3 (Prop_lut3_I1_O)        0.150    10.242 r  INST3/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.420    13.662    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.722    17.385 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.385    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.124ns  (logic 7.287ns (40.209%)  route 10.836ns (59.791%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.613    -0.899    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.555 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.499     3.054    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/EX_rd_reg[0][4]
    SLICE_X49Y7          LUT3 (Prop_lut3_I1_O)        0.152     3.206 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=10, routed)          1.365     4.570    INST3/INST2/douta[4]
    SLICE_X53Y23         LUT2 (Prop_lut2_I0_O)        0.326     4.896 r  INST3/INST2/EX_ALUSrc_i_5/O
                         net (fo=14, routed)          1.073     5.969    INST3/INST2_n_32
    SLICE_X49Y24         LUT6 (Prop_lut6_I0_O)        0.124     6.093 f  INST3/EX_ValidReg[1]_i_1/O
                         net (fo=2, routed)           0.698     6.791    INST3/ID_ValidReg[1]
    SLICE_X47Y24         LUT6 (Prop_lut6_I5_O)        0.124     6.915 f  INST3/led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.658     7.573    INST3/led_OBUF[15]_inst_i_6_n_0
    SLICE_X49Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.697 f  INST3/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.563     8.260    INST3/INST13/Stall13_out
    SLICE_X48Y23         LUT6 (Prop_lut6_I4_O)        0.124     8.384 r  INST3/led_OBUF[15]_inst_i_2/O
                         net (fo=324, routed)         1.276     9.659    INST3/EX_BHTaddr[7]_i_2_n_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I1_O)        0.150     9.809 r  INST3/led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           3.706    13.515    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.709    17.225 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    17.225    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.963ns  (logic 7.061ns (39.307%)  route 10.902ns (60.693%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.613    -0.899    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.555 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.499     3.054    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/EX_rd_reg[0][4]
    SLICE_X49Y7          LUT3 (Prop_lut3_I1_O)        0.152     3.206 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=10, routed)          1.365     4.570    INST3/INST2/douta[4]
    SLICE_X53Y23         LUT2 (Prop_lut2_I0_O)        0.326     4.896 r  INST3/INST2/EX_ALUSrc_i_5/O
                         net (fo=14, routed)          1.073     5.969    INST3/INST2_n_32
    SLICE_X49Y24         LUT6 (Prop_lut6_I0_O)        0.124     6.093 f  INST3/EX_ValidReg[1]_i_1/O
                         net (fo=2, routed)           0.698     6.791    INST3/ID_ValidReg[1]
    SLICE_X47Y24         LUT6 (Prop_lut6_I5_O)        0.124     6.915 f  INST3/led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.658     7.573    INST3/led_OBUF[15]_inst_i_6_n_0
    SLICE_X49Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.697 f  INST3/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.563     8.260    INST3/INST13/Stall13_out
    SLICE_X48Y23         LUT6 (Prop_lut6_I4_O)        0.124     8.384 r  INST3/led_OBUF[15]_inst_i_2/O
                         net (fo=324, routed)         1.709    10.092    INST3/EX_BHTaddr[7]_i_2_n_0
    SLICE_X53Y15         LUT3 (Prop_lut3_I1_O)        0.124    10.216 r  INST3/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.339    13.555    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    17.064 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.064    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.938ns  (logic 7.056ns (39.336%)  route 10.882ns (60.664%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.613    -0.899    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.555 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.499     3.054    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/EX_rd_reg[0][4]
    SLICE_X49Y7          LUT3 (Prop_lut3_I1_O)        0.152     3.206 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=10, routed)          1.365     4.570    INST3/INST2/douta[4]
    SLICE_X53Y23         LUT2 (Prop_lut2_I0_O)        0.326     4.896 r  INST3/INST2/EX_ALUSrc_i_5/O
                         net (fo=14, routed)          1.073     5.969    INST3/INST2_n_32
    SLICE_X49Y24         LUT6 (Prop_lut6_I0_O)        0.124     6.093 f  INST3/EX_ValidReg[1]_i_1/O
                         net (fo=2, routed)           0.698     6.791    INST3/ID_ValidReg[1]
    SLICE_X47Y24         LUT6 (Prop_lut6_I5_O)        0.124     6.915 f  INST3/led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.658     7.573    INST3/led_OBUF[15]_inst_i_6_n_0
    SLICE_X49Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.697 f  INST3/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.563     8.260    INST3/INST13/Stall13_out
    SLICE_X48Y23         LUT6 (Prop_lut6_I4_O)        0.124     8.384 r  INST3/led_OBUF[15]_inst_i_2/O
                         net (fo=324, routed)         1.395     9.779    INST3/EX_BHTaddr[7]_i_2_n_0
    SLICE_X57Y16         LUT3 (Prop_lut3_I1_O)        0.124     9.903 r  INST3/led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           3.632    13.535    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    17.039 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    17.039    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.589ns  (logic 7.053ns (40.099%)  route 10.536ns (59.901%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.613    -0.899    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.555 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.499     3.054    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/EX_rd_reg[0][4]
    SLICE_X49Y7          LUT3 (Prop_lut3_I1_O)        0.152     3.206 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=10, routed)          1.365     4.570    INST3/INST2/douta[4]
    SLICE_X53Y23         LUT2 (Prop_lut2_I0_O)        0.326     4.896 r  INST3/INST2/EX_ALUSrc_i_5/O
                         net (fo=14, routed)          1.073     5.969    INST3/INST2_n_32
    SLICE_X49Y24         LUT6 (Prop_lut6_I0_O)        0.124     6.093 f  INST3/EX_ValidReg[1]_i_1/O
                         net (fo=2, routed)           0.698     6.791    INST3/ID_ValidReg[1]
    SLICE_X47Y24         LUT6 (Prop_lut6_I5_O)        0.124     6.915 f  INST3/led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.658     7.573    INST3/led_OBUF[15]_inst_i_6_n_0
    SLICE_X49Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.697 f  INST3/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.563     8.260    INST3/INST13/Stall13_out
    SLICE_X48Y23         LUT6 (Prop_lut6_I4_O)        0.124     8.384 r  INST3/led_OBUF[15]_inst_i_2/O
                         net (fo=324, routed)         1.483     9.866    INST3/EX_BHTaddr[7]_i_2_n_0
    SLICE_X53Y19         LUT3 (Prop_lut3_I1_O)        0.124     9.990 r  INST3/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.198    13.189    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    16.690 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.690    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.388ns  (logic 7.070ns (40.661%)  route 10.318ns (59.339%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.613    -0.899    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.555 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.499     3.054    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/EX_rd_reg[0][4]
    SLICE_X49Y7          LUT3 (Prop_lut3_I1_O)        0.152     3.206 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=10, routed)          1.365     4.570    INST3/INST2/douta[4]
    SLICE_X53Y23         LUT2 (Prop_lut2_I0_O)        0.326     4.896 r  INST3/INST2/EX_ALUSrc_i_5/O
                         net (fo=14, routed)          1.073     5.969    INST3/INST2_n_32
    SLICE_X49Y24         LUT6 (Prop_lut6_I0_O)        0.124     6.093 f  INST3/EX_ValidReg[1]_i_1/O
                         net (fo=2, routed)           0.698     6.791    INST3/ID_ValidReg[1]
    SLICE_X47Y24         LUT6 (Prop_lut6_I5_O)        0.124     6.915 f  INST3/led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.658     7.573    INST3/led_OBUF[15]_inst_i_6_n_0
    SLICE_X49Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.697 f  INST3/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.563     8.260    INST3/INST13/Stall13_out
    SLICE_X48Y23         LUT6 (Prop_lut6_I4_O)        0.124     8.384 r  INST3/led_OBUF[15]_inst_i_2/O
                         net (fo=324, routed)         1.276     9.659    INST3/EX_BHTaddr[7]_i_2_n_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I1_O)        0.124     9.783 r  INST3/led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           3.187    12.971    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    16.489 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    16.489    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.254ns  (logic 7.289ns (42.245%)  route 9.965ns (57.755%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.613    -0.899    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.555 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.499     3.054    INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/EX_rd_reg[0][4]
    SLICE_X49Y7          LUT3 (Prop_lut3_I1_O)        0.152     3.206 r  INST2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=10, routed)          1.365     4.570    INST3/INST2/douta[4]
    SLICE_X53Y23         LUT2 (Prop_lut2_I0_O)        0.326     4.896 r  INST3/INST2/EX_ALUSrc_i_5/O
                         net (fo=14, routed)          1.073     5.969    INST3/INST2_n_32
    SLICE_X49Y24         LUT6 (Prop_lut6_I0_O)        0.124     6.093 f  INST3/EX_ValidReg[1]_i_1/O
                         net (fo=2, routed)           0.698     6.791    INST3/ID_ValidReg[1]
    SLICE_X47Y24         LUT6 (Prop_lut6_I5_O)        0.124     6.915 f  INST3/led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.658     7.573    INST3/led_OBUF[15]_inst_i_6_n_0
    SLICE_X49Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.697 f  INST3/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.563     8.260    INST3/INST13/Stall13_out
    SLICE_X48Y23         LUT6 (Prop_lut6_I4_O)        0.124     8.384 r  INST3/led_OBUF[15]_inst_i_2/O
                         net (fo=324, routed)         1.483     9.866    INST3/EX_BHTaddr[7]_i_2_n_0
    SLICE_X53Y19         LUT3 (Prop_lut3_I1_O)        0.150    10.016 r  INST3/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.628    12.644    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.711    16.355 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.355    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 INST5/TX_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.255ns  (logic 1.347ns (59.719%)  route 0.909ns (40.281%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.562    -0.619    INST5/clk
    SLICE_X32Y9          FDRE                                         r  INST5/TX_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  INST5/TX_enable_reg/Q
                         net (fo=7, routed)           0.909     0.430    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     1.636 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.636    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST3/ID_pc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.484ns  (logic 1.458ns (58.720%)  route 1.025ns (41.280%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.563    -0.618    INST3/clk_out1
    SLICE_X57Y16         FDRE                                         r  INST3/ID_pc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  INST3/ID_pc_reg[9]/Q
                         net (fo=36, routed)          0.238    -0.240    INST3/ID_pc[9]
    SLICE_X57Y16         LUT3 (Prop_lut3_I0_O)        0.046    -0.194 r  INST3/led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.788     0.594    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.271     1.865 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.865    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST3/IF_pc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.579ns  (logic 1.482ns (57.470%)  route 1.097ns (42.530%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.564    -0.617    INST3/clk_out1
    SLICE_X56Y15         FDRE                                         r  INST3/IF_pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  INST3/IF_pc_reg[11]/Q
                         net (fo=6, routed)           0.405    -0.049    INST3/IF_pc_reg_n_0_[11]
    SLICE_X56Y21         LUT3 (Prop_lut3_I2_O)        0.045    -0.004 r  INST3/led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.692     0.688    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.273     1.961 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.961    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST4/byte_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.619ns  (logic 1.372ns (52.373%)  route 1.247ns (47.627%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.563    -0.618    INST4/clk
    SLICE_X28Y6          FDRE                                         r  INST4/byte_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  INST4/byte_done_reg/Q
                         net (fo=20, routed)          1.247     0.770    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.001 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.001    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST3/IF_pc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.647ns  (logic 1.412ns (53.363%)  route 1.234ns (46.637%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.562    -0.619    INST3/clk_out1
    SLICE_X53Y13         FDRE                                         r  INST3/IF_pc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  INST3/IF_pc_reg[10]/Q
                         net (fo=6, routed)           0.531     0.052    INST3/IF_pc_reg_n_0_[10]
    SLICE_X56Y21         LUT3 (Prop_lut3_I2_O)        0.045     0.097 r  INST3/led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.704     0.801    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     2.027 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.027    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST3/ID_pc_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.760ns  (logic 1.425ns (51.654%)  route 1.334ns (48.346%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.562    -0.619    INST3/clk_out1
    SLICE_X54Y15         FDRE                                         r  INST3/ID_pc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  INST3/ID_pc_reg[14]/Q
                         net (fo=36, routed)          0.524     0.069    INST3/ID_pc[14]
    SLICE_X59Y23         LUT3 (Prop_lut3_I0_O)        0.045     0.114 r  INST3/led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.810     0.924    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     2.140 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.140    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST3/IF_pc_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.794ns  (logic 1.411ns (50.501%)  route 1.383ns (49.499%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.564    -0.617    INST3/clk_out1
    SLICE_X52Y11         FDRE                                         r  INST3/IF_pc_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  INST3/IF_pc_reg[2]_rep__0/Q
                         net (fo=124, routed)         0.279    -0.175    INST3/IF_pc_reg[2]_rep__0_n_0
    SLICE_X53Y19         LUT3 (Prop_lut3_I2_O)        0.045    -0.130 r  INST3/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.104     0.975    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.177 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.177    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST3/IF_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.797ns  (logic 1.393ns (49.807%)  route 1.404ns (50.193%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.564    -0.617    INST3/clk_out1
    SLICE_X51Y11         FDRE                                         r  INST3/IF_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  INST3/IF_pc_reg[6]/Q
                         net (fo=7, routed)           0.220    -0.256    INST3/p_0_in[4]
    SLICE_X52Y11         LUT3 (Prop_lut3_I2_O)        0.045    -0.211 r  INST3/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.184     0.973    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     2.180 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.180    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST4/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            TX
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.896ns  (logic 1.360ns (46.952%)  route 1.536ns (53.048%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.562    -0.619    INST4/clk
    SLICE_X28Y7          FDSE                                         r  INST4/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y7          FDSE (Prop_fdse_C_Q)         0.141    -0.478 r  INST4/TX_reg/Q
                         net (fo=1, routed)           1.536     1.058    TX_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     2.277 r  TX_OBUF_inst/O
                         net (fo=0)                   0.000     2.277    TX
    A18                                                               r  TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INST3/IF_pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.900ns  (logic 1.436ns (49.501%)  route 1.465ns (50.499%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.562    -0.619    INST3/clk_out1
    SLICE_X51Y13         FDRE                                         r  INST3/IF_pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.128    -0.491 r  INST3/IF_pc_reg[4]/Q
                         net (fo=245, routed)         0.309    -0.182    INST3/p_0_in[2]
    SLICE_X53Y15         LUT3 (Prop_lut3_I2_O)        0.098    -0.084 r  INST3/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.156     1.071    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     2.281 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.281    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay          6983 Endpoints
Min Delay          6983 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST2/branch_target_buffer_reg[1][28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.317ns  (logic 1.709ns (11.160%)  route 13.607ns (88.840%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_n_cpu_IBUF_inst/O
                         net (fo=645, routed)        10.033    11.494    INST3/INST2/rst_n_cpu_IBUF
    SLICE_X61Y16         LUT5 (Prop_lut5_I4_O)        0.124    11.618 r  INST3/INST2/branch_target_buffer[1][60]_i_2/O
                         net (fo=61, routed)          0.732    12.351    INST3/INST2/branch_target_buffer[1][60]_i_2_n_0
    SLICE_X60Y13         LUT3 (Prop_lut3_I2_O)        0.124    12.475 r  INST3/INST2/branch_target_buffer[1][60]_i_1/O
                         net (fo=58, routed)          2.842    15.317    INST3/INST2/branch_target_buffer[1][60]_i_1_n_0
    SLICE_X57Y47         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[1][28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.454    -1.541    INST3/INST2/clk_out1
    SLICE_X57Y47         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[1][28]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST2/branch_target_buffer_reg[1][53]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.317ns  (logic 1.709ns (11.160%)  route 13.607ns (88.840%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_n_cpu_IBUF_inst/O
                         net (fo=645, routed)        10.033    11.494    INST3/INST2/rst_n_cpu_IBUF
    SLICE_X61Y16         LUT5 (Prop_lut5_I4_O)        0.124    11.618 r  INST3/INST2/branch_target_buffer[1][60]_i_2/O
                         net (fo=61, routed)          0.732    12.351    INST3/INST2/branch_target_buffer[1][60]_i_2_n_0
    SLICE_X60Y13         LUT3 (Prop_lut3_I2_O)        0.124    12.475 r  INST3/INST2/branch_target_buffer[1][60]_i_1/O
                         net (fo=58, routed)          2.842    15.317    INST3/INST2/branch_target_buffer[1][60]_i_1_n_0
    SLICE_X57Y47         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[1][53]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.454    -1.541    INST3/INST2/clk_out1
    SLICE_X57Y47         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[1][53]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST2/branch_target_buffer_reg[1][59]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.317ns  (logic 1.709ns (11.160%)  route 13.607ns (88.840%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_n_cpu_IBUF_inst/O
                         net (fo=645, routed)        10.033    11.494    INST3/INST2/rst_n_cpu_IBUF
    SLICE_X61Y16         LUT5 (Prop_lut5_I4_O)        0.124    11.618 r  INST3/INST2/branch_target_buffer[1][60]_i_2/O
                         net (fo=61, routed)          0.732    12.351    INST3/INST2/branch_target_buffer[1][60]_i_2_n_0
    SLICE_X60Y13         LUT3 (Prop_lut3_I2_O)        0.124    12.475 r  INST3/INST2/branch_target_buffer[1][60]_i_1/O
                         net (fo=58, routed)          2.842    15.317    INST3/INST2/branch_target_buffer[1][60]_i_1_n_0
    SLICE_X57Y47         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[1][59]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.454    -1.541    INST3/INST2/clk_out1
    SLICE_X57Y47         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[1][59]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST2/branch_target_buffer_reg[1][21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.279ns  (logic 1.709ns (11.187%)  route 13.570ns (88.813%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_n_cpu_IBUF_inst/O
                         net (fo=645, routed)        10.033    11.494    INST3/INST2/rst_n_cpu_IBUF
    SLICE_X61Y16         LUT5 (Prop_lut5_I4_O)        0.124    11.618 r  INST3/INST2/branch_target_buffer[1][60]_i_2/O
                         net (fo=61, routed)          0.732    12.351    INST3/INST2/branch_target_buffer[1][60]_i_2_n_0
    SLICE_X60Y13         LUT3 (Prop_lut3_I2_O)        0.124    12.475 r  INST3/INST2/branch_target_buffer[1][60]_i_1/O
                         net (fo=58, routed)          2.805    15.279    INST3/INST2/branch_target_buffer[1][60]_i_1_n_0
    SLICE_X58Y48         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[1][21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.519    -1.476    INST3/INST2/clk_out1
    SLICE_X58Y48         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[1][21]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST2/branch_target_buffer_reg[1][33]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.279ns  (logic 1.709ns (11.187%)  route 13.570ns (88.813%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_n_cpu_IBUF_inst/O
                         net (fo=645, routed)        10.033    11.494    INST3/INST2/rst_n_cpu_IBUF
    SLICE_X61Y16         LUT5 (Prop_lut5_I4_O)        0.124    11.618 r  INST3/INST2/branch_target_buffer[1][60]_i_2/O
                         net (fo=61, routed)          0.732    12.351    INST3/INST2/branch_target_buffer[1][60]_i_2_n_0
    SLICE_X60Y13         LUT3 (Prop_lut3_I2_O)        0.124    12.475 r  INST3/INST2/branch_target_buffer[1][60]_i_1/O
                         net (fo=58, routed)          2.805    15.279    INST3/INST2/branch_target_buffer[1][60]_i_1_n_0
    SLICE_X58Y48         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[1][33]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.519    -1.476    INST3/INST2/clk_out1
    SLICE_X58Y48         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[1][33]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST2/branch_target_buffer_reg[1][50]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.279ns  (logic 1.709ns (11.187%)  route 13.570ns (88.813%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_n_cpu_IBUF_inst/O
                         net (fo=645, routed)        10.033    11.494    INST3/INST2/rst_n_cpu_IBUF
    SLICE_X61Y16         LUT5 (Prop_lut5_I4_O)        0.124    11.618 r  INST3/INST2/branch_target_buffer[1][60]_i_2/O
                         net (fo=61, routed)          0.732    12.351    INST3/INST2/branch_target_buffer[1][60]_i_2_n_0
    SLICE_X60Y13         LUT3 (Prop_lut3_I2_O)        0.124    12.475 r  INST3/INST2/branch_target_buffer[1][60]_i_1/O
                         net (fo=58, routed)          2.805    15.279    INST3/INST2/branch_target_buffer[1][60]_i_1_n_0
    SLICE_X58Y48         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[1][50]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.519    -1.476    INST3/INST2/clk_out1
    SLICE_X58Y48         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[1][50]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST2/branch_target_buffer_reg[1][47]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.004ns  (logic 1.709ns (11.392%)  route 13.295ns (88.608%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_n_cpu_IBUF_inst/O
                         net (fo=645, routed)        10.033    11.494    INST3/INST2/rst_n_cpu_IBUF
    SLICE_X61Y16         LUT5 (Prop_lut5_I4_O)        0.124    11.618 r  INST3/INST2/branch_target_buffer[1][60]_i_2/O
                         net (fo=61, routed)          0.732    12.351    INST3/INST2/branch_target_buffer[1][60]_i_2_n_0
    SLICE_X60Y13         LUT3 (Prop_lut3_I2_O)        0.124    12.475 r  INST3/INST2/branch_target_buffer[1][60]_i_1/O
                         net (fo=58, routed)          2.529    15.004    INST3/INST2/branch_target_buffer[1][60]_i_1_n_0
    SLICE_X48Y48         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[1][47]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.452    -1.543    INST3/INST2/clk_out1
    SLICE_X48Y48         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[1][47]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST2/branch_target_buffer_reg[29][21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.823ns  (logic 1.704ns (11.498%)  route 13.119ns (88.502%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_n_cpu_IBUF_inst/O
                         net (fo=645, routed)         9.859    11.320    INST3/INST2/rst_n_cpu_IBUF
    SLICE_X62Y16         LUT6 (Prop_lut6_I0_O)        0.124    11.444 f  INST3/INST2/branch_target_buffer[28][60]_i_3/O
                         net (fo=10, routed)          0.795    12.239    INST3/INST2/branch_target_buffer[28][60]_i_3_n_0
    SLICE_X62Y20         LUT4 (Prop_lut4_I3_O)        0.119    12.358 r  INST3/INST2/branch_target_buffer[29][60]_i_2/O
                         net (fo=58, routed)          2.465    14.823    INST3/INST2/branch_target_buffer[29][60]_i_2_n_0
    SLICE_X59Y46         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[29][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.518    -1.477    INST3/INST2/clk_out1
    SLICE_X59Y46         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[29][21]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST2/branch_target_buffer_reg[29][28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.823ns  (logic 1.704ns (11.498%)  route 13.119ns (88.502%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_n_cpu_IBUF_inst/O
                         net (fo=645, routed)         9.859    11.320    INST3/INST2/rst_n_cpu_IBUF
    SLICE_X62Y16         LUT6 (Prop_lut6_I0_O)        0.124    11.444 f  INST3/INST2/branch_target_buffer[28][60]_i_3/O
                         net (fo=10, routed)          0.795    12.239    INST3/INST2/branch_target_buffer[28][60]_i_3_n_0
    SLICE_X62Y20         LUT4 (Prop_lut4_I3_O)        0.119    12.358 r  INST3/INST2/branch_target_buffer[29][60]_i_2/O
                         net (fo=58, routed)          2.465    14.823    INST3/INST2/branch_target_buffer[29][60]_i_2_n_0
    SLICE_X59Y46         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[29][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.518    -1.477    INST3/INST2/clk_out1
    SLICE_X59Y46         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[29][28]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST2/branch_target_buffer_reg[29][33]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.823ns  (logic 1.704ns (11.498%)  route 13.119ns (88.502%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.427ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.262ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  rst_n_cpu_IBUF_inst/O
                         net (fo=645, routed)         9.859    11.320    INST3/INST2/rst_n_cpu_IBUF
    SLICE_X62Y16         LUT6 (Prop_lut6_I0_O)        0.124    11.444 f  INST3/INST2/branch_target_buffer[28][60]_i_3/O
                         net (fo=10, routed)          0.795    12.239    INST3/INST2/branch_target_buffer[28][60]_i_3_n_0
    SLICE_X62Y20         LUT4 (Prop_lut4_I3_O)        0.119    12.358 r  INST3/INST2/branch_target_buffer[29][60]_i_2/O
                         net (fo=58, routed)          2.465    14.823    INST3/INST2/branch_target_buffer[29][60]_i_2_n_0
    SLICE_X59Y46         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[29][33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        1.518    -1.477    INST3/INST2/clk_out1
    SLICE_X59Y46         FDRE                                         r  INST3/INST2/branch_target_buffer_reg[29][33]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST4/reg_file_reg[7][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.067ns  (logic 0.274ns (25.701%)  route 0.793ns (74.299%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  rst_n_cpu_IBUF_inst/O
                         net (fo=645, routed)         0.793     1.022    INST3/INST4/rst_n_cpu_IBUF
    SLICE_X14Y23         LUT6 (Prop_lut6_I1_O)        0.045     1.067 r  INST3/INST4/reg_file[7][24]_i_1/O
                         net (fo=1, routed)           0.000     1.067    INST3/INST4/reg_file[7][24]_i_1_n_0
    SLICE_X14Y23         FDRE                                         r  INST3/INST4/reg_file_reg[7][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.821    -0.869    INST3/INST4/clk_out1
    SLICE_X14Y23         FDRE                                         r  INST3/INST4/reg_file_reg[7][24]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST4/reg_file_reg[7][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.067ns  (logic 0.274ns (25.701%)  route 0.793ns (74.299%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  rst_n_cpu_IBUF_inst/O
                         net (fo=645, routed)         0.793     1.022    INST3/INST4/rst_n_cpu_IBUF
    SLICE_X14Y23         LUT6 (Prop_lut6_I1_O)        0.045     1.067 r  INST3/INST4/reg_file[7][8]_i_1/O
                         net (fo=1, routed)           0.000     1.067    INST3/INST4/reg_file[7][8]_i_1_n_0
    SLICE_X14Y23         FDRE                                         r  INST3/INST4/reg_file_reg[7][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.821    -0.869    INST3/INST4/clk_out1
    SLICE_X14Y23         FDRE                                         r  INST3/INST4/reg_file_reg[7][8]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST4/reg_file_reg[6][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.070ns  (logic 0.274ns (25.631%)  route 0.796ns (74.369%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  rst_n_cpu_IBUF_inst/O
                         net (fo=645, routed)         0.796     1.025    INST3/INST4/rst_n_cpu_IBUF
    SLICE_X15Y24         LUT6 (Prop_lut6_I1_O)        0.045     1.070 r  INST3/INST4/reg_file[6][24]_i_1/O
                         net (fo=1, routed)           0.000     1.070    INST3/INST4/reg_file[6][24]_i_1_n_0
    SLICE_X15Y24         FDRE                                         r  INST3/INST4/reg_file_reg[6][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.820    -0.870    INST3/INST4/clk_out1
    SLICE_X15Y24         FDRE                                         r  INST3/INST4/reg_file_reg[6][24]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST4/reg_file_reg[6][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.146ns  (logic 0.274ns (23.932%)  route 0.872ns (76.068%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  rst_n_cpu_IBUF_inst/O
                         net (fo=645, routed)         0.872     1.101    INST3/INST4/rst_n_cpu_IBUF
    SLICE_X15Y24         LUT6 (Prop_lut6_I1_O)        0.045     1.146 r  INST3/INST4/reg_file[6][8]_i_1/O
                         net (fo=1, routed)           0.000     1.146    INST3/INST4/reg_file[6][8]_i_1_n_0
    SLICE_X15Y24         FDRE                                         r  INST3/INST4/reg_file_reg[6][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.820    -0.870    INST3/INST4/clk_out1
    SLICE_X15Y24         FDRE                                         r  INST3/INST4/reg_file_reg[6][8]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST4/reg_file_reg[8][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.256ns  (logic 0.274ns (21.843%)  route 0.982ns (78.157%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  rst_n_cpu_IBUF_inst/O
                         net (fo=645, routed)         0.982     1.211    INST3/INST4/rst_n_cpu_IBUF
    SLICE_X13Y25         LUT6 (Prop_lut6_I0_O)        0.045     1.256 r  INST3/INST4/reg_file[8][24]_i_1/O
                         net (fo=1, routed)           0.000     1.256    INST3/INST4/reg_file[8][24]_i_1_n_0
    SLICE_X13Y25         FDRE                                         r  INST3/INST4/reg_file_reg[8][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.820    -0.870    INST3/INST4/clk_out1
    SLICE_X13Y25         FDRE                                         r  INST3/INST4/reg_file_reg[8][24]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST4/reg_file_reg[8][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.258ns  (logic 0.274ns (21.808%)  route 0.984ns (78.192%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  rst_n_cpu_IBUF_inst/O
                         net (fo=645, routed)         0.984     1.213    INST3/INST4/rst_n_cpu_IBUF
    SLICE_X13Y25         LUT6 (Prop_lut6_I0_O)        0.045     1.258 r  INST3/INST4/reg_file[8][8]_i_1/O
                         net (fo=1, routed)           0.000     1.258    INST3/INST4/reg_file[8][8]_i_1_n_0
    SLICE_X13Y25         FDRE                                         r  INST3/INST4/reg_file_reg[8][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.820    -0.870    INST3/INST4/clk_out1
    SLICE_X13Y25         FDRE                                         r  INST3/INST4/reg_file_reg[8][8]/C

Slack:                    inf
  Source:                 rst_n_cpu
                            (input port)
  Destination:            INST3/INST4/reg_file_reg[10][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.282ns  (logic 0.274ns (21.406%)  route 1.007ns (78.594%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  rst_n_cpu (IN)
                         net (fo=0)                   0.000     0.000    rst_n_cpu
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  rst_n_cpu_IBUF_inst/O
                         net (fo=645, routed)         1.007     1.237    INST3/INST4/rst_n_cpu_IBUF
    SLICE_X29Y24         LUT6 (Prop_lut6_I1_O)        0.045     1.282 r  INST3/INST4/reg_file[10][18]_i_1/O
                         net (fo=1, routed)           0.000     1.282    INST3/INST4/reg_file[10][18]_i_1_n_0
    SLICE_X29Y24         FDRE                                         r  INST3/INST4/reg_file_reg[10][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.817    -0.873    INST3/INST4/clk_out1
    SLICE_X29Y24         FDRE                                         r  INST3/INST4/reg_file_reg[10][18]/C

Slack:                    inf
  Source:                 rst_n_mem
                            (input port)
  Destination:            INST5/read_frame_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.300ns  (logic 0.266ns (20.453%)  route 1.034ns (79.547%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n_mem (IN)
                         net (fo=0)                   0.000     0.000    rst_n_mem
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_mem_IBUF_inst/O
                         net (fo=3, routed)           0.829     1.050    INST5/rst_n
    SLICE_X29Y8          LUT1 (Prop_lut1_I0_O)        0.045     1.095 r  INST5/TX_enable_i_1/O
                         net (fo=194, routed)         0.206     1.300    INST5/TX_enable_i_1_n_0
    SLICE_X33Y8          FDRE                                         r  INST5/read_frame_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.831    -0.859    INST5/clk
    SLICE_X33Y8          FDRE                                         r  INST5/read_frame_reg[14]/C

Slack:                    inf
  Source:                 rst_n_mem
                            (input port)
  Destination:            INST5/read_frame_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.300ns  (logic 0.266ns (20.453%)  route 1.034ns (79.547%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n_mem (IN)
                         net (fo=0)                   0.000     0.000    rst_n_mem
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_mem_IBUF_inst/O
                         net (fo=3, routed)           0.829     1.050    INST5/rst_n
    SLICE_X29Y8          LUT1 (Prop_lut1_I0_O)        0.045     1.095 r  INST5/TX_enable_i_1/O
                         net (fo=194, routed)         0.206     1.300    INST5/TX_enable_i_1_n_0
    SLICE_X33Y8          FDRE                                         r  INST5/read_frame_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.831    -0.859    INST5/clk
    SLICE_X33Y8          FDRE                                         r  INST5/read_frame_reg[15]/C

Slack:                    inf
  Source:                 rst_n_mem
                            (input port)
  Destination:            INST5/read_frame_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.772ns period=17.544ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.300ns  (logic 0.266ns (20.453%)  route 1.034ns (79.547%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst_n_mem (IN)
                         net (fo=0)                   0.000     0.000    rst_n_mem
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  rst_n_mem_IBUF_inst/O
                         net (fo=3, routed)           0.829     1.050    INST5/rst_n
    SLICE_X29Y8          LUT1 (Prop_lut1_I0_O)        0.045     1.095 r  INST5/TX_enable_i_1/O
                         net (fo=194, routed)         0.206     1.300    INST5/TX_enable_i_1_n_0
    SLICE_X33Y8          FDRE                                         r  INST5/read_frame_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    INST1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  INST1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    INST1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  INST1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    INST1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  INST1/inst/clkout1_buf/O
                         net (fo=4471, routed)        0.831    -0.859    INST5/clk
    SLICE_X33Y8          FDRE                                         r  INST5/read_frame_reg[22]/C





