****************************************
Report : Averaged Power
Design : c5315
Version: O-2018.06-SP4
Date   : Mon Jul  5 12:42:44 2021
****************************************



  Attributes
  ----------
      i  -  Including register clock pin internal power
      u  -  User defined power group

                        Internal  Switching  Leakage    Total
Power Group             Power     Power      Power      Power   (     %)  Attrs
--------------------------------------------------------------------------------
clock_network              0.0000    0.0000    0.0000    0.0000 ( 0.00%)  i
register                   0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
combinational           1.228e-04 5.301e-04 6.129e-08 6.529e-04 (100.00%) 
sequential                 0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
memory                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
io_pad                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
black_box                  0.0000    0.0000    0.0000    0.0000 ( 0.00%)  

  Net Switching Power  = 5.301e-04   (81.19%)
  Cell Internal Power  = 1.228e-04   (18.80%)
  Cell Leakage Power   = 6.129e-08   ( 0.01%)
                         ---------
Total Power            = 6.529e-04  (100.00%)

1
