// Seed: 3882990388
module module_0 ();
  logic id_1;
  ;
  assign id_1 = -1;
  assign module_2.id_3 = 0;
  logic id_2 = "";
  always disable id_3;
endmodule
module module_1 (
    input  tri   id_0,
    output uwire id_1
);
  logic id_3;
  ;
  module_0 modCall_1 ();
  logic id_4;
  ;
endmodule
module module_2 #(
    parameter id_2 = 32'd2,
    parameter id_3 = 32'd77
) (
    id_1,
    _id_2,
    _id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  inout wire _id_3;
  output wire _id_2;
  inout wire id_1;
  logic [id_2  ==  -1 'h0 : (  id_3  )] id_6;
  logic [-1  ==  (  (  id_2  )  *  -1  ) : 1] id_7 = id_3;
  module_0 modCall_1 ();
  supply0 id_8 = -1;
endmodule
