INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nacho/Documents/Facultad/5to/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/common.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nacho/Documents/Facultad/5to/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/ALUDec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nacho/Documents/Facultad/5to/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nacho/Documents/Facultad/5to/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nacho/Documents/Facultad/5to/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/controlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nacho/Documents/Facultad/5to/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nacho/Documents/Facultad/5to/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nacho/Documents/Facultad/5to/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nacho/Documents/Facultad/5to/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/execute.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nacho/Documents/Facultad/5to/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nacho/Documents/Facultad/5to/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nacho/Documents/Facultad/5to/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/hazardUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nacho/Documents/Facultad/5to/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nacho/Documents/Facultad/5to/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nacho/Documents/Facultad/5to/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nacho/Documents/Facultad/5to/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nacho/Documents/Facultad/5to/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nacho/Documents/Facultad/5to/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nacho/Documents/Facultad/5to/arqui/mips-final-arqui/mips_final.srcs/sources_1/new/writeback.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nacho/Documents/Facultad/5to/arqui/mips-final-arqui/mips_final.srcs/sim_1/new/datapath_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath_tb
