HSG/HSG/RGB2Vector --> HSG_IP_src_RGB2Vector
HSG/HSG/Concat --> HSG_IP_src_Concat
HSG/HSG/Orientation_Binning --> HSG_IP_src_Orientation_Binning
HSG/HSG/Color Space Converter/RGB2INTENSITY --> HSG_IP_src_RGB2INTENSITY
HSG/HSG/Color Space Converter --> HSG_IP_src_Color_Space_Converter
HSG/HSG/Edge Detector/LineBuffer/InputControlValidation --> HSG_IP_src_InputControlValidation
HSG/HSG/Edge Detector/LineBuffer/FIFOHandlerFSM --> HSG_IP_src_FIFOHandlerFSM
HSG/HSG/Edge Detector/LineBuffer/lineSpaceStore --> HSG_IP_src_lineSpaceStore
HSG/HSG/Edge Detector/LineBuffer/dataReadFSM --> HSG_IP_src_dataReadFSM
HSG/HSG/Edge Detector/LineBuffer/dataWriteFSM --> HSG_IP_src_dataWriteFSM
HSG/HSG/Edge Detector/LineBuffer/lineSpaceAverager --> HSG_IP_src_lineSpaceAverager
HSG/HSG/Edge Detector/LineBuffer/DataMemory/PushPopSlicer --> HSG_IP_src_PushPopSlicer
HSG/HSG/Edge Detector/LineBuffer/DataMemory/FIFO/SimpleDualPortRAM_generic --> HSG_IP_src_SimpleDualPortRAM_generic
HSG/HSG/Edge Detector/LineBuffer/DataMemory/FIFO --> HSG_IP_src_FIFO
HSG/HSG/Edge Detector/LineBuffer/DataMemory/FIFOLF/SimpleDualPortRAM_singlebit --> HSG_IP_src_SimpleDualPortRAM_singlebit
HSG/HSG/Edge Detector/LineBuffer/DataMemory/FIFOLF --> HSG_IP_src_FIFOLF
HSG/HSG/Edge Detector/LineBuffer/DataMemory/FIFOLF --> HSG_IP_src_FIFOLF_block
HSG/HSG/Edge Detector/LineBuffer/DataMemory/FIFOLineStart --> HSG_IP_src_FIFOLineStart
HSG/HSG/Edge Detector/LineBuffer/DataMemory/advanceFIFO --> HSG_IP_src_advanceFIFO
HSG/HSG/Edge Detector/LineBuffer/DataMemory/isLineStart --> HSG_IP_src_isLineStart
HSG/HSG/Edge Detector/LineBuffer/DataMemory/unloadLineMask --> HSG_IP_src_unloadLineMask
HSG/HSG/Edge Detector/LineBuffer/DataMemory --> HSG_IP_src_DataMemory
HSG/HSG/Edge Detector/LineBuffer/controlCache --> HSG_IP_src_controlCache
HSG/HSG/Edge Detector/LineBuffer/validPipeline --> HSG_IP_src_validPipeline
HSG/HSG/Edge Detector/LineBuffer/horizontalPadder --> HSG_IP_src_horizontalPadder
HSG/HSG/Edge Detector/LineBuffer/horizontalMux --> HSG_IP_src_horizontalMux
HSG/HSG/Edge Detector/LineBuffer/verticalMux --> HSG_IP_src_verticalMux
HSG/HSG/Edge Detector/LineBuffer --> HSG_IP_src_LineBuffer
HSG/HSG/Edge Detector/SobelCore --> HSG_IP_src_SobelCore
HSG/HSG/Edge Detector --> HSG_IP_src_Edge_Detector
HSG/HSG/Image Filter/LineBuffer/InputControlValidation --> HSG_IP_src_InputControlValidation_block
HSG/HSG/Image Filter/LineBuffer/FIFOHandlerFSM --> HSG_IP_src_FIFOHandlerFSM_block
HSG/HSG/Image Filter/LineBuffer/lineSpaceStore --> HSG_IP_src_lineSpaceStore_block
HSG/HSG/Image Filter/LineBuffer/dataReadFSM --> HSG_IP_src_dataReadFSM_block
HSG/HSG/Image Filter/LineBuffer/dataWriteFSM --> HSG_IP_src_dataWriteFSM_block
HSG/HSG/Image Filter/LineBuffer/lineSpaceAverager --> HSG_IP_src_lineSpaceAverager_block
HSG/HSG/Image Filter/LineBuffer/DataMemory/PushPopSlicer --> HSG_IP_src_PushPopSlicer_block
HSG/HSG/Image Filter/LineBuffer/DataMemory/FIFO --> HSG_IP_src_FIFO_block
HSG/HSG/Image Filter/LineBuffer/DataMemory/FIFOLF --> HSG_IP_src_FIFOLF_block1
HSG/HSG/Image Filter/LineBuffer/DataMemory/FIFOLF --> HSG_IP_src_FIFOLF_block2
HSG/HSG/Image Filter/LineBuffer/DataMemory/FIFOLineStart --> HSG_IP_src_FIFOLineStart_block
HSG/HSG/Image Filter/LineBuffer/DataMemory/advanceFIFO --> HSG_IP_src_advanceFIFO_block
HSG/HSG/Image Filter/LineBuffer/DataMemory/isLineStart --> HSG_IP_src_isLineStart_block
HSG/HSG/Image Filter/LineBuffer/DataMemory/unloadLineMask --> HSG_IP_src_unloadLineMask_block
HSG/HSG/Image Filter/LineBuffer/DataMemory --> HSG_IP_src_DataMemory_block
HSG/HSG/Image Filter/LineBuffer/controlCache --> HSG_IP_src_controlCache_block
HSG/HSG/Image Filter/LineBuffer/validPipeline --> HSG_IP_src_validPipeline_block
HSG/HSG/Image Filter/LineBuffer/horizontalPadder --> HSG_IP_src_horizontalPadder_block
HSG/HSG/Image Filter/LineBuffer/horizontalMux --> HSG_IP_src_horizontalMux_block
HSG/HSG/Image Filter/LineBuffer/verticalMux --> HSG_IP_src_verticalMux_block
HSG/HSG/Image Filter/LineBuffer --> HSG_IP_src_LineBuffer_block
HSG/HSG/Image Filter/FIR2DKernel --> HSG_IP_src_FIR2DKernel
HSG/HSG/Image Filter --> HSG_IP_src_Image_Filter
HSG/HSG/Image Filter1/LineBuffer/InputControlValidation --> HSG_IP_src_InputControlValidation_block1
HSG/HSG/Image Filter1/LineBuffer/FIFOHandlerFSM --> HSG_IP_src_FIFOHandlerFSM_block1
HSG/HSG/Image Filter1/LineBuffer/lineSpaceStore --> HSG_IP_src_lineSpaceStore_block1
HSG/HSG/Image Filter1/LineBuffer/dataReadFSM --> HSG_IP_src_dataReadFSM_block1
HSG/HSG/Image Filter1/LineBuffer/dataWriteFSM --> HSG_IP_src_dataWriteFSM_block1
HSG/HSG/Image Filter1/LineBuffer/lineSpaceAverager --> HSG_IP_src_lineSpaceAverager_block1
HSG/HSG/Image Filter1/LineBuffer/DataMemory/PushPopSlicer --> HSG_IP_src_PushPopSlicer_block1
HSG/HSG/Image Filter1/LineBuffer/DataMemory/FIFO --> HSG_IP_src_FIFO_block1
HSG/HSG/Image Filter1/LineBuffer/DataMemory/FIFOLF --> HSG_IP_src_FIFOLF_block3
HSG/HSG/Image Filter1/LineBuffer/DataMemory/FIFOLF --> HSG_IP_src_FIFOLF_block4
HSG/HSG/Image Filter1/LineBuffer/DataMemory/FIFOLineStart --> HSG_IP_src_FIFOLineStart_block1
HSG/HSG/Image Filter1/LineBuffer/DataMemory/advanceFIFO --> HSG_IP_src_advanceFIFO_block1
HSG/HSG/Image Filter1/LineBuffer/DataMemory/isLineStart --> HSG_IP_src_isLineStart_block1
HSG/HSG/Image Filter1/LineBuffer/DataMemory/unloadLineMask --> HSG_IP_src_unloadLineMask_block1
HSG/HSG/Image Filter1/LineBuffer/DataMemory --> HSG_IP_src_DataMemory_block1
HSG/HSG/Image Filter1/LineBuffer/controlCache --> HSG_IP_src_controlCache_block1
HSG/HSG/Image Filter1/LineBuffer/validPipeline --> HSG_IP_src_validPipeline_block1
HSG/HSG/Image Filter1/LineBuffer/horizontalPadder --> HSG_IP_src_horizontalPadder_block1
HSG/HSG/Image Filter1/LineBuffer/horizontalMux --> HSG_IP_src_horizontalMux_block1
HSG/HSG/Image Filter1/LineBuffer/verticalMux --> HSG_IP_src_verticalMux_block1
HSG/HSG/Image Filter1/LineBuffer --> HSG_IP_src_LineBuffer_block1
HSG/HSG/Image Filter1/FIR2DKernel --> HSG_IP_src_FIR2DKernel_block
HSG/HSG/Image Filter1 --> HSG_IP_src_Image_Filter1
HSG/HSG/Image Filter2/LineBuffer/InputControlValidation --> HSG_IP_src_InputControlValidation_block2
HSG/HSG/Image Filter2/LineBuffer/FIFOHandlerFSM --> HSG_IP_src_FIFOHandlerFSM_block2
HSG/HSG/Image Filter2/LineBuffer/lineSpaceStore --> HSG_IP_src_lineSpaceStore_block2
HSG/HSG/Image Filter2/LineBuffer/dataReadFSM --> HSG_IP_src_dataReadFSM_block2
HSG/HSG/Image Filter2/LineBuffer/dataWriteFSM --> HSG_IP_src_dataWriteFSM_block2
HSG/HSG/Image Filter2/LineBuffer/lineSpaceAverager --> HSG_IP_src_lineSpaceAverager_block2
HSG/HSG/Image Filter2/LineBuffer/DataMemory/PushPopSlicer --> HSG_IP_src_PushPopSlicer_block2
HSG/HSG/Image Filter2/LineBuffer/DataMemory/FIFO --> HSG_IP_src_FIFO_block2
HSG/HSG/Image Filter2/LineBuffer/DataMemory/FIFOLF --> HSG_IP_src_FIFOLF_block5
HSG/HSG/Image Filter2/LineBuffer/DataMemory/FIFOLF --> HSG_IP_src_FIFOLF_block6
HSG/HSG/Image Filter2/LineBuffer/DataMemory/FIFOLineStart --> HSG_IP_src_FIFOLineStart_block2
HSG/HSG/Image Filter2/LineBuffer/DataMemory/advanceFIFO --> HSG_IP_src_advanceFIFO_block2
HSG/HSG/Image Filter2/LineBuffer/DataMemory/isLineStart --> HSG_IP_src_isLineStart_block2
HSG/HSG/Image Filter2/LineBuffer/DataMemory/unloadLineMask --> HSG_IP_src_unloadLineMask_block2
HSG/HSG/Image Filter2/LineBuffer/DataMemory --> HSG_IP_src_DataMemory_block2
HSG/HSG/Image Filter2/LineBuffer/controlCache --> HSG_IP_src_controlCache_block2
HSG/HSG/Image Filter2/LineBuffer/validPipeline --> HSG_IP_src_validPipeline_block2
HSG/HSG/Image Filter2/LineBuffer/horizontalPadder --> HSG_IP_src_horizontalPadder_block2
HSG/HSG/Image Filter2/LineBuffer/horizontalMux --> HSG_IP_src_horizontalMux_block2
HSG/HSG/Image Filter2/LineBuffer/verticalMux --> HSG_IP_src_verticalMux_block2
HSG/HSG/Image Filter2/LineBuffer --> HSG_IP_src_LineBuffer_block2
HSG/HSG/Image Filter2/FIR2DKernel --> HSG_IP_src_FIR2DKernel_block1
HSG/HSG/Image Filter2 --> HSG_IP_src_Image_Filter2
HSG/HSG/Image Filter3/LineBuffer/InputControlValidation --> HSG_IP_src_InputControlValidation_block3
HSG/HSG/Image Filter3/LineBuffer/FIFOHandlerFSM --> HSG_IP_src_FIFOHandlerFSM_block3
HSG/HSG/Image Filter3/LineBuffer/lineSpaceStore --> HSG_IP_src_lineSpaceStore_block3
HSG/HSG/Image Filter3/LineBuffer/dataReadFSM --> HSG_IP_src_dataReadFSM_block3
HSG/HSG/Image Filter3/LineBuffer/dataWriteFSM --> HSG_IP_src_dataWriteFSM_block3
HSG/HSG/Image Filter3/LineBuffer/lineSpaceAverager --> HSG_IP_src_lineSpaceAverager_block3
HSG/HSG/Image Filter3/LineBuffer/DataMemory/PushPopSlicer --> HSG_IP_src_PushPopSlicer_block3
HSG/HSG/Image Filter3/LineBuffer/DataMemory/FIFO --> HSG_IP_src_FIFO_block3
HSG/HSG/Image Filter3/LineBuffer/DataMemory/FIFOLF --> HSG_IP_src_FIFOLF_block7
HSG/HSG/Image Filter3/LineBuffer/DataMemory/FIFOLF --> HSG_IP_src_FIFOLF_block8
HSG/HSG/Image Filter3/LineBuffer/DataMemory/FIFOLineStart --> HSG_IP_src_FIFOLineStart_block3
HSG/HSG/Image Filter3/LineBuffer/DataMemory/advanceFIFO --> HSG_IP_src_advanceFIFO_block3
HSG/HSG/Image Filter3/LineBuffer/DataMemory/isLineStart --> HSG_IP_src_isLineStart_block3
HSG/HSG/Image Filter3/LineBuffer/DataMemory/unloadLineMask --> HSG_IP_src_unloadLineMask_block3
HSG/HSG/Image Filter3/LineBuffer/DataMemory --> HSG_IP_src_DataMemory_block3
HSG/HSG/Image Filter3/LineBuffer/controlCache --> HSG_IP_src_controlCache_block3
HSG/HSG/Image Filter3/LineBuffer/validPipeline --> HSG_IP_src_validPipeline_block3
HSG/HSG/Image Filter3/LineBuffer/horizontalPadder --> HSG_IP_src_horizontalPadder_block3
HSG/HSG/Image Filter3/LineBuffer/horizontalMux --> HSG_IP_src_horizontalMux_block3
HSG/HSG/Image Filter3/LineBuffer/verticalMux --> HSG_IP_src_verticalMux_block3
HSG/HSG/Image Filter3/LineBuffer --> HSG_IP_src_LineBuffer_block3
HSG/HSG/Image Filter3/FIR2DKernel --> HSG_IP_src_FIR2DKernel_block2
HSG/HSG/Image Filter3 --> HSG_IP_src_Image_Filter3
HSG/HSG/Image Filter4/LineBuffer/InputControlValidation --> HSG_IP_src_InputControlValidation_block4
HSG/HSG/Image Filter4/LineBuffer/FIFOHandlerFSM --> HSG_IP_src_FIFOHandlerFSM_block4
HSG/HSG/Image Filter4/LineBuffer/lineSpaceStore --> HSG_IP_src_lineSpaceStore_block4
HSG/HSG/Image Filter4/LineBuffer/dataReadFSM --> HSG_IP_src_dataReadFSM_block4
HSG/HSG/Image Filter4/LineBuffer/dataWriteFSM --> HSG_IP_src_dataWriteFSM_block4
HSG/HSG/Image Filter4/LineBuffer/lineSpaceAverager --> HSG_IP_src_lineSpaceAverager_block4
HSG/HSG/Image Filter4/LineBuffer/DataMemory/PushPopSlicer --> HSG_IP_src_PushPopSlicer_block4
HSG/HSG/Image Filter4/LineBuffer/DataMemory/FIFO --> HSG_IP_src_FIFO_block4
HSG/HSG/Image Filter4/LineBuffer/DataMemory/FIFOLF --> HSG_IP_src_FIFOLF_block9
HSG/HSG/Image Filter4/LineBuffer/DataMemory/FIFOLF --> HSG_IP_src_FIFOLF_block10
HSG/HSG/Image Filter4/LineBuffer/DataMemory/FIFOLineStart --> HSG_IP_src_FIFOLineStart_block4
HSG/HSG/Image Filter4/LineBuffer/DataMemory/advanceFIFO --> HSG_IP_src_advanceFIFO_block4
HSG/HSG/Image Filter4/LineBuffer/DataMemory/isLineStart --> HSG_IP_src_isLineStart_block4
HSG/HSG/Image Filter4/LineBuffer/DataMemory/unloadLineMask --> HSG_IP_src_unloadLineMask_block4
HSG/HSG/Image Filter4/LineBuffer/DataMemory --> HSG_IP_src_DataMemory_block4
HSG/HSG/Image Filter4/LineBuffer/controlCache --> HSG_IP_src_controlCache_block4
HSG/HSG/Image Filter4/LineBuffer/validPipeline --> HSG_IP_src_validPipeline_block4
HSG/HSG/Image Filter4/LineBuffer/horizontalPadder --> HSG_IP_src_horizontalPadder_block4
HSG/HSG/Image Filter4/LineBuffer/horizontalMux --> HSG_IP_src_horizontalMux_block4
HSG/HSG/Image Filter4/LineBuffer/verticalMux --> HSG_IP_src_verticalMux_block4
HSG/HSG/Image Filter4/LineBuffer --> HSG_IP_src_LineBuffer_block4
HSG/HSG/Image Filter4/FIR2DKernel --> HSG_IP_src_FIR2DKernel_block3
HSG/HSG/Image Filter4 --> HSG_IP_src_Image_Filter4
HSG/HSG/Image Filter5/LineBuffer/InputControlValidation --> HSG_IP_src_InputControlValidation_block5
HSG/HSG/Image Filter5/LineBuffer/FIFOHandlerFSM --> HSG_IP_src_FIFOHandlerFSM_block5
HSG/HSG/Image Filter5/LineBuffer/lineSpaceStore --> HSG_IP_src_lineSpaceStore_block5
HSG/HSG/Image Filter5/LineBuffer/dataReadFSM --> HSG_IP_src_dataReadFSM_block5
HSG/HSG/Image Filter5/LineBuffer/dataWriteFSM --> HSG_IP_src_dataWriteFSM_block5
HSG/HSG/Image Filter5/LineBuffer/lineSpaceAverager --> HSG_IP_src_lineSpaceAverager_block5
HSG/HSG/Image Filter5/LineBuffer/DataMemory/PushPopSlicer --> HSG_IP_src_PushPopSlicer_block5
HSG/HSG/Image Filter5/LineBuffer/DataMemory/FIFO --> HSG_IP_src_FIFO_block5
HSG/HSG/Image Filter5/LineBuffer/DataMemory/FIFOLF --> HSG_IP_src_FIFOLF_block11
HSG/HSG/Image Filter5/LineBuffer/DataMemory/FIFOLF --> HSG_IP_src_FIFOLF_block12
HSG/HSG/Image Filter5/LineBuffer/DataMemory/FIFOLineStart --> HSG_IP_src_FIFOLineStart_block5
HSG/HSG/Image Filter5/LineBuffer/DataMemory/advanceFIFO --> HSG_IP_src_advanceFIFO_block5
HSG/HSG/Image Filter5/LineBuffer/DataMemory/isLineStart --> HSG_IP_src_isLineStart_block5
HSG/HSG/Image Filter5/LineBuffer/DataMemory/unloadLineMask --> HSG_IP_src_unloadLineMask_block5
HSG/HSG/Image Filter5/LineBuffer/DataMemory --> HSG_IP_src_DataMemory_block5
HSG/HSG/Image Filter5/LineBuffer/controlCache --> HSG_IP_src_controlCache_block5
HSG/HSG/Image Filter5/LineBuffer/validPipeline --> HSG_IP_src_validPipeline_block5
HSG/HSG/Image Filter5/LineBuffer/horizontalPadder --> HSG_IP_src_horizontalPadder_block5
HSG/HSG/Image Filter5/LineBuffer/horizontalMux --> HSG_IP_src_horizontalMux_block5
HSG/HSG/Image Filter5/LineBuffer/verticalMux --> HSG_IP_src_verticalMux_block5
HSG/HSG/Image Filter5/LineBuffer --> HSG_IP_src_LineBuffer_block5
HSG/HSG/Image Filter5/FIR2DKernel --> HSG_IP_src_FIR2DKernel_block4
HSG/HSG/Image Filter5 --> HSG_IP_src_Image_Filter5
HSG/HSG/Image Filter6/LineBuffer/InputControlValidation --> HSG_IP_src_InputControlValidation_block6
HSG/HSG/Image Filter6/LineBuffer/FIFOHandlerFSM --> HSG_IP_src_FIFOHandlerFSM_block6
HSG/HSG/Image Filter6/LineBuffer/lineSpaceStore --> HSG_IP_src_lineSpaceStore_block6
HSG/HSG/Image Filter6/LineBuffer/dataReadFSM --> HSG_IP_src_dataReadFSM_block6
HSG/HSG/Image Filter6/LineBuffer/dataWriteFSM --> HSG_IP_src_dataWriteFSM_block6
HSG/HSG/Image Filter6/LineBuffer/lineSpaceAverager --> HSG_IP_src_lineSpaceAverager_block6
HSG/HSG/Image Filter6/LineBuffer/DataMemory/PushPopSlicer --> HSG_IP_src_PushPopSlicer_block6
HSG/HSG/Image Filter6/LineBuffer/DataMemory/FIFO --> HSG_IP_src_FIFO_block6
HSG/HSG/Image Filter6/LineBuffer/DataMemory/FIFOLF --> HSG_IP_src_FIFOLF_block13
HSG/HSG/Image Filter6/LineBuffer/DataMemory/FIFOLF --> HSG_IP_src_FIFOLF_block14
HSG/HSG/Image Filter6/LineBuffer/DataMemory/FIFOLineStart --> HSG_IP_src_FIFOLineStart_block6
HSG/HSG/Image Filter6/LineBuffer/DataMemory/advanceFIFO --> HSG_IP_src_advanceFIFO_block6
HSG/HSG/Image Filter6/LineBuffer/DataMemory/isLineStart --> HSG_IP_src_isLineStart_block6
HSG/HSG/Image Filter6/LineBuffer/DataMemory/unloadLineMask --> HSG_IP_src_unloadLineMask_block6
HSG/HSG/Image Filter6/LineBuffer/DataMemory --> HSG_IP_src_DataMemory_block6
HSG/HSG/Image Filter6/LineBuffer/controlCache --> HSG_IP_src_controlCache_block6
HSG/HSG/Image Filter6/LineBuffer/validPipeline --> HSG_IP_src_validPipeline_block6
HSG/HSG/Image Filter6/LineBuffer/horizontalPadder --> HSG_IP_src_horizontalPadder_block6
HSG/HSG/Image Filter6/LineBuffer/horizontalMux --> HSG_IP_src_horizontalMux_block6
HSG/HSG/Image Filter6/LineBuffer/verticalMux --> HSG_IP_src_verticalMux_block6
HSG/HSG/Image Filter6/LineBuffer --> HSG_IP_src_LineBuffer_block6
HSG/HSG/Image Filter6/FIR2DKernel --> HSG_IP_src_FIR2DKernel_block5
HSG/HSG/Image Filter6 --> HSG_IP_src_Image_Filter6
HSG/HSG/Image Filter7/LineBuffer/InputControlValidation --> HSG_IP_src_InputControlValidation_block7
HSG/HSG/Image Filter7/LineBuffer/FIFOHandlerFSM --> HSG_IP_src_FIFOHandlerFSM_block7
HSG/HSG/Image Filter7/LineBuffer/lineSpaceStore --> HSG_IP_src_lineSpaceStore_block7
HSG/HSG/Image Filter7/LineBuffer/dataReadFSM --> HSG_IP_src_dataReadFSM_block7
HSG/HSG/Image Filter7/LineBuffer/dataWriteFSM --> HSG_IP_src_dataWriteFSM_block7
HSG/HSG/Image Filter7/LineBuffer/lineSpaceAverager --> HSG_IP_src_lineSpaceAverager_block7
HSG/HSG/Image Filter7/LineBuffer/DataMemory/PushPopSlicer --> HSG_IP_src_PushPopSlicer_block7
HSG/HSG/Image Filter7/LineBuffer/DataMemory/FIFO --> HSG_IP_src_FIFO_block7
HSG/HSG/Image Filter7/LineBuffer/DataMemory/FIFOLF --> HSG_IP_src_FIFOLF_block15
HSG/HSG/Image Filter7/LineBuffer/DataMemory/FIFOLF --> HSG_IP_src_FIFOLF_block16
HSG/HSG/Image Filter7/LineBuffer/DataMemory/FIFOLineStart --> HSG_IP_src_FIFOLineStart_block7
HSG/HSG/Image Filter7/LineBuffer/DataMemory/advanceFIFO --> HSG_IP_src_advanceFIFO_block7
HSG/HSG/Image Filter7/LineBuffer/DataMemory/isLineStart --> HSG_IP_src_isLineStart_block7
HSG/HSG/Image Filter7/LineBuffer/DataMemory/unloadLineMask --> HSG_IP_src_unloadLineMask_block7
HSG/HSG/Image Filter7/LineBuffer/DataMemory --> HSG_IP_src_DataMemory_block7
HSG/HSG/Image Filter7/LineBuffer/controlCache --> HSG_IP_src_controlCache_block7
HSG/HSG/Image Filter7/LineBuffer/validPipeline --> HSG_IP_src_validPipeline_block7
HSG/HSG/Image Filter7/LineBuffer/horizontalPadder --> HSG_IP_src_horizontalPadder_block7
HSG/HSG/Image Filter7/LineBuffer/horizontalMux --> HSG_IP_src_horizontalMux_block7
HSG/HSG/Image Filter7/LineBuffer/verticalMux --> HSG_IP_src_verticalMux_block7
HSG/HSG/Image Filter7/LineBuffer --> HSG_IP_src_LineBuffer_block7
HSG/HSG/Image Filter7/FIR2DKernel --> HSG_IP_src_FIR2DKernel_block6
HSG/HSG/Image Filter7 --> HSG_IP_src_Image_Filter7
HSG/HSG --> HSG_IP_src_HSG
