{"vcs1":{"timestamp_begin":1678943728.195280483, "rt":0.39, "ut":0.15, "st":0.09}}
{"vcselab":{"timestamp_begin":1678943728.640991496, "rt":0.37, "ut":0.19, "st":0.09}}
{"link":{"timestamp_begin":1678943729.055938963, "rt":0.22, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1678943727.913209798}
{"VCS_COMP_START_TIME": 1678943727.913209798}
{"VCS_COMP_END_TIME": 1678943729.336792614}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv"}
{"vcs1": {"peak_mem": 339028}}
{"stitch_vcselab": {"peak_mem": 238956}}
