<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8" /><link rel="stylesheet" type="text/css" href="insn.css" /><meta name="generator" content="iform.xsl" /><title>HINT -- A64</title></head><body><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="permindex.html">Permuted Index</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h2 class="instruction-section">HINT</h2><p id="desc">
      <p class="aml">Hint instruction is for the instruction set space that is reserved for architectural hint instructions.</p>
      <p class="aml">Some encodings described here are unallocated in this revision of the architecture, and behave as NOPs. These encodings might be allocated to other hint functionality in future revisions of the architecture.</p>
    </p>
    <p class="desc"></p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="l">0</td><td class="r">0</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td colspan="4" class="lr">CRm</td><td colspan="3" class="lr">op2</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Hints 6 and 7<span class="bitdiff"> (CRm == 0000 &amp;&amp; op2 == 11x)</span></h4><p class="asm-code"><a name="HINT_1" id="HINT_1">HINT  #<a href="#imm" title="7-bit unsigned immediate [0-127], excluding the allocated encodings described below (field &quot;CRm:op2&quot;)">&lt;imm&gt;</a></a></p></div><div class="encoding"><h4 class="encoding">Hints 8 to 15, and 24 to 127<span class="bitdiff"> (CRm != 00x0)</span></h4><p class="asm-code"><a name="HINT_2" id="HINT_2">HINT  #<a href="#imm" title="7-bit unsigned immediate [0-127], excluding the allocated encodings described below (field &quot;CRm:op2&quot;)">&lt;imm&gt;</a></a></p></div><div class="encoding"><h4 class="encoding">Hints 17 to 23<span class="bitdiff"> (CRm == 0010 &amp;&amp; op2 != 00x)</span></h4><p class="asm-code"><a name="HINT_3" id="HINT_3">HINT  #<a href="#imm" title="7-bit unsigned immediate [0-127], excluding the allocated encodings described below (field &quot;CRm:op2&quot;)">&lt;imm&gt;</a></a></p></div>
  <p class="encoding-notes"></p><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;imm&gt;</td><td><a name="imm" id="imm">
        
          <p class="aml">Is a 7-bit unsigned immediate, in the range 0 to 127, excluding the allocated encodings described below, encoded in "CRm:op2".</p>
          <p class="aml">The following encodings of "CRm:op2" are allocated:</p>
          <dl>
            <dt>0000000</dt><dd><span class="asm-code">NOP</span></dd>
            <dt>0000001</dt><dd><span class="asm-code">YIELD</span></dd>
            <dt>0000010</dt><dd><span class="asm-code">WFE</span></dd>
            <dt>0000011</dt><dd><span class="asm-code">WFI</span></dd>
            <dt>0000100</dt><dd><span class="asm-code">SEV</span></dd>
            <dt>0000101</dt><dd><span class="asm-code">SEVL</span></dd>
          </dl>
          
            <p class="aml">For allocated encodings of "CRm:op2":</p>
            <ul>
              <li>A disassembler will disassemble the allocated instruction, rather than the <span class="asm-code">HINT</span> instruction.</li>
              <li>An assembler may support assembly of allocated encodings using <span class="asm-code">HINT</span> with the corresponding &lt;imm&gt; value, but it is not required to do so.</li>
            </ul>
          
        
      </a></td></tr></table></div><p class="syntax-notes"></p><hr /><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="permindex.html">Permuted Index</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v25.07, AdvSIMD v23.0, pseudocode v31.3
    </p><p class="copyconf">
      Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved.
      This document is Confidential.
    </p></body></html>
