<?xml version='1.0'?>
<island simulinkPath='streamtoblock_fft/DUT/S2B_FFT_PC/FFT_S2B/CPRemoval/Mem_wr_subsystem/Finite State Machine' topLevelEntity='streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Finite_State_Machine'>
    <port name='clk' dir='in' role='clock'/>
    <port name='areset' dir='in' clock='clk' role='resetHigh'/>
    <port name='in_1_go_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_1_go_tpl' stm='streamtoblock_fft/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Finite_State_Machine_signalIn_0.stm' highLevelName='go' highLevelIndex='1' vector='0' complex='0'/>
    <port name='in_2_Valid_in_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_2_Valid_in_tpl' stm='streamtoblock_fft/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Finite_State_Machine_signalIn_0.stm' highLevelName='Valid_in' highLevelIndex='2' vector='0' complex='0'/>
    <port name='in_3_Cmp1_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_3_Cmp1_tpl' stm='streamtoblock_fft/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Finite_State_Machine_signalIn_0.stm' highLevelName='Cmp1' highLevelIndex='3' vector='0' complex='0'/>
    <port name='in_4_Cmp2_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_4_Cmp2_tpl' stm='streamtoblock_fft/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Finite_State_Machine_signalIn_0.stm' highLevelName='Cmp2' highLevelIndex='4' vector='0' complex='0'/>
    <port name='in_5_ena_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_5_ena_tpl' stm='streamtoblock_fft/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Finite_State_Machine_signalIn_0.stm' highLevelName='ena' highLevelIndex='5' vector='0' complex='0'/>
    <port name='out_1_S2B_cnt2E_tpl' clock='clk' reset='areset' width='1' dir='out' role='data' qsys_role='data_out_1_S2B_cnt2E_tpl' stm='streamtoblock_fft/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Finite_State_Machine_signalOut_19.stm' highLevelName='S2B_cnt2E' highLevelIndex='1' vector='0' complex='0'/>
    <port name='out_2_S2B_cnt1E_tpl' clock='clk' reset='areset' width='1' dir='out' role='data' qsys_role='data_out_2_S2B_cnt1E_tpl' stm='streamtoblock_fft/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Finite_State_Machine_signalOut_19.stm' highLevelName='S2B_cnt1E' highLevelIndex='2' vector='0' complex='0'/>
    <port name='out_3_S2B_We_tpl' clock='clk' reset='areset' width='1' dir='out' role='data' qsys_role='data_out_3_S2B_We_tpl' stm='streamtoblock_fft/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Finite_State_Machine_signalOut_19.stm' highLevelName='S2B_We' highLevelIndex='3' vector='0' complex='0'/>
    <port name='out_4_S2B_latch_tpl' clock='clk' reset='areset' width='1' dir='out' role='data' qsys_role='data_out_4_S2B_latch_tpl' stm='streamtoblock_fft/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Finite_State_Machine_signalOut_19.stm' highLevelName='S2B_latch' highLevelIndex='4' vector='0' complex='0'/>
    <port name='out_5_S2B_waitdone_tpl' clock='clk' reset='areset' width='1' dir='out' role='data' qsys_role='data_out_5_S2B_waitdone_tpl' stm='streamtoblock_fft/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Finite_State_Machine_signalOut_19.stm' highLevelName='S2B_waitdone' highLevelIndex='5' vector='0' complex='0'/>
    <file path='eda/sim_lib/altera_mf.v' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf_ver'/>
    <file path='eda/sim_lib/altera_lnsim_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/altera_lnsim.sv' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/tennm_atoms.vhd' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
    <file path='eda/sim_lib/tennm_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
    <file path='eda/sim_lib/mentor/tennm_atoms_ncrypt.sv' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
</island>
