fine MC_PMG_CMD_MRS2__BNK_MSB__SHIFT 0x13
#define MC_PMG_CMD_MRS2__END_MASK 0x100000
#define MC_PMG_CMD_MRS2__END__SHIFT 0x14
#define MC_PMG_CMD_MRS2__CSB_MASK 0x600000
#define MC_PMG_CMD_MRS2__CSB__SHIFT 0x15
#define MC_PMG_CMD_MRS2__ADR_MSB1_MASK 0x10000000
#define MC_PMG_CMD_MRS2__ADR_MSB1__SHIFT 0x1c
#define MC_PMG_CMD_MRS2__ADR_MSB0_MASK 0x20000000
#define MC_PMG_CMD_MRS2__ADR_MSB0__SHIFT 0x1d
#define MC_PMG_CFG__SYC_CLK_MASK 0x1
#define MC_PMG_CFG__SYC_CLK__SHIFT 0x0
#define MC_PMG_CFG__RST_MRS_MASK 0x2
#define MC_PMG_CFG__RST_MRS__SHIFT 0x1
#define MC_PMG_CFG__RST_EMRS_MASK 0x4
#define MC_PMG_CFG__RST_EMRS__SHIFT 0x2
#define MC_PMG_CFG__TRI_MIO_MASK 0x8
#define MC_PMG_CFG__TRI_MIO__SHIFT 0x3
#define MC_PMG_CFG__XSR_TMR_MASK 0xf0
#define MC_PMG_CFG__XSR_TMR__SHIFT 0x4
#define MC_PMG_CFG__RST_MRS1_MASK 0x100
#define MC_PMG_CFG__RST_MRS1__SHIFT 0x8
#define MC_PMG_CFG__RST_MRS2_MASK 0x200
#define MC_PMG_CFG__RST_MRS2__SHIFT 0x9
#define MC_PMG_CFG__DPM_WAKE_MASK 0x400
#define MC_PMG_CFG__DPM_WAKE__SHIFT 0xa
#define MC_PMG_CFG__RFS_SRX_MASK 0x1000
#define MC_PMG_CFG__RFS_SRX__SHIFT 0xc
#define MC_PMG_CFG__PREA_SRX_MASK 0x2000
#define MC_PMG_CFG__PREA_SRX__SHIFT 0xd
#define MC_PMG_CFG__MRS_WAIT_CNT_MASK 0xf0000
#define MC_PMG_CFG__MRS_WAIT_CNT__SHIFT 0x10
#define MC_PMG_CFG__WRITE_DURING_DLOCK_MASK 0x100000
#define MC_PMG_CFG__WRITE_DURING_DLOCK__SHIFT 0x14
#define MC_PMG_CFG__YCLK_ON_MASK 0x200000
#define MC_PMG_CFG__YCLK_ON__SHIFT 0x15
#define MC_PMG_CFG__EARLY_ACK_ACPI_MASK 0x400000
#define MC_PMG_CFG__EARLY_ACK_ACPI__SHIFT 0x16
#define MC_PMG_CFG__RXPDNB_MASK 0x2000000
#define MC_PMG_CFG__RXPDNB__SHIFT 0x19
#define MC_PMG_CFG__ZQCL_SEND_MASK 0xc000000
#define MC_PMG_CFG__ZQCL_SEND__SHIFT 0x1a
#define MC_PMG_AUTO_CMD__ADR_MASK 0x1ffff
#define MC_PMG_AUTO_CMD__ADR__SHIFT 0x0
#define MC_PMG_AUTO_CMD__ADR_MSB1_MASK 0x10000000
#define MC_PMG_AUTO_CMD__ADR_MSB1__SHIFT 0x1c
#define MC_PMG_AUTO_CMD__ADR_MSB0_MASK 0x20000000
#define MC_PMG_AUTO_CMD__ADR_MSB0__SHIFT 0x1d
#define MC_PMG_AUTO_CFG__SYC_CLK_MASK 0x1
#define MC_PMG_AUTO_CFG__SYC_CLK__SHIFT 0x0
#define MC_PMG_AUTO_CFG__RST_MRS_MASK 0x2
#define MC_PMG_AUTO_CFG__RST_MRS__SHIFT 0x1
#define MC_PMG_AUTO_CFG__TRI_MIO_MASK 0x4
#define MC_PMG_AUTO_CFG__TRI_MIO__SHIFT 0x2
#define MC_PMG_AUTO_CFG__XSR_TMR_MASK 0xf0
#define MC_PMG_AUTO_CFG__XSR_TMR__SHIFT 0x4
#define MC_PMG_AUTO_CFG__SS_ALWAYS_SLF_MASK 0x100
#define MC_PMG_AUTO_CFG__SS_ALWAYS_SLF__SHIFT 0x8
#define MC_PMG_AUTO_CFG__SS_S_SLF_MASK 0x200
#define MC_PMG_AUTO_CFG__SS_S_SLF__SHIFT 0x9
#define MC_PMG_AUTO_CFG__SCDS_MODE_MASK 0x400
#define MC_PMG_AUTO_CFG__SCDS_MODE__SHIFT 0xa
#define MC_PMG_AUTO_CFG__EXIT_ALLOW_STOP_MASK 0x800
#define MC_PMG_AUTO_CFG__EXIT_ALLOW_STOP__SHIFT 0xb
#define MC_PMG_AUTO_CFG__RFS_SRX_MASK 0x1000
#define MC_PMG_AUTO_CFG__RFS_SRX__SHIFT 0xc
#define MC_PMG_AUTO_CFG__PREA_SRX_MASK 0x2000
#define MC_PMG_AUTO_CFG__PREA_SRX__SHIFT 0xd
#define MC_PMG_AUTO_CFG__STUTTER_EN_MASK 0x4000
#define MC_PMG_AUTO_CFG__STUTTER_EN__SHIFT 0xe
#define MC_PMG_AUTO_CFG__SELFREFR_COMMIT_0_MASK 0x8000
#define MC_PMG_AUTO_CFG__SELFREFR_COMMIT_0__SHIFT 0xf
#define MC_PMG_AUTO_CFG__MRS_WAIT_CNT_MASK 0xf0000
#define MC_PMG_AUTO_CFG__MRS_WAIT_CNT__SHIFT 0x10
#define MC_PMG_AUTO_CFG__WRITE_DURING_DLOCK_MASK 0x100000
#define MC_PMG_AUTO_CFG__WRITE_DURING_DLOCK__SHIFT 0x14
#define MC_PMG_AUTO_CFG__YCLK_ON_MASK 0x200000
#define MC_PMG_AUTO_CFG__YCLK_ON__SHIFT 0x15
#define MC_PMG_AUTO_CFG__RXPDNB_MASK 0x400000
#define MC_PMG_AUTO_CFG__RXPDNB__SHIFT 0x16
#define MC_PMG_AUTO_CFG__SELFREFR_COMMIT_1_MASK 0x800000
#define MC_PMG_AUTO_CFG__SELFREFR_COMMIT_1__SHIFT 0x17
#define MC_PMG_AUTO_CFG__DLL_CNT_MASK 0xff000000
#define MC_PMG_AUTO_CFG__DLL_CNT__SHIFT 0x18
#define MC_IMP_CNTL__MEM_IO_UPDATE_RATE_MASK 0x1f
#define MC_IMP_CNTL__MEM_IO_UPDATE_RATE__SHIFT 0x0
#define MC_IMP_CNTL__CAL_VREF_SEL_MASK 0x20
#define MC_IMP_CNTL__CAL_VREF_SEL__SHIFT 0x5
#define MC_IMP_CNTL__CAL_VREFMODE_MASK 0x40
#define MC_IMP_CNTL__CAL_VREFMODE__SHIFT 0x6
#define MC_IMP_CNTL__TIMEOUT_ERR_MASK 0x100
#define MC_IMP_CNTL__TIMEOUT_ERR__SHIFT 0x8
#define MC_IMP_CNTL__CLEAR_TIMEOUT_ERR_MASK 0x200
#define MC_IMP_CNTL__CLEAR_TIMEOUT_ERR__SHIFT 0x9
#define MC_IMP_CNTL__MEM_IO_SAMPLE_CNT_MASK 0xe000
#define MC_IMP_CNTL__MEM_IO_SAMPLE_CNT__SHIFT 0xd
#define MC_IMP_CNTL__CAL_VREF_MASK 0x7f0000
#define MC_IMP_CNTL__CAL_VREF__SHIFT 0x10
#define MC_IMP_CNTL__CAL_WHEN_IDLE_MASK 0x20000000
#define MC_IMP_CNTL__CAL_WHEN_IDLE__SHIFT 0x1d
#define MC_IMP_CNTL__CAL_WHEN_REFRESH_MASK 0x40000000
#define MC_IMP_CNTL__CAL_WHEN_REFRESH__SHIFT 0x1e
#define MC_IMP_CNTL__CAL_PWRON_MASK 0x80000000
#define MC_IMP_CNTL__CAL_PWRON__SHIFT 0x1f
#define MC_IMP_DEBUG__TSTARTUP_CNTR_MASK 0xff
#define MC_IMP_DEBUG__TSTARTUP_CNTR__SHIFT 0x0
#define MC_IMP_DEBUG__TIMEOUT_CNTR_MASK 0xff00
#define MC_IMP_DEBUG__TIMEOUT_CNTR__SHIFT 0x8
#define MC_IMP_DEBUG__PMVCAL_RESERVED_MASK 0xfff0000
#define MC_IMP_DEBUG__PMVCAL_RESERVED__SHIFT 0x10
#define MC_IMP_DEBUG__DEBUG_CAL_EN_MASK 0x10000000
#define MC_IMP_DEBUG__DEBUG_CAL_EN__SHIFT 0x1c
#define MC_IMP_DEBUG__DEBUG_CAL_START_MASK 0x20000000
#define MC_IMP_DEBUG__DEBUG_CAL_START__SHIFT 0x1d
#define MC_IMP_DEBUG__DEBUG_CAL_INTR_MASK 0x40000000
#define MC_IMP_DEBUG__DEBUG_CAL_INTR__SHIFT 0x1e
#define MC_IMP_DEBUG__DEBUG_CAL_DONE_MASK 0x80000000
#define MC_IMP_DEBUG__DEBUG_CAL_DONE__SHIFT 0x1f
#define MC_IMP_STATUS__PSTR_CAL_MASK 0xff
#define MC_IMP_STATUS__PSTR_CAL__SHIFT 0x0
#define MC_IMP_STATUS__PSTR_ACCUM_VAL_MASK 0xff00
#define MC_IMP_STATUS__PSTR_ACCUM_VAL__SHIFT 0x8
#define MC_IMP_STATUS__NSTR_CAL_MASK 0xff0000
#define MC_IMP_STATUS__NSTR_CAL__SHIFT 0x10
#define MC_IMP_STATUS__NSTR_ACCUM_VAL_MASK 0xff000000
#define MC_IMP_STATUS__NSTR_ACCUM_VAL__SHIFT 0x18
#define MC_IMP_DQ_STATUS__CH0_DQ_PSTR_MASK 0xff
#define MC_IMP_DQ_STATUS__CH0_DQ_PSTR__SHIFT 0x0
#define MC_IMP_DQ_STATUS__CH0_DQ_NSTR_MASK 0xff00
#define MC_IMP_DQ_STATUS__CH0_DQ_NSTR__SHIFT 0x8
#define MC_IMP_DQ_STATUS__CH1_DQ_PSTR_MASK 0xff0000
#define MC_IMP_DQ_STATUS__CH1_DQ_PSTR__SHIFT 0x10
#define MC_IMP_DQ_STATUS__CH1_DQ_NSTR_MASK 0xff000000
#define MC_IMP_DQ_STATUS__CH1_DQ_NSTR__SHIFT 0x18
#define MC_SEQ_WCDR_CTRL__WCDR_PRE_MASK 0xff
#define MC_SEQ_WCDR_CTRL__WCDR_PRE__SHIFT 0x0
#define MC_SEQ_WCDR_CTRL__WCDR_TIM_MASK 0xf00
#define MC_SEQ_WCDR_CTRL__WCDR_TIM__SHIFT 0x8
#define MC_SEQ_WCDR_CTRL__WR_EN_MASK 0x1000
#define MC_SEQ_WCDR_CTRL__WR_EN__SHIFT 0xc
#define MC_SEQ_WCDR_CTRL__RD_EN_MASK 0x2000
#define MC_SEQ_WCDR_CTRL__RD_EN__SHIFT 0xd
#define MC_SEQ_WCDR_CTRL__AREF_EN_MASK 0x4000
#define MC_SEQ_WCDR_CTRL__AREF_EN__SHIFT 0xe
#define MC_SEQ_WCDR_CTRL__TRAIN_EN_MASK 0x8000
#define MC_SEQ_WCDR_CTRL__TRAIN_EN__SHIFT 0xf
#define MC_SEQ_WCDR_CTRL__TWCDRL_MASK 0xf0000
#define MC_SEQ_WCDR_CTRL__TWCDRL__SHIFT 0x10
#define MC_SEQ_WCDR_CTRL__PRBS_EN_MASK 0x100000
#define MC_SEQ_WCDR_CTRL__PRBS_EN__SHIFT 0x14
#define MC_SEQ_WCDR_CTRL__PRBS_RST_MASK 0x200000
#define MC_SEQ_WCDR_CTRL__PRBS_RST__SHIFT 0x15
#define MC_SEQ_WCDR_CTRL__PREAMBLE_MASK 0xf000000
#define MC_SEQ_WCDR_CTRL__PREAMBLE__SHIFT 0x18
#define MC_SEQ_WCDR_CTRL__PRE_MASK_MASK 0xf0000000
#define MC_SEQ_WCDR_CTRL__PRE_MASK__SHIFT 0x1c
#define MC_SEQ_TRAIN_WAKEUP_CNTL__BOOT_UP_ADDR_TRAIN_MASK 0x1
#define MC_SEQ_TRAIN_WAKEUP_CNTL__BOOT_UP_ADDR_TRAIN__SHIFT 0x0
#define MC_SEQ_TRAIN_WAKEUP_CNTL__BOOT_UP_WCK_TRAIN_MASK 0x2
#define MC_SEQ_TRAIN_WAKEUP_CNTL__BOOT_UP_WCK_TRAIN__SHIFT 0x1
#define MC_SEQ_TRAIN_WAKEUP_CNTL__BOOT_UP_READ_TRAIN_MASK 0x4
#define MC_SEQ_TRAIN_WAKEUP_CNTL__BOOT_UP_READ_TRAIN__SHIFT 0x2
#define MC_SEQ_TRAIN_WAKEUP_CNTL__BOOT_UP_WRITE_TRAIN_MASK 0x8
#define MC_SEQ_TRAIN_WAKEUP_CNTL__BOOT_UP_WRITE_TRAIN__SHIFT 0x3
#define MC_SEQ_TRAIN_WAKEUP_CNTL__SELF_REFRESH_ADDR_TRAIN_MASK 0x10
#define MC_SEQ_TRAIN_WAKEUP_CNTL__SELF_REFRESH_ADDR_TRAIN__SHIFT 0x4
#define MC_SEQ_TRAIN_WAKEUP_CNTL__SELF_REFRESH_WCK_TRAIN_MASK 0x20
#define MC_SEQ_TRAIN_WAKEUP_CNTL__SELF_REFRESH_WCK_TRAIN__SHIFT 0x5
#define MC_SEQ_TRAIN_WAKEUP_CNTL__SELF_REFRESH_READ_TRAIN_MASK 0x40
#define MC_SEQ_TRAIN_WAKEUP_CNTL__SELF_REFRESH_READ_TRAIN__SHIFT 0x6
#define MC_SEQ_TRAIN_WAKEUP_CNTL__SELF_REFRESH_WRITE_TRAIN_MASK 0x80
#define MC_SEQ_TRAIN_WAKEUP_CNTL__SELF_REFRESH_WRITE_TRAIN__SHIFT 0x7
#define MC_SEQ_TRAIN_WAKEUP_CNTL__AUTO_REFRESH_ADDR_TRAIN_MASK 0x100
#define MC_SEQ_TRAIN_WAKEUP_CNTL__AUTO_REFRESH_ADDR_TRAIN__SHIFT 0x8
#define MC_SEQ_TRAIN_WAKEUP_CNTL__AUTO_REFRESH_WCK_TRAIN_MASK 0x200
#define MC_SEQ_TRAIN_WAKEUP_CNTL__AUTO_REFRESH_WCK_TRAIN__SHIFT 0x9
#define MC_SEQ_TRAIN_WAKEUP_CNTL__AUTO_REFRESH_READ_TRAIN_MASK 0x400
#define MC_SEQ_TRAIN_WAKEUP_CNTL__AUTO_REFRESH_READ_TRAIN__SHIFT 0xa
#define MC_SEQ_TRAIN_WAKEUP_CNTL__AUTO_REFRESH_WRITE_TRAIN_MASK 0x800
#define MC_SEQ_TRAIN_WAKEUP_CNTL__AUTO_REFRESH_WRITE_TRAIN__SHIFT 0xb
#define MC_SEQ_TRAIN_WAKEUP_CNTL__WRITE_ECC_ADDR_TRAIN_MASK 0x1000
#define MC_SEQ_TRAIN_WAKEUP_CNTL__WRITE_ECC_ADDR_TRAIN__SHIFT 0xc
#define MC_SEQ_TRAIN_WAKEUP_CNTL__WRITE_ECC_WCK_TRAIN_MASK 0x2000
#define MC_SEQ_TRAIN_WAKEUP_CNTL__WRITE_ECC_WCK_TRAIN__SHIFT 0xd
#define MC_SEQ_TRAIN_WAKEUP_CNTL__WRITE_ECC_READ_TRAIN_MASK 0x4000
#define MC_SEQ_TRAIN_WAKEUP_CNTL__WRITE_ECC_READ_TRAIN__SHIFT 0xe
#define MC_SEQ_TRAIN_WAKEUP_CNTL__WRITE_ECC_WRITE_TRAIN_MASK 0x8000
#define MC_SEQ_TRAIN_WAKEUP_CNTL__WRITE_ECC_WRITE_TRAIN__SHIFT 0xf
#define MC_SEQ_TRAIN_WAKEUP_CNTL__READ_ECC_ADDR_TRAIN_MASK 0x10000
#define MC_SEQ_TRAIN_WAKEUP_CNTL__READ_ECC_ADDR_TRAIN__SHIFT 0x10
#define MC_SEQ_TRAIN_WAKEUP_CNTL__READ_ECC_WCK_TRAIN_MASK 0x20000
#define MC_SEQ_TRAIN_WAKEUP_CNTL__READ_ECC_WCK_TRAIN__SHIFT 0x11
#define MC_SEQ_TRAIN_WAKEUP_CNTL__READ_ECC_READ_TRAIN_MASK 0x40000
#define MC_SEQ_TRAIN_WAKEUP_CNTL__READ_ECC_READ_TRAIN__SHIFT 0x12
#define MC_SEQ_TRAIN_WAKEUP_CNTL__READ_ECC_WRITE_TRAIN_MASK 0x80000
#define MC_SEQ_TRAIN_WAKEUP_CNTL__READ_ECC_WRITE_TRAIN__SHIFT 0x13
#define MC_SEQ_TRAIN_WAKEUP_CNTL__AUTO_REFRESH_WAKEUP_EARLY_MASK 0x100000
#define MC_SEQ_TRAIN_WAKEUP_CNTL__AUTO_REFRESH_WAKEUP_EARLY__SHIFT 0x14
#define MC_SEQ_TRAIN_WAKEUP_CNTL__STOP_WCK_D0_MASK 0x200000
#define MC_SEQ_TRAIN_WAKEUP_CNTL__STOP_WCK_D0__SHIFT 0x15
#define MC_SEQ_TRAIN_WAKEUP_CNTL__STOP_WCK_D1_MASK 0x400000
#define MC_SEQ_TRAIN_WAKEUP_CNTL__STOP_WCK_D1__SHIFT 0x16
#define MC_SEQ_TRAIN_WAKEUP_CNTL__BLOCK_ARB_RD_D0_MASK 0x1000000
#define MC_SEQ_TRAIN_WAKEUP_CNTL__BLOCK_ARB_RD_D0__SHIFT 0x18
#define MC_SEQ_TRAIN_WAKEUP_CNTL__BLOCK_ARB_WR_D0_MASK 0x2000000
#define MC_SEQ_TRAIN_WAKEUP_CNTL__BLOCK_ARB_WR_D0__SHIFT 0x19
#define MC_SEQ_TRAIN_WAKEUP_CNTL__BLOCK_ARB_RD_D1_MASK 0x4000000
#define MC_SEQ_TRAIN_WAKEUP_CNTL__BLOCK_ARB_RD_D1__SHIFT 0x1a
#define MC_SEQ_TRAIN_WAKEUP_CNTL__BLOCK_ARB_WR_D1_MASK 0x8000000
#define MC_SEQ_TRAIN_WAKEUP_CNTL__BLOCK_ARB_WR_D1__SHIFT 0x1b
#define MC_SEQ_TRAIN_WAKEUP_CNTL__SW_WAKEUP_MASK 0x10000000
#define MC_SEQ_TRAIN_WAKEUP_CNTL__SW_WAKEUP__SHIFT 0x1c
#define MC_SEQ_TRAIN_WAKEUP_CNTL__DISP_ASTOP_WAKEUP_MASK 0x20000000
#define MC_SEQ_TRAIN_WAKEUP_CNTL__DISP_ASTOP_WAKEUP__SHIFT 0x1d
#define MC_SEQ_TRAIN_WAKEUP_CNTL__TRAIN_DONE_D0_MASK 0x40000000
#define MC_SEQ_TRAIN_WAKEUP_CNTL__TRAIN_DONE_D0__SHIFT 0x1e
#define MC_SEQ_TRAIN_WAKEUP_CNTL__TRAIN_DONE_D1_MASK 0x80000000
#define MC_SEQ_TRAIN_WAKEUP_CNTL__TRAIN_DONE_D1__SHIFT 0x1f
#define MC_SEQ_TRAIN_EDC_THRESHOLD__WRITE_EDC_THRESHOLD_MASK 0xffff
#define MC_SEQ_TRAIN_EDC_THRESHOLD__WRITE_EDC_THRESHOLD__SHIFT 0x0
#define MC_SEQ_TRAIN_EDC_THRESHOLD__READ_EDC_THRESHOLD_MASK 0xffff0000
#define MC_SEQ_TRAIN_EDC_THRESHOLD__READ_EDC_THRESHOLD__SHIFT 0x10
#define MC_SEQ_TRAIN_EDC_THRESHOLD2__THRESHOLD_PERIOD_MASK 0xffffffff
#define MC_SEQ_TRAIN_EDC_THRESHOLD2__THRESHOLD_PERIOD__SHIFT 0x0
#define MC_SEQ_TRAIN_EDC_THRESHOLD3__CH0_LINK_RETRAIN_STATUS_MASK 0x1
#define MC_SEQ_TRAIN_EDC_THRESHOLD3__CH0_LINK_RETRAIN_STATUS__SHIFT 0x0
#define MC_SEQ_TRAIN_EDC_THRESHOLD3__CH1_LINK_RETRAIN_STATUS_MASK 0x2
#define MC_SEQ_TRAIN_EDC_THRESHOLD3__CH1_LINK_RETRAIN_STATUS__SHIFT 0x1
#define MC_SEQ_TRAIN_EDC_THRESHOLD3__CLEAR_RETRAIN_STATUS_MASK 0x4
#define MC_SEQ_TRAIN_EDC_THRESHOLD3__CLEAR_RETRAIN_STATUS__SHIFT 0x2
#define MC_SEQ_TRAIN_EDC_THRESHOLD3__RETRAIN_VBI_MASK 0x8
#define MC_SEQ_TRAIN_EDC_THRESHOLD3__RETRAIN_VBI__SHIFT 0x3
#define MC_SEQ_TRAIN_EDC_THRESHOLD3__RETRAIN_MONITOR_MASK 0x30
#define MC_SEQ_TRAIN_EDC_THRESHOLD3__RETRAIN_MONITOR__SHIFT 0x4
#define MC_SEQ_TRAIN_EDC_THRESHOLD3__CH0_LINK_RETRAIN_IN_PROGRESS_MASK 0x100
#define MC_SEQ_TRAIN_EDC_THRESHOLD3__CH0_LINK_RETRAIN_IN_PROGRESS__SHIFT 0x8
#define MC_SEQ_TRAIN_EDC_THRESHOLD3__CH1_LINK_RETRAIN_IN_PROGRESS_MASK 0x200
#define MC_SEQ_TRAIN_EDC_THRESHOLD3__CH1_LINK_RETRAIN_IN_PROGRESS__SHIFT 0x9
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D0_ARF_WAKEUP_MASK 0x1
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D0_ARF_WAKEUP__SHIFT 0x0
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D1_ARF_WAKEUP_MASK 0x2
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D1_ARF_WAKEUP__SHIFT 0x1
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D0_REDC_WAKEUP_MASK 0x4
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D0_REDC_WAKEUP__SHIFT 0x2
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D1_REDC_WAKEUP_MASK 0x8
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D1_REDC_WAKEUP__SHIFT 0x3
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D0_WEDC_WAKEUP_MASK 0x10
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D0_WEDC_WAKEUP__SHIFT 0x4
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D1_WEDC_WAKEUP_MASK 0x20
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D1_WEDC_WAKEUP__SHIFT 0x5
#define MC_SEQ_TRAIN_WAKEUP_EDGE__MCLK_FREQ_CHANGE_WAKEUP_MASK 0x40
#define MC_SEQ_TRAIN_WAKEUP_EDGE__MCLK_FREQ_CHANGE_WAKEUP__SHIFT 0x6
#define MC_SEQ_TRAIN_WAKEUP_EDGE__SCLK_SRBM_READY_WAKEUP_MASK 0x80
#define MC_SEQ_TRAIN_WAKEUP_EDGE__SCLK_SRBM_READY_WAKEUP__SHIFT 0x7
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D0_CMD_FIFO_READY_WAKEUP_MASK 0x100
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D0_CMD_FIFO_READY_WAKEUP__SHIFT 0x8
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D1_CMD_FIFO_READY_WAKEUP_MASK 0x200
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D1_CMD_FIFO_READY_WAKEUP__SHIFT 0x9
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D0_DATA_FIFO_READY_WAKEUP_MASK 0x400
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D0_DATA_FIFO_READY_WAKEUP__SHIFT 0xa
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D1_DATA_FIFO_READY_WAKEUP_MASK 0x800
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D1_DATA_FIFO_READY_WAKEUP__SHIFT 0xb
#define MC_SEQ_TRAIN_WAKEUP_EDGE__SOFTWARE_WAKEUP_WAKEUP_MASK 0x1000
#define MC_SEQ_TRAIN_WAKEUP_EDGE__SOFTWARE_WAKEUP_WAKEUP__SHIFT 0xc
#define MC_SEQ_TRAIN_WAKEUP_EDGE__RESERVE0_WAKEUP_MASK 0x2000
#define MC_SEQ_TRAIN_WAKEUP_EDGE__RESERVE0_WAKEUP__SHIFT 0xd
#define MC_SEQ_TRAIN_WAKEUP_EDGE__TSM_DONE_WAKEUP_MASK 0x4000
#define MC_SEQ_TRAIN_WAKEUP_EDGE__TSM_DONE_WAKEUP__SHIFT 0xe
#define MC_SEQ_TRAIN_WAKEUP_EDGE__TIMER_DONE_WAKEUP_MASK 0x8000
#define MC_SEQ_TRAIN_WAKEUP_EDGE__TIMER_DONE_WAKEUP__SHIFT 0xf
#define MC_SEQ_TRAIN_WAKEUP_EDGE__TCG_DONE_WAKEUP_MASK 0x20000
#define MC_SEQ_TRAIN_WAKEUP_EDGE__TCG_DONE_WAKEUP__SHIFT 0x11
#define MC_SEQ_TRAIN_WAKEUP_EDGE__ALLOWSTOP0_WAKEUP_MASK 0x40000
#define MC_SEQ_TRAIN_WAKEUP_EDGE__ALLOWSTOP0_WAKEUP__SHIFT 0x12
#define MC_SEQ_TRAIN_WAKEUP_EDGE__ALLOWSTOP1_WAKEUP_MASK 0x80000
#define MC_SEQ_TRAIN_WAKEUP_EDGE__ALLOWSTOP1_WAKEUP__SHIFT 0x13
#define MC_SEQ_TRAIN_WAKEUP_EDGE__DPM_WAKEUP_MASK 0x100000
#define MC_SEQ_TRAIN_WAKEUP_EDGE__DPM_WAKEUP__SHIFT 0x14
#define MC_SEQ_TRAIN_WAKEUP_EDGE__ALLOWSTOPB0_WAKEUP_MASK 0x200000
#define MC_SEQ_TRAIN_WAKEUP_EDGE__ALLOWSTOPB0_WAKEUP__SHIFT 0x15
#define MC_SEQ_TRAIN_WAKEUP_EDGE__ALLOWSTOPB1_WAKEUP_MASK 0x400000
#define MC_SEQ_TRAIN_WAKEUP_EDGE__ALLOWSTOPB1_WAKEUP__SHIFT 0x16
#define MC_SEQ_TRAIN_WAKEUP_EDGE__DPM_LPT_WAKEUP_MASK 0x800000
#define MC_SEQ_TRAIN_WAKEUP_EDGE__DPM_LPT_WAKEUP__SHIFT 0x17
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D0_IDLEH_WAKEUP_MASK 0x1000000
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D0_IDLEH_WAKEUP__SHIFT 0x18
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D1_IDLEH_WAKEUP_MASK 0x2000000
#define MC_SEQ_TRAIN_WAKEUP_EDGE__D1_IDLEH_WAKEUP__SHIFT 0x19
#define MC_SEQ_TRAIN_WAKEUP_EDGE__PHY_PG_WAKEUP_MASK 0x4000000
#define MC_SEQ_TRAIN_WAKEUP_EDGE__PHY_PG_WAKEUP__SHIFT 0x1a
#define MC_SEQ_TRAIN_WAKEUP_EDGE__SREG_WAKEUP_MASK 0x8000000
#define MC_SEQ_TRAIN_WAKEUP_EDGE__SREG_WAKEUP__SHIFT 0x1b
#define MC_SEQ_TRAIN_WAKEUP_MASK__D0_ARF_WAKEUP_MASK 0x1
#define MC_SEQ_TRAIN_WAKEUP_MASK__D0_ARF_WAKEUP__SHIFT 0x0
#define MC_SEQ_TRAIN_WAKEUP_MASK__D1_ARF_WAKEUP_MASK 0x2
#define MC_SEQ_TRAIN_WAKEUP_MASK__D1_ARF_WAKEUP__SHIFT 0x1
#define MC_SEQ_TRAIN_WAKEUP_MASK__D0_REDC_WAKEUP_MASK 0x4
#define MC_SEQ_TRAIN_WAKEUP_MASK__D0_REDC_WAKEUP__SHIFT 0x2
#define MC_SEQ_TRAIN_WAKEUP_MASK__D1_REDC_WAKEUP_MASK 0x8
#define MC_SEQ_TRAIN_WAKEUP_MASK__D1_REDC_WAKEUP__SHIFT 0x3
#define MC_SEQ_TRAIN_WAKEUP_MASK__D0_WEDC_WAKEUP_MASK 0x10
#define MC_SEQ_TRAIN_WAKEUP_MASK__D0_WEDC_WAKEUP__SHIFT 0x4
#define MC_SEQ_TRAIN_WAKEUP_MASK__D1_WEDC_WAKEUP_MASK 0x20
#define MC_SEQ_TRAIN_WAKEUP_MASK__D1_WEDC_WAKEUP__SHIFT 0x5
#define MC_SEQ_TRAIN_WAKEUP_MASK__MCLK_FREQ_CHANGE_WAKEUP_MASK 0x40
#define MC_SEQ_TRAIN_WAKEUP_MASK__MCLK_FREQ_CHANGE_WAKEUP__SHIFT 0x6
#define MC_SEQ_TRAIN_WAKEUP_MASK__SCLK_SRBM_READY_WAKEUP_MASK 0x80
#define MC_SEQ_TRAIN_WAKEUP_MASK__SCLK_SRBM_READY_WAKEUP__SHIFT 0x7
#define MC_SEQ_TRAIN_WAKEUP_MASK__D0_CMD_FIFO_READY_WAKEUP_MASK 0x100
#define MC_SEQ_TRAIN_WAKEUP_MASK__D0_CMD_FIFO_READY_WAKEUP__SHIFT 0x8
#define MC_SEQ_TRAIN_WAKEUP_MASK__D1_CMD_FIFO_READY_WAKEUP_MASK 0x200
#define MC_SEQ_TRAIN_WAKEUP_MASK__D1_CMD_FIFO_READY_WAKEUP__SHIFT 0x9
#define MC_SEQ_TRAIN_WAKEUP_MASK__D0_DATA_FIFO_READY_WAKEUP_MASK 0x400
#define MC_SEQ_TRAIN_WAKEUP_MASK__D0_DATA_FIFO_READY_WAKEUP__SHIFT 0xa
#define MC_SEQ_TRAIN_WAKEUP_MASK__D1_DATA_FIFO_READY_WAKEUP_MASK 0x800
#define MC_SEQ_TRAIN_WAKEUP_MASK__D1_DATA_FIFO_READY_WAKEUP__SHIFT 0xb
#define MC_SEQ_TRAIN_WAKEUP_MASK__SOFTWARE_WAKEUP_WAKEUP_MASK 0x1000
#define MC_SEQ_TRAIN_WAKEUP_MASK__SOFTWARE_WAKEUP_WAKEUP__SHIFT 0xc
#define MC_SEQ_TRAIN_WAKEUP_MASK__RESERVE0_WAKEUP_MASK 0x2000
#define MC_SEQ_TRAIN_WAKEUP_MASK__RESERVE0_WAKEUP__SHIFT 0xd
#define MC_SEQ_TRAIN_WAKEUP_MASK__TSM_DONE_WAKEUP_MASK 0x4000
#define MC_SEQ_TRAIN_WAKEUP_MASK__TSM_DONE_WAKEUP__SHIFT 0xe
#define MC_SEQ_TRAIN_WAKEUP_MASK__TIMER_DONE_WAKEUP_MASK 0x8000
#define MC_SEQ_TRAIN_WAKEUP_MASK__TIMER_DONE_WAKEUP__SHIFT 0xf
#define MC_SEQ_TRAIN_WAKEUP_MASK__TCG_DONE_WAKEUP_MASK 0x20000
#define MC_SEQ_TRAIN_WAKEUP_MASK__TCG_DONE_WAKEUP__SHIFT 0x11
#define MC_SEQ_TRAIN_WAKEUP_MASK__ALLOWSTOP0_WAKEUP_MASK 0x40000
#define MC_SEQ_TRAIN_WAKEUP_MASK__ALLOWSTOP0_WAKEUP__SHIFT 0x12
#define MC_SEQ_TRAIN_WAKEUP_MASK__ALLOWSTOP1_WAKEUP_MASK 0x80000
#define MC_SEQ_TRAIN_WAKEUP_MASK__ALLOWSTOP1_WAKEUP__SHIFT 0x13
#define MC_SEQ_TRAIN_WAKEUP_MASK__DPM_WAKEUP_MASK 0x100000
#define MC_SEQ_TRAIN_WAKEUP_MASK__DPM_WAKEUP__SHIFT 0x14
#define MC_SEQ_TRAIN_WAKEUP_MASK__ALLOWSTOPB0_WAKEUP_MASK 0x200000
#define MC_SEQ_TRAIN_WAKEUP_MASK__ALLOWSTOPB0_WAKEUP__SHIFT 0x15
#define MC_SEQ_TRAIN_WAKEUP_MASK__ALLOWSTOPB1_WAKEUP_MASK 0x400000
#define MC_SEQ_TRAIN_WAKEUP_MASK__ALLOWSTOPB1_WAKEUP__SHIFT 0x16
#define MC_SEQ_TRAIN_WAKEUP_MASK__DPM_LPT_WAKEUP_MASK 0x800000
#define MC_SEQ_TRAIN_WAKEUP_MASK__DPM_LPT_WAKEUP__SHIFT 0x17
#define MC_SEQ_TRAIN_WAKEUP_MASK__D0_IDLEH_WAKEUP_MASK 0x1000000
#define MC_SEQ_TRAIN_WAKEUP_MASK__D0_IDLEH_WAKEUP__SHIFT 0x18
#define MC_SEQ_TRAIN_WAKEUP_MASK__D1_IDLEH_WAKEUP_MASK 0x2000000
#define MC_SEQ_TRAIN_WAKEUP_MASK__D1_IDLEH_WAKEUP__SHIFT 0x19
#define MC_SEQ_TRAIN_WAKEUP_MASK__PHY_PG_WAKEUP_MASK 0x4000000
#define MC_SEQ_TRAIN_WAKEUP_MASK__PHY_PG_WAKEUP__SHIFT 0x1a
#define MC_SEQ_TRAIN_WAKEUP_MASK__SREG_WAKEUP_MASK 0x8000000
#define MC_SEQ_TRAIN_WAKEUP_MASK__SREG_WAKEUP__SHIFT 0x1b
#define MC_SEQ_TRAIN_CAPTURE__D0_ARF_WAKEUP_MASK 0x1
#define MC_SEQ_TRAIN_CAPTURE__D0_ARF_WAKEUP__SHIFT 0x0
#define MC_SEQ_TRAIN_CAPTURE__D1_ARF_WAKEUP_MASK 0x2
#define MC_SEQ_TRAIN_CAPTURE__D1_ARF_WAKEUP__SHIFT 0x1
#define MC_SEQ_TRAIN_CAPTURE__D0_REDC_WAKEUP_MASK 0x4
#define MC_SEQ_TRAIN_CAPTURE__D0_REDC_WAKEUP__SHIFT 0x2
#define MC_SEQ_TRAIN_CAPTURE__D1_REDC_WAKEUP_MASK 0x8
#define MC_SEQ_TRAIN_CAPTURE__D1_REDC_WAKEUP__SHIFT 0x3
#define MC_SEQ_TRAIN_CAPTURE__D0_WEDC_WAKEUP_MASK 0x10
#define MC_SEQ_TRAIN_CAPTURE__D0_WEDC_WAKEUP__SHIFT 0x4
#define MC_SEQ_TRAIN_CAPTURE__D1_WEDC_WAKEUP_MASK 0x20
#define MC_SEQ_TRAIN_CAPTURE__D1_WEDC_WAKEUP__SHIFT 0x5
#define MC_SEQ_TRAIN_CAPTURE__MCLK_FREQ_CHANGE_WAKEUP_MASK 0x40
#define MC_SEQ_TRAIN_CAPTURE__MCLK_FREQ_CHANGE_WAKEUP__SHIFT 0x6
#define MC_SEQ_TRAIN_CAPTURE__SCLK_SRBM_READY_WAKEUP_MASK 0x80
#define MC_SEQ_TRAIN_CAPTURE__SCLK_SRBM_READY_WAKEUP__SHIFT 0x7
#define MC_SEQ_TRAIN_CAPTURE__D0_CMD_FIFO_READY_WAKEUP_MASK 0x100
#define MC_SEQ_TRAIN_CAPTURE__D0_CMD_FIFO_READY_WAKEUP__SHIFT 0x8
#define MC_SEQ_TRAIN_CAPTURE__D1_CMD_FIFO_READY_WAKEUP_MASK 0x200
#define MC_SEQ_TRAIN_CAPTURE__D1_CMD_FIFO_READY_WAKEUP__SHIFT 0x9
#define MC_SEQ_TRAIN_CAPTURE__D0_DATA_FIFO_READY_WAKEUP_MASK 0x400
#define MC_SEQ_TRAIN_CAPTURE__D0_DATA_FIFO_READY_WAKEUP__SHIFT 0xa
#define MC_SEQ_TRAIN_CAPTURE__D1_DATA_FIFO_READY_WAKEUP_MASK 0x800
#define MC_SEQ_TRAIN_CAPTURE__D1_DATA_FIFO_READY_WAKEUP__SHIFT 0xb
#define MC_SEQ_TRAIN_CAPTURE__SOFTWARE_WAKEUP_WAKEUP_MASK 0x1000
#define MC_SEQ_TRAIN_CAPTURE__SOFTWARE_WAKEUP_WAKEUP__SHIFT 0xc
#define MC_SEQ_TRAIN_CAPTURE__RESERVE0_WAKEUP_MASK 0x2000
#define MC_SEQ_TRAIN_CAPTURE__RESERVE0_WAKEUP__SHIFT 0xd
#define MC_SEQ_TRAIN_CAPTURE__TSM_DONE_WAKEUP_MASK 0x4000
#define MC_SEQ_TRAIN_CAPTURE__TSM_DONE_WAKEUP__SHIFT 0xe
#define MC_SEQ_TRAIN_CAPTURE__TIMER_DONE_WAKEUP_MASK 0x8000
#define MC_SEQ_TRAIN_CAPTURE__TIMER_DONE_WAKEUP__SHIFT 0xf
#define MC_SEQ_TRAIN_CAPTURE__TCG_DONE_WAKEUP_MASK 0x20000
#define MC_SEQ_TRAIN_CAPTURE__TCG_DONE_WAKEUP__SHIFT 0x11
#define MC_SEQ_TRAIN_CAPTURE__ALLOWSTOP0_WAKEUP_MASK 0x40000
#define MC_SEQ_TRAIN_CAPTURE__ALLOWSTOP0_WAKEUP__SHIFT 0x12
#define MC_SEQ_TRAIN_CAPTURE__ALLOWSTOP1_WAKEUP_MASK 0x80000
#define MC_SEQ_TRAIN_CAPTURE__ALLOWSTOP1_WAKEUP__SHIFT 0x13
#define MC_SEQ_TRAIN_CAPTURE__DPM_WAKEUP_MASK 0x100000
#define MC_SEQ_TRAIN_CAPTURE__DPM_WAKEUP__SHIFT 0x14
#define MC_SEQ_TRAIN_CAPTURE__ALLOWSTOPB0_WAKEUP_MASK 0x200000
#define MC_SEQ_TRAIN_CAPTURE__ALLOWSTOPB0_WAKEUP__SHIFT 0x15
#define MC_SEQ_TRAIN_CAPTURE__ALLOWSTOPB1_WAKEUP_MASK 0x400000
#define MC_SEQ_TRAIN_CAPTURE__ALLOWSTOPB1_WAKEUP__SHIFT 0x16
#define MC_SEQ_TRAIN_CAPTURE__DPM_LPT_WAKEUP_MASK 0x800000
#define MC_SEQ_TRAIN_CAPTURE__DPM_LPT_WAKEUP__SHIFT 0x17
#define MC_SEQ_TRAIN_CAPTURE__D0_IDLEH_WAKEUP_MASK 0x1000000
#define MC_SEQ_TRAIN_CAPTURE__D0_IDLEH_WAKEUP__SHIFT 0x18
#define MC_SEQ_TRAIN_CAPTURE__D1_IDLEH_WAKEUP_MASK 0x2000000
#define MC_SEQ_TRAIN_CAPTURE__D1_IDLEH_WAKEUP__SHIFT 0x19
#define MC_SEQ_TRAIN_CAPTURE__PHY_PG_WAKEUP_MASK 0x4000000
#define MC_SEQ_TRAIN_CAPTURE__PHY_PG_WAKEUP__SHIFT 0x1a
#define MC_SEQ_TRAIN_CAPTURE__SREG_WAKEUP_MASK 0x8000000
#define MC_SEQ_TRAIN_CAPTURE__SREG_WAKEUP__SHIFT 0x1b
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D0_ARF_WAKEUP_MASK 0x1
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D0_ARF_WAKEUP__SHIFT 0x0
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D1_ARF_WAKEUP_MASK 0x2
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D1_ARF_WAKEUP__SHIFT 0x1
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D0_REDC_WAKEUP_MASK 0x4
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D0_REDC_WAKEUP__SHIFT 0x2
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D1_REDC_WAKEUP_MASK 0x8
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D1_REDC_WAKEUP__SHIFT 0x3
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D0_WEDC_WAKEUP_MASK 0x10
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D0_WEDC_WAKEUP__SHIFT 0x4
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D1_WEDC_WAKEUP_MASK 0x20
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D1_WEDC_WAKEUP__SHIFT 0x5
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__MCLK_FREQ_CHANGE_WAKEUP_MASK 0x40
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__MCLK_FREQ_CHANGE_WAKEUP__SHIFT 0x6
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__SCLK_SRBM_READY_WAKEUP_MASK 0x80
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__SCLK_SRBM_READY_WAKEUP__SHIFT 0x7
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D0_CMD_FIFO_READY_WAKEUP_MASK 0x100
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D0_CMD_FIFO_READY_WAKEUP__SHIFT 0x8
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D1_CMD_FIFO_READY_WAKEUP_MASK 0x200
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D1_CMD_FIFO_READY_WAKEUP__SHIFT 0x9
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D0_DATA_FIFO_READY_WAKEUP_MASK 0x400
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D0_DATA_FIFO_READY_WAKEUP__SHIFT 0xa
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D1_DATA_FIFO_READY_WAKEUP_MASK 0x800
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D1_DATA_FIFO_READY_WAKEUP__SHIFT 0xb
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__SOFTWARE_WAKEUP_WAKEUP_MASK 0x1000
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__SOFTWARE_WAKEUP_WAKEUP__SHIFT 0xc
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__RESERVE0_WAKEUP_MASK 0x2000
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__RESERVE0_WAKEUP__SHIFT 0xd
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__TSM_DONE_WAKEUP_MASK 0x4000
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__TSM_DONE_WAKEUP__SHIFT 0xe
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__TIMER_DONE_WAKEUP_MASK 0x8000
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__TIMER_DONE_WAKEUP__SHIFT 0xf
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__CLEARALL_MASK 0x10000
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__CLEARALL__SHIFT 0x10
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__TCG_DONE_WAKEUP_MASK 0x20000
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__TCG_DONE_WAKEUP__SHIFT 0x11
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__ALLOWSTOP0_WAKEUP_MASK 0x40000
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__ALLOWSTOP0_WAKEUP__SHIFT 0x12
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__ALLOWSTOP1_WAKEUP_MASK 0x80000
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__ALLOWSTOP1_WAKEUP__SHIFT 0x13
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__DPM_WAKEUP_MASK 0x100000
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__DPM_WAKEUP__SHIFT 0x14
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__ALLOWSTOPB0_WAKEUP_MASK 0x200000
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__ALLOWSTOPB0_WAKEUP__SHIFT 0x15
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__ALLOWSTOPB1_WAKEUP_MASK 0x400000
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__ALLOWSTOPB1_WAKEUP__SHIFT 0x16
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__DPM_LPT_WAKEUP_MASK 0x800000
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__DPM_LPT_WAKEUP__SHIFT 0x17
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D0_IDLEH_WAKEUP_MASK 0x1000000
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D0_IDLEH_WAKEUP__SHIFT 0x18
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D1_IDLEH_WAKEUP_MASK 0x2000000
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__D1_IDLEH_WAKEUP__SHIFT 0x19
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__PHY_PG_WAKEUP_MASK 0x4000000
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__PHY_PG_WAKEUP__SHIFT 0x1a
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__SREG_WAKEUP_MASK 0x8000000
#define MC_SEQ_TRAIN_WAKEUP_CLEAR__SREG_WAKEUP__SHIFT 0x1b
#define MC_SEQ_TRAIN_TIMING__TWT2RT_MASK 0x1f
#define MC_SEQ_TRAIN_TIMING__TWT2RT__SHIFT 0x0
#define MC_SEQ_TRAIN_TIMING__TARF2T_MASK 0x3e0
#define MC_SEQ_TRAIN_TIMING__TARF2T__SHIFT 0x5
#define MC_SEQ_TRAIN_TIMING__TT2ROW_MASK 0x7c00
#define MC_SEQ_TRAIN_TIMING__TT2ROW__SHIFT 0xa
#define MC_SEQ_TRAIN_TIMING__TLD2LD_MASK 0xf8000
#define MC_SEQ_TRAIN_TIMING__TLD2LD__SHIFT 0xf
#define MC_TRAIN_EDCCDR_R_D0__EDC0_MASK 0xff
#define MC_TRAIN_EDCCDR_R_D0__EDC0__SHIFT 0x0
#define MC_TRAIN_EDCCDR_R_D0__EDC1_MASK 0xff00
#define MC_TRAIN_EDCCDR_R_D0__EDC1__SHIFT 0x8
#define MC_TRAIN_EDCCDR_R_D0__EDC2_MASK 0xff0000
#define MC_TRAIN_EDCCDR_R_D0__EDC2__SHIFT 0x10
#define MC_TRAIN_EDCCDR_R_D0__EDC3_MASK 0xff000000
#define MC_TRAIN_EDCCDR_R_D0__EDC3__SHIFT 0x18
#define MC_TRAIN_EDCCDR_R_D1__EDC0_MASK 0xff
#define MC_TRAIN_EDCCDR_R_D1__EDC0__SHIFT 0x0
#define MC_TRAIN_EDCCDR_R_D1__EDC1_MASK 0xff00
#define MC_TRAIN_EDCCDR_R_D1__EDC1__SHIFT 0x8
#define MC_TRAIN_EDCCDR_R_D1__EDC2_MASK 0xff0000
#define MC_TRAIN_EDCCDR_R_D1__EDC2__SHIFT 0x10
#define MC_TRAIN_EDCCDR_R_D1__EDC3_MASK 0xff000000
#define MC_TRAIN_EDCCDR_R_D1__EDC3__SHIFT 0x18
#define MC_TRAIN_PRBSERR_0_D0__DQ_STATUS_MASK 0xffffffff
#define MC_TRAIN_PRBSERR_0_D0__DQ_STATUS__SHIFT 0x0
#define MC_TRAIN_PRBSERR_1_D0__DBI_STATUS_MASK 0xf
#define MC_TRAIN_PRBSERR_1_D0__DBI_STATUS__SHIFT 0x0
#define MC_TRAIN_PRBSERR_1_D0__EDC_STATUS_MASK 0xf0
#define MC_TRAIN_PRBSERR_1_D0__EDC_STATUS__SHIFT 0x4
#define MC_TRAIN_PRBSERR_1_D0__WCK_STATUS_MASK 0xf00
#define MC_TRAIN_PRBSERR_1_D0__WCK_STATUS__SHIFT 0x8
#define MC_TRAIN_PRBSERR_1_D0__WCDR_STATUS_MASK 0xf000
#define MC_TRAIN_PRBSERR_1_D0__WCDR_STATUS__SHIFT 0xc
#define MC_TRAIN_PRBSERR_1_D0__PMA_PRBSCLR_MASK 0x10000000
#define MC_TRAIN_PRBSERR_1_D0__PMA_PRBSCLR__SHIFT 0x1c
#define MC_TRAIN_PRBSERR_1_D0__PMD0_PRBSCLR_MASK 0x20000000
#define MC_TRAIN_PRBSERR_1_D0__PMD0_PRBSCLR__SHIFT 0x1d
#define MC_TRAIN_PRBSERR_1_D0__PMD1_PRBSCLR_MASK 0x40000000
#define MC_TRAIN_PRBSERR_1_D0__PMD1_PRBSCLR__SHIFT 0x1e
#define MC_TRAIN_PRBSERR_2_D0__CK_STATUS_MASK 0x1
#define MC_TRAIN_PRBSERR_2_D0__CK_STATUS__SHIFT 0x0
#define MC_TRAIN_PRBSERR_2_D0__CKB_STATUS_MASK 0x2
#define MC_TRAIN_PRBSERR_2_D0__CKB_STATUS__SHIFT 0x1
#define MC_TRAIN_PRBSERR_2_D0__CS_STATUS_MASK 0x30
#define MC_TRAIN_PRBSERR_2_D0__CS_STATUS__SHIFT 0x4
#define MC_TRAIN_PRBSERR_2_D0__CKE_STATUS_MASK 0x100
#define MC_TRAIN_PRBSERR_2_D0__CKE_STATUS__SHIFT 0x8
#define MC_TRAIN_PRBSERR_2_D0__RAS_STATUS_MASK 0x200
#define MC_TRAIN_PRBSERR_2_D0__RAS_STATUS__SHIFT 0x9
#define MC_TRAIN_PRBSERR_2_D0__CAS_STATUS_MASK 0x400
#define MC_TRAIN_PRBSERR_2_D0__CAS_STATUS__SHIFT 0xa
#define MC_TRAIN_PRBSERR_2_D0__WE_STATUS_MASK 0x800
#define MC_TRAIN_PRBSERR_2_D0__WE_STATUS__SHIFT 0xb
#define MC_TRAIN_PRBSERR_2_D0__ADDR_STATUS_MASK 0x3ff0000
#define MC_TRAIN_PRBSERR_2_D0__ADDR_STATUS__SHIFT 0x10
#define MC_TRAIN_PRBSERR_2_D0__ABI_STATUS_MASK 0x10000000
#define MC_TRAIN_PRBSERR_2_D0__ABI_STATUS__SHIFT 0x1c
#define MC_TRAIN_EDC_STATUS_D0__WEDC_CNT_MASK 0xffff
#define MC_TRAIN_EDC_STATUS_D0__WEDC_CNT__SHIFT 0x0
#define MC_TRAIN_EDC_STATUS_D0__REDC_CNT_MASK 0xffff0000
#define MC_TRAIN_EDC_STATUS_D0__REDC_CNT__SHIFT 0x10
#define MC_TRAIN_PRBSERR_0_D1__DQ_STATUS_MASK 0xffffffff
#define MC_TRAIN_PRBSERR_0_D1__DQ_STATUS__SHIFT 0x0
#define MC_TRAIN_PRBSERR_1_D1__DBI_STATUS_MASK 0xf
#define MC_TRAIN_PRBSERR_1_D1__DBI_STATUS__SHIFT 0x0
#define MC_TRAIN_PRBSERR_1_D1__EDC_STATUS_MASK 0xf0
#define MC_TRAIN_PRBSERR_1_D1__EDC_STATUS__SH