-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
-- Version: 2022.1.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Bert_layer_gemm_systolic_array_cont is
port (
    A_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    A_0_ce0 : OUT STD_LOGIC;
    A_0_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    A_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    A_0_we0 : OUT STD_LOGIC;
    A_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    A_0_ce1 : OUT STD_LOGIC;
    A_0_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    A_0_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    A_0_we1 : OUT STD_LOGIC;
    A_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    A_1_ce0 : OUT STD_LOGIC;
    A_1_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    A_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    A_1_we0 : OUT STD_LOGIC;
    A_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    A_1_ce1 : OUT STD_LOGIC;
    A_1_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    A_1_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    A_1_we1 : OUT STD_LOGIC;
    A_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    A_2_ce0 : OUT STD_LOGIC;
    A_2_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    A_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    A_2_we0 : OUT STD_LOGIC;
    A_2_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    A_2_ce1 : OUT STD_LOGIC;
    A_2_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    A_2_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    A_2_we1 : OUT STD_LOGIC;
    A_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    A_3_ce0 : OUT STD_LOGIC;
    A_3_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    A_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    A_3_we0 : OUT STD_LOGIC;
    A_3_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    A_3_ce1 : OUT STD_LOGIC;
    A_3_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    A_3_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    A_3_we1 : OUT STD_LOGIC;
    B_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    B_0_ce0 : OUT STD_LOGIC;
    B_0_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    B_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    B_0_we0 : OUT STD_LOGIC;
    B_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    B_0_ce1 : OUT STD_LOGIC;
    B_0_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    B_0_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    B_0_we1 : OUT STD_LOGIC;
    B_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    B_1_ce0 : OUT STD_LOGIC;
    B_1_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    B_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    B_1_we0 : OUT STD_LOGIC;
    B_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    B_1_ce1 : OUT STD_LOGIC;
    B_1_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    B_1_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    B_1_we1 : OUT STD_LOGIC;
    B_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    B_2_ce0 : OUT STD_LOGIC;
    B_2_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    B_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    B_2_we0 : OUT STD_LOGIC;
    B_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    B_2_ce1 : OUT STD_LOGIC;
    B_2_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    B_2_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    B_2_we1 : OUT STD_LOGIC;
    B_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    B_3_ce0 : OUT STD_LOGIC;
    B_3_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    B_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    B_3_we0 : OUT STD_LOGIC;
    B_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    B_3_ce1 : OUT STD_LOGIC;
    B_3_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    B_3_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    B_3_we1 : OUT STD_LOGIC;
    C_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    C_0_ce0 : OUT STD_LOGIC;
    C_0_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_0_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    C_0_we0 : OUT STD_LOGIC;
    C_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    C_0_ce1 : OUT STD_LOGIC;
    C_0_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_0_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    C_0_we1 : OUT STD_LOGIC;
    C_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    C_1_ce0 : OUT STD_LOGIC;
    C_1_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    C_1_we0 : OUT STD_LOGIC;
    C_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    C_1_ce1 : OUT STD_LOGIC;
    C_1_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_1_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    C_1_we1 : OUT STD_LOGIC;
    C_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    C_2_ce0 : OUT STD_LOGIC;
    C_2_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_2_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    C_2_we0 : OUT STD_LOGIC;
    C_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    C_2_ce1 : OUT STD_LOGIC;
    C_2_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_2_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    C_2_we1 : OUT STD_LOGIC;
    C_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    C_3_ce0 : OUT STD_LOGIC;
    C_3_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_3_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    C_3_we0 : OUT STD_LOGIC;
    C_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    C_3_ce1 : OUT STD_LOGIC;
    C_3_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_3_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    C_3_we1 : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of Bert_layer_gemm_systolic_array_cont is 
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal dataflow_parent_loop_proc_U0_A_0_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal dataflow_parent_loop_proc_U0_A_0_ce0 : STD_LOGIC;
    signal dataflow_parent_loop_proc_U0_A_0_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal dataflow_parent_loop_proc_U0_A_0_we0 : STD_LOGIC;
    signal dataflow_parent_loop_proc_U0_A_0_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal dataflow_parent_loop_proc_U0_A_0_ce1 : STD_LOGIC;
    signal dataflow_parent_loop_proc_U0_A_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal dataflow_parent_loop_proc_U0_A_0_we1 : STD_LOGIC;
    signal dataflow_parent_loop_proc_U0_A_1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal dataflow_parent_loop_proc_U0_A_1_ce0 : STD_LOGIC;
    signal dataflow_parent_loop_proc_U0_A_1_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal dataflow_parent_loop_proc_U0_A_1_we0 : STD_LOGIC;
    signal dataflow_parent_loop_proc_U0_A_1_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal dataflow_parent_loop_proc_U0_A_1_ce1 : STD_LOGIC;
    signal dataflow_parent_loop_proc_U0_A_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal dataflow_parent_loop_proc_U0_A_1_we1 : STD_LOGIC;
    signal dataflow_parent_loop_proc_U0_A_2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal dataflow_parent_loop_proc_U0_A_2_ce0 : STD_LOGIC;
    signal dataflow_parent_loop_proc_U0_A_2_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal dataflow_parent_loop_proc_U0_A_2_we0 : STD_LOGIC;
    signal dataflow_parent_loop_proc_U0_A_2_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal dataflow_parent_loop_proc_U0_A_2_ce1 : STD_LOGIC;
    signal dataflow_parent_loop_proc_U0_A_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal dataflow_parent_loop_proc_U0_A_2_we1 : STD_LOGIC;
    signal dataflow_parent_loop_proc_U0_A_3_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal dataflow_parent_loop_proc_U0_A_3_ce0 : STD_LOGIC;
    signal dataflow_parent_loop_proc_U0_A_3_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal dataflow_parent_loop_proc_U0_A_3_we0 : STD_LOGIC;
    signal dataflow_parent_loop_proc_U0_A_3_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal dataflow_parent_loop_proc_U0_A_3_ce1 : STD_LOGIC;
    signal dataflow_parent_loop_proc_U0_A_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal dataflow_parent_loop_proc_U0_A_3_we1 : STD_LOGIC;
    signal dataflow_parent_loop_proc_U0_B_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal dataflow_parent_loop_proc_U0_B_0_ce0 : STD_LOGIC;
    signal dataflow_parent_loop_proc_U0_B_0_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal dataflow_parent_loop_proc_U0_B_0_we0 : STD_LOGIC;
    signal dataflow_parent_loop_proc_U0_B_0_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal dataflow_parent_loop_proc_U0_B_0_ce1 : STD_LOGIC;
    signal dataflow_parent_loop_proc_U0_B_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal dataflow_parent_loop_proc_U0_B_0_we1 : STD_LOGIC;
    signal dataflow_parent_loop_proc_U0_B_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal dataflow_parent_loop_proc_U0_B_1_ce0 : STD_LOGIC;
    signal dataflow_parent_loop_proc_U0_B_1_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal dataflow_parent_loop_proc_U0_B_1_we0 : STD_LOGIC;
    signal dataflow_parent_loop_proc_U0_B_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal dataflow_parent_loop_proc_U0_B_1_ce1 : STD_LOGIC;
    signal dataflow_parent_loop_proc_U0_B_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal dataflow_parent_loop_proc_U0_B_1_we1 : STD_LOGIC;
    signal dataflow_parent_loop_proc_U0_B_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal dataflow_parent_loop_proc_U0_B_2_ce0 : STD_LOGIC;
    signal dataflow_parent_loop_proc_U0_B_2_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal dataflow_parent_loop_proc_U0_B_2_we0 : STD_LOGIC;
    signal dataflow_parent_loop_proc_U0_B_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal dataflow_parent_loop_proc_U0_B_2_ce1 : STD_LOGIC;
    signal dataflow_parent_loop_proc_U0_B_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal dataflow_parent_loop_proc_U0_B_2_we1 : STD_LOGIC;
    signal dataflow_parent_loop_proc_U0_B_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal dataflow_parent_loop_proc_U0_B_3_ce0 : STD_LOGIC;
    signal dataflow_parent_loop_proc_U0_B_3_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal dataflow_parent_loop_proc_U0_B_3_we0 : STD_LOGIC;
    signal dataflow_parent_loop_proc_U0_B_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal dataflow_parent_loop_proc_U0_B_3_ce1 : STD_LOGIC;
    signal dataflow_parent_loop_proc_U0_B_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal dataflow_parent_loop_proc_U0_B_3_we1 : STD_LOGIC;
    signal dataflow_parent_loop_proc_U0_C_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal dataflow_parent_loop_proc_U0_C_3_ce0 : STD_LOGIC;
    signal dataflow_parent_loop_proc_U0_C_3_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal dataflow_parent_loop_proc_U0_C_3_we0 : STD_LOGIC;
    signal dataflow_parent_loop_proc_U0_C_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal dataflow_parent_loop_proc_U0_C_3_ce1 : STD_LOGIC;
    signal dataflow_parent_loop_proc_U0_C_3_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal dataflow_parent_loop_proc_U0_C_3_we1 : STD_LOGIC;
    signal dataflow_parent_loop_proc_U0_C_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal dataflow_parent_loop_proc_U0_C_2_ce0 : STD_LOGIC;
    signal dataflow_parent_loop_proc_U0_C_2_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal dataflow_parent_loop_proc_U0_C_2_we0 : STD_LOGIC;
    signal dataflow_parent_loop_proc_U0_C_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal dataflow_parent_loop_proc_U0_C_2_ce1 : STD_LOGIC;
    signal dataflow_parent_loop_proc_U0_C_2_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal dataflow_parent_loop_proc_U0_C_2_we1 : STD_LOGIC;
    signal dataflow_parent_loop_proc_U0_C_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal dataflow_parent_loop_proc_U0_C_1_ce0 : STD_LOGIC;
    signal dataflow_parent_loop_proc_U0_C_1_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal dataflow_parent_loop_proc_U0_C_1_we0 : STD_LOGIC;
    signal dataflow_parent_loop_proc_U0_C_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal dataflow_parent_loop_proc_U0_C_1_ce1 : STD_LOGIC;
    signal dataflow_parent_loop_proc_U0_C_1_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal dataflow_parent_loop_proc_U0_C_1_we1 : STD_LOGIC;
    signal dataflow_parent_loop_proc_U0_C_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal dataflow_parent_loop_proc_U0_C_0_ce0 : STD_LOGIC;
    signal dataflow_parent_loop_proc_U0_C_0_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal dataflow_parent_loop_proc_U0_C_0_we0 : STD_LOGIC;
    signal dataflow_parent_loop_proc_U0_C_0_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal dataflow_parent_loop_proc_U0_C_0_ce1 : STD_LOGIC;
    signal dataflow_parent_loop_proc_U0_C_0_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal dataflow_parent_loop_proc_U0_C_0_we1 : STD_LOGIC;
    signal dataflow_parent_loop_proc_U0_ap_start : STD_LOGIC;
    signal dataflow_parent_loop_proc_U0_ap_done : STD_LOGIC;
    signal dataflow_parent_loop_proc_U0_ap_ready : STD_LOGIC;
    signal dataflow_parent_loop_proc_U0_ap_idle : STD_LOGIC;
    signal dataflow_parent_loop_proc_U0_ap_continue : STD_LOGIC;
    signal loop_dataflow_input_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal loop_dataflow_output_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal bound_minus_1 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component Bert_layer_dataflow_parent_loop_proc IS
    port (
        A_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        A_0_ce0 : OUT STD_LOGIC;
        A_0_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        A_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        A_0_we0 : OUT STD_LOGIC;
        A_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        A_0_ce1 : OUT STD_LOGIC;
        A_0_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        A_0_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        A_0_we1 : OUT STD_LOGIC;
        ii : IN STD_LOGIC_VECTOR (1 downto 0);
        A_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        A_1_ce0 : OUT STD_LOGIC;
        A_1_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        A_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        A_1_we0 : OUT STD_LOGIC;
        A_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        A_1_ce1 : OUT STD_LOGIC;
        A_1_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        A_1_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        A_1_we1 : OUT STD_LOGIC;
        A_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        A_2_ce0 : OUT STD_LOGIC;
        A_2_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        A_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        A_2_we0 : OUT STD_LOGIC;
        A_2_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        A_2_ce1 : OUT STD_LOGIC;
        A_2_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        A_2_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        A_2_we1 : OUT STD_LOGIC;
        A_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        A_3_ce0 : OUT STD_LOGIC;
        A_3_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        A_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        A_3_we0 : OUT STD_LOGIC;
        A_3_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        A_3_ce1 : OUT STD_LOGIC;
        A_3_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        A_3_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        A_3_we1 : OUT STD_LOGIC;
        B_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        B_0_ce0 : OUT STD_LOGIC;
        B_0_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        B_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        B_0_we0 : OUT STD_LOGIC;
        B_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        B_0_ce1 : OUT STD_LOGIC;
        B_0_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        B_0_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        B_0_we1 : OUT STD_LOGIC;
        B_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        B_1_ce0 : OUT STD_LOGIC;
        B_1_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        B_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        B_1_we0 : OUT STD_LOGIC;
        B_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        B_1_ce1 : OUT STD_LOGIC;
        B_1_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        B_1_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        B_1_we1 : OUT STD_LOGIC;
        B_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        B_2_ce0 : OUT STD_LOGIC;
        B_2_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        B_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        B_2_we0 : OUT STD_LOGIC;
        B_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        B_2_ce1 : OUT STD_LOGIC;
        B_2_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        B_2_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        B_2_we1 : OUT STD_LOGIC;
        B_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        B_3_ce0 : OUT STD_LOGIC;
        B_3_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        B_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        B_3_we0 : OUT STD_LOGIC;
        B_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        B_3_ce1 : OUT STD_LOGIC;
        B_3_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        B_3_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        B_3_we1 : OUT STD_LOGIC;
        C_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        C_3_ce0 : OUT STD_LOGIC;
        C_3_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        C_3_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        C_3_we0 : OUT STD_LOGIC;
        C_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        C_3_ce1 : OUT STD_LOGIC;
        C_3_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        C_3_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        C_3_we1 : OUT STD_LOGIC;
        C_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        C_2_ce0 : OUT STD_LOGIC;
        C_2_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        C_2_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        C_2_we0 : OUT STD_LOGIC;
        C_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        C_2_ce1 : OUT STD_LOGIC;
        C_2_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        C_2_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        C_2_we1 : OUT STD_LOGIC;
        C_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        C_1_ce0 : OUT STD_LOGIC;
        C_1_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        C_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        C_1_we0 : OUT STD_LOGIC;
        C_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        C_1_ce1 : OUT STD_LOGIC;
        C_1_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        C_1_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        C_1_we1 : OUT STD_LOGIC;
        C_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        C_0_ce0 : OUT STD_LOGIC;
        C_0_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        C_0_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        C_0_we0 : OUT STD_LOGIC;
        C_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        C_0_ce1 : OUT STD_LOGIC;
        C_0_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        C_0_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        C_0_we1 : OUT STD_LOGIC;
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ii_ap_vld : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;



begin
    dataflow_parent_loop_proc_U0 : component Bert_layer_dataflow_parent_loop_proc
    port map (
        A_0_address0 => dataflow_parent_loop_proc_U0_A_0_address0,
        A_0_ce0 => dataflow_parent_loop_proc_U0_A_0_ce0,
        A_0_d0 => dataflow_parent_loop_proc_U0_A_0_d0,
        A_0_q0 => A_0_q0,
        A_0_we0 => dataflow_parent_loop_proc_U0_A_0_we0,
        A_0_address1 => dataflow_parent_loop_proc_U0_A_0_address1,
        A_0_ce1 => dataflow_parent_loop_proc_U0_A_0_ce1,
        A_0_d1 => dataflow_parent_loop_proc_U0_A_0_d1,
        A_0_q1 => ap_const_lv8_0,
        A_0_we1 => dataflow_parent_loop_proc_U0_A_0_we1,
        ii => loop_dataflow_input_count,
        A_1_address0 => dataflow_parent_loop_proc_U0_A_1_address0,
        A_1_ce0 => dataflow_parent_loop_proc_U0_A_1_ce0,
        A_1_d0 => dataflow_parent_loop_proc_U0_A_1_d0,
        A_1_q0 => A_1_q0,
        A_1_we0 => dataflow_parent_loop_proc_U0_A_1_we0,
        A_1_address1 => dataflow_parent_loop_proc_U0_A_1_address1,
        A_1_ce1 => dataflow_parent_loop_proc_U0_A_1_ce1,
        A_1_d1 => dataflow_parent_loop_proc_U0_A_1_d1,
        A_1_q1 => ap_const_lv8_0,
        A_1_we1 => dataflow_parent_loop_proc_U0_A_1_we1,
        A_2_address0 => dataflow_parent_loop_proc_U0_A_2_address0,
        A_2_ce0 => dataflow_parent_loop_proc_U0_A_2_ce0,
        A_2_d0 => dataflow_parent_loop_proc_U0_A_2_d0,
        A_2_q0 => A_2_q0,
        A_2_we0 => dataflow_parent_loop_proc_U0_A_2_we0,
        A_2_address1 => dataflow_parent_loop_proc_U0_A_2_address1,
        A_2_ce1 => dataflow_parent_loop_proc_U0_A_2_ce1,
        A_2_d1 => dataflow_parent_loop_proc_U0_A_2_d1,
        A_2_q1 => ap_const_lv8_0,
        A_2_we1 => dataflow_parent_loop_proc_U0_A_2_we1,
        A_3_address0 => dataflow_parent_loop_proc_U0_A_3_address0,
        A_3_ce0 => dataflow_parent_loop_proc_U0_A_3_ce0,
        A_3_d0 => dataflow_parent_loop_proc_U0_A_3_d0,
        A_3_q0 => A_3_q0,
        A_3_we0 => dataflow_parent_loop_proc_U0_A_3_we0,
        A_3_address1 => dataflow_parent_loop_proc_U0_A_3_address1,
        A_3_ce1 => dataflow_parent_loop_proc_U0_A_3_ce1,
        A_3_d1 => dataflow_parent_loop_proc_U0_A_3_d1,
        A_3_q1 => ap_const_lv8_0,
        A_3_we1 => dataflow_parent_loop_proc_U0_A_3_we1,
        B_0_address0 => dataflow_parent_loop_proc_U0_B_0_address0,
        B_0_ce0 => dataflow_parent_loop_proc_U0_B_0_ce0,
        B_0_d0 => dataflow_parent_loop_proc_U0_B_0_d0,
        B_0_q0 => B_0_q0,
        B_0_we0 => dataflow_parent_loop_proc_U0_B_0_we0,
        B_0_address1 => dataflow_parent_loop_proc_U0_B_0_address1,
        B_0_ce1 => dataflow_parent_loop_proc_U0_B_0_ce1,
        B_0_d1 => dataflow_parent_loop_proc_U0_B_0_d1,
        B_0_q1 => ap_const_lv8_0,
        B_0_we1 => dataflow_parent_loop_proc_U0_B_0_we1,
        B_1_address0 => dataflow_parent_loop_proc_U0_B_1_address0,
        B_1_ce0 => dataflow_parent_loop_proc_U0_B_1_ce0,
        B_1_d0 => dataflow_parent_loop_proc_U0_B_1_d0,
        B_1_q0 => B_1_q0,
        B_1_we0 => dataflow_parent_loop_proc_U0_B_1_we0,
        B_1_address1 => dataflow_parent_loop_proc_U0_B_1_address1,
        B_1_ce1 => dataflow_parent_loop_proc_U0_B_1_ce1,
        B_1_d1 => dataflow_parent_loop_proc_U0_B_1_d1,
        B_1_q1 => ap_const_lv8_0,
        B_1_we1 => dataflow_parent_loop_proc_U0_B_1_we1,
        B_2_address0 => dataflow_parent_loop_proc_U0_B_2_address0,
        B_2_ce0 => dataflow_parent_loop_proc_U0_B_2_ce0,
        B_2_d0 => dataflow_parent_loop_proc_U0_B_2_d0,
        B_2_q0 => B_2_q0,
        B_2_we0 => dataflow_parent_loop_proc_U0_B_2_we0,
        B_2_address1 => dataflow_parent_loop_proc_U0_B_2_address1,
        B_2_ce1 => dataflow_parent_loop_proc_U0_B_2_ce1,
        B_2_d1 => dataflow_parent_loop_proc_U0_B_2_d1,
        B_2_q1 => ap_const_lv8_0,
        B_2_we1 => dataflow_parent_loop_proc_U0_B_2_we1,
        B_3_address0 => dataflow_parent_loop_proc_U0_B_3_address0,
        B_3_ce0 => dataflow_parent_loop_proc_U0_B_3_ce0,
        B_3_d0 => dataflow_parent_loop_proc_U0_B_3_d0,
        B_3_q0 => B_3_q0,
        B_3_we0 => dataflow_parent_loop_proc_U0_B_3_we0,
        B_3_address1 => dataflow_parent_loop_proc_U0_B_3_address1,
        B_3_ce1 => dataflow_parent_loop_proc_U0_B_3_ce1,
        B_3_d1 => dataflow_parent_loop_proc_U0_B_3_d1,
        B_3_q1 => ap_const_lv8_0,
        B_3_we1 => dataflow_parent_loop_proc_U0_B_3_we1,
        C_3_address0 => dataflow_parent_loop_proc_U0_C_3_address0,
        C_3_ce0 => dataflow_parent_loop_proc_U0_C_3_ce0,
        C_3_d0 => dataflow_parent_loop_proc_U0_C_3_d0,
        C_3_q0 => ap_const_lv24_0,
        C_3_we0 => dataflow_parent_loop_proc_U0_C_3_we0,
        C_3_address1 => dataflow_parent_loop_proc_U0_C_3_address1,
        C_3_ce1 => dataflow_parent_loop_proc_U0_C_3_ce1,
        C_3_d1 => dataflow_parent_loop_proc_U0_C_3_d1,
        C_3_q1 => C_3_q1,
        C_3_we1 => dataflow_parent_loop_proc_U0_C_3_we1,
        C_2_address0 => dataflow_parent_loop_proc_U0_C_2_address0,
        C_2_ce0 => dataflow_parent_loop_proc_U0_C_2_ce0,
        C_2_d0 => dataflow_parent_loop_proc_U0_C_2_d0,
        C_2_q0 => ap_const_lv24_0,
        C_2_we0 => dataflow_parent_loop_proc_U0_C_2_we0,
        C_2_address1 => dataflow_parent_loop_proc_U0_C_2_address1,
        C_2_ce1 => dataflow_parent_loop_proc_U0_C_2_ce1,
        C_2_d1 => dataflow_parent_loop_proc_U0_C_2_d1,
        C_2_q1 => C_2_q1,
        C_2_we1 => dataflow_parent_loop_proc_U0_C_2_we1,
        C_1_address0 => dataflow_parent_loop_proc_U0_C_1_address0,
        C_1_ce0 => dataflow_parent_loop_proc_U0_C_1_ce0,
        C_1_d0 => dataflow_parent_loop_proc_U0_C_1_d0,
        C_1_q0 => ap_const_lv24_0,
        C_1_we0 => dataflow_parent_loop_proc_U0_C_1_we0,
        C_1_address1 => dataflow_parent_loop_proc_U0_C_1_address1,
        C_1_ce1 => dataflow_parent_loop_proc_U0_C_1_ce1,
        C_1_d1 => dataflow_parent_loop_proc_U0_C_1_d1,
        C_1_q1 => C_1_q1,
        C_1_we1 => dataflow_parent_loop_proc_U0_C_1_we1,
        C_0_address0 => dataflow_parent_loop_proc_U0_C_0_address0,
        C_0_ce0 => dataflow_parent_loop_proc_U0_C_0_ce0,
        C_0_d0 => dataflow_parent_loop_proc_U0_C_0_d0,
        C_0_q0 => ap_const_lv24_0,
        C_0_we0 => dataflow_parent_loop_proc_U0_C_0_we0,
        C_0_address1 => dataflow_parent_loop_proc_U0_C_0_address1,
        C_0_ce1 => dataflow_parent_loop_proc_U0_C_0_ce1,
        C_0_d1 => dataflow_parent_loop_proc_U0_C_0_d1,
        C_0_q1 => C_0_q1,
        C_0_we1 => dataflow_parent_loop_proc_U0_C_0_we1,
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ii_ap_vld => ap_const_logic_0,
        ap_start => dataflow_parent_loop_proc_U0_ap_start,
        ap_done => dataflow_parent_loop_proc_U0_ap_done,
        ap_ready => dataflow_parent_loop_proc_U0_ap_ready,
        ap_idle => dataflow_parent_loop_proc_U0_ap_idle,
        ap_continue => dataflow_parent_loop_proc_U0_ap_continue);





    loop_dataflow_input_count_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                loop_dataflow_input_count <= ap_const_lv2_0;
            else
                if ((not((loop_dataflow_input_count = bound_minus_1)) and (ap_start = ap_const_logic_1) and (dataflow_parent_loop_proc_U0_ap_ready = ap_const_logic_1))) then 
                    loop_dataflow_input_count <= std_logic_vector(unsigned(loop_dataflow_input_count) + unsigned(ap_const_lv2_1));
                elsif (((loop_dataflow_input_count = bound_minus_1) and (ap_start = ap_const_logic_1) and (dataflow_parent_loop_proc_U0_ap_ready = ap_const_logic_1))) then 
                    loop_dataflow_input_count <= ap_const_lv2_0;
                end if; 
            end if;
        end if;
    end process;


    loop_dataflow_output_count_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                loop_dataflow_output_count <= ap_const_lv2_0;
            else
                if ((not((loop_dataflow_output_count = bound_minus_1)) and (dataflow_parent_loop_proc_U0_ap_continue = ap_const_logic_1) and (dataflow_parent_loop_proc_U0_ap_done = ap_const_logic_1))) then 
                    loop_dataflow_output_count <= std_logic_vector(unsigned(loop_dataflow_output_count) + unsigned(ap_const_lv2_1));
                elsif (((loop_dataflow_output_count = bound_minus_1) and (dataflow_parent_loop_proc_U0_ap_continue = ap_const_logic_1) and (dataflow_parent_loop_proc_U0_ap_done = ap_const_logic_1))) then 
                    loop_dataflow_output_count <= ap_const_lv2_0;
                end if; 
            end if;
        end if;
    end process;

    A_0_address0 <= dataflow_parent_loop_proc_U0_A_0_address0;
    A_0_address1 <= ap_const_lv6_0;
    A_0_ce0 <= dataflow_parent_loop_proc_U0_A_0_ce0;
    A_0_ce1 <= ap_const_logic_0;
    A_0_d0 <= ap_const_lv8_0;
    A_0_d1 <= ap_const_lv8_0;
    A_0_we0 <= ap_const_logic_0;
    A_0_we1 <= ap_const_logic_0;
    A_1_address0 <= dataflow_parent_loop_proc_U0_A_1_address0;
    A_1_address1 <= ap_const_lv6_0;
    A_1_ce0 <= dataflow_parent_loop_proc_U0_A_1_ce0;
    A_1_ce1 <= ap_const_logic_0;
    A_1_d0 <= ap_const_lv8_0;
    A_1_d1 <= ap_const_lv8_0;
    A_1_we0 <= ap_const_logic_0;
    A_1_we1 <= ap_const_logic_0;
    A_2_address0 <= dataflow_parent_loop_proc_U0_A_2_address0;
    A_2_address1 <= ap_const_lv6_0;
    A_2_ce0 <= dataflow_parent_loop_proc_U0_A_2_ce0;
    A_2_ce1 <= ap_const_logic_0;
    A_2_d0 <= ap_const_lv8_0;
    A_2_d1 <= ap_const_lv8_0;
    A_2_we0 <= ap_const_logic_0;
    A_2_we1 <= ap_const_logic_0;
    A_3_address0 <= dataflow_parent_loop_proc_U0_A_3_address0;
    A_3_address1 <= ap_const_lv6_0;
    A_3_ce0 <= dataflow_parent_loop_proc_U0_A_3_ce0;
    A_3_ce1 <= ap_const_logic_0;
    A_3_d0 <= ap_const_lv8_0;
    A_3_d1 <= ap_const_lv8_0;
    A_3_we0 <= ap_const_logic_0;
    A_3_we1 <= ap_const_logic_0;
    B_0_address0 <= dataflow_parent_loop_proc_U0_B_0_address0;
    B_0_address1 <= ap_const_lv8_0;
    B_0_ce0 <= dataflow_parent_loop_proc_U0_B_0_ce0;
    B_0_ce1 <= ap_const_logic_0;
    B_0_d0 <= ap_const_lv8_0;
    B_0_d1 <= ap_const_lv8_0;
    B_0_we0 <= ap_const_logic_0;
    B_0_we1 <= ap_const_logic_0;
    B_1_address0 <= dataflow_parent_loop_proc_U0_B_1_address0;
    B_1_address1 <= ap_const_lv8_0;
    B_1_ce0 <= dataflow_parent_loop_proc_U0_B_1_ce0;
    B_1_ce1 <= ap_const_logic_0;
    B_1_d0 <= ap_const_lv8_0;
    B_1_d1 <= ap_const_lv8_0;
    B_1_we0 <= ap_const_logic_0;
    B_1_we1 <= ap_const_logic_0;
    B_2_address0 <= dataflow_parent_loop_proc_U0_B_2_address0;
    B_2_address1 <= ap_const_lv8_0;
    B_2_ce0 <= dataflow_parent_loop_proc_U0_B_2_ce0;
    B_2_ce1 <= ap_const_logic_0;
    B_2_d0 <= ap_const_lv8_0;
    B_2_d1 <= ap_const_lv8_0;
    B_2_we0 <= ap_const_logic_0;
    B_2_we1 <= ap_const_logic_0;
    B_3_address0 <= dataflow_parent_loop_proc_U0_B_3_address0;
    B_3_address1 <= ap_const_lv8_0;
    B_3_ce0 <= dataflow_parent_loop_proc_U0_B_3_ce0;
    B_3_ce1 <= ap_const_logic_0;
    B_3_d0 <= ap_const_lv8_0;
    B_3_d1 <= ap_const_lv8_0;
    B_3_we0 <= ap_const_logic_0;
    B_3_we1 <= ap_const_logic_0;
    C_0_address0 <= dataflow_parent_loop_proc_U0_C_0_address0;
    C_0_address1 <= dataflow_parent_loop_proc_U0_C_0_address1;
    C_0_ce0 <= dataflow_parent_loop_proc_U0_C_0_ce0;
    C_0_ce1 <= dataflow_parent_loop_proc_U0_C_0_ce1;
    C_0_d0 <= dataflow_parent_loop_proc_U0_C_0_d0;
    C_0_d1 <= ap_const_lv24_0;
    C_0_we0 <= dataflow_parent_loop_proc_U0_C_0_we0;
    C_0_we1 <= ap_const_logic_0;
    C_1_address0 <= dataflow_parent_loop_proc_U0_C_1_address0;
    C_1_address1 <= dataflow_parent_loop_proc_U0_C_1_address1;
    C_1_ce0 <= dataflow_parent_loop_proc_U0_C_1_ce0;
    C_1_ce1 <= dataflow_parent_loop_proc_U0_C_1_ce1;
    C_1_d0 <= dataflow_parent_loop_proc_U0_C_1_d0;
    C_1_d1 <= ap_const_lv24_0;
    C_1_we0 <= dataflow_parent_loop_proc_U0_C_1_we0;
    C_1_we1 <= ap_const_logic_0;
    C_2_address0 <= dataflow_parent_loop_proc_U0_C_2_address0;
    C_2_address1 <= dataflow_parent_loop_proc_U0_C_2_address1;
    C_2_ce0 <= dataflow_parent_loop_proc_U0_C_2_ce0;
    C_2_ce1 <= dataflow_parent_loop_proc_U0_C_2_ce1;
    C_2_d0 <= dataflow_parent_loop_proc_U0_C_2_d0;
    C_2_d1 <= ap_const_lv24_0;
    C_2_we0 <= dataflow_parent_loop_proc_U0_C_2_we0;
    C_2_we1 <= ap_const_logic_0;
    C_3_address0 <= dataflow_parent_loop_proc_U0_C_3_address0;
    C_3_address1 <= dataflow_parent_loop_proc_U0_C_3_address1;
    C_3_ce0 <= dataflow_parent_loop_proc_U0_C_3_ce0;
    C_3_ce1 <= dataflow_parent_loop_proc_U0_C_3_ce1;
    C_3_d0 <= dataflow_parent_loop_proc_U0_C_3_d0;
    C_3_d1 <= ap_const_lv24_0;
    C_3_we0 <= dataflow_parent_loop_proc_U0_C_3_we0;
    C_3_we1 <= ap_const_logic_0;

    ap_done_assign_proc : process(dataflow_parent_loop_proc_U0_ap_done, loop_dataflow_output_count, bound_minus_1)
    begin
        if (((loop_dataflow_output_count = bound_minus_1) and (dataflow_parent_loop_proc_U0_ap_done = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(dataflow_parent_loop_proc_U0_ap_idle, ap_start, loop_dataflow_output_count)
    begin
        if (((loop_dataflow_output_count = ap_const_lv2_0) and (ap_start = ap_const_logic_0) and (dataflow_parent_loop_proc_U0_ap_idle = ap_const_logic_1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(dataflow_parent_loop_proc_U0_ap_ready, ap_start, loop_dataflow_input_count, bound_minus_1)
    begin
        if (((loop_dataflow_input_count = bound_minus_1) and (ap_start = ap_const_logic_1) and (dataflow_parent_loop_proc_U0_ap_ready = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bound_minus_1 <= std_logic_vector(unsigned(ap_const_lv2_3) - unsigned(ap_const_lv2_1));

    dataflow_parent_loop_proc_U0_ap_continue_assign_proc : process(ap_continue, loop_dataflow_output_count, bound_minus_1)
    begin
        if ((not((loop_dataflow_output_count = bound_minus_1)) or (ap_continue = ap_const_logic_1))) then 
            dataflow_parent_loop_proc_U0_ap_continue <= ap_const_logic_1;
        else 
            dataflow_parent_loop_proc_U0_ap_continue <= ap_const_logic_0;
        end if; 
    end process;

    dataflow_parent_loop_proc_U0_ap_start <= ap_start;
end behav;
