{"vcs1":{"timestamp_begin":1682302841.002168470, "rt":0.76, "ut":0.24, "st":0.13}}
{"vcselab":{"timestamp_begin":1682302841.793719304, "rt":0.96, "ut":0.20, "st":0.24}}
{"link":{"timestamp_begin":1682302842.778193341, "rt":1.55, "ut":0.07, "st":1.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682302840.715138872}
{"VCS_COMP_START_TIME": 1682302840.715138872}
{"VCS_COMP_END_TIME": 1682302844.928475896}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 341312}}
{"stitch_vcselab": {"peak_mem": 238988}}
