
---------- Begin Simulation Statistics ----------
final_tick                                16177572500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 117699                       # Simulator instruction rate (inst/s)
host_mem_usage                                 655356                       # Number of bytes of host memory used
host_op_rate                                   125149                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   372.25                       # Real time elapsed on the host
host_tick_rate                               43458786                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    43813360                       # Number of instructions simulated
sim_ops                                      46586703                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016178                       # Number of seconds simulated
sim_ticks                                 16177572500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 170908684                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 30750169                       # number of cc regfile writes
system.cpu.committedInsts                    43813360                       # Number of Instructions Simulated
system.cpu.committedOps                      46586703                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.738477                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.738477                       # CPI: Total CPI of All Threads
system.cpu.idleCycles                         1492071                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               217779                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 10781926                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.472500                       # Inst execution rate
system.cpu.iew.exec_refs                     14553686                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    5115634                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 5125708                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              10021191                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              96068                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            436364                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              5312375                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            49937074                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               9438052                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            179772                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              47642953                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  32975                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                137095                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 190494                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                200092                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            688                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        26564                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         191215                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  43102104                       # num instructions consuming a value
system.cpu.iew.wb_count                      47479962                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.622402                       # average fanout of values written-back
system.cpu.iew.wb_producers                  26826815                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.467462                       # insts written-back per cycle
system.cpu.iew.wb_sent                       47537898                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 48552125                       # number of integer regfile reads
system.cpu.int_regfile_writes                22137332                       # number of integer regfile writes
system.cpu.ipc                               1.354139                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.354139                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                65      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              33182601     69.39%     69.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                19543      0.04%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     69.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              9491866     19.85%     89.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             5128650     10.72%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               47822725                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      277991                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.005813                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   58638     21.09%     21.09% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     21.09% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     21.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     21.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     21.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     21.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     21.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     21.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     21.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     21.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     21.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     21.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     21.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     21.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     21.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     21.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     21.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     21.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     21.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     21.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     21.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     21.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     21.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     21.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     21.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     21.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     21.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     21.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     21.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     21.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     21.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     21.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     21.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     21.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     21.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     21.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     21.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     21.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     21.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     21.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     21.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     21.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     21.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     21.09% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  78544     28.25%     49.35% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                140809     50.65%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               48100651                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          126789776                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     47479962                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          53288131                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   49745777                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  47822725                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded              191297                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         3350370                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              3260                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            601                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     10389491                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      30863075                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.549513                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.085558                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            14095176     45.67%     45.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             6046328     19.59%     65.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3654275     11.84%     77.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2086848      6.76%     83.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1152710      3.73%     87.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1343251      4.35%     91.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1400471      4.54%     96.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              194746      0.63%     97.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              889270      2.88%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        30863075                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.478056                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           1940285                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           685217                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             10021191                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             5312375                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                96829937                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 380913                       # number of misc regfile writes
system.cpu.numCycles                         32355146                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                           21307                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                       16                       # number of vector regfile reads
system.cpu.workload.numSyscalls                   239                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        48777                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         88226                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        10397                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        10410                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        85600                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        75925                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       172124                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          86335                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                12558319                       # Number of BP lookups
system.cpu.branchPred.condPredicted          11460497                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            190341                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              6752954                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 6741628                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.832281                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  344339                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect             135079                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          276135                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             222685                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            53450                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          254                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         3350412                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          190696                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            189792                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     30350678                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.534948                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.384657                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        13694557     45.12%     45.12% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         8829608     29.09%     74.21% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         2967397      9.78%     83.99% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          543247      1.79%     85.78% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          299189      0.99%     86.77% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          231724      0.76%     87.53% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1165599      3.84%     91.37% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          111266      0.37%     91.74% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2508091      8.26%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     30350678                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             43813360                       # Number of instructions committed
system.cpu.commit.opsCommitted               46586703                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    14199852                       # Number of memory references committed
system.cpu.commit.loads                       9180596                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                       95229                       # Number of memory barriers committed
system.cpu.commit.branches                   10612318                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                    36550494                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                184674                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     32367383     69.48%     69.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        19468      0.04%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     69.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      9180596     19.71%     89.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      5019256     10.77%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     46586703                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2508091                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     13612097                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         13612097                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     13612097                       # number of overall hits
system.cpu.dcache.overall_hits::total        13612097                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       303746                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         303746                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       303746                       # number of overall misses
system.cpu.dcache.overall_misses::total        303746                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  18237829477                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  18237829477                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  18237829477                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  18237829477                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     13915843                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13915843                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     13915843                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13915843                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.021827                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021827                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.021827                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021827                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60043.027651                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60043.027651                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60043.027651                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60043.027651                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         4234                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                55                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    76.981818                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        17466                       # number of writebacks
system.cpu.dcache.writebacks::total             17466                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       249633                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       249633                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       249633                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       249633                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        54113                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        54113                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        54113                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        54113                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3144795498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3144795498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3144795498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3144795498                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003889                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003889                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003889                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003889                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58115.341933                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58115.341933                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58115.341933                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58115.341933                       # average overall mshr miss latency
system.cpu.dcache.replacements                  53601                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      8753155                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         8753155                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       300346                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        300346                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  18091093500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  18091093500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      9053501                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9053501                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.033175                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.033175                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60234.174918                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60234.174918                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       247934                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       247934                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        52412                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        52412                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   3052484000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3052484000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005789                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005789                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 58240.174006                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58240.174006                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4858942                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4858942                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3400                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3400                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    146735977                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    146735977                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4862342                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4862342                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000699                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000699                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 43157.640294                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 43157.640294                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1699                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1699                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1701                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1701                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     92311498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     92311498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000350                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000350                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 54268.958260                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54268.958260                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        95433                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        95433                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       240000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       240000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        95437                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        95437                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000042                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000042                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        60000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        60000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data        95228                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        95228                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        95228                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        95228                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  16177572500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           496.160101                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            13856871                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             54113                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            256.072866                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            177500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   496.160101                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.969063                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.969063                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          190                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          174                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           60                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28267129                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28267129                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16177572500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  6431967                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              15135215                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   7884879                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1220520                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 190494                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              6382204                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   641                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               52814382                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  3189                       # Number of squashed instructions handled by decode
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  16177572500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  16177572500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            6740226                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       52026325                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    12558319                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            7308652                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      23930521                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  382208                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  415                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles           794                       # Number of stall cycles due to pending traps
system.cpu.fetch.icacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   5898274                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 80666                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           30863075                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.793045                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.715356                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 19928292     64.57%     64.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   449906      1.46%     66.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   652324      2.11%     68.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   497968      1.61%     69.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  4039192     13.09%     82.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  1963464      6.36%     89.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   185905      0.60%     89.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   167288      0.54%     90.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2978736      9.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             30863075                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.388140                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.607977                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      5865322                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5865322                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      5865322                       # number of overall hits
system.cpu.icache.overall_hits::total         5865322                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        32950                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          32950                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        32950                       # number of overall misses
system.cpu.icache.overall_misses::total         32950                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1209281999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1209281999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1209281999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1209281999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      5898272                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5898272                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      5898272                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5898272                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005586                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005586                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005586                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005586                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 36700.515903                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 36700.515903                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 36700.515903                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 36700.515903                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1544                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   128.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        31979                       # number of writebacks
system.cpu.icache.writebacks::total             31979                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          519                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          519                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          519                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          519                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        32431                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        32431                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        32431                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        32431                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1159730500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1159730500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1159730500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1159730500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005498                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005498                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005498                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005498                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 35759.936481                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 35759.936481                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 35759.936481                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 35759.936481                       # average overall mshr miss latency
system.cpu.icache.replacements                  31979                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      5865322                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5865322                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        32950                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         32950                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1209281999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1209281999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      5898272                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5898272                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005586                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005586                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 36700.515903                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 36700.515903                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          519                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          519                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        32431                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        32431                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1159730500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1159730500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005498                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005498                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 35759.936481                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 35759.936481                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  16177572500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           415.053675                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5897753                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             32431                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            181.855416                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   415.053675                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.810652                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.810652                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          452                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          388                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          11828975                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         11828975                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16177572500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  16177572500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  16177572500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      175379                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  840595                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  153                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 688                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 293119                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                22645                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                     52                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  16177572500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 190494                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  6915822                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 9613747                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        2760233                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   8574995                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               2807784                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               51587226                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1297                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2632893                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  32874                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   4127                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            58040148                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   224789511                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 53403584                       # Number of integer rename lookups
system.cpu.rename.vecLookups                       16                       # Number of vector rename lookups
system.cpu.rename.committedMaps              52488999                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  5551149                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                   96979                       # count of serializing insts renamed
system.cpu.rename.tempSerializing               96980                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   7834868                       # count of insts added to the skid buffer
system.cpu.rob.reads                         77776517                       # The number of ROB reads
system.cpu.rob.writes                       100390940                       # The number of ROB writes
system.cpu.thread_0.numInsts                 43813360                       # Number of Instructions committed
system.cpu.thread_0.numOps                   46586703                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                21072                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                15640                       # number of demand (read+write) hits
system.l2.demand_hits::total                    36712                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               21072                       # number of overall hits
system.l2.overall_hits::.cpu.data               15640                       # number of overall hits
system.l2.overall_hits::total                   36712                       # number of overall hits
system.l2.demand_misses::.cpu.inst              11359                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              38473                       # number of demand (read+write) misses
system.l2.demand_misses::total                  49832                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             11359                       # number of overall misses
system.l2.overall_misses::.cpu.data             38473                       # number of overall misses
system.l2.overall_misses::total                 49832                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    889674500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2898923500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3788598000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    889674500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2898923500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3788598000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            32431                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            54113                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                86544                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           32431                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           54113                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               86544                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.350251                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.710975                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.575800                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.350251                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.710975                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.575800                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78323.311911                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75349.556832                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76027.412105                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78323.311911                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75349.556832                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76027.412105                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1776                       # number of writebacks
system.l2.writebacks::total                      1776                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  15                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 15                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst         11357                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         38460                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             49817                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        11357                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        38460                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            49817                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    775875500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2513472500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3289348000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    775875500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2513472500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3289348000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.350190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.710735                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.575626                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.350190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.710735                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.575626                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68316.941094                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65352.899116                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66028.624767                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68316.941094                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65352.899116                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66028.624767                       # average overall mshr miss latency
system.l2.replacements                          88774                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        17466                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            17466                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        17466                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        17466                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        21747                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            21747                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        21747                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        21747                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        35970                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         35970                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               631                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   631                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1070                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1070                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     83054500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      83054500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          1701                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1701                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.629042                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.629042                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77621.028037                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77621.028037                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1070                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1070                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     72354500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     72354500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.629042                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.629042                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67621.028037                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67621.028037                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          21072                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              21072                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        11359                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            11359                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    889674500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    889674500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        32431                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          32431                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.350251                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.350251                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78323.311911                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78323.311911                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        11357                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        11357                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    775875500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    775875500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.350190                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.350190                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68316.941094                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68316.941094                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         15009                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             15009                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        37403                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           37403                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2815869000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2815869000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        52412                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         52412                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.713634                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.713634                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 75284.576104                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75284.576104                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           13                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           13                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        37390                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        37390                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2441118000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2441118000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.713386                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.713386                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65287.991442                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65287.991442                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  16177572500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   254.907437                       # Cycle average of tags in use
system.l2.tags.total_refs                      125742                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     89030                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.412355                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     122.175626                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         4.430481                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       128.301330                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.029828                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001082                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.031324                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.062233                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          104                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.062500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2676662                       # Number of tag accesses
system.l2.tags.data_accesses                  2676662                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16177572500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      1541.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     11357.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     37319.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004008239750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           90                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           90                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              103123                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1425                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       49817                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1776                       # Number of write requests accepted
system.mem_ctrls.readBursts                     49817                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1776                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1141                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   235                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.16                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 49817                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1776                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   46888                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           90                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     540.722222                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    234.025457                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    887.587451                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255            33     36.67%     36.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           20     22.22%     58.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           13     14.44%     73.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           14     15.56%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            6      6.67%     95.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            2      2.22%     97.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      1.11%     98.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7936-8191            1      1.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            90                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           90                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.811111                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.783799                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.970283                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               52     57.78%     57.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      3.33%     61.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               35     38.89%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            90                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   73024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3188288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               113664                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    197.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      7.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   16177535500                       # Total gap between requests
system.mem_ctrls.avgGap                     313560.67                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       726848                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2388416                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        96832                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 44929361.311779007316                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 147637477.748902052641                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 5985570.455641598441                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        11357                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        38460                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         1776                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    301592750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    950686750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 362581944500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26555.67                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     24718.84                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 204156500.28                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       726848                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2461440                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3188288                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       726848                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       726848                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       113664                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       113664                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        11357                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        38460                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          49817                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1776                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1776                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     44929361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    152151381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        197080742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     44929361                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     44929361                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      7026023                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         7026023                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      7026023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     44929361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    152151381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       204106766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                48676                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                1513                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         4815                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         8376                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3000                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          372                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          126                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          449                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          361                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          512                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          117                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          458                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10           22                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          416                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        10334                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         5575                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         4970                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         8773                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0           80                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           92                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           99                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            6                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            6                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5           69                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          195                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          674                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           26                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13           86                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14           84                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15           96                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               339604500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             243380000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1252279500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 6976.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           25726.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               40746                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1320                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            83.71                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           87.24                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         8111                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   395.748983                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   257.289292                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   327.017237                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1940     23.92%     23.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1611     19.86%     43.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          799      9.85%     53.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          934     11.52%     65.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          630      7.77%     72.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          754      9.30%     82.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          280      3.45%     85.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          240      2.96%     88.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          923     11.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         8111                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3115264                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              96832                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              192.566839                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                5.985570                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.55                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               83.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  16177572500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        26396580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        14003550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      128598540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       6373620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1276607280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   4749527850                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   2212585440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    8414092860                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   520.108493                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   5707279250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    540020000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   9930273250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        31601640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        16777695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      218948100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       1524240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1276607280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   5541071460                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1546022400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    8632552815                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   533.612371                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3967711750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    540020000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  11669840750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  16177572500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              48747                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1776                       # Transaction distribution
system.membus.trans_dist::CleanEvict            36633                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1070                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1070                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         48747                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       138043                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 138043                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      3301952                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 3301952                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             49817                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   49817    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               49817                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  16177572500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           103198500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          262919250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             84843                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        19242                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        31979                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          123133                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1701                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1701                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         32431                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        52412                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        96841                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       161827                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                258668                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      4122240                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4581056                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                8703296                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           88774                       # Total snoops (count)
system.tol2bus.snoopTraffic                    113664                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           175318                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.611244                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.596978                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  78566     44.81%     44.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  86342     49.25%     94.06% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  10410      5.94%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             175318                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  16177572500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          135507000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          48647498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          81176486                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
