{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1672705283634 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1672705283635 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan  3 01:21:23 2023 " "Processing started: Tue Jan  3 01:21:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1672705283635 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1672705283635 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Rproc_MD_MI_C_ModSecu -c Rproc_MD_MI_C_ModSecu --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Rproc_MD_MI_C_ModSecu -c Rproc_MD_MI_C_ModSecu --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1672705283636 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1672705283790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/retardos_cntl_seg_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/retardos_cntl_seg_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 retardos_cntl_seg_pkg " "Found design unit 1: retardos_cntl_seg_pkg" {  } { { "../../../../LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/retardos_cntl_seg_pkg.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/retardos_cntl_seg_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672705284159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/tipos_constantes_pkg/retardos_cntl_seg_C_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/tipos_constantes_pkg/retardos_cntl_seg_C_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 retardos_cntl_seg_C_pkg " "Found design unit 1: retardos_cntl_seg_C_pkg" {  } { { "../../../PROC_SEG_CORTOS/tipos_constantes_pkg/retardos_cntl_seg_C_pkg.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/tipos_constantes_pkg/retardos_cntl_seg_C_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672705284160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MI/tipos_ctes_MI_pkg/tipos_constan_memoria_I_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MI/tipos_ctes_MI_pkg/tipos_constan_memoria_I_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tipos_constan_memoria_I_pkg " "Found design unit 1: tipos_constan_memoria_I_pkg" {  } { { "../../../../LAB4/PROC_SERIE/MI/tipos_ctes_MI_pkg/tipos_constan_memoria_I_pkg.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MI/tipos_ctes_MI_pkg/tipos_constan_memoria_I_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672705284161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/componentes_secuenciamiento_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/componentes_secuenciamiento_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_secuenciamiento_pkg " "Found design unit 1: componentes_secuenciamiento_pkg" {  } { { "../../../../LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/componentes_secuenciamiento_pkg.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/componentes_secuenciamiento_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672705284161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/Rcomponentes_secuenciamiento_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/Rcomponentes_secuenciamiento_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcomponentes_secuenciamiento_pkg " "Found design unit 1: Rcomponentes_secuenciamiento_pkg" {  } { { "../../../../LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/Rcomponentes_secuenciamiento_pkg.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/Rcomponentes_secuenciamiento_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672705284162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/Rcomponentes_secuenciamiento_C_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/Rcomponentes_secuenciamiento_C_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcomponentes_secuenciamiento_C_pkg " "Found design unit 1: Rcomponentes_secuenciamiento_C_pkg" {  } { { "../../../PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/Rcomponentes_secuenciamiento_C_pkg.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/Rcomponentes_secuenciamiento_C_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672705284163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/Rcomponentes_secuenciamiento_C_ModSecu_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/Rcomponentes_secuenciamiento_C_ModSecu_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcomponentes_secuenciamiento_C_ModSecu_pkg " "Found design unit 1: Rcomponentes_secuenciamiento_C_ModSecu_pkg" {  } { { "../../PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/Rcomponentes_secuenciamiento_C_ModSecu_pkg.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/Rcomponentes_secuenciamiento_C_ModSecu_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672705284163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/componentes_cam_datos_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/componentes_cam_datos_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_cam_datos_pkg " "Found design unit 1: componentes_cam_datos_pkg" {  } { { "../../../../LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/componentes_cam_datos_pkg.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/componentes_cam_datos_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672705284164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/Rcomponentes_cam_datos_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/Rcomponentes_cam_datos_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcomponentes_cam_datos_pkg " "Found design unit 1: Rcomponentes_cam_datos_pkg" {  } { { "../../../../LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/Rcomponentes_cam_datos_pkg.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/Rcomponentes_cam_datos_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672705284165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/Rcomponentes_cam_datos_C_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/Rcomponentes_cam_datos_C_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcomponentes_cam_datos_C_pkg " "Found design unit 1: Rcomponentes_cam_datos_C_pkg" {  } { { "../../../PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/Rcomponentes_cam_datos_C_pkg.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/Rcomponentes_cam_datos_C_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672705284166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/componentes_decodificador_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/componentes_decodificador_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_decodificador_pkg " "Found design unit 1: componentes_decodificador_pkg" {  } { { "../../../../LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/componentes_decodificador_pkg.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/componentes_decodificador_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672705284167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/componentes_decodificador_ModSecu_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/componentes_decodificador_ModSecu_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_decodificador_ModSecu_pkg " "Found design unit 1: componentes_decodificador_ModSecu_pkg" {  } { { "../../PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/componentes_decodificador_ModSecu_pkg.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/componentes_decodificador_ModSecu_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672705284175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/Rcomponentes_decodificador_ModSecu_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/Rcomponentes_decodificador_ModSecu_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcomponentes_decodificador_ModSecu_pkg " "Found design unit 1: Rcomponentes_decodificador_ModSecu_pkg" {  } { { "../../PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/Rcomponentes_decodificador_ModSecu_pkg.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/Rcomponentes_decodificador_ModSecu_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672705284176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MD/componentes_MD_pkg/componentes_MD_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MD/componentes_MD_pkg/componentes_MD_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_MD_pkg " "Found design unit 1: componentes_MD_pkg" {  } { { "../../../../LAB4/PROC_SERIE/MD/componentes_MD_pkg/componentes_MD_pkg.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MD/componentes_MD_pkg/componentes_MD_pkg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672705284177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/MD/componentes_MD_pkg/Rcomponentes_MD_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/MD/componentes_MD_pkg/Rcomponentes_MD_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcomponentes_MD_pkg " "Found design unit 1: Rcomponentes_MD_pkg" {  } { { "../../../../LAB5/PROC_SEGMENTADO/MD/componentes_MD_pkg/Rcomponentes_MD_pkg.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/MD/componentes_MD_pkg/Rcomponentes_MD_pkg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672705284178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/MD/componentes_MD_pkg/Rcomponentes_MD_C_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/MD/componentes_MD_pkg/Rcomponentes_MD_C_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcomponentes_MD_C_pkg " "Found design unit 1: Rcomponentes_MD_C_pkg" {  } { { "../../../PROC_SEG_CORTOS/MD/componentes_MD_pkg/Rcomponentes_MD_C_pkg.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/MD/componentes_MD_pkg/Rcomponentes_MD_C_pkg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672705284179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MD/tipos_ctes_MD_pkg/tipos_constan_memoria_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MD/tipos_ctes_MD_pkg/tipos_constan_memoria_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tipos_constan_memoria_pkg " "Found design unit 1: tipos_constan_memoria_pkg" {  } { { "../../../../LAB4/PROC_SERIE/MD/tipos_ctes_MD_pkg/tipos_constan_memoria_pkg.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MD/tipos_ctes_MD_pkg/tipos_constan_memoria_pkg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672705284180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/tipos_constantes_pkg/riscv32_coop_funct_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/victormena/Documentos/AC2/LAB4/PROC_SERIE/tipos_constantes_pkg/riscv32_coop_funct_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 riscv32_coop_funct_pkg " "Found design unit 1: riscv32_coop_funct_pkg" {  } { { "../../../../LAB4/PROC_SERIE/tipos_constantes_pkg/riscv32_coop_funct_pkg.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/tipos_constantes_pkg/riscv32_coop_funct_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672705284181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/tipos_constantes_pkg/retardos_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/victormena/Documentos/AC2/LAB4/PROC_SERIE/tipos_constantes_pkg/retardos_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 retardos_pkg " "Found design unit 1: retardos_pkg" {  } { { "../../../../LAB4/PROC_SERIE/tipos_constantes_pkg/retardos_pkg.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/tipos_constantes_pkg/retardos_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672705284182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/tipos_constantes_pkg/retardos_even_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/victormena/Documentos/AC2/LAB4/PROC_SERIE/tipos_constantes_pkg/retardos_even_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 retardos_even_pkg " "Found design unit 1: retardos_even_pkg" {  } { { "../../../../LAB4/PROC_SERIE/tipos_constantes_pkg/retardos_even_pkg.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/tipos_constantes_pkg/retardos_even_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672705284183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/retardos_RegDes_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/retardos_RegDes_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 retardos_RegDes_pkg " "Found design unit 1: retardos_RegDes_pkg" {  } { { "../../../../LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/retardos_RegDes_pkg.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/retardos_RegDes_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672705284184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/tipos_constantes_pkg/cte_tipos_UF_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/victormena/Documentos/AC2/LAB4/PROC_SERIE/tipos_constantes_pkg/cte_tipos_UF_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cte_tipos_UF_pkg " "Found design unit 1: cte_tipos_UF_pkg" {  } { { "../../../../LAB4/PROC_SERIE/tipos_constantes_pkg/cte_tipos_UF_pkg.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/tipos_constantes_pkg/cte_tipos_UF_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672705284185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/cte_tipos_deco_camino_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/cte_tipos_deco_camino_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cte_tipos_deco_camino_pkg " "Found design unit 1: cte_tipos_deco_camino_pkg" {  } { { "../../../../LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/cte_tipos_deco_camino_pkg.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/cte_tipos_deco_camino_pkg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672705284185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/tipos_constantes_pkg/cte_tipos_deco_camino_ModSecu_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/tipos_constantes_pkg/cte_tipos_deco_camino_ModSecu_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cte_tipos_deco_camino_ModSecu_pkg " "Found design unit 1: cte_tipos_deco_camino_ModSecu_pkg" {  } { { "../../tipos_constantes_pkg/cte_tipos_deco_camino_ModSecu_pkg.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/tipos_constantes_pkg/cte_tipos_deco_camino_ModSecu_pkg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672705284186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/tipos_constantes_pkg/param_disenyo_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/victormena/Documentos/AC2/LAB4/PROC_SERIE/tipos_constantes_pkg/param_disenyo_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 param_disenyo_pkg " "Found design unit 1: param_disenyo_pkg" {  } { { "../../../../LAB4/PROC_SERIE/tipos_constantes_pkg/param_disenyo_pkg.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/tipos_constantes_pkg/param_disenyo_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672705284188 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../../LAB5/PROC_SEGMENTADO/ENSAMBLADO/CODIGO/muxIns.vhd " "Can't analyze file -- file ../../../../LAB5/PROC_SEGMENTADO/ENSAMBLADO/CODIGO/muxIns.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1672705284192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/componentes_cntl_seg_pkg/componentes_control_seg_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/componentes_cntl_seg_pkg/componentes_control_seg_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_control_seg_pkg " "Found design unit 1: componentes_control_seg_pkg" {  } { { "../../../../LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/componentes_cntl_seg_pkg/componentes_control_seg_pkg.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/componentes_cntl_seg_pkg/componentes_control_seg_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672705284193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/componentes_cntl_seg_pkg/componentes_control_seg_C_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/componentes_cntl_seg_pkg/componentes_control_seg_C_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_control_seg_C_pkg " "Found design unit 1: componentes_control_seg_C_pkg" {  } { { "../../../PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/componentes_cntl_seg_pkg/componentes_control_seg_C_pkg.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/componentes_cntl_seg_pkg/componentes_control_seg_C_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672705284195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/RegDes_pkg/RegDes_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/RegDes_pkg/RegDes_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDes_pkg " "Found design unit 1: RegDes_pkg" {  } { { "../../../../LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/RegDes_pkg/RegDes_pkg.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/RegDes_pkg/RegDes_pkg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672705284196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MI/componentes_MI_pkg/componentes_MI_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MI/componentes_MI_pkg/componentes_MI_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_MI_pkg " "Found design unit 1: componentes_MI_pkg" {  } { { "../../../../LAB4/PROC_SERIE/MI/componentes_MI_pkg/componentes_MI_pkg.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MI/componentes_MI_pkg/componentes_MI_pkg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672705284196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/MI/componentes_MI_pkg/Rcomponentes_MI_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/MI/componentes_MI_pkg/Rcomponentes_MI_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcomponentes_MI_pkg " "Found design unit 1: Rcomponentes_MI_pkg" {  } { { "../../../../LAB5/PROC_SEGMENTADO/MI/componentes_MI_pkg/Rcomponentes_MI_pkg.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/MI/componentes_MI_pkg/Rcomponentes_MI_pkg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672705284197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/componentes_cortos_pkg/componentes_cortos_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/componentes_cortos_pkg/componentes_cortos_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_cortos_pkg " "Found design unit 1: componentes_cortos_pkg" {  } { { "../../../PROC_SEG_CORTOS/CORTOCIRCUITOS/componentes_cortos_pkg/componentes_cortos_pkg.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/componentes_cortos_pkg/componentes_cortos_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672705284198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/componentes_cortos_pkg/Rcomponentes_cortos_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/componentes_cortos_pkg/Rcomponentes_cortos_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcomponentes_cortos_pkg " "Found design unit 1: Rcomponentes_cortos_pkg" {  } { { "../../../PROC_SEG_CORTOS/CORTOCIRCUITOS/componentes_cortos_pkg/Rcomponentes_cortos_pkg.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/componentes_cortos_pkg/Rcomponentes_cortos_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672705284199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/componentes_proc_MD_MI_pkg/Rcomponentes_proc_MD_MI_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/componentes_proc_MD_MI_pkg/Rcomponentes_proc_MD_MI_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcomponentes_proc_MD_MI_pkg " "Found design unit 1: Rcomponentes_proc_MD_MI_pkg" {  } { { "../../../../LAB5/PROC_SEGMENTADO/componentes_proc_MD_MI_pkg/Rcomponentes_proc_MD_MI_pkg.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/componentes_proc_MD_MI_pkg/Rcomponentes_proc_MD_MI_pkg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672705284200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/componentes_proc_MD_MI_pkg/Rcomponentes_proc_MD_MI_C_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/componentes_proc_MD_MI_pkg/Rcomponentes_proc_MD_MI_C_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcomponentes_proc_MD_MI_C_pkg " "Found design unit 1: Rcomponentes_proc_MD_MI_C_pkg" {  } { { "../../../PROC_SEG_CORTOS/componentes_proc_MD_MI_pkg/Rcomponentes_proc_MD_MI_C_pkg.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/componentes_proc_MD_MI_pkg/Rcomponentes_proc_MD_MI_C_pkg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672705284201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/componentes_proc_MD_MI_pkg/Rcomponentes_proc_MD_MI_C_ModSecu_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/componentes_proc_MD_MI_pkg/Rcomponentes_proc_MD_MI_C_ModSecu_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcomponentes_proc_MD_MI_C_ModSecu_pkg " "Found design unit 1: Rcomponentes_proc_MD_MI_C_ModSecu_pkg" {  } { { "../../componentes_proc_MD_MI_pkg/Rcomponentes_proc_MD_MI_C_ModSecu_pkg.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/componentes_proc_MD_MI_pkg/Rcomponentes_proc_MD_MI_C_ModSecu_pkg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672705284203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MI/memoria_MI/CODIGO/ini_mem_I_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MI/memoria_MI/CODIGO/ini_mem_I_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inicializa_mem_I_pkg " "Found design unit 1: inicializa_mem_I_pkg" {  } { { "../../../../LAB4/PROC_SERIE/MI/memoria_MI/CODIGO/ini_mem_I_pkg.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MI/memoria_MI/CODIGO/ini_mem_I_pkg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284204 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 inicializa_mem_I_pkg-body " "Found design unit 2: inicializa_mem_I_pkg-body" {  } { { "../../../../LAB4/PROC_SERIE/MI/memoria_MI/CODIGO/ini_mem_I_pkg.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MI/memoria_MI/CODIGO/ini_mem_I_pkg.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672705284204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MD/memoria_ram/CODIGO/ini_mem_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MD/memoria_ram/CODIGO/ini_mem_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inicializa_mem_pkg " "Found design unit 1: inicializa_mem_pkg" {  } { { "../../../../LAB4/PROC_SERIE/MD/memoria_ram/CODIGO/ini_mem_pkg.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MD/memoria_ram/CODIGO/ini_mem_pkg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284205 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 inicializa_mem_pkg-body " "Found design unit 2: inicializa_mem_pkg-body" {  } { { "../../../../LAB4/PROC_SERIE/MD/memoria_ram/CODIGO/ini_mem_pkg.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MD/memoria_ram/CODIGO/ini_mem_pkg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672705284205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/ENSAMBLADO/CODIGO/Rproc_MD_MI_C_ModSecu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/ENSAMBLADO/CODIGO/Rproc_MD_MI_C_ModSecu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rproc_MD_MI_C_ModSecu-estructural " "Found design unit 1: Rproc_MD_MI_C_ModSecu-estructural" {  } { { "../CODIGO/Rproc_MD_MI_C_ModSecu.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/ENSAMBLADO/CODIGO/Rproc_MD_MI_C_ModSecu.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284207 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rproc_MD_MI_C_ModSecu " "Found entity 1: Rproc_MD_MI_C_ModSecu" {  } { { "../CODIGO/Rproc_MD_MI_C_ModSecu.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/ENSAMBLADO/CODIGO/Rproc_MD_MI_C_ModSecu.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672705284207 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Rproc_MD_MI_C_ModSecu " "Elaborating entity \"Rproc_MD_MI_C_ModSecu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1672705284260 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CP/CODIGO/RregCP.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CP/CODIGO/RregCP.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RregCP-comportamiento " "Found design unit 1: RregCP-comportamiento" {  } { { "RregCP.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CP/CODIGO/RregCP.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284288 ""} { "Info" "ISGN_ENTITY_NAME" "1 RregCP " "Found entity 1: RregCP" {  } { { "RregCP.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CP/CODIGO/RregCP.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284288 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705284288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RregCP RregCP:regis_CP " "Elaborating entity \"RregCP\" for hierarchy \"RregCP:regis_CP\"" {  } { { "../CODIGO/Rproc_MD_MI_C_ModSecu.vhd" "regis_CP" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/ENSAMBLADO/CODIGO/Rproc_MD_MI_C_ModSecu.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705284291 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/Rcam_MEM_INST_INY_Pcero.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/Rcam_MEM_INST_INY_Pcero.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcam_MEM_INST_INY_Pcero-estructural " "Found design unit 1: Rcam_MEM_INST_INY_Pcero-estructural" {  } { { "Rcam_MEM_INST_INY_Pcero.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/Rcam_MEM_INST_INY_Pcero.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284307 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rcam_MEM_INST_INY_Pcero " "Found entity 1: Rcam_MEM_INST_INY_Pcero" {  } { { "Rcam_MEM_INST_INY_Pcero.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/Rcam_MEM_INST_INY_Pcero.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284307 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705284307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rcam_MEM_INST_INY_Pcero Rcam_MEM_INST_INY_Pcero:Mem_INST " "Elaborating entity \"Rcam_MEM_INST_INY_Pcero\" for hierarchy \"Rcam_MEM_INST_INY_Pcero:Mem_INST\"" {  } { { "../CODIGO/Rproc_MD_MI_C_ModSecu.vhd" "Mem_INST" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/ENSAMBLADO/CODIGO/Rproc_MD_MI_C_ModSecu.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705284310 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/muxIns.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/muxIns.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxIns-comportamiento " "Found design unit 1: muxIns-comportamiento" {  } { { "muxIns.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/muxIns.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284328 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxIns " "Found entity 1: muxIns" {  } { { "muxIns.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/muxIns.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284328 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705284328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxIns Rcam_MEM_INST_INY_Pcero:Mem_INST\|muxIns:mux_inst " "Elaborating entity \"muxIns\" for hierarchy \"Rcam_MEM_INST_INY_Pcero:Mem_INST\|muxIns:mux_inst\"" {  } { { "Rcam_MEM_INST_INY_Pcero.vhd" "mux_inst" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/Rcam_MEM_INST_INY_Pcero.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705284335 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/Rcam_MEM_INST.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/Rcam_MEM_INST.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcam_MEM_INST-estruc " "Found design unit 1: Rcam_MEM_INST-estruc" {  } { { "Rcam_MEM_INST.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/Rcam_MEM_INST.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284349 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rcam_MEM_INST " "Found entity 1: Rcam_MEM_INST" {  } { { "Rcam_MEM_INST.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/Rcam_MEM_INST.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284349 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705284349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rcam_MEM_INST Rcam_MEM_INST_INY_Pcero:Mem_INST\|Rcam_MEM_INST:Mem_INSTR " "Elaborating entity \"Rcam_MEM_INST\" for hierarchy \"Rcam_MEM_INST_INY_Pcero:Mem_INST\|Rcam_MEM_INST:Mem_INSTR\"" {  } { { "Rcam_MEM_INST_INY_Pcero.vhd" "Mem_INSTR" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/Rcam_MEM_INST_INY_Pcero.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705284351 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/MI/memoria_MI/CODIGO/RMI.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/MI/memoria_MI/CODIGO/RMI.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RMI-rtl " "Found design unit 1: RMI-rtl" {  } { { "RMI.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/MI/memoria_MI/CODIGO/RMI.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284361 ""} { "Info" "ISGN_ENTITY_NAME" "1 RMI " "Found entity 1: RMI" {  } { { "RMI.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/MI/memoria_MI/CODIGO/RMI.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284361 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705284361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RMI Rcam_MEM_INST_INY_Pcero:Mem_INST\|Rcam_MEM_INST:Mem_INSTR\|RMI:mem_inst " "Elaborating entity \"RMI\" for hierarchy \"Rcam_MEM_INST_INY_Pcero:Mem_INST\|Rcam_MEM_INST:Mem_INSTR\|RMI:mem_inst\"" {  } { { "Rcam_MEM_INST.vhd" "mem_inst" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/Rcam_MEM_INST.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705284363 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu_C_ModSecu.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu_C_ModSecu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RDeco_cam_dat_secu_C_ModSecu-estructural " "Found design unit 1: RDeco_cam_dat_secu_C_ModSecu-estructural" {  } { { "RDeco_cam_dat_secu_C_ModSecu.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu_C_ModSecu.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284417 ""} { "Info" "ISGN_ENTITY_NAME" "1 RDeco_cam_dat_secu_C_ModSecu " "Found entity 1: RDeco_cam_dat_secu_C_ModSecu" {  } { { "RDeco_cam_dat_secu_C_ModSecu.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu_C_ModSecu.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284417 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705284417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RDeco_cam_dat_secu_C_ModSecu RDeco_cam_dat_secu_C_ModSecu:procesa " "Elaborating entity \"RDeco_cam_dat_secu_C_ModSecu\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu:procesa\"" {  } { { "../CODIGO/Rproc_MD_MI_C_ModSecu.vhd" "procesa" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/ENSAMBLADO/CODIGO/Rproc_MD_MI_C_ModSecu.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705284420 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/Rdecodificador_ModSecu.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/Rdecodificador_ModSecu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rdecodificador_modSecu-estructural " "Found design unit 1: Rdecodificador_modSecu-estructural" {  } { { "Rdecodificador_ModSecu.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/Rdecodificador_ModSecu.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284442 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rdecodificador_modSecu " "Found entity 1: Rdecodificador_modSecu" {  } { { "Rdecodificador_ModSecu.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/Rdecodificador_ModSecu.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284442 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705284442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rdecodificador_ModSecu RDeco_cam_dat_secu_C_ModSecu:procesa\|Rdecodificador_ModSecu:deco " "Elaborating entity \"Rdecodificador_ModSecu\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu:procesa\|Rdecodificador_ModSecu:deco\"" {  } { { "RDeco_cam_dat_secu_C_ModSecu.vhd" "deco" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu_C_ModSecu.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705284445 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDB_DL_N.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDB_DL_N.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RDB_DL_N-comportamiento " "Found design unit 1: RDB_DL_N-comportamiento" {  } { { "RDB_DL_N.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDB_DL_N.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284456 ""} { "Info" "ISGN_ENTITY_NAME" "1 RDB_DL_N " "Found entity 1: RDB_DL_N" {  } { { "RDB_DL_N.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDB_DL_N.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284456 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705284456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RDB_DL_N RDeco_cam_dat_secu_C_ModSecu:procesa\|Rdecodificador_ModSecu:deco\|RDB_DL_N:RDL3_instr " "Elaborating entity \"RDB_DL_N\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu:procesa\|Rdecodificador_ModSecu:deco\|RDB_DL_N:RDL3_instr\"" {  } { { "Rdecodificador_ModSecu.vhd" "RDL3_instr" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/Rdecodificador_ModSecu.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705284458 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decodificador_ModSecu.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decodificador_ModSecu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador_ModSecu-estructural " "Found design unit 1: decodificador_ModSecu-estructural" {  } { { "decodificador_ModSecu.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decodificador_ModSecu.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284473 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador_ModSecu " "Found entity 1: decodificador_ModSecu" {  } { { "decodificador_ModSecu.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decodificador_ModSecu.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284473 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705284473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador_ModSecu RDeco_cam_dat_secu_C_ModSecu:procesa\|Rdecodificador_ModSecu:deco\|decodificador_ModSecu:R_deco " "Elaborating entity \"decodificador_ModSecu\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu:procesa\|Rdecodificador_ModSecu:deco\|decodificador_ModSecu:R_deco\"" {  } { { "Rdecodificador_ModSecu.vhd" "R_deco" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/Rdecodificador_ModSecu.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705284475 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decocamino_ModSecu.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decocamino_ModSecu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decocamino_ModSecu-comportamiento " "Found design unit 1: decocamino_ModSecu-comportamiento" {  } { { "decocamino_ModSecu.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decocamino_ModSecu.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284491 ""} { "Info" "ISGN_ENTITY_NAME" "1 decocamino_ModSecu " "Found entity 1: decocamino_ModSecu" {  } { { "decocamino_ModSecu.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decocamino_ModSecu.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284491 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705284491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decocamino_ModSecu RDeco_cam_dat_secu_C_ModSecu:procesa\|Rdecodificador_ModSecu:deco\|decodificador_ModSecu:R_deco\|decocamino_ModSecu:camino " "Elaborating entity \"decocamino_ModSecu\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu:procesa\|Rdecodificador_ModSecu:deco\|decodificador_ModSecu:R_deco\|decocamino_ModSecu:camino\"" {  } { { "decodificador_ModSecu.vhd" "camino" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decodificador_ModSecu.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705284493 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopALU.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopALU.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoopALU-comportamiento " "Found design unit 1: decoopALU-comportamiento" {  } { { "decoopALU.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopALU.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284515 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoopALU " "Found entity 1: decoopALU" {  } { { "decoopALU.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopALU.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284515 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705284515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoopALU RDeco_cam_dat_secu_C_ModSecu:procesa\|Rdecodificador_ModSecu:deco\|decodificador_ModSecu:R_deco\|decoopALU:ALU " "Elaborating entity \"decoopALU\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu:procesa\|Rdecodificador_ModSecu:deco\|decodificador_ModSecu:R_deco\|decoopALU:ALU\"" {  } { { "decodificador_ModSecu.vhd" "ALU" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decodificador_ModSecu.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705284516 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopMD.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopMD.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoopMD-comportamiento " "Found design unit 1: decoopMD-comportamiento" {  } { { "decoopMD.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopMD.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284528 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoopMD " "Found entity 1: decoopMD" {  } { { "decoopMD.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopMD.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284528 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705284528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoopMD RDeco_cam_dat_secu_C_ModSecu:procesa\|Rdecodificador_ModSecu:deco\|decodificador_ModSecu:R_deco\|decoopMD:MEMORIA " "Elaborating entity \"decoopMD\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu:procesa\|Rdecodificador_ModSecu:deco\|decodificador_ModSecu:R_deco\|decoopMD:MEMORIA\"" {  } { { "decodificador_ModSecu.vhd" "MEMORIA" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decodificador_ModSecu.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705284530 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopSEC.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopSEC.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoopSEC-comportamiento " "Found design unit 1: decoopSEC-comportamiento" {  } { { "decoopSEC.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopSEC.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284540 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoopSEC " "Found entity 1: decoopSEC" {  } { { "decoopSEC.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopSEC.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284540 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705284540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoopSEC RDeco_cam_dat_secu_C_ModSecu:procesa\|Rdecodificador_ModSecu:deco\|decodificador_ModSecu:R_deco\|decoopSEC:SECUEN " "Elaborating entity \"decoopSEC\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu:procesa\|Rdecodificador_ModSecu:deco\|decodificador_ModSecu:R_deco\|decoopSEC:SECUEN\"" {  } { { "decodificador_ModSecu.vhd" "SECUEN" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decodificador_ModSecu.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705284542 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/deco_excep.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/deco_excep.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deco_excep-comportamiento " "Found design unit 1: deco_excep-comportamiento" {  } { { "deco_excep.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/deco_excep.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284554 ""} { "Info" "ISGN_ENTITY_NAME" "1 deco_excep " "Found entity 1: deco_excep" {  } { { "deco_excep.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/deco_excep.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284554 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705284554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco_excep RDeco_cam_dat_secu_C_ModSecu:procesa\|Rdecodificador_ModSecu:deco\|decodificador_ModSecu:R_deco\|deco_excep:Inst_ERR " "Elaborating entity \"deco_excep\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu:procesa\|Rdecodificador_ModSecu:deco\|decodificador_ModSecu:R_deco\|deco_excep:Inst_ERR\"" {  } { { "decodificador_ModSecu.vhd" "Inst_ERR" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decodificador_ModSecu.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705284555 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcamino_datos_C-estructural " "Found design unit 1: Rcamino_datos_C-estructural" {  } { { "Rcamino_datos_C.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284566 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rcamino_datos_C " "Found entity 1: Rcamino_datos_C" {  } { { "Rcamino_datos_C.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284566 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705284566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rcamino_datos_C RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_datos_C:cam_datos " "Elaborating entity \"Rcamino_datos_C\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_datos_C:cam_datos\"" {  } { { "RDeco_cam_dat_secu_C_ModSecu.vhd" "cam_datos" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu_C_ModSecu.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705284569 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/FMTD/CODIGO/RFMTD.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/FMTD/CODIGO/RFMTD.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RFMTD-estructural " "Found design unit 1: RFMTD-estructural" {  } { { "RFMTD.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/FMTD/CODIGO/RFMTD.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284597 ""} { "Info" "ISGN_ENTITY_NAME" "1 RFMTD " "Found entity 1: RFMTD" {  } { { "RFMTD.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/FMTD/CODIGO/RFMTD.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284597 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705284597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFMTD RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_datos_C:cam_datos\|RFMTD:form_dat " "Elaborating entity \"RFMTD\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_datos_C:cam_datos\|RFMTD:form_dat\"" {  } { { "Rcamino_datos_C.vhd" "form_dat" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705284599 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDB_N.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDB_N.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RDB_N-comportamiento " "Found design unit 1: RDB_N-comportamiento" {  } { { "RDB_N.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDB_N.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284621 ""} { "Info" "ISGN_ENTITY_NAME" "1 RDB_N " "Found entity 1: RDB_N" {  } { { "RDB_N.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDB_N.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284621 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705284621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RDB_N RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_datos_C:cam_datos\|RFMTD:form_dat\|RDB_N:RDL3_FMTD " "Elaborating entity \"RDB_N\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_datos_C:cam_datos\|RFMTD:form_dat\|RDB_N:RDL3_FMTD\"" {  } { { "RFMTD.vhd" "RDL3_FMTD" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/FMTD/CODIGO/RFMTD.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705284624 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/FMTD/CODIGO/FMTD.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/FMTD/CODIGO/FMTD.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FMTD-compor " "Found design unit 1: FMTD-compor" {  } { { "FMTD.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/FMTD/CODIGO/FMTD.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284638 ""} { "Info" "ISGN_ENTITY_NAME" "1 FMTD " "Found entity 1: FMTD" {  } { { "FMTD.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/FMTD/CODIGO/FMTD.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284638 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705284638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FMTD RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_datos_C:cam_datos\|RFMTD:form_dat\|FMTD:R_FMTD " "Elaborating entity \"FMTD\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_datos_C:cam_datos\|RFMTD:form_dat\|FMTD:R_FMTD\"" {  } { { "RFMTD.vhd" "R_FMTD" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/FMTD/CODIGO/RFMTD.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705284639 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RBR-compor " "Found design unit 1: RBR-compor" {  } { { "RBR.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284650 ""} { "Info" "ISGN_ENTITY_NAME" "1 RBR " "Found entity 1: RBR" {  } { { "RBR.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284650 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705284650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RBR RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros " "Elaborating entity \"RBR\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\"" {  } { { "Rcamino_datos_C.vhd" "banco_registros" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705284652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RDB_N RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|RDB_N:RDL3_IDL1 " "Elaborating entity \"RDB_N\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|RDB_N:RDL3_IDL1\"" {  } { { "RBR.vhd" "RDL3_IDL1" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705284659 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_N.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_N.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RD_N-comportamiento " "Found design unit 1: RD_N-comportamiento" {  } { { "RD_N.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_N.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284673 ""} { "Info" "ISGN_ENTITY_NAME" "1 RD_N " "Found entity 1: RD_N" {  } { { "RD_N.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_N.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284673 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705284673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RD_N RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|RD_N:RA4_IDE " "Elaborating entity \"RD_N\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|RD_N:RA4_IDE\"" {  } { { "RBR.vhd" "RA4_IDE" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705284678 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDI_1.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDI_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RDI_1-comportamiento " "Found design unit 1: RDI_1-comportamiento" {  } { { "RDI_1.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDI_1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284692 ""} { "Info" "ISGN_ENTITY_NAME" "1 RDI_1 " "Found entity 1: RDI_1" {  } { { "RDI_1.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDI_1.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284692 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705284692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RDI_1 RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|RDI_1:RA4_PE " "Elaborating entity \"RDI_1\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|RDI_1:RA4_PE\"" {  } { { "RBR.vhd" "RA4_PE" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705284694 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_1.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RD_1-comportamiento " "Found design unit 1: RD_1-comportamiento" {  } { { "RD_1.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284705 ""} { "Info" "ISGN_ENTITY_NAME" "1 RD_1 " "Found entity 1: RD_1" {  } { { "RD_1.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_1.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284705 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705284705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RD_1 RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|RD_1:RM5_PE " "Elaborating entity \"RD_1\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|RD_1:RM5_PE\"" {  } { { "RBR.vhd" "RM5_PE" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705284707 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/BR.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/BR.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BR-compor " "Found design unit 1: BR-compor" {  } { { "BR.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/BR.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284717 ""} { "Info" "ISGN_ENTITY_NAME" "1 BR " "Found entity 1: BR" {  } { { "BR.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/BR.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284717 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705284717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BR RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR " "Elaborating entity \"BR\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_datos_C:cam_datos\|RBR:banco_registros\|BR:R_BR\"" {  } { { "RBR.vhd" "R_BR" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705284718 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/CODIGO/RcortosDL.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/CODIGO/RcortosDL.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RcortosDL-estructural " "Found design unit 1: RcortosDL-estructural" {  } { { "RcortosDL.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/CODIGO/RcortosDL.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284733 ""} { "Info" "ISGN_ENTITY_NAME" "1 RcortosDL " "Found entity 1: RcortosDL" {  } { { "RcortosDL.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/CODIGO/RcortosDL.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284733 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705284733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RcortosDL RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_datos_C:cam_datos\|RcortosDL:BR_L1_corto " "Elaborating entity \"RcortosDL\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_datos_C:cam_datos\|RcortosDL:BR_L1_corto\"" {  } { { "Rcamino_datos_C.vhd" "BR_L1_corto" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705284736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RD_N RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_datos_C:cam_datos\|RcortosDL:BR_L1_corto\|RD_N:R7_ES " "Elaborating entity \"RD_N\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_datos_C:cam_datos\|RcortosDL:BR_L1_corto\|RD_N:R7_ES\"" {  } { { "RcortosDL.vhd" "R7_ES" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/CODIGO/RcortosDL.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705284748 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/CODIGO/cortos.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/CODIGO/cortos.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cortos-estructural " "Found design unit 1: cortos-estructural" {  } { { "cortos.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/CODIGO/cortos.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284759 ""} { "Info" "ISGN_ENTITY_NAME" "1 cortos " "Found entity 1: cortos" {  } { { "cortos.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/CODIGO/cortos.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284759 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705284759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cortos RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_datos_C:cam_datos\|RcortosDL:BR_L1_corto\|cortos:RcorALU " "Elaborating entity \"cortos\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_datos_C:cam_datos\|RcortosDL:BR_L1_corto\|cortos:RcorALU\"" {  } { { "RcortosDL.vhd" "RcorALU" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/CODIGO/RcortosDL.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705284761 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux2.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-comportamiento " "Found design unit 1: mux2-comportamiento" {  } { { "mux2.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux2.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284772 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux2.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284772 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705284772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_datos_C:cam_datos\|RcortosDL:BR_L1_corto\|cortos:RcorALU\|mux2:mcorto2 " "Elaborating entity \"mux2\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_datos_C:cam_datos\|RcortosDL:BR_L1_corto\|cortos:RcorALU\|mux2:mcorto2\"" {  } { { "cortos.vhd" "mcorto2" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/CODIGO/cortos.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705284773 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/CODIGO/RcortosALU.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/CODIGO/RcortosALU.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RcortosALU-estructural " "Found design unit 1: RcortosALU-estructural" {  } { { "RcortosALU.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/CODIGO/RcortosALU.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284801 ""} { "Info" "ISGN_ENTITY_NAME" "1 RcortosALU " "Found entity 1: RcortosALU" {  } { { "RcortosALU.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/CODIGO/RcortosALU.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284801 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705284801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RcortosALU RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_datos_C:cam_datos\|RcortosALU:ALU_L1_corto " "Elaborating entity \"RcortosALU\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_datos_C:cam_datos\|RcortosALU:ALU_L1_corto\"" {  } { { "Rcamino_datos_C.vhd" "ALU_L1_corto" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705284803 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmL1_C.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmL1_C.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RmL1_C-estructural " "Found design unit 1: RmL1_C-estructural" {  } { { "RmL1_C.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmL1_C.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284843 ""} { "Info" "ISGN_ENTITY_NAME" "1 RmL1_C " "Found entity 1: RmL1_C" {  } { { "RmL1_C.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmL1_C.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284843 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705284843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RmL1_C RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_datos_C:cam_datos\|RmL1_C:muxL1 " "Elaborating entity \"RmL1_C\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_datos_C:cam_datos\|RmL1_C:muxL1\"" {  } { { "Rcamino_datos_C.vhd" "muxL1" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705284845 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDI_N.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDI_N.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RDI_N-comportamiento " "Found design unit 1: RDI_N-comportamiento" {  } { { "RDI_N.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDI_N.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284863 ""} { "Info" "ISGN_ENTITY_NAME" "1 RDI_N " "Found entity 1: RDI_N" {  } { { "RDI_N.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDI_N.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284863 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705284863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RDI_N RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_datos_C:cam_datos\|RmL1_C:muxL1\|RDI_N:RA4_mL1 " "Elaborating entity \"RDI_N\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_datos_C:cam_datos\|RmL1_C:muxL1\|RDI_N:RA4_mL1\"" {  } { { "RmL1_C.vhd" "RA4_mL1" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmL1_C.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705284866 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux3.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3-comportamiento " "Found design unit 1: mux3-comportamiento" {  } { { "mux3.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux3.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284875 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux3.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284875 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705284875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_datos_C:cam_datos\|RmL1_C:muxL1\|mux3:muxRmL1 " "Elaborating entity \"mux3\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_datos_C:cam_datos\|RmL1_C:muxL1\|mux3:muxRmL1\"" {  } { { "RmL1_C.vhd" "muxRmL1" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmL1_C.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705284877 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmL2_C.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmL2_C.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RmL2_C-estructural " "Found design unit 1: RmL2_C-estructural" {  } { { "RmL2_C.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmL2_C.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284888 ""} { "Info" "ISGN_ENTITY_NAME" "1 RmL2_C " "Found entity 1: RmL2_C" {  } { { "RmL2_C.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmL2_C.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284888 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705284888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RmL2_C RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_datos_C:cam_datos\|RmL2_C:muxL2 " "Elaborating entity \"RmL2_C\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_datos_C:cam_datos\|RmL2_C:muxL2\"" {  } { { "Rcamino_datos_C.vhd" "muxL2" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705284890 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/Ralu.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/Ralu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ralu-compor " "Found design unit 1: Ralu-compor" {  } { { "Ralu.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/Ralu.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284909 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ralu " "Found entity 1: Ralu" {  } { { "Ralu.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/Ralu.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284909 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705284909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ralu RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_datos_C:cam_datos\|Ralu:alu_map " "Elaborating entity \"Ralu\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_datos_C:cam_datos\|Ralu:alu_map\"" {  } { { "Rcamino_datos_C.vhd" "alu_map" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705284912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RDI_N RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_datos_C:cam_datos\|Ralu:alu_map\|RDI_N:RA4_opALU " "Elaborating entity \"RDI_N\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_datos_C:cam_datos\|Ralu:alu_map\|RDI_N:RA4_opALU\"" {  } { { "Ralu.vhd" "RA4_opALU" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/Ralu.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705284918 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-compor " "Found design unit 1: alu-compor" {  } { { "alu.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284926 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284926 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705284926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_datos_C:cam_datos\|Ralu:alu_map\|alu:R_alu " "Elaborating entity \"alu\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_datos_C:cam_datos\|Ralu:alu_map\|alu:R_alu\"" {  } { { "Ralu.vhd" "R_alu" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/Ralu.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705284928 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmES.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmES.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RmES-estructural " "Found design unit 1: RmES-estructural" {  } { { "RmES.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmES.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284947 ""} { "Info" "ISGN_ENTITY_NAME" "1 RmES " "Found entity 1: RmES" {  } { { "RmES.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmES.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284947 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705284947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RmES RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_datos_C:cam_datos\|RmES:muxmES " "Elaborating entity \"RmES\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_datos_C:cam_datos\|RmES:muxmES\"" {  } { { "Rcamino_datos_C.vhd" "muxmES" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705284949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RD_N RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_datos_C:cam_datos\|RmES:muxmES\|RD_N:RM5_mES " "Elaborating entity \"RD_N\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_datos_C:cam_datos\|RmES:muxmES\|RD_N:RM5_mES\"" {  } { { "RmES.vhd" "RM5_mES" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmES.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705284963 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_D.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_D.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RD_D-comportamiento " "Found design unit 1: RD_D-comportamiento" {  } { { "RD_D.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_D.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284973 ""} { "Info" "ISGN_ENTITY_NAME" "1 RD_D " "Found entity 1: RD_D" {  } { { "RD_D.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_D.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284973 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705284973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RD_D RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_datos_C:cam_datos\|RmES:muxmES\|RD_D:RM5_alu " "Elaborating entity \"RD_D\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_datos_C:cam_datos\|RmES:muxmES\|RD_D:RM5_alu\"" {  } { { "RmES.vhd" "RM5_alu" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmES.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705284975 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/RDECS.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/RDECS.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RDECS-estructural " "Found design unit 1: RDECS-estructural" {  } { { "RDECS.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/RDECS.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284996 ""} { "Info" "ISGN_ENTITY_NAME" "1 RDECS " "Found entity 1: RDECS" {  } { { "RDECS.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/RDECS.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705284996 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705284996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RDECS RDeco_cam_dat_secu_C_ModSecu:procesa\|RDECS:control " "Elaborating entity \"RDECS\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu:procesa\|RDECS:control\"" {  } { { "RDeco_cam_dat_secu_C_ModSecu.vhd" "control" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu_C_ModSecu.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705284999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RDI_N RDeco_cam_dat_secu_C_ModSecu:procesa\|RDECS:control\|RDI_N:RA4_opSEC " "Elaborating entity \"RDI_N\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu:procesa\|RDECS:control\|RDI_N:RA4_opSEC\"" {  } { { "RDECS.vhd" "RA4_opSEC" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/RDECS.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705285003 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/DECS.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/DECS.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECS-comporta " "Found design unit 1: DECS-comporta" {  } { { "DECS.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/DECS.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285011 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECS " "Found entity 1: DECS" {  } { { "DECS.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/DECS.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285011 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705285011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECS RDeco_cam_dat_secu_C_ModSecu:procesa\|RDECS:control\|DECS:R_DECS " "Elaborating entity \"DECS\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu:procesa\|RDECS:control\|DECS:R_DECS\"" {  } { { "RDECS.vhd" "R_DECS" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/RDECS.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705285013 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/Rcamino_secuen_C_ModSecu.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/Rcamino_secuen_C_ModSecu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcamino_secuen_C_ModSecu-estructural " "Found design unit 1: Rcamino_secuen_C_ModSecu-estructural" {  } { { "Rcamino_secuen_C_ModSecu.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/Rcamino_secuen_C_ModSecu.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285028 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rcamino_secuen_C_ModSecu " "Found entity 1: Rcamino_secuen_C_ModSecu" {  } { { "Rcamino_secuen_C_ModSecu.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/Rcamino_secuen_C_ModSecu.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285028 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705285028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rcamino_secuen_C_ModSecu RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_secuen_C_ModSecu:cam_secuen " "Elaborating entity \"Rcamino_secuen_C_ModSecu\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_secuen_C_ModSecu:cam_secuen\"" {  } { { "RDeco_cam_dat_secu_C_ModSecu.vhd" "cam_secuen" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu_C_ModSecu.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705285032 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/CUATRO/CODIGO/cuatro.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/CUATRO/CODIGO/cuatro.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cuatro-comportamiento " "Found design unit 1: cuatro-comportamiento" {  } { { "cuatro.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/CUATRO/CODIGO/cuatro.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285051 ""} { "Info" "ISGN_ENTITY_NAME" "1 cuatro " "Found entity 1: cuatro" {  } { { "cuatro.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/CUATRO/CODIGO/cuatro.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285051 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705285051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cuatro RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_secuen_C_ModSecu:cam_secuen\|cuatro:ctecuatro " "Elaborating entity \"cuatro\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_secuen_C_ModSecu:cam_secuen\|cuatro:ctecuatro\"" {  } { { "Rcamino_secuen_C_ModSecu.vhd" "ctecuatro" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/Rcamino_secuen_C_ModSecu.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705285052 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/sumador.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/sumador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador-comportamiento " "Found design unit 1: sumador-comportamiento" {  } { { "sumador.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/sumador.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285062 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "sumador.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/sumador.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285062 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705285062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_secuen_C_ModSecu:cam_secuen\|sumador:sumcuatro " "Elaborating entity \"sumador\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_secuen_C_ModSecu:cam_secuen\|sumador:sumcuatro\"" {  } { { "Rcamino_secuen_C_ModSecu.vhd" "sumcuatro" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/Rcamino_secuen_C_ModSecu.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705285064 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/FMTS/CODIGO/RFMTS.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/FMTS/CODIGO/RFMTS.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RFMTS-estructural " "Found design unit 1: RFMTS-estructural" {  } { { "RFMTS.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/FMTS/CODIGO/RFMTS.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285076 ""} { "Info" "ISGN_ENTITY_NAME" "1 RFMTS " "Found entity 1: RFMTS" {  } { { "RFMTS.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/FMTS/CODIGO/RFMTS.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285076 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705285076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFMTS RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_secuen_C_ModSecu:cam_secuen\|RFMTS:formatearS " "Elaborating entity \"RFMTS\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_secuen_C_ModSecu:cam_secuen\|RFMTS:formatearS\"" {  } { { "Rcamino_secuen_C_ModSecu.vhd" "formatearS" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/Rcamino_secuen_C_ModSecu.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705285078 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/FMTS/CODIGO/FMTS.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/FMTS/CODIGO/FMTS.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FMTS-compor " "Found design unit 1: FMTS-compor" {  } { { "FMTS.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/FMTS/CODIGO/FMTS.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285094 ""} { "Info" "ISGN_ENTITY_NAME" "1 FMTS " "Found entity 1: FMTS" {  } { { "FMTS.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/FMTS/CODIGO/FMTS.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285094 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705285094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FMTS RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_secuen_C_ModSecu:cam_secuen\|RFMTS:formatearS\|FMTS:R_FMTS " "Elaborating entity \"FMTS\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_secuen_C_ModSecu:cam_secuen\|RFMTS:formatearS\|FMTS:R_FMTS\"" {  } { { "RFMTS.vhd" "R_FMTS" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/FMTS/CODIGO/RFMTS.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705285097 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/Rsum_secu_rel.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/Rsum_secu_rel.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rsum_secu_rel-estructural " "Found design unit 1: Rsum_secu_rel-estructural" {  } { { "Rsum_secu_rel.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/Rsum_secu_rel.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285109 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rsum_secu_rel " "Found entity 1: Rsum_secu_rel" {  } { { "Rsum_secu_rel.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/Rsum_secu_rel.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285109 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705285109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rsum_secu_rel RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_secuen_C_ModSecu:cam_secuen\|Rsum_secu_rel:sumrelat " "Elaborating entity \"Rsum_secu_rel\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_secuen_C_ModSecu:cam_secuen\|Rsum_secu_rel:sumrelat\"" {  } { { "Rcamino_secuen_C_ModSecu.vhd" "sumrelat" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/Rcamino_secuen_C_ModSecu.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705285112 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/Rsum_secu_index.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/Rsum_secu_index.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rsum_secu_index-estructural " "Found design unit 1: Rsum_secu_index-estructural" {  } { { "Rsum_secu_index.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/Rsum_secu_index.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285130 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rsum_secu_index " "Found entity 1: Rsum_secu_index" {  } { { "Rsum_secu_index.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/Rsum_secu_index.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285130 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705285130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rsum_secu_index RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_secuen_C_ModSecu:cam_secuen\|Rsum_secu_index:sumindex " "Elaborating entity \"Rsum_secu_index\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_secuen_C_ModSecu:cam_secuen\|Rsum_secu_index:sumindex\"" {  } { { "Rcamino_secuen_C_ModSecu.vhd" "sumindex" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/Rcamino_secuen_C_ModSecu.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705285132 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/sum_index.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/sum_index.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sum_index-comportamiento " "Found design unit 1: sum_index-comportamiento" {  } { { "sum_index.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/sum_index.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285147 ""} { "Info" "ISGN_ENTITY_NAME" "1 sum_index " "Found entity 1: sum_index" {  } { { "sum_index.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/sum_index.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285147 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705285147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum_index RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_secuen_C_ModSecu:cam_secuen\|Rsum_secu_index:sumindex\|sum_index:sum_secu_ind " "Elaborating entity \"sum_index\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_secuen_C_ModSecu:cam_secuen\|Rsum_secu_index:sumindex\|sum_index:sum_secu_ind\"" {  } { { "Rsum_secu_index.vhd" "sum_secu_ind" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/Rsum_secu_index.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705285149 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/Rmuxdirec_C_ModSecu.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/Rmuxdirec_C_ModSecu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rmuxdirec_C_ModSecu-comportamiento " "Found design unit 1: Rmuxdirec_C_ModSecu-comportamiento" {  } { { "Rmuxdirec_C_ModSecu.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/Rmuxdirec_C_ModSecu.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285166 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rmuxdirec_C_ModSecu " "Found entity 1: Rmuxdirec_C_ModSecu" {  } { { "Rmuxdirec_C_ModSecu.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/Rmuxdirec_C_ModSecu.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285166 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705285166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rmuxdirec_C_ModSecu RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_secuen_C_ModSecu:cam_secuen\|Rmuxdirec_C_ModSecu:muxrelatindex " "Elaborating entity \"Rmuxdirec_C_ModSecu\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_secuen_C_ModSecu:cam_secuen\|Rmuxdirec_C_ModSecu:muxrelatindex\"" {  } { { "Rcamino_secuen_C_ModSecu.vhd" "muxrelatindex" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/Rcamino_secuen_C_ModSecu.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705285170 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/muxdirec.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/muxdirec.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxdirec-comportamiento " "Found design unit 1: muxdirec-comportamiento" {  } { { "muxdirec.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/muxdirec.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285185 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxdirec " "Found entity 1: muxdirec" {  } { { "muxdirec.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/muxdirec.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285185 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705285185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxdirec RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_secuen_C_ModSecu:cam_secuen\|Rmuxdirec_C_ModSecu:muxrelatindex\|muxdirec:R_mSI " "Elaborating entity \"muxdirec\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_secuen_C_ModSecu:cam_secuen\|Rmuxdirec_C_ModSecu:muxrelatindex\|muxdirec:R_mSI\"" {  } { { "Rmuxdirec_C_ModSecu.vhd" "R_mSI" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/Rmuxdirec_C_ModSecu.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705285187 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/EVALUACION/CODIGO/eval.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/EVALUACION/CODIGO/eval.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eval-comport " "Found design unit 1: eval-comport" {  } { { "eval.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/EVALUACION/CODIGO/eval.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285203 ""} { "Info" "ISGN_ENTITY_NAME" "1 eval " "Found entity 1: eval" {  } { { "eval.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/EVALUACION/CODIGO/eval.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285203 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705285203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eval RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_secuen_C_ModSecu:cam_secuen\|eval:evaluar " "Elaborating entity \"eval\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_secuen_C_ModSecu:cam_secuen\|eval:evaluar\"" {  } { { "Rcamino_secuen_C_ModSecu.vhd" "evaluar" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/Rcamino_secuen_C_ModSecu.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705285205 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/RmuxmSIC.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/RmuxmSIC.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RmuxmSIC-estructural " "Found design unit 1: RmuxmSIC-estructural" {  } { { "RmuxmSIC.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/RmuxmSIC.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285216 ""} { "Info" "ISGN_ENTITY_NAME" "1 RmuxmSIC " "Found entity 1: RmuxmSIC" {  } { { "RmuxmSIC.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/RmuxmSIC.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285216 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705285216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RmuxmSIC RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_secuen_C_ModSecu:cam_secuen\|RmuxmSIC:nuxSIC " "Elaborating entity \"RmuxmSIC\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_secuen_C_ModSecu:cam_secuen\|RmuxmSIC:nuxSIC\"" {  } { { "Rcamino_secuen_C_ModSecu.vhd" "nuxSIC" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/Rcamino_secuen_C_ModSecu.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705285219 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/Rmxsecseg.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/Rmxsecseg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rmxsecseg-estructural " "Found design unit 1: Rmxsecseg-estructural" {  } { { "Rmxsecseg.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/Rmxsecseg.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285239 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rmxsecseg " "Found entity 1: Rmxsecseg" {  } { { "Rmxsecseg.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/Rmxsecseg.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285239 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705285239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rmxsecseg RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_secuen_C_ModSecu:cam_secuen\|Rmxsecseg:mxsecseg " "Elaborating entity \"Rmxsecseg\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_secuen_C_ModSecu:cam_secuen\|Rmxsecseg:mxsecseg\"" {  } { { "Rcamino_secuen_C_ModSecu.vhd" "mxsecseg" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/Rcamino_secuen_C_ModSecu.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705285241 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/acceso_MI/CODIGO/acceso_MI.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/acceso_MI/CODIGO/acceso_MI.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acceso_MI-comport " "Found design unit 1: acceso_MI-comport" {  } { { "acceso_MI.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/acceso_MI/CODIGO/acceso_MI.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285258 ""} { "Info" "ISGN_ENTITY_NAME" "1 acceso_MI " "Found entity 1: acceso_MI" {  } { { "acceso_MI.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/acceso_MI/CODIGO/acceso_MI.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285258 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705285258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acceso_MI RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_secuen_C_ModSecu:cam_secuen\|acceso_MI:compro_acc " "Elaborating entity \"acceso_MI\" for hierarchy \"RDeco_cam_dat_secu_C_ModSecu:procesa\|Rcamino_secuen_C_ModSecu:cam_secuen\|acceso_MI:compro_acc\"" {  } { { "Rcamino_secuen_C_ModSecu.vhd" "compro_acc" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/Rcamino_secuen_C_ModSecu.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705285260 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS_C.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS_C.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcam_MEM_DATOS_C-estruc " "Found design unit 1: Rcam_MEM_DATOS_C-estruc" {  } { { "Rcam_MEM_DATOS_C.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS_C.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285273 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rcam_MEM_DATOS_C " "Found entity 1: Rcam_MEM_DATOS_C" {  } { { "Rcam_MEM_DATOS_C.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS_C.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285273 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705285273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rcam_MEM_DATOS_C Rcam_MEM_DATOS_C:Mem_DATOS " "Elaborating entity \"Rcam_MEM_DATOS_C\" for hierarchy \"Rcam_MEM_DATOS_C:Mem_DATOS\"" {  } { { "../CODIGO/Rproc_MD_MI_C_ModSecu.vhd" "Mem_DATOS" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/ENSAMBLADO/CODIGO/Rproc_MD_MI_C_ModSecu.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705285277 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/RFMTE_C.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/RFMTE_C.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RFMTE_C-estructura " "Found design unit 1: RFMTE_C-estructura" {  } { { "RFMTE_C.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/RFMTE_C.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285295 ""} { "Info" "ISGN_ENTITY_NAME" "1 RFMTE_C " "Found entity 1: RFMTE_C" {  } { { "RFMTE_C.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/RFMTE_C.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285295 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705285295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFMTE_C Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTE_C:Rform_esc " "Elaborating entity \"RFMTE_C\" for hierarchy \"Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTE_C:Rform_esc\"" {  } { { "Rcam_MEM_DATOS_C.vhd" "Rform_esc" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS_C.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705285298 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/FMTE.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/FMTE.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FMTE-estructural " "Found design unit 1: FMTE-estructural" {  } { { "FMTE.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/FMTE.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285314 ""} { "Info" "ISGN_ENTITY_NAME" "1 FMTE " "Found entity 1: FMTE" {  } { { "FMTE.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/FMTE.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285314 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705285314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FMTE Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTE_C:Rform_esc\|FMTE:R_FMTE " "Elaborating entity \"FMTE\" for hierarchy \"Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTE_C:Rform_esc\|FMTE:R_FMTE\"" {  } { { "RFMTE_C.vhd" "R_FMTE" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/RFMTE_C.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705285317 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/COMPONENTES/ALINEARE/CODIGO/alinearE.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/COMPONENTES/ALINEARE/CODIGO/alinearE.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alinearE-estructura " "Found design unit 1: alinearE-estructura" {  } { { "alinearE.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/COMPONENTES/ALINEARE/CODIGO/alinearE.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285329 ""} { "Info" "ISGN_ENTITY_NAME" "1 alinearE " "Found entity 1: alinearE" {  } { { "alinearE.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/COMPONENTES/ALINEARE/CODIGO/alinearE.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285329 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705285329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alinearE Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTE_C:Rform_esc\|FMTE:R_FMTE\|alinearE:alinaE " "Elaborating entity \"alinearE\" for hierarchy \"Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTE_C:Rform_esc\|FMTE:R_FMTE\|alinearE:alinaE\"" {  } { { "FMTE.vhd" "alinaE" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/FMTE.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705285331 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "conexiones " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"conexiones\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1672705285335 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/ELEMENTOS/mux2M.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/ELEMENTOS/mux2M.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2M-comportamiento " "Found design unit 1: mux2M-comportamiento" {  } { { "mux2M.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/ELEMENTOS/mux2M.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285345 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2M " "Found entity 1: mux2M" {  } { { "mux2M.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/ELEMENTOS/mux2M.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285345 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705285345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2M Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTE_C:Rform_esc\|FMTE:R_FMTE\|alinearE:alinaE\|mux2M:\\columna:1:iter:1:filab:2:gencoluma " "Elaborating entity \"mux2M\" for hierarchy \"Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTE_C:Rform_esc\|FMTE:R_FMTE\|alinearE:alinaE\|mux2M:\\columna:1:iter:1:filab:2:gencoluma\"" {  } { { "alinearE.vhd" "\\columna:1:iter:1:filab:2:gencoluma" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/COMPONENTES/ALINEARE/CODIGO/alinearE.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705285347 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/COMPONENTES/SELEC_BYTE/CODIGO/sel_byte.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/COMPONENTES/SELEC_BYTE/CODIGO/sel_byte.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sel_byte-estructura " "Found design unit 1: sel_byte-estructura" {  } { { "sel_byte.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/COMPONENTES/SELEC_BYTE/CODIGO/sel_byte.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285366 ""} { "Info" "ISGN_ENTITY_NAME" "1 sel_byte " "Found entity 1: sel_byte" {  } { { "sel_byte.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/COMPONENTES/SELEC_BYTE/CODIGO/sel_byte.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285366 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705285366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_byte Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTE_C:Rform_esc\|FMTE:R_FMTE\|sel_byte:selecE_byte " "Elaborating entity \"sel_byte\" for hierarchy \"Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTE_C:Rform_esc\|FMTE:R_FMTE\|sel_byte:selecE_byte\"" {  } { { "FMTE.vhd" "selecE_byte" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/FMTE.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705285369 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/MD/memoria_ram/CODIGO/RMD.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/MD/memoria_ram/CODIGO/RMD.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RMD-rtl " "Found design unit 1: RMD-rtl" {  } { { "RMD.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/MD/memoria_ram/CODIGO/RMD.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285385 ""} { "Info" "ISGN_ENTITY_NAME" "1 RMD " "Found entity 1: RMD" {  } { { "RMD.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/MD/memoria_ram/CODIGO/RMD.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285385 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705285385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RMD Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat " "Elaborating entity \"RMD\" for hierarchy \"Rcam_MEM_DATOS_C:Mem_DATOS\|RMD:Rmem_dat\"" {  } { { "Rcam_MEM_DATOS_C.vhd" "Rmem_dat" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS_C.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705285391 ""}
{ "Warning" "WVRFX_VHDL_USED_DEFAULT_INITIAL_VALUE" "temp_mem ini_mem_pkg.vhd(30) " "VHDL Variable Declaration warning at ini_mem_pkg.vhd(30): used default initial value for variable \"temp_mem\" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations." {  } { { "../../../../LAB4/PROC_SERIE/MD/memoria_ram/CODIGO/ini_mem_pkg.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MD/memoria_ram/CODIGO/ini_mem_pkg.vhd" 30 0 0 } }  } 0 10543 "VHDL Variable Declaration warning at %2!s!: used default initial value for variable \"%1!s!\" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1672705285391 "|Rproc_MD_MI_C_ModSecu|Rcam_MEM_DATOS_C:Mem_DATOS|RMD:Rmem_dat"}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/RFMTL.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/RFMTL.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RFMTL-estructural " "Found design unit 1: RFMTL-estructural" {  } { { "RFMTL.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/RFMTL.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285440 ""} { "Info" "ISGN_ENTITY_NAME" "1 RFMTL " "Found entity 1: RFMTL" {  } { { "RFMTL.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/RFMTL.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285440 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705285440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFMTL Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTL:Rform_lec " "Elaborating entity \"RFMTL\" for hierarchy \"Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTL:Rform_lec\"" {  } { { "Rcam_MEM_DATOS_C.vhd" "Rform_lec" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS_C.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705285443 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/FMTL.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/FMTL.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FMTL-estructural " "Found design unit 1: FMTL-estructural" {  } { { "FMTL.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/FMTL.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285463 ""} { "Info" "ISGN_ENTITY_NAME" "1 FMTL " "Found entity 1: FMTL" {  } { { "FMTL.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/FMTL.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285463 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705285463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FMTL Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTL:Rform_lec\|FMTL:R_FMTL " "Elaborating entity \"FMTL\" for hierarchy \"Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTL:Rform_lec\|FMTL:R_FMTL\"" {  } { { "RFMTL.vhd" "R_FMTL" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/RFMTL.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705285466 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/ALINEAR/CODIGO/alinear.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/ALINEAR/CODIGO/alinear.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alinear-estructural " "Found design unit 1: alinear-estructural" {  } { { "alinear.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/ALINEAR/CODIGO/alinear.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285479 ""} { "Info" "ISGN_ENTITY_NAME" "1 alinear " "Found entity 1: alinear" {  } { { "alinear.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/ALINEAR/CODIGO/alinear.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285479 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705285479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alinear Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTL:Rform_lec\|FMTL:R_FMTL\|alinear:alina " "Elaborating entity \"alinear\" for hierarchy \"Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTL:Rform_lec\|FMTL:R_FMTL\|alinear:alina\"" {  } { { "FMTL.vhd" "alina" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/FMTL.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705285482 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "conexiones " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"conexiones\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1672705285484 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/SEL_SIGNO/CODIGO/FMTL_sel_signo.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/SEL_SIGNO/CODIGO/FMTL_sel_signo.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FMTL_sel_signo-comportamiento " "Found design unit 1: FMTL_sel_signo-comportamiento" {  } { { "FMTL_sel_signo.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/SEL_SIGNO/CODIGO/FMTL_sel_signo.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285503 ""} { "Info" "ISGN_ENTITY_NAME" "1 FMTL_sel_signo " "Found entity 1: FMTL_sel_signo" {  } { { "FMTL_sel_signo.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/SEL_SIGNO/CODIGO/FMTL_sel_signo.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285503 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705285503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FMTL_sel_signo Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTL:Rform_lec\|FMTL:R_FMTL\|FMTL_sel_signo:sel_sig " "Elaborating entity \"FMTL_sel_signo\" for hierarchy \"Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTL:Rform_lec\|FMTL:R_FMTL\|FMTL_sel_signo:sel_sig\"" {  } { { "FMTL.vhd" "sel_sig" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/FMTL.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705285507 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/EXTSIG/CODIGO/FMTL_extsig.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/EXTSIG/CODIGO/FMTL_extsig.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FMTL_extsig-estructural " "Found design unit 1: FMTL_extsig-estructural" {  } { { "FMTL_extsig.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/EXTSIG/CODIGO/FMTL_extsig.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285517 ""} { "Info" "ISGN_ENTITY_NAME" "1 FMTL_extsig " "Found entity 1: FMTL_extsig" {  } { { "FMTL_extsig.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/EXTSIG/CODIGO/FMTL_extsig.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285517 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705285517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FMTL_extsig Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTL:Rform_lec\|FMTL:R_FMTL\|FMTL_extsig:ext_sig " "Elaborating entity \"FMTL_extsig\" for hierarchy \"Rcam_MEM_DATOS_C:Mem_DATOS\|RFMTL:Rform_lec\|FMTL:R_FMTL\|FMTL_extsig:ext_sig\"" {  } { { "FMTL.vhd" "ext_sig" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/FMTL.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705285519 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/MD/COMPONENTES/ACCESO/CODIGO/Racceso_MD.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/MD/COMPONENTES/ACCESO/CODIGO/Racceso_MD.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Racceso_MD-estructural " "Found design unit 1: Racceso_MD-estructural" {  } { { "Racceso_MD.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/MD/COMPONENTES/ACCESO/CODIGO/Racceso_MD.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285535 ""} { "Info" "ISGN_ENTITY_NAME" "1 Racceso_MD " "Found entity 1: Racceso_MD" {  } { { "Racceso_MD.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/MD/COMPONENTES/ACCESO/CODIGO/Racceso_MD.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285535 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705285535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Racceso_MD Rcam_MEM_DATOS_C:Mem_DATOS\|Racceso_MD:Rcompro_acc " "Elaborating entity \"Racceso_MD\" for hierarchy \"Rcam_MEM_DATOS_C:Mem_DATOS\|Racceso_MD:Rcompro_acc\"" {  } { { "Rcam_MEM_DATOS_C.vhd" "Rcompro_acc" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS_C.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705285537 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/ACCESO/CODIGO/acceso_MD.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/ACCESO/CODIGO/acceso_MD.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acceso_MD-comport " "Found design unit 1: acceso_MD-comport" {  } { { "acceso_MD.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/ACCESO/CODIGO/acceso_MD.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285552 ""} { "Info" "ISGN_ENTITY_NAME" "1 acceso_MD " "Found entity 1: acceso_MD" {  } { { "acceso_MD.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/ACCESO/CODIGO/acceso_MD.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285552 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705285552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acceso_MD Rcam_MEM_DATOS_C:Mem_DATOS\|Racceso_MD:Rcompro_acc\|acceso_MD:R_acceso " "Elaborating entity \"acceso_MD\" for hierarchy \"Rcam_MEM_DATOS_C:Mem_DATOS\|Racceso_MD:Rcompro_acc\|acceso_MD:R_acceso\"" {  } { { "Racceso_MD.vhd" "R_acceso" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/MD/COMPONENTES/ACCESO/CODIGO/Racceso_MD.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705285555 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/LIB/CODIGO/LIB_C.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/LIB/CODIGO/LIB_C.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LIB_C-estructural " "Found design unit 1: LIB_C-estructural" {  } { { "LIB_C.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/LIB/CODIGO/LIB_C.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285570 ""} { "Info" "ISGN_ENTITY_NAME" "1 LIB_C " "Found entity 1: LIB_C" {  } { { "LIB_C.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/LIB/CODIGO/LIB_C.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285570 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705285570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LIB_C LIB_C:logica_LIB " "Elaborating entity \"LIB_C\" for hierarchy \"LIB_C:logica_LIB\"" {  } { { "../CODIGO/Rproc_MD_MI_C_ModSecu.vhd" "logica_LIB" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_ModSecu/ENSAMBLADO/CODIGO/Rproc_MD_MI_C_ModSecu.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705285574 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/RdecoPBRopSEC.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/RdecoPBRopSEC.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RdecoPBRopSEC-estructural " "Found design unit 1: RdecoPBRopSEC-estructural" {  } { { "RdecoPBRopSEC.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/RdecoPBRopSEC.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285588 ""} { "Info" "ISGN_ENTITY_NAME" "1 RdecoPBRopSEC " "Found entity 1: RdecoPBRopSEC" {  } { { "RdecoPBRopSEC.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/RdecoPBRopSEC.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285588 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705285588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RdecoPBRopSEC LIB_C:logica_LIB\|RdecoPBRopSEC:R_decPBRSEC " "Elaborating entity \"RdecoPBRopSEC\" for hierarchy \"LIB_C:logica_LIB\|RdecoPBRopSEC:R_decPBRSEC\"" {  } { { "LIB_C.vhd" "R_decPBRSEC" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/LIB/CODIGO/LIB_C.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705285590 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/decoPBRopSEC.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/decoPBRopSEC.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoPBRopSEC-comportamiento " "Found design unit 1: decoPBRopSEC-comportamiento" {  } { { "decoPBRopSEC.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/decoPBRopSEC.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285603 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoPBRopSEC " "Found entity 1: decoPBRopSEC" {  } { { "decoPBRopSEC.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/decoPBRopSEC.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285603 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705285603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoPBRopSEC LIB_C:logica_LIB\|RdecoPBRopSEC:R_decPBRSEC\|decoPBRopSEC:decPBRSEC " "Elaborating entity \"decoPBRopSEC\" for hierarchy \"LIB_C:logica_LIB\|RdecoPBRopSEC:R_decPBRSEC\|decoPBRopSEC:decPBRSEC\"" {  } { { "RdecoPBRopSEC.vhd" "decPBRSEC" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/RdecoPBRopSEC.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705285607 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD_C.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD_C.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ensam_RD_C-estructural " "Found design unit 1: ensam_RD_C-estructural" {  } { { "ensam_RD_C.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD_C.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285619 ""} { "Info" "ISGN_ENTITY_NAME" "1 ensam_RD_C " "Found entity 1: ensam_RD_C" {  } { { "ensam_RD_C.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD_C.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285619 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705285619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ensam_RD_C LIB_C:logica_LIB\|ensam_RD_C:R_dat " "Elaborating entity \"ensam_RD_C\" for hierarchy \"LIB_C:logica_LIB\|ensam_RD_C:R_dat\"" {  } { { "LIB_C.vhd" "R_dat" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/LIB/CODIGO/LIB_C.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705285622 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRD.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRD.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 senya_cntlRD-estructural " "Found design unit 1: senya_cntlRD-estructural" {  } { { "senya_cntlRD.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRD.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285634 ""} { "Info" "ISGN_ENTITY_NAME" "1 senya_cntlRD " "Found entity 1: senya_cntlRD" {  } { { "senya_cntlRD.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRD.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285634 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705285634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "senya_cntlRD LIB_C:logica_LIB\|ensam_RD_C:R_dat\|senya_cntlRD:senyales_cntl " "Elaborating entity \"senya_cntlRD\" for hierarchy \"LIB_C:logica_LIB\|ensam_RD_C:R_dat\|senya_cntlRD:senyales_cntl\"" {  } { { "ensam_RD_C.vhd" "senyales_cntl" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD_C.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705285638 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/VALIDACION/CODIGO/valreg.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/VALIDACION/CODIGO/valreg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 valreg-compor " "Found design unit 1: valreg-compor" {  } { { "valreg.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/VALIDACION/CODIGO/valreg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285662 ""} { "Info" "ISGN_ENTITY_NAME" "1 valreg " "Found entity 1: valreg" {  } { { "valreg.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/VALIDACION/CODIGO/valreg.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285662 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705285662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "valreg LIB_C:logica_LIB\|ensam_RD_C:R_dat\|valreg:genvalreg " "Elaborating entity \"valreg\" for hierarchy \"LIB_C:logica_LIB\|ensam_RD_C:R_dat\|valreg:genvalreg\"" {  } { { "ensam_RD_C.vhd" "genvalreg" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD_C.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705285665 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDD/CODIGO/LDD.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDD/CODIGO/LDD.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LDD-estructural " "Found design unit 1: LDD-estructural" {  } { { "LDD.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDD/CODIGO/LDD.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285680 ""} { "Info" "ISGN_ENTITY_NAME" "1 LDD " "Found entity 1: LDD" {  } { { "LDD.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDD/CODIGO/LDD.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285680 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705285680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDD LIB_C:logica_LIB\|ensam_RD_C:R_dat\|LDD:LDDat " "Elaborating entity \"LDD\" for hierarchy \"LIB_C:logica_LIB\|ensam_RD_C:R_dat\|LDD:LDDat\"" {  } { { "ensam_RD_C.vhd" "LDDat" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD_C.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705285683 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/COMPARADOR/CODIGO/cmp.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/COMPARADOR/CODIGO/cmp.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cmp-compor " "Found design unit 1: cmp-compor" {  } { { "cmp.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/COMPARADOR/CODIGO/cmp.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285696 ""} { "Info" "ISGN_ENTITY_NAME" "1 cmp " "Found entity 1: cmp" {  } { { "cmp.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/COMPARADOR/CODIGO/cmp.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285696 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705285696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp LIB_C:logica_LIB\|ensam_RD_C:R_dat\|LDD:LDDat\|cmp:cmp_zero1 " "Elaborating entity \"cmp\" for hierarchy \"LIB_C:logica_LIB\|ensam_RD_C:R_dat\|LDD:LDDat\|cmp:cmp_zero1\"" {  } { { "LDD.vhd" "cmp_zero1" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDD/CODIGO/LDD.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705285699 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LATPROH/CODIGO/inst_latproh.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LATPROH/CODIGO/inst_latproh.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inst_latproh-compor " "Found design unit 1: inst_latproh-compor" {  } { { "inst_latproh.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LATPROH/CODIGO/inst_latproh.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285726 ""} { "Info" "ISGN_ENTITY_NAME" "1 inst_latproh " "Found entity 1: inst_latproh" {  } { { "inst_latproh.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LATPROH/CODIGO/inst_latproh.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285726 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705285726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_latproh LIB_C:logica_LIB\|ensam_RD_C:R_dat\|inst_latproh:ins_laph " "Elaborating entity \"inst_latproh\" for hierarchy \"LIB_C:logica_LIB\|ensam_RD_C:R_dat\|inst_latproh:ins_laph\"" {  } { { "ensam_RD_C.vhd" "ins_laph" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD_C.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705285728 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LATPROH/CODIGO/latproh.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LATPROH/CODIGO/latproh.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latproh-estruc " "Found design unit 1: latproh-estruc" {  } { { "latproh.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LATPROH/CODIGO/latproh.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285738 ""} { "Info" "ISGN_ENTITY_NAME" "1 latproh " "Found entity 1: latproh" {  } { { "latproh.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LATPROH/CODIGO/latproh.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285738 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705285738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latproh LIB_C:logica_LIB\|ensam_RD_C:R_dat\|latproh:pos_laph " "Elaborating entity \"latproh\" for hierarchy \"LIB_C:logica_LIB\|ensam_RD_C:R_dat\|latproh:pos_laph\"" {  } { { "ensam_RD_C.vhd" "pos_laph" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD_C.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705285740 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LDRD/CODIGO/LDRD_C.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LDRD/CODIGO/LDRD_C.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LDRD_C-comportamiento " "Found design unit 1: LDRD_C-comportamiento" {  } { { "LDRD_C.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LDRD/CODIGO/LDRD_C.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285756 ""} { "Info" "ISGN_ENTITY_NAME" "1 LDRD_C " "Found entity 1: LDRD_C" {  } { { "LDRD_C.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LDRD/CODIGO/LDRD_C.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285756 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705285756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDRD_C LIB_C:logica_LIB\|ensam_RD_C:R_dat\|LDRD_C:R_dat " "Elaborating entity \"LDRD_C\" for hierarchy \"LIB_C:logica_LIB\|ensam_RD_C:R_dat\|LDRD_C:R_dat\"" {  } { { "ensam_RD_C.vhd" "R_dat" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD_C.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705285758 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LDC/CODIGO/LDC.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LDC/CODIGO/LDC.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LDC-estructural " "Found design unit 1: LDC-estructural" {  } { { "LDC.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LDC/CODIGO/LDC.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285766 ""} { "Info" "ISGN_ENTITY_NAME" "1 LDC " "Found entity 1: LDC" {  } { { "LDC.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LDC/CODIGO/LDC.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285766 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705285766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDC LIB_C:logica_LIB\|ensam_RD_C:R_dat\|LDC:cortos " "Elaborating entity \"LDC\" for hierarchy \"LIB_C:logica_LIB\|ensam_RD_C:R_dat\|LDC:cortos\"" {  } { { "ensam_RD_C.vhd" "cortos" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD_C.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705285768 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RS/CODIGO/ensam_RS.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RS/CODIGO/ensam_RS.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ensam_RS-estructural " "Found design unit 1: ensam_RS-estructural" {  } { { "ensam_RS.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RS/CODIGO/ensam_RS.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285789 ""} { "Info" "ISGN_ENTITY_NAME" "1 ensam_RS " "Found entity 1: ensam_RS" {  } { { "ensam_RS.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RS/CODIGO/ensam_RS.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285789 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705285789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ensam_RS LIB_C:logica_LIB\|ensam_RS:R_Sec " "Elaborating entity \"ensam_RS\" for hierarchy \"LIB_C:logica_LIB\|ensam_RS:R_Sec\"" {  } { { "LIB_C.vhd" "R_Sec" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/LIB/CODIGO/LIB_C.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705285791 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRS.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRS.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 senya_cntlRS-estructural " "Found design unit 1: senya_cntlRS-estructural" {  } { { "senya_cntlRS.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRS.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285803 ""} { "Info" "ISGN_ENTITY_NAME" "1 senya_cntlRS " "Found entity 1: senya_cntlRS" {  } { { "senya_cntlRS.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRS.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285803 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705285803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "senya_cntlRS LIB_C:logica_LIB\|ensam_RS:R_Sec\|senya_cntlRS:senyales_cntl " "Elaborating entity \"senya_cntlRS\" for hierarchy \"LIB_C:logica_LIB\|ensam_RS:R_Sec\|senya_cntlRS:senyales_cntl\"" {  } { { "ensam_RS.vhd" "senyales_cntl" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RS/CODIGO/ensam_RS.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705285806 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDRS/CODIGO/LDRS.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDRS/CODIGO/LDRS.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LDRS-comportamiento " "Found design unit 1: LDRS-comportamiento" {  } { { "LDRS.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDRS/CODIGO/LDRS.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285819 ""} { "Info" "ISGN_ENTITY_NAME" "1 LDRS " "Found entity 1: LDRS" {  } { { "LDRS.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDRS/CODIGO/LDRS.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285819 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705285819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDRS LIB_C:logica_LIB\|ensam_RS:R_Sec\|LDRS:R_sec " "Elaborating entity \"LDRS\" for hierarchy \"LIB_C:logica_LIB\|ensam_RS:R_Sec\|LDRS:R_sec\"" {  } { { "ensam_RS.vhd" "R_sec" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RS/CODIGO/ensam_RS.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705285821 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LGR/CODIGO/LGR.vhd 2 1 " "Using design file /home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LGR/CODIGO/LGR.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LGR-comportamiento " "Found design unit 1: LGR-comportamiento" {  } { { "LGR.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LGR/CODIGO/LGR.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285834 ""} { "Info" "ISGN_ENTITY_NAME" "1 LGR " "Found entity 1: LGR" {  } { { "LGR.vhd" "" { Text "/home/victormena/Documentos/AC2/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LGR/CODIGO/LGR.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672705285834 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1672705285834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LGR LIB_C:logica_LIB\|LGR:R_lgr " "Elaborating entity \"LGR\" for hierarchy \"LIB_C:logica_LIB\|LGR:R_lgr\"" {  } { { "LIB_C.vhd" "R_lgr" { Text "/home/victormena/Documentos/AC2/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/LIB/CODIGO/LIB_C.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672705285836 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 84 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Elaboration was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "404 " "Peak virtual memory: 404 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1672705286384 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan  3 01:21:26 2023 " "Processing ended: Tue Jan  3 01:21:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1672705286384 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1672705286384 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1672705286384 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1672705286384 ""}
