<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
"http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en" xml:lang="en">
<head>
<!-- 2023-06-10 Sat 02:27 -->
<meta http-equiv="Content-Type" content="text/html;charset=utf-8" />
<meta name="viewport" content="width=device-width, initial-scale=1" />
<title>SystemVerilog Cheatsheet</title>
<meta name="author" content="Ido Merenstein" />
<meta name="generator" content="Org Mode" />
<link rel="stylesheet" type="text/css" href="https://fniessen.github.io/org-html-themes/src/readtheorg_theme/css/htmlize.css"/>
<link rel="stylesheet" type="text/css" href="https://fniessen.github.io/org-html-themes/src/readtheorg_theme/css/readtheorg.css"/>
<script src="https://ajax.googleapis.com/ajax/libs/jquery/2.1.3/jquery.min.js"></script>
<script src="https://maxcdn.bootstrapcdn.com/bootstrap/3.3.4/js/bootstrap.min.js"></script>
<script type="text/javascript" src="https://fniessen.github.io/org-html-themes/src/lib/js/jquery.stickytableheaders.min.js"></script>
<script type="text/javascript" src="https://fniessen.github.io/org-html-themes/src/readtheorg_theme/js/readtheorg.js"></script>
<script>
  window.MathJax = {
    tex: {
      ams: {
        multlineWidth: '85%'
      },
      tags: 'ams',
      tagSide: 'right',
      tagIndent: '.8em'
    },
    chtml: {
      scale: 1.0,
      displayAlign: 'center',
      displayIndent: '0em'
    },
    svg: {
      scale: 1.0,
      displayAlign: 'center',
      displayIndent: '0em'
    },
    output: {
      font: 'mathjax-modern',
      displayOverflow: 'overflow'
    }
  };
</script>

<script
  id="MathJax-script"
  async
  src="https://cdn.jsdelivr.net/npm/mathjax@3/es5/tex-mml-chtml.js">
</script>
</head>
<body>
<div id="content" class="content">
<h1 class="title">SystemVerilog Cheatsheet</h1>
<div id="table-of-contents" role="doc-toc">
<h2>Table of Contents</h2>
<div id="text-table-of-contents" role="doc-toc">
<ul>
<li><a href="#org657fbf1">1. Compile/Run Verilog Cheatsheet</a>
<ul>
<li><a href="#org8c93bdd">1.1. TL;DR</a></li>
<li><a href="#orgbcb8184">1.2. Detailed Explanation:</a></li>
</ul>
</li>
<li><a href="#orgbf8bc5d">2. Modules</a>
<ul>
<li><a href="#org27a23a7">2.1. Defining a module</a></li>
<li><a href="#orgf4d2e16">2.2. Creating module instances (instantiation)</a>
<ul>
<li><a href="#orgc131d54">2.2.1. Positional association</a></li>
<li><a href="#org0ff4963">2.2.2. Named association</a></li>
</ul>
</li>
<li><a href="#org763fa18">2.3. Parameters</a>
<ul>
<li><a href="#org31d9c70">2.3.1. Definition inside a module declaration</a></li>
<li><a href="#orge032417">2.3.2. Usage when instantiating a module</a></li>
<li><a href="#org65a5999">2.3.3. Local Parameters</a></li>
</ul>
</li>
<li><a href="#org2391010">2.4. Modules Inside Modules</a>
<ul>
<li><a href="#org7b7f028">2.4.1. Using modules inside other modules</a></li>
<li><a href="#org05c6cc4">2.4.2. Generating many module instances at once (generate)</a></li>
</ul>
</li>
<li><a href="#org29cbf9e">2.5. Concurrent assignment (השמה של ערכים מקבילים/ברי שינוי) to wires inside modules</a>
<ul>
<li><a href="#orgaccae9f">2.5.1. Syntax</a></li>
</ul>
</li>
<li><a href="#org0d95190">2.6. Procedular Blocks (הרצה סדרתית של הצהרות בתוך מודול)</a>
<ul>
<li><a href="#org3b4902d">2.6.1. Definition and types</a></li>
<li><a href="#org80bab72">2.6.2. always<sub>comb</sub></a></li>
<li><a href="#org732ccdb">2.6.3. Complete assignments</a></li>
</ul>
</li>
</ul>
</li>
<li><a href="#org445f3ad">3. Data Types and Values</a>
<ul>
<li><a href="#org1f92616">3.1. SystemVerilog Logic Values</a></li>
<li><a href="#orgfbf662c">3.2. 1-bit wires (logic)</a></li>
<li><a href="#org6c9d1a0">3.3. Vectors</a>
<ul>
<li><a href="#orgcef023d">3.3.1. Vector Operations</a></li>
<li><a href="#orgb9b9b25">3.3.2. Repeated Signals</a></li>
<li><a href="#orgdffb52e">3.3.3. A Working Example (Implementing Unsigned Extension)</a></li>
</ul>
</li>
<li><a href="#orgc24259e">3.4. Integer Literals</a>
<ul>
<li><a href="#org4c2d125">3.4.1. Available number bases (&lt;radix&gt; values)</a></li>
<li><a href="#org1cc7a26">3.4.2. Default settings</a></li>
<li><a href="#orge58a9b5">3.4.3. Examples</a></li>
</ul>
</li>
<li><a href="#org8f99847">3.5. Blocking and non-blocking assignment</a>
<ul>
<li><a href="#orgac7204c">3.5.1. Blocking assignment</a></li>
<li><a href="#org07d85fd">3.5.2. Non-blocking assignment</a></li>
</ul>
</li>
<li><a href="#orga8fa1d7">3.6. enum</a></li>
</ul>
</li>
<li><a href="#org44b338c">4. Operations and Conditions</a>
<ul>
<li><a href="#orgb5cc751">4.1. Logic Gates (built-in)</a>
<ul>
<li><a href="#org76311d2">4.1.1. Example implementation of a half hadder</a></li>
</ul>
</li>
<li><a href="#orgec8e605">4.2. Operators (built-in)</a>
<ul>
<li><a href="#orgf68c852">4.2.1. Bitwise Operators</a></li>
<li><a href="#org9569dd1">4.2.2. Shift</a></li>
<li><a href="#orgc34e032">4.2.3. Operator Precedence</a></li>
</ul>
</li>
<li><a href="#orgf169ef9">4.3. Logical Operators</a>
<ul>
<li><a href="#orgf7aa96c">4.3.1. Relational Operators</a></li>
<li><a href="#org82040ec">4.3.2. Logical Operators</a></li>
<li><a href="#org7ea1297">4.3.3. Operator Precedence</a></li>
</ul>
</li>
<li><a href="#orgc3c1833">4.4. Conditional Statements</a>
<ul>
<li><a href="#org6fbd740">4.4.1. if</a></li>
<li><a href="#orgeb7e996">4.4.2. case</a></li>
</ul>
</li>
</ul>
</li>
<li><a href="#orgc9fc398">5. Synchronous logic and assignments (always<sub>ff</sub>)</a>
<ul>
<li><a href="#org7a591a1">5.1. Positive Edge (דגימה בעליית שעון)</a></li>
<li><a href="#orgf133251">5.2. Synchronous Reset</a></li>
<li><a href="#org27a70f8">5.3. Asynchronous Reset</a></li>
<li><a href="#org381f153">5.4. Implementing a Flip-Flop with Reset</a></li>
</ul>
</li>
<li><a href="#org55e0aca">6. Finite State Machines</a>
<ul>
<li><a href="#orgad14578">6.1. FSM template</a></li>
<li><a href="#org97164e7">6.2. Next state recipe for synchronous logic</a></li>
<li><a href="#org2cf2b80">6.3. FSM - (Mealy) Asynchronous Logic</a></li>
</ul>
</li>
<li><a href="#orgc63b62f">7. Testbench</a>
<ul>
<li><a href="#orgabcbccb">7.1. Unit Under Test (UUT)</a></li>
<li><a href="#orgd904431">7.2. Repeat Loop</a></li>
<li><a href="#orgdfa9148">7.3. Generating input values</a></li>
<li><a href="#orgc965071">7.4. Synchronous logic: Generating a Clock Signal</a></li>
<li><a href="#orga8968fa">7.5. Synchronous logic: Wait X clock cycles</a></li>
<li><a href="#orgcaa367a">7.6. How to Debug a FSM</a></li>
</ul>
</li>
</ul>
</div>
</div>


<div id="outline-container-org657fbf1" class="outline-2">
<h2 id="org657fbf1"><span class="section-number-2">1.</span> Compile/Run Verilog Cheatsheet</h2>
<div class="outline-text-2" id="text-1">
</div>
<div id="outline-container-org8c93bdd" class="outline-3">
<h3 id="org8c93bdd"><span class="section-number-3">1.1.</span> TL;DR</h3>
<div class="outline-text-3" id="text-1-1">
<ol class="org-ol">
<li><code>cd</code> to folder</li>
<li><code>vlib work</code> on first run</li>
<li><code>vlog &lt;filename&gt;.sv</code> to compile all relevant .sv files</li>
<li><code>vsim &lt;testbench-name&gt;</code> to run your file (usually a testbench)</li>
<li><code>add wave sim:/&lt;testbench-name&gt;/uut/*</code></li>
<li>Run your simulation using either:
<ol class="org-ol">
<li><code>run &lt;N&gt;</code> to run for &lt;N&gt; nanoseconds</li>
<li><code>run -all</code> to automatically stop testbench when completed</li>
</ol></li>
<li><code>vlog</code> to recompile relevant modules as needed using</li>
<li><code>restart -f</code> to restart your simulation</li>
</ol>

<p>
To run .tcl scripts, use <code>source &lt;script-name&gt;.tcl</code>.
</p>
</div>
</div>

<div id="outline-container-orgbcb8184" class="outline-3">
<h3 id="orgbcb8184"><span class="section-number-3">1.2.</span> Detailed Explanation:</h3>
<div class="outline-text-3" id="text-1-2">
<ol class="org-ol">
<li><span class="underline">Navigate to your project directory using <code>cd</code>.</span>
The path should:
<ul class="org-ul">
<li>Use these slashes: &rsquo;/&rsquo;</li>
<li>Use English characters</li>
<li>Not have any spaces (alternatively, it use quotes &ldquo;&rdquo;)</li>
</ul></li>
<li><span class="underline">Create a &rsquo;work&rsquo; library using the command <code>vlib work</code>.</span>
<ul class="org-ul">
<li>This is supposedly mandatory.</li>
<li>Only needs to be performed while running your project for the first time.</li>
</ul></li>
<li><span class="underline">Compile your .sv files using <code>vlog</code></span>
<ul class="org-ul">
<li>If some files depend on modules from other files,
You will have to compile these files first.</li>
</ul></li>
<li><span class="underline">When running testbench, recompile relevant modules as needed using <code>vlog</code></span>
<ul class="org-ul">
<li>You only need to recompile the relevant modules.</li>
<li>No need to recompile the testbench itself or any other modules.</li>
</ul></li>
</ol>
</div>
</div>
</div>

<div id="outline-container-orgbf8bc5d" class="outline-2">
<h2 id="orgbf8bc5d"><span class="section-number-2">2.</span> Modules</h2>
<div class="outline-text-2" id="text-2">
</div>
<div id="outline-container-org27a23a7" class="outline-3">
<h3 id="org27a23a7"><span class="section-number-3">2.1.</span> Defining a module</h3>
<div class="outline-text-3" id="text-2-1">
<ul class="org-ul">
<li>Everything you write in SystemVerilog must be inside a module.</li>
<li><p>
A module is a fundemental building block that receives inputs and generates outputs.
</p>

<div id="org57c2621" class="figure">
<p><img src="System_Verilog_Building_Blocks/2023-03-23_19-21-38_screenshot.png" alt="2023-03-23_19-21-38_screenshot.png" />
</p>
</div>

<p>
Here&rsquo;s an example module:
</p>
<div class="org-src-container">
<pre class="src src-verilog"><span style="color: #8D8D84;">// </span><span style="color: #8D8D84; font-style: italic;">[a,b] -&gt; [my_module] -&gt; [result = (a AND b)]</span>
<span style="color: #0000FF;">module</span> <span style="color: #006699;">my_module</span>(
   <span style="color: #8D8D84;">// </span><span style="color: #8D8D84; font-style: italic;">Input and Output Declaration</span>
   <span style="color: #6434A3;">input</span> <span style="color: #6434A3;">logic</span>  <span style="color: #BA36A5;">a</span>,
   <span style="color: #6434A3;">input</span> <span style="color: #6434A3;">logic</span>  <span style="color: #BA36A5;">b</span>,
   <span style="color: #6434A3;">output</span> <span style="color: #6434A3;">logic</span> <span style="color: #BA36A5;">result</span>);
   <span style="color: #8D8D84;">// </span><span style="color: #8D8D84; font-style: italic;">Declarations of "f"</span>
    <span style="color: #0000FF;">assign</span> result = a &amp; b;
<span style="color: #0000FF;">endmodule</span>
</pre>
</div></li>
</ul>
</div>
</div>
<div id="outline-container-orgf4d2e16" class="outline-3">
<h3 id="orgf4d2e16"><span class="section-number-3">2.2.</span> Creating module instances (instantiation)</h3>
<div class="outline-text-3" id="text-2-2">
</div>
<div id="outline-container-orgc131d54" class="outline-4">
<h4 id="orgc131d54"><span class="section-number-4">2.2.1.</span> Positional association</h4>
<div class="outline-text-4" id="text-2-2-1">
<p>
Define an instance of a module according to its argument positions, as such:
</p>
<div class="org-src-container">
<pre class="src src-verilog">module_name <span style="color: #006699;">instance_name</span> (
    my_input1,
    ...,
    my_inputN,
    my_out1,
    ...,
    my_outM
);
</pre>
</div>
</div>
</div>

<div id="outline-container-org0ff4963" class="outline-4">
<h4 id="org0ff4963"><span class="section-number-4">2.2.2.</span> Named association</h4>
<div class="outline-text-4" id="text-2-2-2">
<p>
Modules can also be instantiated using its arguments&rsquo; names explicitly:
</p>
<div class="org-src-container">
<pre class="src src-verilog">module_name <span style="color: #006699;">instance_name2</span> (
    .<span style="color: #006699;">in1</span>(my_input1)),
    ...,
    .<span style="color: #006699;">inN</span>(my_inputN),
    .<span style="color: #006699;">out1</span>(my_output1),
    ...,
    .<span style="color: #006699;">outM</span>(my_outputM)
)

</pre>
</div>
</div>
</div>
</div>

<div id="outline-container-org763fa18" class="outline-3">
<h3 id="org763fa18"><span class="section-number-3">2.3.</span> Parameters</h3>
<div class="outline-text-3" id="text-2-3">
<ul class="org-ul">
<li>Allows to pass parameters to a module per-instantiation.</li>
<li><i>Note: different from logic inputs and outputs.</i></li>
</ul>
</div>

<div id="outline-container-org31d9c70" class="outline-4">
<h4 id="org31d9c70"><span class="section-number-4">2.3.1.</span> Definition inside a module declaration</h4>
<div class="outline-text-4" id="text-2-3-1">
<div class="org-src-container">
<pre class="src src-verilog"><span style="color: #0000FF;">module</span> <span style="color: #006699;">some_module</span> (
    <span style="color: #6434A3;">input</span> <span style="color: #6434A3;">logic</span> <span style="color: #BA36A5;">in1</span>
    <span style="color: #6434A3;">output</span> <span style="color: #6434A3;">logic</span> <span style="color: #BA36A5;">out1</span>
);
   <span style="color: #6434A3;">parameter</span> <span style="color: #BA36A5;">param1</span> = <span style="color: #D0372D;">1</span>; <span style="color: #8D8D84;">// </span><span style="color: #8D8D84; font-style: italic;">1 is a default value</span>
   <span style="color: #6434A3;">parameter</span> <span style="color: #BA36A5;">param1</span> = <span style="color: #D0372D;">2</span>;
   <span style="color: #6434A3;">parameter</span> <span style="color: #BA36A5;">param1</span> = <span style="color: #D0372D;">3</span>;
<span style="color: #0000FF;">endmodule</span>
</pre>
</div>
</div>
</div>

<div id="outline-container-orge032417" class="outline-4">
<h4 id="orge032417"><span class="section-number-4">2.3.2.</span> Usage when instantiating a module</h4>
<div class="outline-text-4" id="text-2-3-2">
<p>
A module that shifts a number left N times.
</p>
<div class="org-src-container">
<pre class="src src-verilog"><span style="color: #0000FF;">module</span> <span style="color: #006699;">shift_N</span> (
    <span style="color: #6434A3;">output</span> <span style="color: #6434A3;">logic</span> [<span style="color: #D0372D;">3</span>:<span style="color: #D0372D;">0</span>] <span style="color: #BA36A5;">out</span>,
    <span style="color: #6434A3;">input</span> <span style="color: #6434A3;">logic</span> [<span style="color: #D0372D;">3</span>:<span style="color: #D0372D;">0</span>] <span style="color: #BA36A5;">a</span>
);
   <span style="color: #6434A3;">parameter</span> <span style="color: #BA36A5;">N</span> = <span style="color: #D0372D;">1</span>;
   <span style="color: #0000FF;">always_comb</span> <span style="color: #6434A3;">begin</span>
      out = a &lt;&lt; N;
   <span style="color: #6434A3;">end</span>
<span style="color: #0000FF;">endmodule</span>
</pre>
</div>

<p>
Here are some usage examples:
</p>
<div class="org-src-container">
<pre class="src src-verilog"><span style="color: #0000FF;">module</span> <span style="color: #006699;">multiple_shifts</span> (
    <span style="color: #6434A3;">input</span> <span style="color: #6434A3;">logic</span> [<span style="color: #D0372D;">3</span>:<span style="color: #D0372D;">0</span>] <span style="color: #BA36A5;">a</span>,
    <span style="color: #6434A3;">output</span> <span style="color: #6434A3;">logic</span> [<span style="color: #D0372D;">3</span>:<span style="color: #D0372D;">0</span>] <span style="color: #BA36A5;">b</span>,
    <span style="color: #6434A3;">output</span> <span style="color: #6434A3;">logic</span> [<span style="color: #D0372D;">3</span>:<span style="color: #D0372D;">0</span>] <span style="color: #BA36A5;">c</span>
);
   <span style="color: #8D8D84;">// </span><span style="color: #8D8D84; font-style: italic;">Output a 2 shift result to b</span>
   shift_N #(.<span style="color: #006699;">N</span>(<span style="color: #D0372D;">2</span>)) <span style="color: #006699;">shift_2</span>(.<span style="color: #006699;">a</span>(a), .<span style="color: #006699;">out</span>(b));

   <span style="color: #8D8D84;">// </span><span style="color: #8D8D84; font-style: italic;">Output a 3 shift result to c</span>
   shift_N #(.<span style="color: #006699;">N</span>(<span style="color: #D0372D;">3</span>)) <span style="color: #006699;">shift_3</span>(.<span style="color: #006699;">a</span>(a), .<span style="color: #006699;">out</span>(c));
<span style="color: #0000FF;">endmodule</span>
</pre>
</div>
</div>
</div>

<div id="outline-container-org65a5999" class="outline-4">
<h4 id="org65a5999"><span class="section-number-4">2.3.3.</span> Local Parameters</h4>
<div class="outline-text-4" id="text-2-3-3">
<p>
Store constant values inside a module.
These cannot be changed or passed to an instance module.
</p>

<p>
Here&rsquo;s an example:
</p>
<div class="org-src-container">
<pre class="src src-verilog"><span style="color: #0000FF;">module</span> <span style="color: #006699;">my_module</span>(...);
   <span style="color: #6434A3;">localparam</span> <span style="color: #BA36A5;">N</span> = <span style="color: #D0372D;">2</span>'b11;
   <span style="color: #6434A3;">localparam</span> <span style="color: #BA36A5;">NUM_OF_CYCLES</span> = <span style="color: #D0372D;">10</span>;
<span style="color: #0000FF;">endmodule</span>
</pre>
</div>
</div>
</div>
</div>
<div id="outline-container-org2391010" class="outline-3">
<h3 id="org2391010"><span class="section-number-3">2.4.</span> Modules Inside Modules</h3>
<div class="outline-text-3" id="text-2-4">
</div>
<div id="outline-container-org7b7f028" class="outline-4">
<h4 id="org7b7f028"><span class="section-number-4">2.4.1.</span> Using modules inside other modules</h4>
<div class="outline-text-4" id="text-2-4-1">
<div class="org-src-container">
<pre class="src src-verilog"><span style="color: #8D8D84;">// </span><span style="color: #8D8D84; font-style: italic;">Mux that takes 2-bit inputs and outputs a 2-bit result</span>
<span style="color: #0000FF;">module</span> <span style="color: #006699;">mux2to1_2bit</span> (
    <span style="color: #6434A3;">output</span> <span style="color: #6434A3;">logic</span> [<span style="color: #D0372D;">1</span>:<span style="color: #D0372D;">0</span>] <span style="color: #BA36A5;">O</span>,
    <span style="color: #6434A3;">input</span> <span style="color: #6434A3;">logic</span> [<span style="color: #D0372D;">1</span>:<span style="color: #D0372D;">0</span>] <span style="color: #BA36A5;">A</span>,
    <span style="color: #6434A3;">input</span> <span style="color: #6434A3;">logic</span> [<span style="color: #D0372D;">1</span>:<span style="color: #D0372D;">0</span>] <span style="color: #BA36A5;">B</span>,
    <span style="color: #6434A3;">input</span> <span style="color: #6434A3;">logic</span> <span style="color: #BA36A5;">S</span>
);
   <span style="color: #8D8D84;">// </span><span style="color: #8D8D84; font-style: italic;">Use instances of existing 1-bit input muxes</span>
   mux2to1_1bit <span style="color: #006699;">mux1</span>(.<span style="color: #006699;">O</span>(O[<span style="color: #D0372D;">1</span>]), .<span style="color: #006699;">S</span>(S), .<span style="color: #006699;">A</span>(A[<span style="color: #D0372D;">1</span>]), .<span style="color: #006699;">B</span>(B[<span style="color: #D0372D;">1</span>]));
   mux2to1_1bit <span style="color: #006699;">mux0</span>(.<span style="color: #006699;">O</span>(O[<span style="color: #D0372D;">0</span>]), .<span style="color: #006699;">S</span>(S), .<span style="color: #006699;">A</span>(A[<span style="color: #D0372D;">0</span>]), .<span style="color: #006699;">B</span>(B[<span style="color: #D0372D;">0</span>]));
<span style="color: #0000FF;">endmodule</span>
</pre>
</div>
</div>
</div>

<div id="outline-container-org05c6cc4" class="outline-4">
<h4 id="org05c6cc4"><span class="section-number-4">2.4.2.</span> Generating many module instances at once (generate)</h4>
<div class="outline-text-4" id="text-2-4-2">
<p>
You can use the <code>generate</code> command to create many module instances at once:
</p>
<div class="org-src-container">
<pre class="src src-verilog"><span style="color: #0000FF;">module</span> <span style="color: #006699;">mux2to1_32bit</span> (
    <span style="color: #6434A3;">output</span> <span style="color: #6434A3;">logic</span> [<span style="color: #D0372D;">31</span>:<span style="color: #D0372D;">0</span>] <span style="color: #BA36A5;">O</span>, <span style="color: #8D8D84;">// </span><span style="color: #8D8D84; font-style: italic;">32-bit output</span>
    <span style="color: #6434A3;">input</span> <span style="color: #6434A3;">logic</span> [<span style="color: #D0372D;">31</span>:<span style="color: #D0372D;">0</span>] <span style="color: #BA36A5;">A</span>, <span style="color: #8D8D84;">// </span><span style="color: #8D8D84; font-style: italic;">32-bit input A</span>
    <span style="color: #6434A3;">input</span> <span style="color: #6434A3;">logic</span> [<span style="color: #D0372D;">31</span>:<span style="color: #D0372D;">0</span>] <span style="color: #BA36A5;">B</span>, <span style="color: #8D8D84;">// </span><span style="color: #8D8D84; font-style: italic;">32-bit input B</span>
    <span style="color: #6434A3;">input</span> <span style="color: #6434A3;">logic</span> <span style="color: #BA36A5;">S</span>
);
   <span style="color: #6434A3;">genvar</span> <span style="color: #BA36A5;">i</span>;
   <span style="color: #0000FF;">generate</span>
      <span style="color: #0000FF;">for</span> (i = <span style="color: #D0372D;">0</span>; i &lt; <span style="color: #D0372D;">32</span>; i++)
      <span style="color: #6434A3;">begin</span>
         mux2to1 <span style="color: #006699;">mux_inst</span>(.<span style="color: #006699;">O</span>(O[i]), .<span style="color: #006699;">S</span>(S), .<span style="color: #006699;">A</span>(A[i]), .<span style="color: #006699;">B</span>(B[i]));
      <span style="color: #6434A3;">end</span>
   <span style="color: #0000FF;">endgenerate</span>
<span style="color: #0000FF;">endmodule</span>
</pre>
</div>
</div>
</div>
</div>

<div id="outline-container-org29cbf9e" class="outline-3">
<h3 id="org29cbf9e"><span class="section-number-3">2.5.</span> Concurrent assignment (השמה של ערכים מקבילים/ברי שינוי) to wires inside modules</h3>
<div class="outline-text-3" id="text-2-5">
<p>
Connect a wire to some combinatorical logic or another wire.
</p>
</div>
<div id="outline-container-orgaccae9f" class="outline-4">
<h4 id="orgaccae9f"><span class="section-number-4">2.5.1.</span> Syntax</h4>
<div class="outline-text-4" id="text-2-5-1">
<div class="org-src-container">
<pre class="src src-verilog"><span style="color: #8D8D84;">// </span><span style="color: #8D8D84; font-style: italic;">A simple assignment from one wire to another</span>
<span style="color: #0000FF;">module</span> <span style="color: #006699;">pass_same_value</span>(
    <span style="color: #6434A3;">output</span> <span style="color: #6434A3;">logic</span> <span style="color: #BA36A5;">Z</span>,
    <span style="color: #6434A3;">input</span> <span style="color: #6434A3;">logic</span> <span style="color: #BA36A5;">A</span>
);
   <span style="color: #0000FF;">assign</span> Z = A;

<span style="color: #0000FF;">endmodule</span>

<span style="color: #8D8D84;">// </span><span style="color: #8D8D84; font-style: italic;">Assigning some concurring calculation to wire</span>
<span style="color: #0000FF;">module</span> <span style="color: #006699;">and_module</span> (
    <span style="color: #6434A3;">output</span> <span style="color: #6434A3;">logic</span> <span style="color: #BA36A5;">Z</span>,
    <span style="color: #6434A3;">input</span> <span style="color: #6434A3;">logic</span> <span style="color: #BA36A5;">A</span>,
    <span style="color: #6434A3;">input</span> <span style="color: #6434A3;">logic</span> <span style="color: #BA36A5;">B</span>
    );

   <span style="color: #0000FF;">assign</span> Z = A &amp; B;
<span style="color: #0000FF;">endmodule</span>
</pre>
</div>

<p>
An explicit value can also be used.
</p>
<div class="org-src-container">
<pre class="src src-verilog"><span style="color: #6434A3;">logic</span> <span style="color: #BA36A5;">signal</span>;
<span style="color: #0000FF;">assign</span> signal = <span style="color: #D0372D;">1</span>'b0;
</pre>
</div>
</div>
</div>
</div>

<div id="outline-container-org0d95190" class="outline-3">
<h3 id="org0d95190"><span class="section-number-3">2.6.</span> Procedular Blocks (הרצה סדרתית של הצהרות בתוך מודול)</h3>
<div class="outline-text-3" id="text-2-6">
</div>
<div id="outline-container-org3b4902d" class="outline-4">
<h4 id="org3b4902d"><span class="section-number-4">2.6.1.</span> Definition and types</h4>
<div class="outline-text-4" id="text-2-6-1">
<p>
All statements inside a procedural block are executed sequentially.
</p>

<p>
There are two procedural constructs in Verilog:
</p>
<ul class="org-ul">
<li><code>initial</code></li>
<li><p>
<code>always_comb</code>
</p>

<p>
We will only use <code>initial</code> in simulations (testbenches).
For regular modules, we use <code>always_comb</code>.
</p></li>
</ul>
</div>
</div>
<div id="outline-container-org80bab72" class="outline-4">
<h4 id="org80bab72"><span class="section-number-4">2.6.2.</span> always<sub>comb</sub></h4>
<div class="outline-text-4" id="text-2-6-2">
<p>
Executes statements in a loop.
Used for combinatorical logic implementation.
</p>

<p>
Here&rsquo;s a working example:
</p>
<div class="org-src-container">
<pre class="src src-verilog"><span style="color: #0000FF;">module</span> <span style="color: #006699;">and_module</span>(
    <span style="color: #6434A3;">output</span> <span style="color: #6434A3;">logic</span> <span style="color: #BA36A5;">Z</span>,
    <span style="color: #6434A3;">input</span> <span style="color: #6434A3;">logic</span> <span style="color: #BA36A5;">A</span>,
    <span style="color: #6434A3;">input</span> <span style="color: #6434A3;">logic</span> <span style="color: #BA36A5;">B</span>
);
   <span style="color: #0000FF;">always_comb</span> <span style="color: #6434A3;">begin</span>
      Z = A &amp; B;
    <span style="color: #6434A3;">end</span>
<span style="color: #0000FF;">endmodule</span>
</pre>
</div>

<p>
You can use <a href="#orgc3c1833">conditional statements</a> inside of a procedural block.
</p>
</div>
</div>

<div id="outline-container-org732ccdb" class="outline-4">
<h4 id="org732ccdb"><span class="section-number-4">2.6.3.</span> Complete assignments</h4>
<div class="outline-text-4" id="text-2-6-3">
<p>
<b>Note:</b> <code>always_comb</code> should NOT be used for memory elements!
</p>
<ul class="org-ul">
<li>If a signal is not assigned in a certain flow, a memory element is implicitly created to preserve the previous value.</li>
<li>Usually, this is a bug.</li>
<li>Always use complete assignments.</li>
</ul>
</div>

<ol class="org-ol">
<li><a id="orgbe22234"></a>&ldquo;if&rdquo; statements<br />
<div class="outline-text-5" id="text-2-6-3-1">
<p>
Use &ldquo;else&rdquo;
</p>
</div>
</li>
<li><a id="org298d51f"></a>&ldquo;case&rdquo; statements<br />
<div class="outline-text-5" id="text-2-6-3-2">
<p>
Use &ldquo;default&rdquo;
</p>
</div>
</li>
<li><a id="orgd8bd363"></a>General solution<br />
<div class="outline-text-5" id="text-2-6-3-3">
<p>
Use default assignments
</p>

<div class="org-src-container">
<pre class="src src-verilog"><span style="color: #0000FF;">always_comb</span> <span style="color: #6434A3;">begin</span>
   Q = <span style="color: #D0372D;">1</span>'b0;
   <span style="color: #0000FF;">if</span> (sel == <span style="color: #D0372D;">1</span>'b1) <span style="color: #6434A3;">begin</span>
      Q = A;
   <span style="color: #6434A3;">end</span>
<span style="color: #6434A3;">end</span>
</pre>
</div>



<div id="orgcb8cfbf" class="figure">
<p><img src="Modules/2023-06-09_22-56-05_screenshot.png" alt="2023-06-09_22-56-05_screenshot.png" />
</p>
</div>
</div>
</li>
</ol>
</div>
</div>
</div>

<div id="outline-container-org445f3ad" class="outline-2">
<h2 id="org445f3ad"><span class="section-number-2">3.</span> Data Types and Values</h2>
<div class="outline-text-2" id="text-3">
</div>
<div id="outline-container-org1f92616" class="outline-3">
<h3 id="org1f92616"><span class="section-number-3">3.1.</span> SystemVerilog Logic Values</h3>
<div class="outline-text-3" id="text-3-1">
<p>
In SystemVerilog, a bit can take the following logical values:
</p>
<table border="2" cellspacing="0" cellpadding="6" rules="groups" frame="hsides">


<colgroup>
<col  class="org-left" />

<col  class="org-left" />
</colgroup>
<thead>
<tr>
<th scope="col" class="org-left">Logic Value</th>
<th scope="col" class="org-left">Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td class="org-left">0</td>
<td class="org-left">zero / logic low / false / ground</td>
</tr>

<tr>
<td class="org-left">1</td>
<td class="org-left">one / logic high / true / power</td>
</tr>

<tr>
<td class="org-left">x</td>
<td class="org-left">not initialized or collision</td>
</tr>

<tr>
<td class="org-left">z</td>
<td class="org-left">unconnected</td>
</tr>
</tbody>
</table>
</div>
</div>

<div id="outline-container-orgfbf662c" class="outline-3">
<h3 id="orgfbf662c"><span class="section-number-3">3.2.</span> 1-bit wires (logic)</h3>
<div class="outline-text-3" id="text-3-2">
<p>
The <code>logic</code> data type represents a wire (1 bit):
</p>

<div class="org-src-container">
<pre class="src src-verilog"><span style="color: #6434A3;">logic</span> <span style="color: #BA36A5;">a</span>,<span style="color: #BA36A5;">b</span>,<span style="color: #BA36A5;">c</span>,<span style="color: #BA36A5;">d</span>,<span style="color: #BA36A5;">e</span>;
</pre>
</div>


<div id="orgb04ff47" class="figure">
<p><img src="Data_Types/2023-03-23_19-42-28_screenshot.png" alt="2023-03-23_19-42-28_screenshot.png" />
</p>
</div>
</div>
</div>

<div id="outline-container-org6c9d1a0" class="outline-3">
<h3 id="org6c9d1a0"><span class="section-number-3">3.3.</span> Vectors</h3>
<div class="outline-text-3" id="text-3-3">
<p>
Declaration of an 8-bit logic vector:
</p>
<div class="org-src-container">
<pre class="src src-verilog"><span style="color: #6434A3;">logic</span> [<span style="color: #D0372D;">7</span>:<span style="color: #D0372D;">0</span>] <span style="color: #BA36A5;">w1</span>; <span style="color: #8D8D84;">//</span><span style="color: #8D8D84; font-style: italic;">w1[7] is the MSB</span>
</pre>
</div>

<p>
Here&rsquo;s how you&rsquo;d describe the &ldquo;selector&rdquo; wires in a mux module declaration:
</p>
<div class="org-src-container">
<pre class="src src-verilog"><span style="color: #0000FF;">module</span> <span style="color: #006699;">mux4tol</span>(
               <span style="color: #6434A3;">output</span> <span style="color: #6434A3;">logic</span> <span style="color: #BA36A5;">O</span>,
               <span style="color: #6434A3;">input</span> <span style="color: #6434A3;">logic</span> <span style="color: #BA36A5;">D0</span>,
               <span style="color: #6434A3;">input</span> <span style="color: #6434A3;">logic</span> <span style="color: #BA36A5;">D1</span>,
               <span style="color: #6434A3;">input</span> <span style="color: #6434A3;">logic</span> <span style="color: #BA36A5;">D2</span>,
               <span style="color: #6434A3;">input</span> <span style="color: #6434A3;">logic</span> <span style="color: #BA36A5;">D3</span>,
               <span style="color: #6434A3;">input</span> <span style="color: #6434A3;">logic</span> <span style="color: #BA36A5;">E</span>,
               <span style="color: #6434A3;">input</span> <span style="color: #6434A3;">logic</span> [<span style="color: #D0372D;">1</span>:<span style="color: #D0372D;">0</span>] <span style="color: #BA36A5;">S</span>
);
   <span style="color: #8D8D84;">// </span><span style="color: #8D8D84; font-style: italic;">declarations</span>
   <span style="color: #8D8D84;">// </span><span style="color: #8D8D84; font-style: italic;">description of a mux</span>
<span style="color: #0000FF;">endmodule</span>
</pre>
</div>


<div id="orga30d982" class="figure">
<p><img src="Data_Types_and_Values/2023-03-23_22-54-02_screenshot.png" alt="2023-03-23_22-54-02_screenshot.png" />
</p>
</div>
</div>

<div id="outline-container-orgcef023d" class="outline-4">
<h4 id="orgcef023d"><span class="section-number-4">3.3.1.</span> Vector Operations</h4>
<div class="outline-text-4" id="text-3-3-1">
<ul class="org-ul">
<li><p>
Bit select:
</p>
<div class="org-src-container">
<pre class="src src-verilog">    w1[<span style="color: #D0372D;">3</span>]
</pre>
</div></li>

<li><p>
Range select:
</p>
<div class="org-src-container">
<pre class="src src-verilog">    w1[<span style="color: #D0372D;">3</span>:<span style="color: #D0372D;">2</span>]
</pre>
</div></li>

<li><p>
Pack:
</p>
<div class="org-src-container">
<pre class="src src-verilog">    vec = {x, y, z};
</pre>
</div></li>

<li><p>
Unpack:
</p>
<div class="org-src-container">
<pre class="src src-verilog">    {carry, sum} = vec[<span style="color: #D0372D;">1</span>:<span style="color: #D0372D;">0</span>];
</pre>
</div></li>
</ul>
</div>
</div>

<div id="outline-container-orgb9b9b25" class="outline-4">
<h4 id="orgb9b9b25"><span class="section-number-4">3.3.2.</span> Repeated Signals</h4>
<div class="outline-text-4" id="text-3-3-2">
<p>
A signal can be repeated \(n\) times in this manner:
</p>
<div class="org-src-container">
<pre class="src src-verilog">vec = {<span style="color: #D0372D;">16</span>{x}} <span style="color: #8D8D84;">// </span><span style="color: #8D8D84; font-style: italic;">16 copies of x</span>
</pre>
</div>
</div>
</div>

<div id="outline-container-orgdffb52e" class="outline-4">
<h4 id="orgdffb52e"><span class="section-number-4">3.3.3.</span> A Working Example (Implementing Unsigned Extension)</h4>
<div class="outline-text-4" id="text-3-3-3">
<div class="org-src-container">
<pre class="src src-verilog"><span style="color: #6434A3;">logic</span> [<span style="color: #D0372D;">7</span>:<span style="color: #D0372D;">0</span>] <span style="color: #BA36A5;">out</span>;
<span style="color: #6434A3;">logic</span> [<span style="color: #D0372D;">3</span>:<span style="color: #D0372D;">0</span>] <span style="color: #BA36A5;">A</span>;
out = {{<span style="color: #D0372D;">4</span>{<span style="color: #D0372D;">1</span>'b0}}, A[<span style="color: #D0372D;">3</span>:<span style="color: #D0372D;">0</span>]};
</pre>
</div>
</div>
</div>
</div>

<div id="outline-container-orgc24259e" class="outline-3">
<h3 id="orgc24259e"><span class="section-number-3">3.4.</span> Integer Literals</h3>
<div class="outline-text-3" id="text-3-4">
<p>
<span class="underline">Format</span>: <b>&lt;width&rsquo;&gt;&lt;signed&gt;&lt;radix&gt; value</b>
</p>

<p>
You can use this format to generate:
</p>
<ul class="org-ul">
<li>Multiple bit integers (<code>&lt;signed&gt;</code>)</li>
<li>Two&rsquo;s complement negative numbers (<code>&lt;signed&gt;</code>)</li>
<li>Write a number in base 2,8,10 or 16 (<code>&lt;radix&gt;</code>)</li>
</ul>
</div>

<div id="outline-container-org4c2d125" class="outline-4">
<h4 id="org4c2d125"><span class="section-number-4">3.4.1.</span> Available number bases (&lt;radix&gt; values)</h4>
<div class="outline-text-4" id="text-3-4-1">
<ul class="org-ul">
<li>Binary (<code>b</code> or <code>B</code>)</li>
<li>Octal (<code>o</code> or <code>O</code>)</li>
<li>Decimal (<code>d</code> or <code>D</code>)</li>
<li>Hexadecimal (<code>g</code> or <code>G</code>)</li>
</ul>
</div>
</div>

<div id="outline-container-org1cc7a26" class="outline-4">
<h4 id="org1cc7a26"><span class="section-number-4">3.4.2.</span> Default settings</h4>
<div class="outline-text-4" id="text-3-4-2">
<ul class="org-ul">
<li>Width = 32
Unsigned
Radix = Decimal</li>
</ul>
</div>
</div>

<div id="outline-container-orge58a9b5" class="outline-4">
<h4 id="orge58a9b5"><span class="section-number-4">3.4.3.</span> Examples</h4>
<div class="outline-text-4" id="text-3-4-3">
<ul class="org-ul">
<li><code>1'b0</code> - one bit, unsigned, value of zero</li>
<li><code>12'hAD1</code> - 12 bits, unsigned, value of 0xAD1</li>
<li><code>12'b1010_1101_0001</code> - 12 bits, unsigned, value of 0xAD1</li>
<li><code>14</code> - defaults: 32 bits, unsigned, value of 14</li>
<li><code>-14</code> - 32 bits, signed, value of -14</li>
</ul>
</div>
</div>
</div>

<div id="outline-container-org8f99847" class="outline-3">
<h3 id="org8f99847"><span class="section-number-3">3.5.</span> Blocking and non-blocking assignment</h3>
<div class="outline-text-3" id="text-3-5">
</div>
<div id="outline-container-orgac7204c" class="outline-4">
<h4 id="orgac7204c"><span class="section-number-4">3.5.1.</span> Blocking assignment</h4>
<div class="outline-text-4" id="text-3-5-1">
<p>
Acts much like in traditional programming languages.
The whole statemnt is done before control passes on to the next statement.
</p>

<p>
In <code>always_comb</code>, we use a <b>blocking</b> assigment:
</p>
<div class="org-src-container">
<pre class="src src-verilog"><span style="color: #6434A3;">logic</span> <span style="color: #BA36A5;">a</span>, <span style="color: #BA36A5;">in</span>;
<span style="color: #0000FF;">always_comb</span> <span style="color: #6434A3;">begin</span>
   a = in;
<span style="color: #6434A3;">end</span>
</pre>
</div>
</div>
</div>

<div id="outline-container-org07d85fd" class="outline-4">
<h4 id="org07d85fd"><span class="section-number-4">3.5.2.</span> Non-blocking assignment</h4>
<div class="outline-text-4" id="text-3-5-2">
<p>
Evaluates all the right-hand sides for the current time unit.
Assigns the left-hand sides at the end of the procedural block.
</p>

<p>
Basically, allows behavior of a shift register.
</p>

<p>
This is how you&rsquo;d implement a shift behavior between Flip-Flops:
</p>
<div class="org-src-container">
<pre class="src src-verilog"><span style="color: #0000FF;">module</span> <span style="color: #006699;">shifter</span> (
    <span style="color: #6434A3;">input</span> <span style="color: #6434A3;">logic</span> <span style="color: #BA36A5;">in</span>,
    <span style="color: #6434A3;">input</span> <span style="color: #6434A3;">logic</span> <span style="color: #BA36A5;">clk</span>
);
   <span style="color: #6434A3;">logic</span> <span style="color: #BA36A5;">A</span>, <span style="color: #BA36A5;">B</span>, <span style="color: #BA36A5;">C</span>;

    <span style="color: #0000FF;">always_ff</span> <span style="color: #6434A3;">@</span>(<span style="color: #0000FF;">posedge</span> clk) <span style="color: #6434A3;">begin</span>
       A &lt;= in;
       B &lt;= A;
       C &lt;= B;
    <span style="color: #6434A3;">end</span>
<span style="color: #0000FF;">endmodule</span>
</pre>
</div>



<div id="orgb30fee1" class="figure">
<p><img src="Data_Types_and_Values/2023-06-10_01-06-38_screenshot.png" alt="2023-06-10_01-06-38_screenshot.png" />
</p>
</div>


<p>
And this is what happens when you accidentally use blocking assignments instead:
</p>

<div class="org-src-container">
<pre class="src src-verilog"><span style="color: #0000FF;">module</span> <span style="color: #006699;">bad_shifter</span> (
    <span style="color: #6434A3;">input</span> <span style="color: #6434A3;">logic</span> <span style="color: #BA36A5;">in</span>,
    <span style="color: #6434A3;">input</span> <span style="color: #6434A3;">logic</span> <span style="color: #BA36A5;">clk</span>
);
   <span style="color: #6434A3;">logic</span> <span style="color: #BA36A5;">A</span>, <span style="color: #BA36A5;">B</span>, <span style="color: #BA36A5;">C</span>;

    <span style="color: #0000FF;">always_ff</span> <span style="color: #6434A3;">@</span>(<span style="color: #0000FF;">posedge</span> clk) <span style="color: #6434A3;">begin</span>
       A = in;
       B = A;
       C = B;
    <span style="color: #6434A3;">end</span>
<span style="color: #0000FF;">endmodule</span>
</pre>
</div>



<div id="org4757ea5" class="figure">
<p><img src="Data_Types_and_Values/2023-06-10_01-09-24_screenshot.png" alt="2023-06-10_01-09-24_screenshot.png" />
</p>
</div>
</div>
</div>
</div>

<div id="outline-container-orga8fa1d7" class="outline-3">
<h3 id="orga8fa1d7"><span class="section-number-3">3.6.</span> enum</h3>
<div class="outline-text-3" id="text-3-6">
<p>
An enum type defines a set of named values.
We will use <code>enum</code> for FSM state declaration:
</p>
<div class="org-src-container">
<pre class="src src-verilog"><span style="color: #6434A3;">typedef</span> <span style="color: #6434A3;">enum</span> { <span style="color: #BA36A5;">idle_st</span>, <span style="color: #BA36A5;">state1</span>, <span style="color: #BA36A5;">state2</span> <span style="color: #006699;">\} </span>state_type;
</pre>
</div>
</div>
</div>
</div>

<div id="outline-container-org44b338c" class="outline-2">
<h2 id="org44b338c"><span class="section-number-2">4.</span> Operations and Conditions</h2>
<div class="outline-text-2" id="text-4">
</div>
<div id="outline-container-orgb5cc751" class="outline-3">
<h3 id="orgb5cc751"><span class="section-number-3">4.1.</span> Logic Gates (built-in)</h3>
<div class="outline-text-3" id="text-4-1">
<p>
The following logic gates are available for direct instantiation:
</p>
<ul class="org-ul">
<li>and</li>
<li>or</li>
<li>not</li>
<li>xor</li>
<li>nand</li>
<li>nor</li>
<li>xnor</li>
</ul>

<p>
Syntax: 
</p>
</div>

<div id="outline-container-org76311d2" class="outline-4">
<h4 id="org76311d2"><span class="section-number-4">4.1.1.</span> Example implementation of a half hadder</h4>
<div class="outline-text-4" id="text-4-1-1">
<div class="org-src-container">
<pre class="src src-verilog"><span style="color: #0000FF;">module</span> <span style="color: #006699;">HalfAdder</span> (
    <span style="color: #6434A3;">output</span> <span style="color: #6434A3;">logic</span> <span style="color: #BA36A5;">S</span>,
    <span style="color: #6434A3;">output</span> <span style="color: #6434A3;">logic</span> <span style="color: #BA36A5;">C</span>,
    <span style="color: #6434A3;">input</span> <span style="color: #6434A3;">logic</span> <span style="color: #BA36A5;">A</span>,
    <span style="color: #6434A3;">input</span> <span style="color: #6434A3;">logic</span> <span style="color: #BA36A5;">B</span>
);
   <span style="color: #6434A3;">xor</span>(S, A, B);
   <span style="color: #6434A3;">and</span>(C, A, B);

<span style="color: #0000FF;">endmodule</span>
</pre>
</div>

<div id="org437d270" class="figure">
<p><img src="Data_Types_and_Values/2023-06-09_21-06-49_screenshot.png" alt="2023-06-09_21-06-49_screenshot.png" />
</p>
</div>
</div>
</div>
</div>

<div id="outline-container-orgec8e605" class="outline-3">
<h3 id="orgec8e605"><span class="section-number-3">4.2.</span> Operators (built-in)</h3>
<div class="outline-text-3" id="text-4-2">
</div>
<div id="outline-container-orgf68c852" class="outline-4">
<h4 id="orgf68c852"><span class="section-number-4">4.2.1.</span> Bitwise Operators</h4>
<div class="outline-text-4" id="text-4-2-1">
<ul class="org-ul">
<li><code>&amp;</code> - bitwise AND</li>
<li><code>|</code> - bitwise OR</li>
<li><code>~</code> - bitwise NOT</li>
<li><code>^</code> - bitwise XOR</li>
<li><code>~^</code> / <code>^~</code> - bitwise XNOR</li>
</ul>
</div>
</div>
<div id="outline-container-org9569dd1" class="outline-4">
<h4 id="org9569dd1"><span class="section-number-4">4.2.2.</span> Shift</h4>
<div class="outline-text-4" id="text-4-2-2">
<ul class="org-ul">
<li><code>&gt;&gt;</code> - shift right</li>
<li><code>&lt;&lt;</code> - shift left</li>
</ul>

<p>
For example,
</p>
<div class="org-src-container">
<pre class="src src-verilog">b = <span style="color: #D0372D;">4</span>'b1010 &lt;&lt; <span style="color: #D0372D;">2</span>; <span style="color: #8D8D84;">// </span><span style="color: #8D8D84; font-style: italic;">b = 4'b1000</span>
c = <span style="color: #D0372D;">4</span>'b1010 &gt;&gt; <span style="color: #D0372D;">1</span>; <span style="color: #8D8D84;">// </span><span style="color: #8D8D84; font-style: italic;">b = 4'b0101</span>
</pre>
</div>
</div>
</div>
<div id="outline-container-orgc34e032" class="outline-4">
<h4 id="orgc34e032"><span class="section-number-4">4.2.3.</span> Operator Precedence</h4>
<div class="outline-text-4" id="text-4-2-3">

<div id="org399d3f0" class="figure">
<p><img src="Data_Types_and_Values/2023-06-09_21-49-20_screenshot.png" alt="2023-06-09_21-49-20_screenshot.png" />
</p>
</div>
</div>
</div>
</div>

<div id="outline-container-orgf169ef9" class="outline-3">
<h3 id="orgf169ef9"><span class="section-number-3">4.3.</span> Logical Operators</h3>
<div class="outline-text-3" id="text-4-3">
</div>
<div id="outline-container-orgf7aa96c" class="outline-4">
<h4 id="orgf7aa96c"><span class="section-number-4">4.3.1.</span> Relational Operators</h4>
<div class="outline-text-4" id="text-4-3-1">
<table border="2" cellspacing="0" cellpadding="6" rules="groups" frame="hsides">


<colgroup>
<col  class="org-left" />

<col  class="org-left" />
</colgroup>
<thead>
<tr>
<th scope="col" class="org-left">Operator</th>
<th scope="col" class="org-left">Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td class="org-left">&lt;</td>
<td class="org-left">Less than</td>
</tr>

<tr>
<td class="org-left">&lt;=</td>
<td class="org-left">Less than or equal to</td>
</tr>

<tr>
<td class="org-left">&gt;</td>
<td class="org-left">Greater than</td>
</tr>

<tr>
<td class="org-left">&gt;=</td>
<td class="org-left">Greater than or equal to</td>
</tr>

<tr>
<td class="org-left">\=\=</td>
<td class="org-left">Equal to</td>
</tr>

<tr>
<td class="org-left">!\=</td>
<td class="org-left">Not equal to</td>
</tr>
</tbody>
</table>

<p>
All of these return a 1-bit logical value (true/false/x)
</p>
</div>
</div>
<div id="outline-container-org82040ec" class="outline-4">
<h4 id="org82040ec"><span class="section-number-4">4.3.2.</span> Logical Operators</h4>
<div class="outline-text-4" id="text-4-3-2">
<p>
Used for conditions.
</p>
<table border="2" cellspacing="0" cellpadding="6" rules="groups" frame="hsides">


<colgroup>
<col  class="org-left" />

<col  class="org-left" />
</colgroup>
<tbody>
<tr>
<td class="org-left">Operator</td>
<td class="org-left">Meaning</td>
</tr>

<tr>
<td class="org-left">&amp;&amp;</td>
<td class="org-left">Logical AND</td>
</tr>

<tr>
<td class="org-left">&vert;&vert;</td>
<td class="org-left">Logical OR</td>
</tr>

<tr>
<td class="org-left">!</td>
<td class="org-left">Logical NOT</td>
</tr>
</tbody>
</table>

<ul class="org-ul">
<li>Operands evaluated to a 1-bit value: 0 (false), 1 (true) or x</li>
<li>Result is a 1-bit value: 0 (false), 1 (true) or x.</li>
</ul>
</div>
</div>
<div id="outline-container-org7ea1297" class="outline-4">
<h4 id="org7ea1297"><span class="section-number-4">4.3.3.</span> Operator Precedence</h4>
<div class="outline-text-4" id="text-4-3-3">

<div id="orge31b94c" class="figure">
<p><img src="Data_Types_and_Values/2023-06-09_22-34-27_screenshot.png" alt="2023-06-09_22-34-27_screenshot.png" />
</p>
</div>
</div>
</div>
</div>

<div id="outline-container-orgc3c1833" class="outline-3">
<h3 id="orgc3c1833"><span class="section-number-3">4.4.</span> Conditional Statements</h3>
<div class="outline-text-3" id="text-4-4">
<p>
Used in procedural blocks.
</p>
</div>
<div id="outline-container-org6fbd740" class="outline-4">
<h4 id="org6fbd740"><span class="section-number-4">4.4.1.</span> if</h4>
<div class="outline-text-4" id="text-4-4-1">
</div>
<ol class="org-ol">
<li><a id="org6ee7a72"></a>Syntax<br />
<div class="outline-text-5" id="text-4-4-1-1">
<div class="org-src-container">
<pre class="src src-verilog"><span style="color: #0000FF;">if</span> (condition1) <span style="color: #6434A3;">begin</span>
   &lt;statement1&gt;;
<span style="color: #6434A3;">end</span>
<span style="color: #0000FF;">else</span> <span style="color: #0000FF;">if</span> (condition2) <span style="color: #6434A3;">begin</span>
   &lt;statement2&gt;;
<span style="color: #6434A3;">end</span>
<span style="color: #0000FF;">else</span> <span style="color: #6434A3;">begin</span>
   &lt;statement3&gt;;
   &lt;statement4&gt;;
<span style="color: #6434A3;">end</span>
</pre>
</div>
</div>
</li>

<li><a id="orgfe2471d"></a>A working example<br />
<div class="outline-text-5" id="text-4-4-1-2">
<div class="org-src-container">
<pre class="src src-verilog"><span style="color: #0000FF;">module</span> <span style="color: #006699;">mux</span> (
    <span style="color: #6434A3;">input</span> <span style="color: #6434A3;">logic</span> <span style="color: #BA36A5;">A</span>,
    <span style="color: #6434A3;">input</span> <span style="color: #6434A3;">logic</span> <span style="color: #BA36A5;">B</span>,
    <span style="color: #6434A3;">input</span> <span style="color: #6434A3;">logic</span> <span style="color: #BA36A5;">sel</span>,
    <span style="color: #6434A3;">output</span> <span style="color: #6434A3;">logic</span> <span style="color: #BA36A5;">Q</span>
);
   <span style="color: #0000FF;">always_comb</span> <span style="color: #6434A3;">begin</span>
      <span style="color: #0000FF;">if</span> (sel == <span style="color: #D0372D;">1</span>'b0) <span style="color: #6434A3;">begin</span>
         Q = A;
      <span style="color: #6434A3;">end</span>
      <span style="color: #0000FF;">else</span> <span style="color: #6434A3;">begin</span>
         Q = B;
      <span style="color: #6434A3;">end</span>
    <span style="color: #6434A3;">end</span>
<span style="color: #0000FF;">endmodule</span>
</pre>
</div>
</div>
</li>
</ol>
</div>
<div id="outline-container-orgeb7e996" class="outline-4">
<h4 id="orgeb7e996"><span class="section-number-4">4.4.2.</span> case</h4>
<div class="outline-text-4" id="text-4-4-2">
</div>
<ol class="org-ol">
<li><a id="org5a4c1cb"></a>Syntax<br />
<div class="outline-text-5" id="text-4-4-2-1">
<div class="org-src-container">
<pre class="src src-verilog"><span style="color: #0000FF;">case</span> (&lt;signal/expression&gt;)
  &lt;value1&gt;: <span style="color: #6434A3;">begin</span>
     &lt;statement1&gt;;
  <span style="color: #6434A3;">end</span>
  &lt;value2&gt;: <span style="color: #6434A3;">begin</span>
     &lt;statement2&gt;;
  <span style="color: #6434A3;">end</span>
  <span style="color: #0000FF;">default</span>: <span style="color: #6434A3;">begin</span>
     &lt;statement4&gt;;
  <span style="color: #6434A3;">end</span>
<span style="color: #0000FF;">endcase</span>
</pre>
</div>
</div>
</li>

<li><a id="orgc38391f"></a>A working example<br />
<div class="outline-text-5" id="text-4-4-2-2">
<p>
An example for mux behavior using <code>case</code>.
</p>

<div class="org-src-container">
<pre class="src src-verilog"><span style="color: #0000FF;">module</span> <span style="color: #006699;">case_example</span> (
    <span style="color: #6434A3;">input</span> <span style="color: #6434A3;">logic</span> <span style="color: #BA36A5;">A</span>,
    <span style="color: #6434A3;">input</span> <span style="color: #6434A3;">logic</span> <span style="color: #BA36A5;">B</span>,
    <span style="color: #6434A3;">input</span> <span style="color: #6434A3;">logic</span> [<span style="color: #D0372D;">1</span>:<span style="color: #D0372D;">0</span>] <span style="color: #BA36A5;">w</span>,
    <span style="color: #6434A3;">output</span> <span style="color: #6434A3;">logic</span> <span style="color: #BA36A5;">Y</span>
);
   <span style="color: #0000FF;">always_comb</span> <span style="color: #6434A3;">begin</span>
      <span style="color: #0000FF;">case</span> (w)
        <span style="color: #D0372D;">2</span>'b00: Y = A &amp; B;
        <span style="color: #D0372D;">2</span>'b01: Y = A | B;
        <span style="color: #D0372D;">2</span>'b10: Y = A ^ B;
        <span style="color: #0000FF;">default</span>: Y = ~B;
      <span style="color: #0000FF;">endcase</span>
   <span style="color: #6434A3;">end</span>
<span style="color: #0000FF;">endmodule</span>
</pre>
</div>

<div id="orgfd89bb9" class="figure">
<p><img src="Data_Types_and_Values/2023-06-09_22-47-24_screenshot.png" alt="2023-06-09_22-47-24_screenshot.png" />
</p>
</div>
</div>
</li>
<li><a id="org9460668"></a>casez<br />
<div class="outline-text-5" id="text-4-4-2-3">
<p>
<code>?</code> and <code>z</code> are considered as don&rsquo;t cares [0,1,z]
</p>
</div>
</li>
<li><a id="org1c93a14"></a>casex<br />
<div class="outline-text-5" id="text-4-4-2-4">
<p>
<code>?</code>, <code>x</code> and <code>z</code> are considered as don&rsquo;t cares [0,1,x,z]
</p>
</div>
</li>
</ol>
</div>
</div>
</div>
<div id="outline-container-orgc9fc398" class="outline-2">
<h2 id="orgc9fc398"><span class="section-number-2">5.</span> Synchronous logic and assignments (always<sub>ff</sub>)</h2>
<div class="outline-text-2" id="text-5">
<p>
As opposed to <code>always_comb</code>, which implements an asynchronous/combinatorical block,
<code>always_ff</code> implements a synchronous block.
</p>

<p>
You usually want to use <a href="#org07d85fd">non-blocking assignments</a> with always<sub>ff</sub>.
</p>
</div>

<div id="outline-container-org7a591a1" class="outline-3">
<h3 id="org7a591a1"><span class="section-number-3">5.1.</span> Positive Edge (דגימה בעליית שעון)</h3>
<div class="outline-text-3" id="text-5-1">
<p>
Using <code>posedge</code>, you can sample a value when your clock is on a positive edge.
</p>

<p>
This is an example that uses <code>posedge</code> to emulate a Flip-Flop:
</p>
<div class="org-src-container">
<pre class="src src-verilog"><span style="color: #6434A3;">logic</span> <span style="color: #BA36A5;">a</span>, <span style="color: #BA36A5;">in</span>;
<span style="color: #0000FF;">always_ff</span> <span style="color: #6434A3;">@</span>(<span style="color: #0000FF;">posedge</span> clk) <span style="color: #6434A3;">begin</span>
   a &lt;= in;
<span style="color: #6434A3;">end</span>
</pre>
</div>
</div>
</div>

<div id="outline-container-orgf133251" class="outline-3">
<h3 id="orgf133251"><span class="section-number-3">5.2.</span> Synchronous Reset</h3>
<div class="outline-text-3" id="text-5-2">
<p>
Only occurs on positive edge.
This is how you implement it:
</p>

<div class="org-src-container">
<pre class="src src-verilog"><span style="color: #0000FF;">always_ff</span> <span style="color: #6434A3;">@</span>(<span style="color: #0000FF;">posedge</span> clk) <span style="color: #6434A3;">begin</span>
   <span style="color: #0000FF;">if</span> (rst == <span style="color: #D0372D;">1</span>'b1) <span style="color: #6434A3;">begin</span>
      &lt;reset statement1&gt;;
   <span style="color: #6434A3;">end</span>
   <span style="color: #0000FF;">else</span> <span style="color: #6434A3;">begin</span>
      &lt;sync statement2&gt;;
   <span style="color: #6434A3;">end</span>
<span style="color: #6434A3;">end</span>
</pre>
</div>
</div>
</div>

<div id="outline-container-org27a70f8" class="outline-3">
<h3 id="org27a70f8"><span class="section-number-3">5.3.</span> Asynchronous Reset</h3>
<div class="outline-text-3" id="text-5-3">
<p>
Can occur whenever the reset entrance rises.
This is how you implement it:
</p>
<div class="org-src-container">
<pre class="src src-verilog"><span style="color: #0000FF;">always_ff</span> <span style="color: #6434A3;">@</span>(<span style="color: #0000FF;">posedge</span> clk, <span style="color: #0000FF;">posedge</span> rst) <span style="color: #6434A3;">begin</span>
   <span style="color: #0000FF;">if</span> (rst == <span style="color: #D0372D;">1</span>'b1) <span style="color: #6434A3;">begin</span>
      &lt;reset statement1&gt;;
   <span style="color: #6434A3;">end</span>
   <span style="color: #0000FF;">else</span> <span style="color: #6434A3;">begin</span>
      &lt;sync statement2&gt;;
   <span style="color: #6434A3;">end</span>
<span style="color: #6434A3;">end</span>
</pre>
</div>
</div>
</div>

<div id="outline-container-org381f153" class="outline-3">
<h3 id="org381f153"><span class="section-number-3">5.4.</span> Implementing a Flip-Flop with Reset</h3>
<div class="outline-text-3" id="text-5-4">
<p>
This is how you implement a
</p>
</div>
</div>
</div>
<div id="outline-container-org55e0aca" class="outline-2">
<h2 id="org55e0aca"><span class="section-number-2">6.</span> Finite State Machines</h2>
<div class="outline-text-2" id="text-6">
</div>
<div id="outline-container-orgad14578" class="outline-3">
<h3 id="orgad14578"><span class="section-number-3">6.1.</span> FSM template</h3>
<div class="outline-text-3" id="text-6-1">
<div class="org-src-container">
<pre class="src src-verilog"><span style="color: #0000FF;">module</span> <span style="color: #006699;">my_FSM_module</span> (
    <span style="color: #6434A3;">input</span> <span style="color: #6434A3;">logic</span> <span style="color: #BA36A5;">input1</span>,
    ...
    <span style="color: #BA36A5;">output</span> <span style="color: #6434A3;">logic</span> <span style="color: #BA36A5;">outputN</span>
    <span style="color: #6434A3;">typedef</span> <span style="color: #6434A3;">enum</span> {<span style="color: #BA36A5;">idle_st</span>, <span style="color: #BA36A5;">start_st</span><span style="color: #006699;">\} </span>sm_type;

    <span style="color: #8D8D84;">// </span><span style="color: #8D8D84; font-style: italic;">Declaring signals for the next &amp; current state</span>
    <span style="color: #BA36A5;">sm_type</span> current_state;
    <span style="color: #BA36A5;">sm_type</span> next_state;

    <span style="color: #8D8D84;">// </span><span style="color: #8D8D84; font-style: italic;">...</span>
);
</pre>
</div>
</div>
</div>
<div id="outline-container-org97164e7" class="outline-3">
<h3 id="org97164e7"><span class="section-number-3">6.2.</span> Next state recipe for synchronous logic</h3>
<div class="outline-text-3" id="text-6-2">
<div class="org-src-container">
<pre class="src src-verilog"><span style="color: #8D8D84;">// </span><span style="color: #8D8D84; font-style: italic;">FSM synchronous procedural block</span>
<span style="color: #0000FF;">always_ff</span> <span style="color: #6434A3;">@</span>(<span style="color: #0000FF;">posedge</span> clk, <span style="color: #0000FF;">posedge</span> rst) <span style="color: #6434A3;">begin</span>
   <span style="color: #0000FF;">if</span> (rst == <span style="color: #D0372D;">1</span>'b1) <span style="color: #6434A3;">begin</span>
      current_state &lt;= idle_st;
   <span style="color: #6434A3;">end</span>
   <span style="color: #0000FF;">else</span> <span style="color: #6434A3;">begin</span>
      current_state &lt;= next_state;
   <span style="color: #6434A3;">end</span>
<span style="color: #6434A3;">end</span>
</pre>
</div>


<div id="org860f561" class="figure">
<p><img src="Finite_State_Machines/2023-06-10_02-07-52_screenshot.png" alt="2023-06-10_02-07-52_screenshot.png" />
</p>
</div>
</div>
</div>
<div id="outline-container-org2cf2b80" class="outline-3">
<h3 id="org2cf2b80"><span class="section-number-3">6.3.</span> FSM - (Mealy) Asynchronous Logic</h3>
<div class="outline-text-3" id="text-6-3">
<p>
This is how you can use the current state to infer outputs and the next state:
</p>
<div class="org-src-container">
<pre class="src src-verilog"><span style="color: #0000FF;">always_comb</span> <span style="color: #6434A3;">begin</span>
   <span style="color: #8D8D84;">// </span><span style="color: #8D8D84; font-style: italic;">Default assignments</span>
    next_state = current_state;
    output1 = <span style="color: #D0372D;">1</span>'b0;
    ...
    outputN = <span style="color: #D0372D;">1</span>'b0

    <span style="color: #8D8D84;">// </span><span style="color: #8D8D84; font-style: italic;">Specific assignments</span>
      <span style="color: #0000FF;">case</span> (current_state)
        idle_st: <span style="color: #6434A3;">begin</span>
           next_state = ...;
           ouput1 = ...;
           ...
           outputN = ...;
        <span style="color: #6434A3;">end</span>
        start_st: <span style="color: #6434A3;">begin</span>
           next_state = ...;
           output1 = ...;
           ...
           outputN = ...;
        <span style="color: #6434A3;">end</span>
        ...
      <span style="color: #0000FF;">endcase</span>
<span style="color: #6434A3;">end</span>
</pre>
</div>



<div id="org0ccdf06" class="figure">
<p><img src="Finite_State_Machines/2023-06-10_02-09-03_screenshot.png" alt="2023-06-10_02-09-03_screenshot.png" />
</p>
</div>
</div>
</div>
</div>



<div id="outline-container-orgc63b62f" class="outline-2">
<h2 id="orgc63b62f"><span class="section-number-2">7.</span> Testbench</h2>
<div class="outline-text-2" id="text-7">
</div>
<div id="outline-container-orgabcbccb" class="outline-3">
<h3 id="orgabcbccb"><span class="section-number-3">7.1.</span> Unit Under Test (UUT)</h3>
<div class="outline-text-3" id="text-7-1">
<p>
A testbench generates input values and checks our Unit Under Test (UUT)
for its response.
</p>

<p>
The UUT in our case is our module.
</p>


<div id="orgd2b1317" class="figure">
<p><img src="Testbench/2023-06-09_21-22-06_screenshot.png" alt="2023-06-09_21-22-06_screenshot.png" />
</p>
</div>
</div>
</div>
<div id="outline-container-orgd904431" class="outline-3">
<h3 id="orgd904431"><span class="section-number-3">7.2.</span> Repeat Loop</h3>
<div class="outline-text-3" id="text-7-2">
<p>
Used in an initial block to repeat statements.
</p>
<div class="org-src-container">
<pre class="src src-verilog"><span style="color: #0000FF;">repeat</span>(num_of_times) <span style="color: #6434A3;">begin</span>
   &lt;statement1&gt;;
   &lt;statement2&gt;;
<span style="color: #6434A3;">end</span>
</pre>
</div>
</div>
</div>

<div id="outline-container-orgdfa9148" class="outline-3">
<h3 id="orgdfa9148"><span class="section-number-3">7.3.</span> Generating input values</h3>
<div class="outline-text-3" id="text-7-3">
<div class="org-src-container">
<pre class="src src-verilog"><span style="color: #0000FF;">initial</span> <span style="color: #6434A3;">begin</span>
   data = <span style="color: #D0372D;">0</span>;
  <span style="color: #6434A3;"> #</span><span style="color: #D0372D;">50</span> <span style="color: #8D8D84;">// </span><span style="color: #8D8D84; font-style: italic;">Wait 50ns</span>
   data = <span style="color: #D0372D;">1</span>;
  <span style="color: #6434A3;"> #</span><span style="color: #D0372D;">30</span> <span style="color: #8D8D84;">// </span><span style="color: #8D8D84; font-style: italic;">Wait 30ns</span>
   data = <span style="color: #D0372D;">0</span>;
</pre>
</div>

<p>
Here&rsquo;s a working example:
</p>
<div class="org-src-container">
<pre class="src src-verilog"><span style="color: #8D8D84;">// </span><span style="color: #8D8D84; font-style: italic;">_tb stands for _testbench</span>
<span style="color: #0000FF;">module</span> <span style="color: #006699;">HalfAdder_tb</span>;
   <span style="color: #8D8D84;">// </span><span style="color: #8D8D84; font-style: italic;">Definition of testbench input values to UUT</span>
   <span style="color: #6434A3;">logic</span> <span style="color: #BA36A5;">ha_a</span>;
   <span style="color: #6434A3;">logic</span> <span style="color: #BA36A5;">ha_b</span>;
   <span style="color: #6434A3;">logic</span> <span style="color: #BA36A5;">ha_sum</span>;
   <span style="color: #6434A3;">logic</span> <span style="color: #BA36A5;">ha_carry</span>;

   <span style="color: #8D8D84;">// </span><span style="color: #8D8D84; font-style: italic;">Instance of UUT</span>
   HalfAdder <span style="color: #006699;">uut</span>(
    .<span style="color: #006699;">a</span>(ha_a),
    .<span style="color: #006699;">b</span>(ha_b),
    .<span style="color: #006699;">sum</span>(ha_sum),
    .<span style="color: #006699;">carry</span>(ha_carry)
   );

   <span style="color: #8D8D84;">// </span><span style="color: #8D8D84; font-style: italic;">Generate test input values here</span>
   initial_begin
     ha_a = <span style="color: #D0372D;">0</span>;
     ha_b = <span style="color: #D0372D;">0</span>;

    <span style="color: #6434A3;"> #</span><span style="color: #D0372D;">20</span>
     ha_a = <span style="color: #D0372D;">1</span>;
     ha_b = <span style="color: #D0372D;">0</span>;

    <span style="color: #6434A3;"> #</span><span style="color: #D0372D;">20</span>
     ha_a = <span style="color: #D0372D;">1</span>;
     ha_b = <span style="color: #D0372D;">1</span>;
   <span style="color: #6434A3;">end</span>

<span style="color: #0000FF;">endmodule</span>
</pre>
</div>
</div>
</div>

<div id="outline-container-orgc965071" class="outline-3">
<h3 id="orgc965071"><span class="section-number-3">7.4.</span> Synchronous logic: Generating a Clock Signal</h3>
<div class="outline-text-3" id="text-7-4">
<p>
This is how you generate a clock signal for simulation 2:
</p>
<div class="org-src-container">
<pre class="src src-verilog"><span style="color: #8D8D84;">// </span><span style="color: #8D8D84; font-style: italic;">Start value of clock</span>
<span style="color: #0000FF;">initial</span> <span style="color: #6434A3;">begin</span>
   Clock = <span style="color: #D0372D;">1</span>'b0;
<span style="color: #6434A3;">end</span>

<span style="color: #8D8D84;">// </span><span style="color: #8D8D84; font-style: italic;">Clock behavior</span>
<span style="color: #0000FF;">always</span> <span style="color: #6434A3;">begin</span>
  <span style="color: #6434A3;"> #</span><span style="color: #D0372D;">10</span> Clock = ~Clock;
<span style="color: #6434A3;">end</span>
</pre>
</div>
</div>
</div>

<div id="outline-container-orga8968fa" class="outline-3">
<h3 id="orga8968fa"><span class="section-number-3">7.5.</span> Synchronous logic: Wait X clock cycles</h3>
<div class="outline-text-3" id="text-7-5">
<p>
Example: Waiting for 4 clock cycles
</p>
<div class="org-src-container">
<pre class="src src-verilog"><span style="color: #0000FF;">initial</span> <span style="color: #6434A3;">begin</span>
   <span style="color: #0000FF;">repeat</span>(<span style="color: #D0372D;">4</span>) <span style="color: #6434A3;">begin</span>
      <span style="color: #6434A3;">@</span>(<span style="color: #0000FF;">posedge</span> clk);
   <span style="color: #6434A3;">end</span>
<span style="color: #6434A3;">end</span>
</pre>
</div>
</div>
</div>

<div id="outline-container-orgcaa367a" class="outline-3">
<h3 id="orgcaa367a"><span class="section-number-3">7.6.</span> How to Debug a FSM</h3>
<div class="outline-text-3" id="text-7-6">
<ul class="org-ul">
<li>Always add the current and next state to the waveform</li>
<li>Given the current state and the inputs,
check that the next state and output are as expected</li>
<li>As always, search for <code>x</code> and <code>z</code> values and ensure they make sense</li>
</ul>
</div>
</div>
</div>
</div>
<div id="postamble" class="status">
<p class="author">Author: Ido Merenstein</p>
<p class="date">Created: 2023-06-10 Sat 02:27</p>
</div>
</body>
</html>