<!DOCTYPE html>
<html lang="en"><head>
  <meta charset="utf-8">
  <meta http-equiv="X-UA-Compatible" content="IE=edge">
  <meta name="viewport" content="width=device-width, initial-scale=1"><!-- Begin Jekyll SEO tag v2.6.1 -->
<title>Designing a RISC-V Processor Core | Personal site of Tonmoy Roy. The goal of this site is to teach and learn the steps for designing a RISC-V processor core using SysteVerilog</title>
<meta name="generator" content="Jekyll v4.0.0" />
<meta property="og:title" content="Designing a RISC-V Processor Core" />
<meta property="og:locale" content="en_US" />
<meta name="description" content="Personal site of Tonmoy Roy. The goal of this site is to teach and learn the steps for designing a RISC-V processor core using SysteVerilog" />
<meta property="og:description" content="Personal site of Tonmoy Roy. The goal of this site is to teach and learn the steps for designing a RISC-V processor core using SysteVerilog" />
<link rel="canonical" href="https://tonmoy18.github.io/riscv-cpu-blog/" />
<meta property="og:url" content="https://tonmoy18.github.io/riscv-cpu-blog/" />
<meta property="og:site_name" content="Designing a RISC-V Processor Core" />
<script type="application/ld+json">
{"url":"https://tonmoy18.github.io/riscv-cpu-blog/","description":"Personal site of Tonmoy Roy. The goal of this site is to teach and learn the steps for designing a RISC-V processor core using SysteVerilog","@type":"WebSite","headline":"Designing a RISC-V Processor Core","name":"Designing a RISC-V Processor Core","@context":"https://schema.org"}</script>
<!-- End Jekyll SEO tag -->
<link rel="stylesheet" href="/riscv-cpu-blog/assets/main.css"><link type="application/atom+xml" rel="alternate" href="https://tonmoy18.github.io/riscv-cpu-blog/feed.xml" title="Designing a RISC-V Processor Core" /></head>
<body><header class="site-header" role="banner">

  <div class="wrapper"><a class="site-title" rel="author" href="/riscv-cpu-blog/">Designing a RISC-V Processor Core</a><nav class="site-nav">
        <input type="checkbox" id="nav-trigger" class="nav-trigger" />
        <label for="nav-trigger">
          <span class="menu-icon">
            <svg viewBox="0 0 18 15" width="18px" height="15px">
              <path d="M18,1.484c0,0.82-0.665,1.484-1.484,1.484H1.484C0.665,2.969,0,2.304,0,1.484l0,0C0,0.665,0.665,0,1.484,0 h15.032C17.335,0,18,0.665,18,1.484L18,1.484z M18,7.516C18,8.335,17.335,9,16.516,9H1.484C0.665,9,0,8.335,0,7.516l0,0 c0-0.82,0.665-1.484,1.484-1.484h15.032C17.335,6.031,18,6.696,18,7.516L18,7.516z M18,13.516C18,14.335,17.335,15,16.516,15H1.484 C0.665,15,0,14.335,0,13.516l0,0c0-0.82,0.665-1.483,1.484-1.483h15.032C17.335,12.031,18,12.695,18,13.516L18,13.516z"/>
            </svg>
          </span>
        </label>

        <div class="trigger"><a class="page-link" href="/riscv-cpu-blog/about/">About</a></div>
      </nav></div>
</header>
<main class="page-content" aria-label="Content">
      <div class="wrapper">
        <div class="home"><h1 id="designing-a-risc-v-processor-core">Designing a RISC-V Processor Core</h1>
<p>This blog series describes the process of creating a a small RISC-V processor core using SystemVerilog hardware definition language. Each post will be a small tutorial describing the models, testbench and architecture as well as the code to design these and setup steps required to do simulation. We are going to be using open source cycle accurate simulator <a href="https://www.veripool.org/wiki/verilator">Verilator</a> in this series. If you want you can use any other simulator capable of running SystemVerilog. In that case you can just skip over the steps describing verilator related steps. The source code explained in each blog post will be available as separate branches in <a href="https://github.com/tonmoy18/riscv-cpu-blog">this repository</a>.</p>

<p>We will start with implementing just the RV32I instruction set of the RISC-V specification. We will mostly stick to getting a minimum correct implementation done first. This means we will have only the machine mode in our design and will not worry about the user, supervisor or hypervior modes. We will also focus on a 32 bit implementation only for now. After getting a basic correct processor core implemented, I will either go into more system level implementation details.</p>

<h4 id="simulating-the-skeleton-of-a-processor-core"><a href="/riscv-cpu-blog/2020/02/01/getting-started.html">Simulating the Skeleton of a Processor Core</a></h4>
<p>The first step in creating our own processor core is to create the testbench, the models and to setup the environment to simulate our design in. To simulate our processor core, we need to instantiate it at a top level from where we can apply different stimulus (or inputs) to the core and monitor the outputs to verify the correctness of our design. <a href="/riscv-cpu-blog/2020/02/01/getting-started.html">Read MoreÂ»</a></p>
<h2 class="post-list-heading">Posts</h2>
    <ul class="post-list"><li><span class="post-meta">Mar 26, 2020</span>
        <h3>
          <a class="post-link" href="/riscv-cpu-blog/2020/03/26/implementing-first-instruction.html">
            Implementing our First Instruction
          </a>
        </h3></li><li><span class="post-meta">Feb 1, 2020</span>
        <h3>
          <a class="post-link" href="/riscv-cpu-blog/2020/02/01/getting-started.html">
            Simulating the Skeleton of a Processor Core
          </a>
        </h3></li></ul>

    <p class="rss-subscribe">subscribe <a href="/riscv-cpu-blog/feed.xml">via RSS</a></p></div>

      </div>
    </main><footer class="site-footer h-card">
  <data class="u-url" href="/riscv-cpu-blog/"></data>

  <div class="wrapper">

    <h2 class="footer-heading">Designing a RISC-V Processor Core</h2>

    <div class="footer-col-wrapper">
      <div class="footer-col footer-col-1">
        <ul class="contact-list">
          <li class="p-name">Designing a RISC-V Processor Core</li></ul>
      </div>

      <div class="footer-col footer-col-2"><ul class="social-media-list"><li><a href="https://github.com/tonmoy18"><svg class="svg-icon"><use xlink:href="/riscv-cpu-blog/assets/minima-social-icons.svg#github"></use></svg> <span class="username">tonmoy18</span></a></li></ul>
</div>

      <div class="footer-col footer-col-3">
        <p>Personal site of Tonmoy Roy. The goal of this site is to teach and learn the steps for designing a RISC-V processor core using SysteVerilog</p>
      </div>
    </div>

  </div>

</footer>
</body>

</html>
