TimeQuest Timing Analyzer report for Timer5Demo
Fri Jun 18 12:11:23 2021
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 22. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 30. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; Timer5Demo                                          ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.4%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 234.69 MHz ; 234.69 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+--------+-----------------+
; Clock    ; Slack  ; End Point TNS   ;
+----------+--------+-----------------+
; CLOCK_50 ; -3.261 ; -98.028         ;
+----------+--------+-----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 0.405 ; 0.000           ;
+----------+-------+-----------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+--------+-------------------------------+
; Clock    ; Slack  ; End Point TNS                 ;
+----------+--------+-------------------------------+
; CLOCK_50 ; -3.000 ; -44.120                       ;
+----------+--------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                        ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -3.261 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.188      ;
; -3.261 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.188      ;
; -3.261 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.188      ;
; -3.261 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.188      ;
; -3.261 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.188      ;
; -3.261 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.188      ;
; -3.261 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.188      ;
; -3.261 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.188      ;
; -3.261 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.188      ;
; -3.261 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.188      ;
; -3.261 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.188      ;
; -3.261 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.188      ;
; -3.221 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.140      ;
; -3.221 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.140      ;
; -3.221 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.140      ;
; -3.221 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.140      ;
; -3.221 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.140      ;
; -3.221 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.140      ;
; -3.221 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.140      ;
; -3.221 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.140      ;
; -3.221 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.140      ;
; -3.221 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.140      ;
; -3.221 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.140      ;
; -3.221 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.140      ;
; -3.175 ; TimerAuxFSM:inst|s_counter[22] ; TimerAuxFSM:inst|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.094      ;
; -3.175 ; TimerAuxFSM:inst|s_counter[22] ; TimerAuxFSM:inst|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.094      ;
; -3.175 ; TimerAuxFSM:inst|s_counter[22] ; TimerAuxFSM:inst|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.094      ;
; -3.175 ; TimerAuxFSM:inst|s_counter[22] ; TimerAuxFSM:inst|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.094      ;
; -3.175 ; TimerAuxFSM:inst|s_counter[22] ; TimerAuxFSM:inst|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.094      ;
; -3.175 ; TimerAuxFSM:inst|s_counter[22] ; TimerAuxFSM:inst|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.094      ;
; -3.175 ; TimerAuxFSM:inst|s_counter[22] ; TimerAuxFSM:inst|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.094      ;
; -3.175 ; TimerAuxFSM:inst|s_counter[22] ; TimerAuxFSM:inst|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.094      ;
; -3.175 ; TimerAuxFSM:inst|s_counter[22] ; TimerAuxFSM:inst|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.094      ;
; -3.175 ; TimerAuxFSM:inst|s_counter[22] ; TimerAuxFSM:inst|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.094      ;
; -3.175 ; TimerAuxFSM:inst|s_counter[22] ; TimerAuxFSM:inst|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.094      ;
; -3.175 ; TimerAuxFSM:inst|s_counter[22] ; TimerAuxFSM:inst|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.094      ;
; -3.133 ; TimerAuxFSM:inst|s_counter[21] ; TimerAuxFSM:inst|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.052      ;
; -3.133 ; TimerAuxFSM:inst|s_counter[21] ; TimerAuxFSM:inst|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.052      ;
; -3.133 ; TimerAuxFSM:inst|s_counter[21] ; TimerAuxFSM:inst|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.052      ;
; -3.133 ; TimerAuxFSM:inst|s_counter[21] ; TimerAuxFSM:inst|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.052      ;
; -3.133 ; TimerAuxFSM:inst|s_counter[21] ; TimerAuxFSM:inst|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.052      ;
; -3.133 ; TimerAuxFSM:inst|s_counter[21] ; TimerAuxFSM:inst|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.052      ;
; -3.133 ; TimerAuxFSM:inst|s_counter[21] ; TimerAuxFSM:inst|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.052      ;
; -3.133 ; TimerAuxFSM:inst|s_counter[21] ; TimerAuxFSM:inst|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.052      ;
; -3.133 ; TimerAuxFSM:inst|s_counter[21] ; TimerAuxFSM:inst|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.052      ;
; -3.133 ; TimerAuxFSM:inst|s_counter[21] ; TimerAuxFSM:inst|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.052      ;
; -3.133 ; TimerAuxFSM:inst|s_counter[21] ; TimerAuxFSM:inst|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.052      ;
; -3.133 ; TimerAuxFSM:inst|s_counter[21] ; TimerAuxFSM:inst|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.052      ;
; -3.082 ; TimerAuxFSM:inst|s_counter[25] ; TimerAuxFSM:inst|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.001      ;
; -3.082 ; TimerAuxFSM:inst|s_counter[25] ; TimerAuxFSM:inst|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.001      ;
; -3.082 ; TimerAuxFSM:inst|s_counter[25] ; TimerAuxFSM:inst|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.001      ;
; -3.082 ; TimerAuxFSM:inst|s_counter[25] ; TimerAuxFSM:inst|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.001      ;
; -3.082 ; TimerAuxFSM:inst|s_counter[25] ; TimerAuxFSM:inst|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.001      ;
; -3.082 ; TimerAuxFSM:inst|s_counter[25] ; TimerAuxFSM:inst|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.001      ;
; -3.082 ; TimerAuxFSM:inst|s_counter[25] ; TimerAuxFSM:inst|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.001      ;
; -3.082 ; TimerAuxFSM:inst|s_counter[25] ; TimerAuxFSM:inst|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.001      ;
; -3.082 ; TimerAuxFSM:inst|s_counter[25] ; TimerAuxFSM:inst|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.001      ;
; -3.082 ; TimerAuxFSM:inst|s_counter[25] ; TimerAuxFSM:inst|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.001      ;
; -3.082 ; TimerAuxFSM:inst|s_counter[25] ; TimerAuxFSM:inst|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.001      ;
; -3.082 ; TimerAuxFSM:inst|s_counter[25] ; TimerAuxFSM:inst|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.001      ;
; -3.080 ; TimerAuxFSM:inst|s_counter[20] ; TimerAuxFSM:inst|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.999      ;
; -3.080 ; TimerAuxFSM:inst|s_counter[20] ; TimerAuxFSM:inst|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.999      ;
; -3.080 ; TimerAuxFSM:inst|s_counter[20] ; TimerAuxFSM:inst|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.999      ;
; -3.080 ; TimerAuxFSM:inst|s_counter[20] ; TimerAuxFSM:inst|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.999      ;
; -3.080 ; TimerAuxFSM:inst|s_counter[20] ; TimerAuxFSM:inst|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.999      ;
; -3.080 ; TimerAuxFSM:inst|s_counter[20] ; TimerAuxFSM:inst|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.999      ;
; -3.080 ; TimerAuxFSM:inst|s_counter[20] ; TimerAuxFSM:inst|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.999      ;
; -3.080 ; TimerAuxFSM:inst|s_counter[20] ; TimerAuxFSM:inst|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.999      ;
; -3.080 ; TimerAuxFSM:inst|s_counter[20] ; TimerAuxFSM:inst|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.999      ;
; -3.080 ; TimerAuxFSM:inst|s_counter[20] ; TimerAuxFSM:inst|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.999      ;
; -3.080 ; TimerAuxFSM:inst|s_counter[20] ; TimerAuxFSM:inst|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.999      ;
; -3.080 ; TimerAuxFSM:inst|s_counter[20] ; TimerAuxFSM:inst|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.999      ;
; -3.046 ; TimerAuxFSM:inst|s_counter[3]  ; TimerAuxFSM:inst|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.973      ;
; -3.046 ; TimerAuxFSM:inst|s_counter[3]  ; TimerAuxFSM:inst|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.973      ;
; -3.046 ; TimerAuxFSM:inst|s_counter[3]  ; TimerAuxFSM:inst|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.973      ;
; -3.046 ; TimerAuxFSM:inst|s_counter[3]  ; TimerAuxFSM:inst|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.973      ;
; -3.046 ; TimerAuxFSM:inst|s_counter[3]  ; TimerAuxFSM:inst|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.973      ;
; -3.046 ; TimerAuxFSM:inst|s_counter[3]  ; TimerAuxFSM:inst|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.973      ;
; -3.046 ; TimerAuxFSM:inst|s_counter[3]  ; TimerAuxFSM:inst|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.973      ;
; -3.046 ; TimerAuxFSM:inst|s_counter[3]  ; TimerAuxFSM:inst|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.973      ;
; -3.046 ; TimerAuxFSM:inst|s_counter[3]  ; TimerAuxFSM:inst|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.973      ;
; -3.046 ; TimerAuxFSM:inst|s_counter[3]  ; TimerAuxFSM:inst|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.973      ;
; -3.046 ; TimerAuxFSM:inst|s_counter[3]  ; TimerAuxFSM:inst|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.973      ;
; -3.046 ; TimerAuxFSM:inst|s_counter[3]  ; TimerAuxFSM:inst|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.973      ;
; -3.040 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.959      ;
; -3.040 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.959      ;
; -3.040 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.959      ;
; -3.040 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.959      ;
; -3.040 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.959      ;
; -3.040 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.959      ;
; -3.040 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.959      ;
; -3.040 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.959      ;
; -3.040 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.959      ;
; -3.040 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.959      ;
; -3.040 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.959      ;
; -3.040 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.959      ;
; -3.040 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.959      ;
; -3.040 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.959      ;
; -3.020 ; TimerAuxFSM:inst|s_counter[17] ; TimerAuxFSM:inst|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.948      ;
; -3.020 ; TimerAuxFSM:inst|s_counter[17] ; TimerAuxFSM:inst|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.948      ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                        ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 0.405 ; TimerAuxFSM:inst|s_cntZero     ; TimerAuxFSM:inst|s_cntZero     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.549 ; TimerAuxFSM:inst|s_counter[11] ; TimerAuxFSM:inst|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.506      ; 1.241      ;
; 0.549 ; TimerAuxFSM:inst|s_counter[10] ; TimerAuxFSM:inst|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.506      ; 1.241      ;
; 0.639 ; TimerAuxFSM:inst|s_counter[12] ; TimerAuxFSM:inst|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 0.921      ;
; 0.642 ; TimerAuxFSM:inst|s_counter[10] ; TimerAuxFSM:inst|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.907      ;
; 0.645 ; TimerAuxFSM:inst|s_counter[8]  ; TimerAuxFSM:inst|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.910      ;
; 0.648 ; TimerAuxFSM:inst|s_counter[9]  ; TimerAuxFSM:inst|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.913      ;
; 0.655 ; TimerAuxFSM:inst|s_counter[14] ; TimerAuxFSM:inst|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.920      ;
; 0.656 ; TimerAuxFSM:inst|s_counter[2]  ; TimerAuxFSM:inst|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.921      ;
; 0.656 ; TimerAuxFSM:inst|s_counter[4]  ; TimerAuxFSM:inst|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.921      ;
; 0.657 ; TimerAuxFSM:inst|s_counter[20] ; TimerAuxFSM:inst|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; TimerAuxFSM:inst|s_counter[28] ; TimerAuxFSM:inst|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.922      ;
; 0.658 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; TimerAuxFSM:inst|s_counter[26] ; TimerAuxFSM:inst|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.923      ;
; 0.659 ; TimerAuxFSM:inst|s_counter[6]  ; TimerAuxFSM:inst|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; TimerAuxFSM:inst|s_counter[21] ; TimerAuxFSM:inst|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; TimerAuxFSM:inst|s_counter[30] ; TimerAuxFSM:inst|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.924      ;
; 0.660 ; TimerAuxFSM:inst|s_counter[22] ; TimerAuxFSM:inst|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; TimerAuxFSM:inst|s_counter[24] ; TimerAuxFSM:inst|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.925      ;
; 0.661 ; TimerAuxFSM:inst|s_counter[1]  ; TimerAuxFSM:inst|s_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.926      ;
; 0.661 ; TimerAuxFSM:inst|s_counter[3]  ; TimerAuxFSM:inst|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.926      ;
; 0.661 ; TimerAuxFSM:inst|s_counter[13] ; TimerAuxFSM:inst|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.926      ;
; 0.661 ; TimerAuxFSM:inst|s_counter[9]  ; TimerAuxFSM:inst|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.506      ; 1.353      ;
; 0.662 ; TimerAuxFSM:inst|s_counter[7]  ; TimerAuxFSM:inst|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.927      ;
; 0.662 ; TimerAuxFSM:inst|s_counter[11] ; TimerAuxFSM:inst|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.927      ;
; 0.662 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.927      ;
; 0.663 ; TimerAuxFSM:inst|s_counter[23] ; TimerAuxFSM:inst|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.928      ;
; 0.663 ; TimerAuxFSM:inst|s_counter[25] ; TimerAuxFSM:inst|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.928      ;
; 0.663 ; TimerAuxFSM:inst|s_counter[29] ; TimerAuxFSM:inst|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.928      ;
; 0.663 ; TimerAuxFSM:inst|s_counter[27] ; TimerAuxFSM:inst|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.928      ;
; 0.679 ; TimerAuxFSM:inst|s_counter[8]  ; TimerAuxFSM:inst|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.506      ; 1.371      ;
; 0.683 ; TimerAuxFSM:inst|s_counter[0]  ; TimerAuxFSM:inst|s_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.948      ;
; 0.801 ; TimerAuxFSM:inst|s_counter[7]  ; TimerAuxFSM:inst|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.506      ; 1.493      ;
; 0.819 ; TimerAuxFSM:inst|s_counter[6]  ; TimerAuxFSM:inst|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.506      ; 1.511      ;
; 0.925 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.506      ; 1.617      ;
; 0.941 ; TimerAuxFSM:inst|s_counter[4]  ; TimerAuxFSM:inst|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.506      ; 1.633      ;
; 0.962 ; TimerAuxFSM:inst|s_counter[9]  ; TimerAuxFSM:inst|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.227      ;
; 0.971 ; TimerAuxFSM:inst|s_counter[10] ; TimerAuxFSM:inst|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.236      ;
; 0.974 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.239      ;
; 0.975 ; TimerAuxFSM:inst|s_counter[13] ; TimerAuxFSM:inst|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.240      ;
; 0.975 ; TimerAuxFSM:inst|s_counter[1]  ; TimerAuxFSM:inst|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.240      ;
; 0.975 ; TimerAuxFSM:inst|s_counter[3]  ; TimerAuxFSM:inst|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.240      ;
; 0.975 ; TimerAuxFSM:inst|s_counter[21] ; TimerAuxFSM:inst|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.240      ;
; 0.975 ; TimerAuxFSM:inst|s_counter[8]  ; TimerAuxFSM:inst|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.240      ;
; 0.976 ; TimerAuxFSM:inst|s_counter[7]  ; TimerAuxFSM:inst|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.241      ;
; 0.976 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.241      ;
; 0.977 ; TimerAuxFSM:inst|s_counter[27] ; TimerAuxFSM:inst|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.242      ;
; 0.977 ; TimerAuxFSM:inst|s_counter[25] ; TimerAuxFSM:inst|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.242      ;
; 0.977 ; TimerAuxFSM:inst|s_counter[29] ; TimerAuxFSM:inst|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.242      ;
; 0.977 ; TimerAuxFSM:inst|s_counter[23] ; TimerAuxFSM:inst|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.242      ;
; 0.980 ; TimerAuxFSM:inst|s_counter[8]  ; TimerAuxFSM:inst|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.245      ;
; 0.985 ; TimerAuxFSM:inst|s_counter[4]  ; TimerAuxFSM:inst|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.250      ;
; 0.985 ; TimerAuxFSM:inst|s_counter[2]  ; TimerAuxFSM:inst|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.250      ;
; 0.986 ; TimerAuxFSM:inst|s_counter[20] ; TimerAuxFSM:inst|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.251      ;
; 0.986 ; TimerAuxFSM:inst|s_counter[28] ; TimerAuxFSM:inst|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.251      ;
; 0.987 ; TimerAuxFSM:inst|s_counter[0]  ; TimerAuxFSM:inst|s_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.252      ;
; 0.987 ; TimerAuxFSM:inst|s_counter[26] ; TimerAuxFSM:inst|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.252      ;
; 0.989 ; TimerAuxFSM:inst|s_counter[6]  ; TimerAuxFSM:inst|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.254      ;
; 0.990 ; TimerAuxFSM:inst|s_counter[22] ; TimerAuxFSM:inst|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.255      ;
; 0.990 ; TimerAuxFSM:inst|s_counter[24] ; TimerAuxFSM:inst|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.255      ;
; 0.990 ; TimerAuxFSM:inst|s_counter[4]  ; TimerAuxFSM:inst|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.255      ;
; 0.990 ; TimerAuxFSM:inst|s_counter[2]  ; TimerAuxFSM:inst|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.255      ;
; 0.991 ; TimerAuxFSM:inst|s_counter[20] ; TimerAuxFSM:inst|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.256      ;
; 0.991 ; TimerAuxFSM:inst|s_counter[28] ; TimerAuxFSM:inst|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.256      ;
; 0.992 ; TimerAuxFSM:inst|s_counter[0]  ; TimerAuxFSM:inst|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.257      ;
; 0.992 ; TimerAuxFSM:inst|s_counter[26] ; TimerAuxFSM:inst|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.257      ;
; 0.994 ; TimerAuxFSM:inst|s_counter[6]  ; TimerAuxFSM:inst|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.259      ;
; 0.995 ; TimerAuxFSM:inst|s_counter[24] ; TimerAuxFSM:inst|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.260      ;
; 0.995 ; TimerAuxFSM:inst|s_counter[22] ; TimerAuxFSM:inst|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.260      ;
; 1.052 ; TimerAuxFSM:inst|s_counter[3]  ; TimerAuxFSM:inst|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.506      ; 1.744      ;
; 1.067 ; TimerAuxFSM:inst|s_counter[2]  ; TimerAuxFSM:inst|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.506      ; 1.759      ;
; 1.083 ; TimerAuxFSM:inst|s_counter[9]  ; TimerAuxFSM:inst|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.348      ;
; 1.095 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.360      ;
; 1.096 ; TimerAuxFSM:inst|s_counter[3]  ; TimerAuxFSM:inst|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.361      ;
; 1.096 ; TimerAuxFSM:inst|s_counter[1]  ; TimerAuxFSM:inst|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.361      ;
; 1.096 ; TimerAuxFSM:inst|s_counter[21] ; TimerAuxFSM:inst|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.361      ;
; 1.097 ; TimerAuxFSM:inst|s_counter[11] ; TimerAuxFSM:inst|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.362      ;
; 1.097 ; TimerAuxFSM:inst|s_counter[7]  ; TimerAuxFSM:inst|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.362      ;
; 1.097 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.362      ;
; 1.097 ; TimerAuxFSM:inst|s_counter[10] ; TimerAuxFSM:inst|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.362      ;
; 1.098 ; TimerAuxFSM:inst|s_counter[27] ; TimerAuxFSM:inst|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.363      ;
; 1.098 ; TimerAuxFSM:inst|s_counter[25] ; TimerAuxFSM:inst|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.363      ;
; 1.098 ; TimerAuxFSM:inst|s_counter[23] ; TimerAuxFSM:inst|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.363      ;
; 1.100 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.365      ;
; 1.101 ; TimerAuxFSM:inst|s_counter[3]  ; TimerAuxFSM:inst|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.366      ;
; 1.101 ; TimerAuxFSM:inst|s_counter[1]  ; TimerAuxFSM:inst|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.366      ;
; 1.101 ; TimerAuxFSM:inst|s_counter[21] ; TimerAuxFSM:inst|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.366      ;
; 1.101 ; TimerAuxFSM:inst|s_counter[8]  ; TimerAuxFSM:inst|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.366      ;
; 1.102 ; TimerAuxFSM:inst|s_counter[11] ; TimerAuxFSM:inst|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.367      ;
; 1.102 ; TimerAuxFSM:inst|s_counter[7]  ; TimerAuxFSM:inst|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.367      ;
; 1.102 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.367      ;
; 1.102 ; TimerAuxFSM:inst|s_counter[10] ; TimerAuxFSM:inst|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.367      ;
; 1.103 ; TimerAuxFSM:inst|s_counter[27] ; TimerAuxFSM:inst|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.368      ;
; 1.103 ; TimerAuxFSM:inst|s_counter[25] ; TimerAuxFSM:inst|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.368      ;
; 1.103 ; TimerAuxFSM:inst|s_counter[23] ; TimerAuxFSM:inst|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.368      ;
; 1.111 ; TimerAuxFSM:inst|s_counter[4]  ; TimerAuxFSM:inst|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.376      ;
; 1.111 ; TimerAuxFSM:inst|s_counter[2]  ; TimerAuxFSM:inst|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.376      ;
; 1.112 ; TimerAuxFSM:inst|s_counter[20] ; TimerAuxFSM:inst|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.377      ;
; 1.113 ; TimerAuxFSM:inst|s_counter[0]  ; TimerAuxFSM:inst|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.378      ;
; 1.113 ; TimerAuxFSM:inst|s_counter[26] ; TimerAuxFSM:inst|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.378      ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 255.36 MHz ; 250.0 MHz       ; CLOCK_50   ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -2.916 ; -87.223        ;
+----------+--------+----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.356 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -44.120                      ;
+----------+--------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                         ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -2.916 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.853      ;
; -2.916 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.853      ;
; -2.916 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.853      ;
; -2.916 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.853      ;
; -2.916 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.853      ;
; -2.916 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.853      ;
; -2.916 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.853      ;
; -2.916 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.853      ;
; -2.916 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.853      ;
; -2.916 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.853      ;
; -2.916 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.853      ;
; -2.916 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.853      ;
; -2.880 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.809      ;
; -2.880 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.809      ;
; -2.880 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.809      ;
; -2.880 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.809      ;
; -2.880 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.809      ;
; -2.880 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.809      ;
; -2.880 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.809      ;
; -2.880 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.809      ;
; -2.880 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.809      ;
; -2.880 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.809      ;
; -2.880 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.809      ;
; -2.880 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.809      ;
; -2.850 ; TimerAuxFSM:inst|s_counter[22] ; TimerAuxFSM:inst|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.779      ;
; -2.850 ; TimerAuxFSM:inst|s_counter[22] ; TimerAuxFSM:inst|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.779      ;
; -2.850 ; TimerAuxFSM:inst|s_counter[22] ; TimerAuxFSM:inst|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.779      ;
; -2.850 ; TimerAuxFSM:inst|s_counter[22] ; TimerAuxFSM:inst|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.779      ;
; -2.850 ; TimerAuxFSM:inst|s_counter[22] ; TimerAuxFSM:inst|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.779      ;
; -2.850 ; TimerAuxFSM:inst|s_counter[22] ; TimerAuxFSM:inst|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.779      ;
; -2.850 ; TimerAuxFSM:inst|s_counter[22] ; TimerAuxFSM:inst|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.779      ;
; -2.850 ; TimerAuxFSM:inst|s_counter[22] ; TimerAuxFSM:inst|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.779      ;
; -2.850 ; TimerAuxFSM:inst|s_counter[22] ; TimerAuxFSM:inst|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.779      ;
; -2.850 ; TimerAuxFSM:inst|s_counter[22] ; TimerAuxFSM:inst|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.779      ;
; -2.850 ; TimerAuxFSM:inst|s_counter[22] ; TimerAuxFSM:inst|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.779      ;
; -2.850 ; TimerAuxFSM:inst|s_counter[22] ; TimerAuxFSM:inst|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.779      ;
; -2.799 ; TimerAuxFSM:inst|s_counter[21] ; TimerAuxFSM:inst|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.728      ;
; -2.799 ; TimerAuxFSM:inst|s_counter[21] ; TimerAuxFSM:inst|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.728      ;
; -2.799 ; TimerAuxFSM:inst|s_counter[21] ; TimerAuxFSM:inst|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.728      ;
; -2.799 ; TimerAuxFSM:inst|s_counter[21] ; TimerAuxFSM:inst|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.728      ;
; -2.799 ; TimerAuxFSM:inst|s_counter[21] ; TimerAuxFSM:inst|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.728      ;
; -2.799 ; TimerAuxFSM:inst|s_counter[21] ; TimerAuxFSM:inst|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.728      ;
; -2.799 ; TimerAuxFSM:inst|s_counter[21] ; TimerAuxFSM:inst|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.728      ;
; -2.799 ; TimerAuxFSM:inst|s_counter[21] ; TimerAuxFSM:inst|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.728      ;
; -2.799 ; TimerAuxFSM:inst|s_counter[21] ; TimerAuxFSM:inst|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.728      ;
; -2.799 ; TimerAuxFSM:inst|s_counter[21] ; TimerAuxFSM:inst|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.728      ;
; -2.799 ; TimerAuxFSM:inst|s_counter[21] ; TimerAuxFSM:inst|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.728      ;
; -2.799 ; TimerAuxFSM:inst|s_counter[21] ; TimerAuxFSM:inst|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.728      ;
; -2.767 ; TimerAuxFSM:inst|s_counter[25] ; TimerAuxFSM:inst|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.696      ;
; -2.767 ; TimerAuxFSM:inst|s_counter[25] ; TimerAuxFSM:inst|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.696      ;
; -2.767 ; TimerAuxFSM:inst|s_counter[25] ; TimerAuxFSM:inst|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.696      ;
; -2.767 ; TimerAuxFSM:inst|s_counter[25] ; TimerAuxFSM:inst|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.696      ;
; -2.767 ; TimerAuxFSM:inst|s_counter[25] ; TimerAuxFSM:inst|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.696      ;
; -2.767 ; TimerAuxFSM:inst|s_counter[25] ; TimerAuxFSM:inst|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.696      ;
; -2.767 ; TimerAuxFSM:inst|s_counter[25] ; TimerAuxFSM:inst|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.696      ;
; -2.767 ; TimerAuxFSM:inst|s_counter[25] ; TimerAuxFSM:inst|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.696      ;
; -2.767 ; TimerAuxFSM:inst|s_counter[25] ; TimerAuxFSM:inst|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.696      ;
; -2.767 ; TimerAuxFSM:inst|s_counter[25] ; TimerAuxFSM:inst|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.696      ;
; -2.767 ; TimerAuxFSM:inst|s_counter[25] ; TimerAuxFSM:inst|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.696      ;
; -2.767 ; TimerAuxFSM:inst|s_counter[25] ; TimerAuxFSM:inst|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.696      ;
; -2.747 ; TimerAuxFSM:inst|s_counter[20] ; TimerAuxFSM:inst|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.676      ;
; -2.747 ; TimerAuxFSM:inst|s_counter[20] ; TimerAuxFSM:inst|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.676      ;
; -2.747 ; TimerAuxFSM:inst|s_counter[20] ; TimerAuxFSM:inst|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.676      ;
; -2.747 ; TimerAuxFSM:inst|s_counter[20] ; TimerAuxFSM:inst|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.676      ;
; -2.747 ; TimerAuxFSM:inst|s_counter[20] ; TimerAuxFSM:inst|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.676      ;
; -2.747 ; TimerAuxFSM:inst|s_counter[20] ; TimerAuxFSM:inst|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.676      ;
; -2.747 ; TimerAuxFSM:inst|s_counter[20] ; TimerAuxFSM:inst|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.676      ;
; -2.747 ; TimerAuxFSM:inst|s_counter[20] ; TimerAuxFSM:inst|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.676      ;
; -2.747 ; TimerAuxFSM:inst|s_counter[20] ; TimerAuxFSM:inst|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.676      ;
; -2.747 ; TimerAuxFSM:inst|s_counter[20] ; TimerAuxFSM:inst|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.676      ;
; -2.747 ; TimerAuxFSM:inst|s_counter[20] ; TimerAuxFSM:inst|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.676      ;
; -2.747 ; TimerAuxFSM:inst|s_counter[20] ; TimerAuxFSM:inst|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.676      ;
; -2.710 ; TimerAuxFSM:inst|s_counter[3]  ; TimerAuxFSM:inst|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.647      ;
; -2.710 ; TimerAuxFSM:inst|s_counter[3]  ; TimerAuxFSM:inst|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.647      ;
; -2.710 ; TimerAuxFSM:inst|s_counter[3]  ; TimerAuxFSM:inst|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.647      ;
; -2.710 ; TimerAuxFSM:inst|s_counter[3]  ; TimerAuxFSM:inst|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.647      ;
; -2.710 ; TimerAuxFSM:inst|s_counter[3]  ; TimerAuxFSM:inst|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.647      ;
; -2.710 ; TimerAuxFSM:inst|s_counter[3]  ; TimerAuxFSM:inst|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.647      ;
; -2.710 ; TimerAuxFSM:inst|s_counter[3]  ; TimerAuxFSM:inst|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.647      ;
; -2.710 ; TimerAuxFSM:inst|s_counter[3]  ; TimerAuxFSM:inst|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.647      ;
; -2.710 ; TimerAuxFSM:inst|s_counter[3]  ; TimerAuxFSM:inst|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.647      ;
; -2.710 ; TimerAuxFSM:inst|s_counter[3]  ; TimerAuxFSM:inst|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.647      ;
; -2.710 ; TimerAuxFSM:inst|s_counter[3]  ; TimerAuxFSM:inst|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.647      ;
; -2.710 ; TimerAuxFSM:inst|s_counter[3]  ; TimerAuxFSM:inst|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.647      ;
; -2.705 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 3.635      ;
; -2.705 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 3.635      ;
; -2.705 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 3.635      ;
; -2.705 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 3.635      ;
; -2.705 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 3.635      ;
; -2.705 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 3.635      ;
; -2.705 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 3.635      ;
; -2.705 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 3.635      ;
; -2.705 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 3.635      ;
; -2.705 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 3.635      ;
; -2.705 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 3.635      ;
; -2.705 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 3.635      ;
; -2.705 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 3.635      ;
; -2.705 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 3.635      ;
; -2.669 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.591      ;
; -2.669 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.591      ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                         ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 0.356 ; TimerAuxFSM:inst|s_cntZero     ; TimerAuxFSM:inst|s_cntZero     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.497 ; TimerAuxFSM:inst|s_counter[10] ; TimerAuxFSM:inst|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.461      ; 1.129      ;
; 0.500 ; TimerAuxFSM:inst|s_counter[11] ; TimerAuxFSM:inst|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.461      ; 1.132      ;
; 0.584 ; TimerAuxFSM:inst|s_counter[12] ; TimerAuxFSM:inst|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 0.841      ;
; 0.589 ; TimerAuxFSM:inst|s_counter[10] ; TimerAuxFSM:inst|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.829      ;
; 0.592 ; TimerAuxFSM:inst|s_counter[8]  ; TimerAuxFSM:inst|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.832      ;
; 0.594 ; TimerAuxFSM:inst|s_counter[9]  ; TimerAuxFSM:inst|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.834      ;
; 0.597 ; TimerAuxFSM:inst|s_counter[9]  ; TimerAuxFSM:inst|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.461      ; 1.229      ;
; 0.600 ; TimerAuxFSM:inst|s_counter[14] ; TimerAuxFSM:inst|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.840      ;
; 0.601 ; TimerAuxFSM:inst|s_counter[2]  ; TimerAuxFSM:inst|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.841      ;
; 0.601 ; TimerAuxFSM:inst|s_counter[4]  ; TimerAuxFSM:inst|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.841      ;
; 0.601 ; TimerAuxFSM:inst|s_counter[20] ; TimerAuxFSM:inst|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.842      ;
; 0.601 ; TimerAuxFSM:inst|s_counter[28] ; TimerAuxFSM:inst|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.842      ;
; 0.602 ; TimerAuxFSM:inst|s_counter[26] ; TimerAuxFSM:inst|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.843      ;
; 0.602 ; TimerAuxFSM:inst|s_counter[30] ; TimerAuxFSM:inst|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.843      ;
; 0.603 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.843      ;
; 0.603 ; TimerAuxFSM:inst|s_counter[21] ; TimerAuxFSM:inst|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.844      ;
; 0.605 ; TimerAuxFSM:inst|s_counter[6]  ; TimerAuxFSM:inst|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.845      ;
; 0.605 ; TimerAuxFSM:inst|s_counter[22] ; TimerAuxFSM:inst|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.846      ;
; 0.605 ; TimerAuxFSM:inst|s_counter[24] ; TimerAuxFSM:inst|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.846      ;
; 0.606 ; TimerAuxFSM:inst|s_counter[1]  ; TimerAuxFSM:inst|s_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.846      ;
; 0.606 ; TimerAuxFSM:inst|s_counter[13] ; TimerAuxFSM:inst|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.846      ;
; 0.606 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.847      ;
; 0.606 ; TimerAuxFSM:inst|s_counter[29] ; TimerAuxFSM:inst|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.847      ;
; 0.607 ; TimerAuxFSM:inst|s_counter[3]  ; TimerAuxFSM:inst|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.847      ;
; 0.607 ; TimerAuxFSM:inst|s_counter[7]  ; TimerAuxFSM:inst|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.847      ;
; 0.607 ; TimerAuxFSM:inst|s_counter[11] ; TimerAuxFSM:inst|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.847      ;
; 0.607 ; TimerAuxFSM:inst|s_counter[23] ; TimerAuxFSM:inst|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.848      ;
; 0.607 ; TimerAuxFSM:inst|s_counter[25] ; TimerAuxFSM:inst|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.848      ;
; 0.607 ; TimerAuxFSM:inst|s_counter[27] ; TimerAuxFSM:inst|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.848      ;
; 0.611 ; TimerAuxFSM:inst|s_counter[8]  ; TimerAuxFSM:inst|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.461      ; 1.243      ;
; 0.626 ; TimerAuxFSM:inst|s_counter[0]  ; TimerAuxFSM:inst|s_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.866      ;
; 0.720 ; TimerAuxFSM:inst|s_counter[7]  ; TimerAuxFSM:inst|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.461      ; 1.352      ;
; 0.734 ; TimerAuxFSM:inst|s_counter[6]  ; TimerAuxFSM:inst|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.461      ; 1.366      ;
; 0.826 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.461      ; 1.458      ;
; 0.839 ; TimerAuxFSM:inst|s_counter[4]  ; TimerAuxFSM:inst|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.461      ; 1.471      ;
; 0.878 ; TimerAuxFSM:inst|s_counter[10] ; TimerAuxFSM:inst|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.118      ;
; 0.879 ; TimerAuxFSM:inst|s_counter[9]  ; TimerAuxFSM:inst|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.119      ;
; 0.882 ; TimerAuxFSM:inst|s_counter[8]  ; TimerAuxFSM:inst|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.122      ;
; 0.888 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.128      ;
; 0.888 ; TimerAuxFSM:inst|s_counter[21] ; TimerAuxFSM:inst|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.129      ;
; 0.890 ; TimerAuxFSM:inst|s_counter[28] ; TimerAuxFSM:inst|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.131      ;
; 0.890 ; TimerAuxFSM:inst|s_counter[2]  ; TimerAuxFSM:inst|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.130      ;
; 0.890 ; TimerAuxFSM:inst|s_counter[4]  ; TimerAuxFSM:inst|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.130      ;
; 0.890 ; TimerAuxFSM:inst|s_counter[20] ; TimerAuxFSM:inst|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.131      ;
; 0.891 ; TimerAuxFSM:inst|s_counter[13] ; TimerAuxFSM:inst|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.131      ;
; 0.891 ; TimerAuxFSM:inst|s_counter[1]  ; TimerAuxFSM:inst|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.131      ;
; 0.891 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.132      ;
; 0.891 ; TimerAuxFSM:inst|s_counter[29] ; TimerAuxFSM:inst|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.132      ;
; 0.891 ; TimerAuxFSM:inst|s_counter[26] ; TimerAuxFSM:inst|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.132      ;
; 0.892 ; TimerAuxFSM:inst|s_counter[7]  ; TimerAuxFSM:inst|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.132      ;
; 0.892 ; TimerAuxFSM:inst|s_counter[3]  ; TimerAuxFSM:inst|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.132      ;
; 0.892 ; TimerAuxFSM:inst|s_counter[27] ; TimerAuxFSM:inst|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.133      ;
; 0.892 ; TimerAuxFSM:inst|s_counter[25] ; TimerAuxFSM:inst|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.133      ;
; 0.892 ; TimerAuxFSM:inst|s_counter[23] ; TimerAuxFSM:inst|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.133      ;
; 0.893 ; TimerAuxFSM:inst|s_counter[0]  ; TimerAuxFSM:inst|s_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.133      ;
; 0.893 ; TimerAuxFSM:inst|s_counter[8]  ; TimerAuxFSM:inst|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.133      ;
; 0.895 ; TimerAuxFSM:inst|s_counter[6]  ; TimerAuxFSM:inst|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.135      ;
; 0.895 ; TimerAuxFSM:inst|s_counter[22] ; TimerAuxFSM:inst|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.136      ;
; 0.895 ; TimerAuxFSM:inst|s_counter[24] ; TimerAuxFSM:inst|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.136      ;
; 0.901 ; TimerAuxFSM:inst|s_counter[4]  ; TimerAuxFSM:inst|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.141      ;
; 0.901 ; TimerAuxFSM:inst|s_counter[20] ; TimerAuxFSM:inst|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.142      ;
; 0.901 ; TimerAuxFSM:inst|s_counter[28] ; TimerAuxFSM:inst|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.142      ;
; 0.901 ; TimerAuxFSM:inst|s_counter[2]  ; TimerAuxFSM:inst|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.141      ;
; 0.902 ; TimerAuxFSM:inst|s_counter[26] ; TimerAuxFSM:inst|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.143      ;
; 0.904 ; TimerAuxFSM:inst|s_counter[0]  ; TimerAuxFSM:inst|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.144      ;
; 0.906 ; TimerAuxFSM:inst|s_counter[6]  ; TimerAuxFSM:inst|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.146      ;
; 0.906 ; TimerAuxFSM:inst|s_counter[24] ; TimerAuxFSM:inst|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.147      ;
; 0.906 ; TimerAuxFSM:inst|s_counter[22] ; TimerAuxFSM:inst|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.147      ;
; 0.940 ; TimerAuxFSM:inst|s_counter[3]  ; TimerAuxFSM:inst|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.461      ; 1.572      ;
; 0.949 ; TimerAuxFSM:inst|s_counter[2]  ; TimerAuxFSM:inst|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.461      ; 1.581      ;
; 0.978 ; TimerAuxFSM:inst|s_counter[9]  ; TimerAuxFSM:inst|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.218      ;
; 0.987 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.227      ;
; 0.987 ; TimerAuxFSM:inst|s_counter[21] ; TimerAuxFSM:inst|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.228      ;
; 0.988 ; TimerAuxFSM:inst|s_counter[10] ; TimerAuxFSM:inst|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.228      ;
; 0.990 ; TimerAuxFSM:inst|s_counter[1]  ; TimerAuxFSM:inst|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.230      ;
; 0.990 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.231      ;
; 0.991 ; TimerAuxFSM:inst|s_counter[7]  ; TimerAuxFSM:inst|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.231      ;
; 0.991 ; TimerAuxFSM:inst|s_counter[27] ; TimerAuxFSM:inst|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.232      ;
; 0.991 ; TimerAuxFSM:inst|s_counter[3]  ; TimerAuxFSM:inst|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.231      ;
; 0.991 ; TimerAuxFSM:inst|s_counter[25] ; TimerAuxFSM:inst|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.232      ;
; 0.991 ; TimerAuxFSM:inst|s_counter[23] ; TimerAuxFSM:inst|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.232      ;
; 0.991 ; TimerAuxFSM:inst|s_counter[11] ; TimerAuxFSM:inst|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.231      ;
; 0.992 ; TimerAuxFSM:inst|s_counter[8]  ; TimerAuxFSM:inst|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.232      ;
; 0.998 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.238      ;
; 0.998 ; TimerAuxFSM:inst|s_counter[21] ; TimerAuxFSM:inst|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.239      ;
; 0.999 ; TimerAuxFSM:inst|s_counter[10] ; TimerAuxFSM:inst|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.239      ;
; 1.000 ; TimerAuxFSM:inst|s_counter[4]  ; TimerAuxFSM:inst|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.240      ;
; 1.000 ; TimerAuxFSM:inst|s_counter[20] ; TimerAuxFSM:inst|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.241      ;
; 1.000 ; TimerAuxFSM:inst|s_counter[2]  ; TimerAuxFSM:inst|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.240      ;
; 1.001 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.242      ;
; 1.001 ; TimerAuxFSM:inst|s_counter[1]  ; TimerAuxFSM:inst|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.241      ;
; 1.001 ; TimerAuxFSM:inst|s_counter[26] ; TimerAuxFSM:inst|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.242      ;
; 1.002 ; TimerAuxFSM:inst|s_counter[7]  ; TimerAuxFSM:inst|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.242      ;
; 1.002 ; TimerAuxFSM:inst|s_counter[3]  ; TimerAuxFSM:inst|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.242      ;
; 1.002 ; TimerAuxFSM:inst|s_counter[27] ; TimerAuxFSM:inst|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.243      ;
; 1.002 ; TimerAuxFSM:inst|s_counter[25] ; TimerAuxFSM:inst|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.243      ;
; 1.002 ; TimerAuxFSM:inst|s_counter[23] ; TimerAuxFSM:inst|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.243      ;
; 1.002 ; TimerAuxFSM:inst|s_counter[11] ; TimerAuxFSM:inst|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.242      ;
; 1.003 ; TimerAuxFSM:inst|s_counter[0]  ; TimerAuxFSM:inst|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.243      ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -1.015 ; -29.792        ;
+----------+--------+----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.184 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -36.990                      ;
+----------+--------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                         ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -1.015 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.962      ;
; -1.015 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.962      ;
; -1.015 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.962      ;
; -1.015 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.962      ;
; -1.015 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.962      ;
; -1.015 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.962      ;
; -1.015 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.962      ;
; -1.015 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.962      ;
; -1.015 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.962      ;
; -1.015 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.962      ;
; -1.015 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.962      ;
; -1.015 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.962      ;
; -1.000 ; TimerAuxFSM:inst|s_counter[21] ; TimerAuxFSM:inst|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.947      ;
; -1.000 ; TimerAuxFSM:inst|s_counter[21] ; TimerAuxFSM:inst|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.947      ;
; -1.000 ; TimerAuxFSM:inst|s_counter[21] ; TimerAuxFSM:inst|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.947      ;
; -1.000 ; TimerAuxFSM:inst|s_counter[21] ; TimerAuxFSM:inst|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.947      ;
; -1.000 ; TimerAuxFSM:inst|s_counter[21] ; TimerAuxFSM:inst|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.947      ;
; -1.000 ; TimerAuxFSM:inst|s_counter[21] ; TimerAuxFSM:inst|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.947      ;
; -1.000 ; TimerAuxFSM:inst|s_counter[21] ; TimerAuxFSM:inst|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.947      ;
; -1.000 ; TimerAuxFSM:inst|s_counter[21] ; TimerAuxFSM:inst|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.947      ;
; -1.000 ; TimerAuxFSM:inst|s_counter[21] ; TimerAuxFSM:inst|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.947      ;
; -1.000 ; TimerAuxFSM:inst|s_counter[21] ; TimerAuxFSM:inst|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.947      ;
; -1.000 ; TimerAuxFSM:inst|s_counter[21] ; TimerAuxFSM:inst|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.947      ;
; -1.000 ; TimerAuxFSM:inst|s_counter[21] ; TimerAuxFSM:inst|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.947      ;
; -0.998 ; TimerAuxFSM:inst|s_counter[1]  ; TimerAuxFSM:inst|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.946      ;
; -0.997 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 1.952      ;
; -0.997 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 1.952      ;
; -0.997 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 1.952      ;
; -0.997 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 1.952      ;
; -0.997 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 1.952      ;
; -0.997 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 1.952      ;
; -0.997 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 1.952      ;
; -0.997 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 1.952      ;
; -0.997 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 1.952      ;
; -0.997 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 1.952      ;
; -0.997 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 1.952      ;
; -0.997 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 1.952      ;
; -0.986 ; TimerAuxFSM:inst|s_counter[22] ; TimerAuxFSM:inst|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.933      ;
; -0.986 ; TimerAuxFSM:inst|s_counter[22] ; TimerAuxFSM:inst|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.933      ;
; -0.986 ; TimerAuxFSM:inst|s_counter[22] ; TimerAuxFSM:inst|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.933      ;
; -0.986 ; TimerAuxFSM:inst|s_counter[22] ; TimerAuxFSM:inst|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.933      ;
; -0.986 ; TimerAuxFSM:inst|s_counter[22] ; TimerAuxFSM:inst|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.933      ;
; -0.986 ; TimerAuxFSM:inst|s_counter[22] ; TimerAuxFSM:inst|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.933      ;
; -0.986 ; TimerAuxFSM:inst|s_counter[22] ; TimerAuxFSM:inst|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.933      ;
; -0.986 ; TimerAuxFSM:inst|s_counter[22] ; TimerAuxFSM:inst|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.933      ;
; -0.986 ; TimerAuxFSM:inst|s_counter[22] ; TimerAuxFSM:inst|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.933      ;
; -0.986 ; TimerAuxFSM:inst|s_counter[22] ; TimerAuxFSM:inst|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.933      ;
; -0.986 ; TimerAuxFSM:inst|s_counter[22] ; TimerAuxFSM:inst|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.933      ;
; -0.986 ; TimerAuxFSM:inst|s_counter[22] ; TimerAuxFSM:inst|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.933      ;
; -0.958 ; TimerAuxFSM:inst|s_counter[25] ; TimerAuxFSM:inst|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.905      ;
; -0.958 ; TimerAuxFSM:inst|s_counter[25] ; TimerAuxFSM:inst|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.905      ;
; -0.958 ; TimerAuxFSM:inst|s_counter[25] ; TimerAuxFSM:inst|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.905      ;
; -0.958 ; TimerAuxFSM:inst|s_counter[25] ; TimerAuxFSM:inst|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.905      ;
; -0.958 ; TimerAuxFSM:inst|s_counter[25] ; TimerAuxFSM:inst|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.905      ;
; -0.958 ; TimerAuxFSM:inst|s_counter[25] ; TimerAuxFSM:inst|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.905      ;
; -0.958 ; TimerAuxFSM:inst|s_counter[25] ; TimerAuxFSM:inst|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.905      ;
; -0.958 ; TimerAuxFSM:inst|s_counter[25] ; TimerAuxFSM:inst|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.905      ;
; -0.958 ; TimerAuxFSM:inst|s_counter[25] ; TimerAuxFSM:inst|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.905      ;
; -0.958 ; TimerAuxFSM:inst|s_counter[25] ; TimerAuxFSM:inst|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.905      ;
; -0.958 ; TimerAuxFSM:inst|s_counter[25] ; TimerAuxFSM:inst|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.905      ;
; -0.958 ; TimerAuxFSM:inst|s_counter[25] ; TimerAuxFSM:inst|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.905      ;
; -0.949 ; TimerAuxFSM:inst|s_counter[0]  ; TimerAuxFSM:inst|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.897      ;
; -0.947 ; TimerAuxFSM:inst|s_counter[1]  ; TimerAuxFSM:inst|s_counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.895      ;
; -0.932 ; TimerAuxFSM:inst|s_counter[0]  ; TimerAuxFSM:inst|s_counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.880      ;
; -0.930 ; TimerAuxFSM:inst|s_counter[20] ; TimerAuxFSM:inst|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.877      ;
; -0.930 ; TimerAuxFSM:inst|s_counter[20] ; TimerAuxFSM:inst|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.877      ;
; -0.930 ; TimerAuxFSM:inst|s_counter[20] ; TimerAuxFSM:inst|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.877      ;
; -0.930 ; TimerAuxFSM:inst|s_counter[20] ; TimerAuxFSM:inst|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.877      ;
; -0.930 ; TimerAuxFSM:inst|s_counter[20] ; TimerAuxFSM:inst|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.877      ;
; -0.930 ; TimerAuxFSM:inst|s_counter[20] ; TimerAuxFSM:inst|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.877      ;
; -0.930 ; TimerAuxFSM:inst|s_counter[20] ; TimerAuxFSM:inst|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.877      ;
; -0.930 ; TimerAuxFSM:inst|s_counter[20] ; TimerAuxFSM:inst|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.877      ;
; -0.930 ; TimerAuxFSM:inst|s_counter[20] ; TimerAuxFSM:inst|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.877      ;
; -0.930 ; TimerAuxFSM:inst|s_counter[20] ; TimerAuxFSM:inst|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.877      ;
; -0.930 ; TimerAuxFSM:inst|s_counter[20] ; TimerAuxFSM:inst|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.877      ;
; -0.930 ; TimerAuxFSM:inst|s_counter[20] ; TimerAuxFSM:inst|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.877      ;
; -0.930 ; TimerAuxFSM:inst|s_counter[3]  ; TimerAuxFSM:inst|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.878      ;
; -0.911 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.851      ;
; -0.911 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.851      ;
; -0.911 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.851      ;
; -0.911 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.851      ;
; -0.911 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.851      ;
; -0.911 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.851      ;
; -0.911 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.851      ;
; -0.911 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.851      ;
; -0.911 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.851      ;
; -0.911 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.851      ;
; -0.911 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.851      ;
; -0.911 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.851      ;
; -0.911 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.851      ;
; -0.911 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.851      ;
; -0.910 ; TimerAuxFSM:inst|s_counter[1]  ; TimerAuxFSM:inst|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.858      ;
; -0.900 ; TimerAuxFSM:inst|s_counter[17] ; TimerAuxFSM:inst|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 1.855      ;
; -0.900 ; TimerAuxFSM:inst|s_counter[17] ; TimerAuxFSM:inst|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 1.855      ;
; -0.900 ; TimerAuxFSM:inst|s_counter[17] ; TimerAuxFSM:inst|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 1.855      ;
; -0.900 ; TimerAuxFSM:inst|s_counter[17] ; TimerAuxFSM:inst|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 1.855      ;
; -0.900 ; TimerAuxFSM:inst|s_counter[17] ; TimerAuxFSM:inst|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 1.855      ;
; -0.900 ; TimerAuxFSM:inst|s_counter[17] ; TimerAuxFSM:inst|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 1.855      ;
; -0.900 ; TimerAuxFSM:inst|s_counter[17] ; TimerAuxFSM:inst|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 1.855      ;
; -0.900 ; TimerAuxFSM:inst|s_counter[17] ; TimerAuxFSM:inst|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 1.855      ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                         ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 0.184 ; TimerAuxFSM:inst|s_cntZero     ; TimerAuxFSM:inst|s_cntZero     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.252 ; TimerAuxFSM:inst|s_counter[11] ; TimerAuxFSM:inst|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 0.575      ;
; 0.257 ; TimerAuxFSM:inst|s_counter[10] ; TimerAuxFSM:inst|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 0.580      ;
; 0.293 ; TimerAuxFSM:inst|s_counter[12] ; TimerAuxFSM:inst|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.424      ;
; 0.295 ; TimerAuxFSM:inst|s_counter[8]  ; TimerAuxFSM:inst|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.418      ;
; 0.295 ; TimerAuxFSM:inst|s_counter[10] ; TimerAuxFSM:inst|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.418      ;
; 0.297 ; TimerAuxFSM:inst|s_counter[9]  ; TimerAuxFSM:inst|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.420      ;
; 0.300 ; TimerAuxFSM:inst|s_counter[14] ; TimerAuxFSM:inst|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.423      ;
; 0.300 ; TimerAuxFSM:inst|s_counter[30] ; TimerAuxFSM:inst|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.424      ;
; 0.301 ; TimerAuxFSM:inst|s_counter[2]  ; TimerAuxFSM:inst|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.424      ;
; 0.301 ; TimerAuxFSM:inst|s_counter[4]  ; TimerAuxFSM:inst|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.424      ;
; 0.301 ; TimerAuxFSM:inst|s_counter[20] ; TimerAuxFSM:inst|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; TimerAuxFSM:inst|s_counter[26] ; TimerAuxFSM:inst|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; TimerAuxFSM:inst|s_counter[28] ; TimerAuxFSM:inst|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.425      ;
; 0.302 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.425      ;
; 0.302 ; TimerAuxFSM:inst|s_counter[6]  ; TimerAuxFSM:inst|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.425      ;
; 0.302 ; TimerAuxFSM:inst|s_counter[21] ; TimerAuxFSM:inst|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; TimerAuxFSM:inst|s_counter[22] ; TimerAuxFSM:inst|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; TimerAuxFSM:inst|s_counter[24] ; TimerAuxFSM:inst|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.426      ;
; 0.303 ; TimerAuxFSM:inst|s_counter[1]  ; TimerAuxFSM:inst|s_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; TimerAuxFSM:inst|s_counter[7]  ; TimerAuxFSM:inst|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; TimerAuxFSM:inst|s_counter[13] ; TimerAuxFSM:inst|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; TimerAuxFSM:inst|s_counter[23] ; TimerAuxFSM:inst|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; TimerAuxFSM:inst|s_counter[29] ; TimerAuxFSM:inst|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.427      ;
; 0.304 ; TimerAuxFSM:inst|s_counter[3]  ; TimerAuxFSM:inst|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.427      ;
; 0.304 ; TimerAuxFSM:inst|s_counter[11] ; TimerAuxFSM:inst|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.427      ;
; 0.304 ; TimerAuxFSM:inst|s_counter[25] ; TimerAuxFSM:inst|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.428      ;
; 0.304 ; TimerAuxFSM:inst|s_counter[27] ; TimerAuxFSM:inst|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.428      ;
; 0.311 ; TimerAuxFSM:inst|s_counter[9]  ; TimerAuxFSM:inst|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 0.634      ;
; 0.313 ; TimerAuxFSM:inst|s_counter[0]  ; TimerAuxFSM:inst|s_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.436      ;
; 0.323 ; TimerAuxFSM:inst|s_counter[8]  ; TimerAuxFSM:inst|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 0.646      ;
; 0.383 ; TimerAuxFSM:inst|s_counter[7]  ; TimerAuxFSM:inst|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 0.706      ;
; 0.396 ; TimerAuxFSM:inst|s_counter[6]  ; TimerAuxFSM:inst|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 0.719      ;
; 0.445 ; TimerAuxFSM:inst|s_counter[9]  ; TimerAuxFSM:inst|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.568      ;
; 0.448 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 0.771      ;
; 0.450 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.573      ;
; 0.450 ; TimerAuxFSM:inst|s_counter[21] ; TimerAuxFSM:inst|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.574      ;
; 0.451 ; TimerAuxFSM:inst|s_counter[7]  ; TimerAuxFSM:inst|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.574      ;
; 0.451 ; TimerAuxFSM:inst|s_counter[13] ; TimerAuxFSM:inst|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.574      ;
; 0.451 ; TimerAuxFSM:inst|s_counter[29] ; TimerAuxFSM:inst|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.575      ;
; 0.451 ; TimerAuxFSM:inst|s_counter[1]  ; TimerAuxFSM:inst|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.574      ;
; 0.451 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.575      ;
; 0.451 ; TimerAuxFSM:inst|s_counter[23] ; TimerAuxFSM:inst|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.575      ;
; 0.452 ; TimerAuxFSM:inst|s_counter[3]  ; TimerAuxFSM:inst|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.575      ;
; 0.452 ; TimerAuxFSM:inst|s_counter[25] ; TimerAuxFSM:inst|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.576      ;
; 0.452 ; TimerAuxFSM:inst|s_counter[27] ; TimerAuxFSM:inst|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.576      ;
; 0.454 ; TimerAuxFSM:inst|s_counter[8]  ; TimerAuxFSM:inst|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.577      ;
; 0.454 ; TimerAuxFSM:inst|s_counter[10] ; TimerAuxFSM:inst|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.577      ;
; 0.457 ; TimerAuxFSM:inst|s_counter[8]  ; TimerAuxFSM:inst|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.580      ;
; 0.460 ; TimerAuxFSM:inst|s_counter[4]  ; TimerAuxFSM:inst|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.583      ;
; 0.460 ; TimerAuxFSM:inst|s_counter[20] ; TimerAuxFSM:inst|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.584      ;
; 0.460 ; TimerAuxFSM:inst|s_counter[0]  ; TimerAuxFSM:inst|s_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.583      ;
; 0.460 ; TimerAuxFSM:inst|s_counter[28] ; TimerAuxFSM:inst|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.584      ;
; 0.460 ; TimerAuxFSM:inst|s_counter[2]  ; TimerAuxFSM:inst|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.583      ;
; 0.460 ; TimerAuxFSM:inst|s_counter[26] ; TimerAuxFSM:inst|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.584      ;
; 0.461 ; TimerAuxFSM:inst|s_counter[6]  ; TimerAuxFSM:inst|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.584      ;
; 0.461 ; TimerAuxFSM:inst|s_counter[22] ; TimerAuxFSM:inst|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.585      ;
; 0.461 ; TimerAuxFSM:inst|s_counter[24] ; TimerAuxFSM:inst|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.585      ;
; 0.461 ; TimerAuxFSM:inst|s_counter[4]  ; TimerAuxFSM:inst|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 0.784      ;
; 0.463 ; TimerAuxFSM:inst|s_counter[4]  ; TimerAuxFSM:inst|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.586      ;
; 0.463 ; TimerAuxFSM:inst|s_counter[20] ; TimerAuxFSM:inst|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.587      ;
; 0.463 ; TimerAuxFSM:inst|s_counter[28] ; TimerAuxFSM:inst|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.587      ;
; 0.463 ; TimerAuxFSM:inst|s_counter[0]  ; TimerAuxFSM:inst|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.586      ;
; 0.463 ; TimerAuxFSM:inst|s_counter[2]  ; TimerAuxFSM:inst|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.586      ;
; 0.463 ; TimerAuxFSM:inst|s_counter[26] ; TimerAuxFSM:inst|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.587      ;
; 0.464 ; TimerAuxFSM:inst|s_counter[6]  ; TimerAuxFSM:inst|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.587      ;
; 0.464 ; TimerAuxFSM:inst|s_counter[22] ; TimerAuxFSM:inst|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.588      ;
; 0.464 ; TimerAuxFSM:inst|s_counter[24] ; TimerAuxFSM:inst|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.588      ;
; 0.508 ; TimerAuxFSM:inst|s_counter[9]  ; TimerAuxFSM:inst|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.631      ;
; 0.513 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.636      ;
; 0.513 ; TimerAuxFSM:inst|s_counter[21] ; TimerAuxFSM:inst|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.637      ;
; 0.514 ; TimerAuxFSM:inst|s_counter[7]  ; TimerAuxFSM:inst|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.637      ;
; 0.514 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.638      ;
; 0.514 ; TimerAuxFSM:inst|s_counter[1]  ; TimerAuxFSM:inst|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.637      ;
; 0.514 ; TimerAuxFSM:inst|s_counter[23] ; TimerAuxFSM:inst|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.638      ;
; 0.515 ; TimerAuxFSM:inst|s_counter[11] ; TimerAuxFSM:inst|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.638      ;
; 0.515 ; TimerAuxFSM:inst|s_counter[3]  ; TimerAuxFSM:inst|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.638      ;
; 0.515 ; TimerAuxFSM:inst|s_counter[27] ; TimerAuxFSM:inst|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.639      ;
; 0.515 ; TimerAuxFSM:inst|s_counter[25] ; TimerAuxFSM:inst|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.639      ;
; 0.516 ; TimerAuxFSM:inst|s_counter[3]  ; TimerAuxFSM:inst|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 0.839      ;
; 0.516 ; TimerAuxFSM:inst|s_counter[5]  ; TimerAuxFSM:inst|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.639      ;
; 0.516 ; TimerAuxFSM:inst|s_counter[21] ; TimerAuxFSM:inst|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.640      ;
; 0.517 ; TimerAuxFSM:inst|s_counter[7]  ; TimerAuxFSM:inst|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.640      ;
; 0.517 ; TimerAuxFSM:inst|s_counter[19] ; TimerAuxFSM:inst|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.641      ;
; 0.517 ; TimerAuxFSM:inst|s_counter[1]  ; TimerAuxFSM:inst|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.640      ;
; 0.517 ; TimerAuxFSM:inst|s_counter[23] ; TimerAuxFSM:inst|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.641      ;
; 0.518 ; TimerAuxFSM:inst|s_counter[11] ; TimerAuxFSM:inst|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.641      ;
; 0.518 ; TimerAuxFSM:inst|s_counter[3]  ; TimerAuxFSM:inst|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.641      ;
; 0.518 ; TimerAuxFSM:inst|s_counter[27] ; TimerAuxFSM:inst|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.642      ;
; 0.518 ; TimerAuxFSM:inst|s_counter[25] ; TimerAuxFSM:inst|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.642      ;
; 0.520 ; TimerAuxFSM:inst|s_counter[8]  ; TimerAuxFSM:inst|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.643      ;
; 0.520 ; TimerAuxFSM:inst|s_counter[10] ; TimerAuxFSM:inst|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.643      ;
; 0.523 ; TimerAuxFSM:inst|s_counter[10] ; TimerAuxFSM:inst|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.646      ;
; 0.526 ; TimerAuxFSM:inst|s_counter[4]  ; TimerAuxFSM:inst|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.649      ;
; 0.526 ; TimerAuxFSM:inst|s_counter[20] ; TimerAuxFSM:inst|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.650      ;
; 0.526 ; TimerAuxFSM:inst|s_counter[0]  ; TimerAuxFSM:inst|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.649      ;
; 0.526 ; TimerAuxFSM:inst|s_counter[2]  ; TimerAuxFSM:inst|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.649      ;
; 0.526 ; TimerAuxFSM:inst|s_counter[26] ; TimerAuxFSM:inst|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.650      ;
; 0.527 ; TimerAuxFSM:inst|s_counter[6]  ; TimerAuxFSM:inst|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.650      ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.261  ; 0.184 ; N/A      ; N/A     ; -3.000              ;
;  CLOCK_50        ; -3.261  ; 0.184 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -98.028 ; 0.0   ; 0.0      ; 0.0     ; -44.12              ;
;  CLOCK_50        ; -98.028 ; 0.000 ; N/A      ; N/A     ; -44.120             ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 1489     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 1489     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 154   ; 154  ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+------------------------------------------+
; Clock Status Summary                     ;
+----------+----------+------+-------------+
; Target   ; Clock    ; Type ; Status      ;
+----------+----------+------+-------------+
; CLOCK_50 ; CLOCK_50 ; Base ; Constrained ;
+----------+----------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Fri Jun 18 12:11:21 2021
Info: Command: quartus_sta Timer5Demo -c Timer5Demo
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Timer5Demo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.261
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.261             -98.028 CLOCK_50 
Info (332146): Worst-case hold slack is 0.405
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.405               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -44.120 CLOCK_50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.916
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.916             -87.223 CLOCK_50 
Info (332146): Worst-case hold slack is 0.356
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.356               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -44.120 CLOCK_50 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.015
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.015             -29.792 CLOCK_50 
Info (332146): Worst-case hold slack is 0.184
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.184               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -36.990 CLOCK_50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4834 megabytes
    Info: Processing ended: Fri Jun 18 12:11:23 2021
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


