// Seed: 1713541800
module module_0;
  parameter id_1 = ~1;
  wire [1  -  1 'b0 : -  -1] id_2;
  logic [-1 : 1] id_3;
endmodule
module module_1 #(
    parameter id_5 = 32'd42,
    parameter id_8 = 32'd80
) (
    output uwire id_0,
    output supply0 id_1,
    output uwire id_2,
    output wor id_3,
    input supply0 id_4,
    output wand _id_5,
    input tri id_6
);
  wire _id_8;
  assign id_0 = 1;
  logic [1 : id_5] id_9;
  ;
  parameter [id_8 : id_8] id_10 = 1;
  module_0 modCall_1 ();
  assign id_3 = id_4;
  wire id_11;
endmodule
