{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 11 20:45:21 2019 " "Info: Processing started: Wed Sep 11 20:45:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off vga_project -c vga_controller --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off vga_project -c vga_controller --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "iCLK_27MHz " "Info: Assuming node \"iCLK_27MHz\" is an undefined clock" {  } { { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "iCLK_27MHz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "vga_controller:controller\|oVGA_HS " "Info: Detected ripple clock \"vga_controller:controller\|oVGA_HS\" as buffer" {  } { { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_controller:controller\|oVGA_HS" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "iCLK_27MHz register vga_controller:controller\|opixel_y\[0\] register vga_controller:controller\|oVGA_VS 252.84 MHz 3.955 ns Internal " "Info: Clock \"iCLK_27MHz\" has Internal fmax of 252.84 MHz between source register \"vga_controller:controller\|opixel_y\[0\]\" and destination register \"vga_controller:controller\|oVGA_VS\" (period= 3.955 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.741 ns + Longest register register " "Info: + Longest register to register delay is 3.741 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_controller:controller\|opixel_y\[0\] 1 REG LCFF_X62_Y22_N27 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X62_Y22_N27; Fanout = 6; REG Node = 'vga_controller:controller\|opixel_y\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_controller:controller|opixel_y[0] } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.393 ns) 0.915 ns vga_controller:controller\|Add1~1 2 COMB LCCOMB_X63_Y22_N12 2 " "Info: 2: + IC(0.522 ns) + CELL(0.393 ns) = 0.915 ns; Loc. = LCCOMB_X63_Y22_N12; Fanout = 2; COMB Node = 'vga_controller:controller\|Add1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.915 ns" { vga_controller:controller|opixel_y[0] vga_controller:controller|Add1~1 } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.074 ns vga_controller:controller\|Add1~3 3 COMB LCCOMB_X63_Y22_N14 2 " "Info: 3: + IC(0.000 ns) + CELL(0.159 ns) = 1.074 ns; Loc. = LCCOMB_X63_Y22_N14; Fanout = 2; COMB Node = 'vga_controller:controller\|Add1~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { vga_controller:controller|Add1~1 vga_controller:controller|Add1~3 } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.145 ns vga_controller:controller\|Add1~5 4 COMB LCCOMB_X63_Y22_N16 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.145 ns; Loc. = LCCOMB_X63_Y22_N16; Fanout = 2; COMB Node = 'vga_controller:controller\|Add1~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_controller:controller|Add1~3 vga_controller:controller|Add1~5 } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.216 ns vga_controller:controller\|Add1~7 5 COMB LCCOMB_X63_Y22_N18 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.216 ns; Loc. = LCCOMB_X63_Y22_N18; Fanout = 2; COMB Node = 'vga_controller:controller\|Add1~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_controller:controller|Add1~5 vga_controller:controller|Add1~7 } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.287 ns vga_controller:controller\|Add1~9 6 COMB LCCOMB_X63_Y22_N20 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.287 ns; Loc. = LCCOMB_X63_Y22_N20; Fanout = 2; COMB Node = 'vga_controller:controller\|Add1~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_controller:controller|Add1~7 vga_controller:controller|Add1~9 } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.358 ns vga_controller:controller\|Add1~11 7 COMB LCCOMB_X63_Y22_N22 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.358 ns; Loc. = LCCOMB_X63_Y22_N22; Fanout = 2; COMB Node = 'vga_controller:controller\|Add1~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_controller:controller|Add1~9 vga_controller:controller|Add1~11 } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.429 ns vga_controller:controller\|Add1~15 8 COMB LCCOMB_X63_Y22_N24 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.429 ns; Loc. = LCCOMB_X63_Y22_N24; Fanout = 2; COMB Node = 'vga_controller:controller\|Add1~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_controller:controller|Add1~11 vga_controller:controller|Add1~15 } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.839 ns vga_controller:controller\|Add1~17 9 COMB LCCOMB_X63_Y22_N26 2 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 1.839 ns; Loc. = LCCOMB_X63_Y22_N26; Fanout = 2; COMB Node = 'vga_controller:controller\|Add1~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { vga_controller:controller|Add1~15 vga_controller:controller|Add1~17 } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.275 ns) 2.557 ns vga_controller:controller\|Equal2~0 10 COMB LCCOMB_X63_Y22_N6 1 " "Info: 10: + IC(0.443 ns) + CELL(0.275 ns) = 2.557 ns; Loc. = LCCOMB_X63_Y22_N6; Fanout = 1; COMB Node = 'vga_controller:controller\|Equal2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.718 ns" { vga_controller:controller|Add1~17 vga_controller:controller|Equal2~0 } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.275 ns) 3.267 ns vga_controller:controller\|Equal2~2 11 COMB LCCOMB_X63_Y22_N10 1 " "Info: 11: + IC(0.435 ns) + CELL(0.275 ns) = 3.267 ns; Loc. = LCCOMB_X63_Y22_N10; Fanout = 1; COMB Node = 'vga_controller:controller\|Equal2~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.710 ns" { vga_controller:controller|Equal2~0 vga_controller:controller|Equal2~2 } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 3.657 ns vga_controller:controller\|oVGA_VS~0 12 COMB LCCOMB_X63_Y22_N0 1 " "Info: 12: + IC(0.240 ns) + CELL(0.150 ns) = 3.657 ns; Loc. = LCCOMB_X63_Y22_N0; Fanout = 1; COMB Node = 'vga_controller:controller\|oVGA_VS~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { vga_controller:controller|Equal2~2 vga_controller:controller|oVGA_VS~0 } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.741 ns vga_controller:controller\|oVGA_VS 13 REG LCFF_X63_Y22_N1 2 " "Info: 13: + IC(0.000 ns) + CELL(0.084 ns) = 3.741 ns; Loc. = LCFF_X63_Y22_N1; Fanout = 2; REG Node = 'vga_controller:controller\|oVGA_VS'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { vga_controller:controller|oVGA_VS~0 vga_controller:controller|oVGA_VS } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.101 ns ( 56.16 % ) " "Info: Total cell delay = 2.101 ns ( 56.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.640 ns ( 43.84 % ) " "Info: Total interconnect delay = 1.640 ns ( 43.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.741 ns" { vga_controller:controller|opixel_y[0] vga_controller:controller|Add1~1 vga_controller:controller|Add1~3 vga_controller:controller|Add1~5 vga_controller:controller|Add1~7 vga_controller:controller|Add1~9 vga_controller:controller|Add1~11 vga_controller:controller|Add1~15 vga_controller:controller|Add1~17 vga_controller:controller|Equal2~0 vga_controller:controller|Equal2~2 vga_controller:controller|oVGA_VS~0 vga_controller:controller|oVGA_VS } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.741 ns" { vga_controller:controller|opixel_y[0] {} vga_controller:controller|Add1~1 {} vga_controller:controller|Add1~3 {} vga_controller:controller|Add1~5 {} vga_controller:controller|Add1~7 {} vga_controller:controller|Add1~9 {} vga_controller:controller|Add1~11 {} vga_controller:controller|Add1~15 {} vga_controller:controller|Add1~17 {} vga_controller:controller|Equal2~0 {} vga_controller:controller|Equal2~2 {} vga_controller:controller|oVGA_VS~0 {} vga_controller:controller|oVGA_VS {} } { 0.000ns 0.522ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.443ns 0.435ns 0.240ns 0.000ns } { 0.000ns 0.393ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_27MHz destination 7.644 ns + Shortest register " "Info: + Shortest clock path from clock \"iCLK_27MHz\" to destination register is 7.644 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns iCLK_27MHz 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'iCLK_27MHz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_27MHz } "NODE_NAME" } } { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.939 ns) + CELL(0.787 ns) 3.705 ns vga_controller:controller\|oVGA_HS 2 REG LCFF_X61_Y25_N23 4 " "Info: 2: + IC(1.939 ns) + CELL(0.787 ns) = 3.705 ns; Loc. = LCFF_X61_Y25_N23; Fanout = 4; REG Node = 'vga_controller:controller\|oVGA_HS'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { iCLK_27MHz vga_controller:controller|oVGA_HS } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.382 ns) + CELL(0.000 ns) 6.087 ns vga_controller:controller\|oVGA_HS~clkctrl 3 COMB CLKCTRL_G10 11 " "Info: 3: + IC(2.382 ns) + CELL(0.000 ns) = 6.087 ns; Loc. = CLKCTRL_G10; Fanout = 11; COMB Node = 'vga_controller:controller\|oVGA_HS~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.382 ns" { vga_controller:controller|oVGA_HS vga_controller:controller|oVGA_HS~clkctrl } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 7.644 ns vga_controller:controller\|oVGA_VS 4 REG LCFF_X63_Y22_N1 2 " "Info: 4: + IC(1.020 ns) + CELL(0.537 ns) = 7.644 ns; Loc. = LCFF_X63_Y22_N1; Fanout = 2; REG Node = 'vga_controller:controller\|oVGA_VS'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { vga_controller:controller|oVGA_HS~clkctrl vga_controller:controller|oVGA_VS } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.303 ns ( 30.13 % ) " "Info: Total cell delay = 2.303 ns ( 30.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.341 ns ( 69.87 % ) " "Info: Total interconnect delay = 5.341 ns ( 69.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.644 ns" { iCLK_27MHz vga_controller:controller|oVGA_HS vga_controller:controller|oVGA_HS~clkctrl vga_controller:controller|oVGA_VS } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.644 ns" { iCLK_27MHz {} iCLK_27MHz~combout {} vga_controller:controller|oVGA_HS {} vga_controller:controller|oVGA_HS~clkctrl {} vga_controller:controller|oVGA_VS {} } { 0.000ns 0.000ns 1.939ns 2.382ns 1.020ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_27MHz source 7.644 ns - Longest register " "Info: - Longest clock path from clock \"iCLK_27MHz\" to source register is 7.644 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns iCLK_27MHz 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'iCLK_27MHz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_27MHz } "NODE_NAME" } } { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.939 ns) + CELL(0.787 ns) 3.705 ns vga_controller:controller\|oVGA_HS 2 REG LCFF_X61_Y25_N23 4 " "Info: 2: + IC(1.939 ns) + CELL(0.787 ns) = 3.705 ns; Loc. = LCFF_X61_Y25_N23; Fanout = 4; REG Node = 'vga_controller:controller\|oVGA_HS'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { iCLK_27MHz vga_controller:controller|oVGA_HS } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.382 ns) + CELL(0.000 ns) 6.087 ns vga_controller:controller\|oVGA_HS~clkctrl 3 COMB CLKCTRL_G10 11 " "Info: 3: + IC(2.382 ns) + CELL(0.000 ns) = 6.087 ns; Loc. = CLKCTRL_G10; Fanout = 11; COMB Node = 'vga_controller:controller\|oVGA_HS~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.382 ns" { vga_controller:controller|oVGA_HS vga_controller:controller|oVGA_HS~clkctrl } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 7.644 ns vga_controller:controller\|opixel_y\[0\] 4 REG LCFF_X62_Y22_N27 6 " "Info: 4: + IC(1.020 ns) + CELL(0.537 ns) = 7.644 ns; Loc. = LCFF_X62_Y22_N27; Fanout = 6; REG Node = 'vga_controller:controller\|opixel_y\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { vga_controller:controller|oVGA_HS~clkctrl vga_controller:controller|opixel_y[0] } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.303 ns ( 30.13 % ) " "Info: Total cell delay = 2.303 ns ( 30.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.341 ns ( 69.87 % ) " "Info: Total interconnect delay = 5.341 ns ( 69.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.644 ns" { iCLK_27MHz vga_controller:controller|oVGA_HS vga_controller:controller|oVGA_HS~clkctrl vga_controller:controller|opixel_y[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.644 ns" { iCLK_27MHz {} iCLK_27MHz~combout {} vga_controller:controller|oVGA_HS {} vga_controller:controller|oVGA_HS~clkctrl {} vga_controller:controller|opixel_y[0] {} } { 0.000ns 0.000ns 1.939ns 2.382ns 1.020ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.644 ns" { iCLK_27MHz vga_controller:controller|oVGA_HS vga_controller:controller|oVGA_HS~clkctrl vga_controller:controller|oVGA_VS } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.644 ns" { iCLK_27MHz {} iCLK_27MHz~combout {} vga_controller:controller|oVGA_HS {} vga_controller:controller|oVGA_HS~clkctrl {} vga_controller:controller|oVGA_VS {} } { 0.000ns 0.000ns 1.939ns 2.382ns 1.020ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.644 ns" { iCLK_27MHz vga_controller:controller|oVGA_HS vga_controller:controller|oVGA_HS~clkctrl vga_controller:controller|opixel_y[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.644 ns" { iCLK_27MHz {} iCLK_27MHz~combout {} vga_controller:controller|oVGA_HS {} vga_controller:controller|oVGA_HS~clkctrl {} vga_controller:controller|opixel_y[0] {} } { 0.000ns 0.000ns 1.939ns 2.382ns 1.020ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.741 ns" { vga_controller:controller|opixel_y[0] vga_controller:controller|Add1~1 vga_controller:controller|Add1~3 vga_controller:controller|Add1~5 vga_controller:controller|Add1~7 vga_controller:controller|Add1~9 vga_controller:controller|Add1~11 vga_controller:controller|Add1~15 vga_controller:controller|Add1~17 vga_controller:controller|Equal2~0 vga_controller:controller|Equal2~2 vga_controller:controller|oVGA_VS~0 vga_controller:controller|oVGA_VS } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.741 ns" { vga_controller:controller|opixel_y[0] {} vga_controller:controller|Add1~1 {} vga_controller:controller|Add1~3 {} vga_controller:controller|Add1~5 {} vga_controller:controller|Add1~7 {} vga_controller:controller|Add1~9 {} vga_controller:controller|Add1~11 {} vga_controller:controller|Add1~15 {} vga_controller:controller|Add1~17 {} vga_controller:controller|Equal2~0 {} vga_controller:controller|Equal2~2 {} vga_controller:controller|oVGA_VS~0 {} vga_controller:controller|oVGA_VS {} } { 0.000ns 0.522ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.443ns 0.435ns 0.240ns 0.000ns } { 0.000ns 0.393ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.275ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.644 ns" { iCLK_27MHz vga_controller:controller|oVGA_HS vga_controller:controller|oVGA_HS~clkctrl vga_controller:controller|oVGA_VS } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.644 ns" { iCLK_27MHz {} iCLK_27MHz~combout {} vga_controller:controller|oVGA_HS {} vga_controller:controller|oVGA_HS~clkctrl {} vga_controller:controller|oVGA_VS {} } { 0.000ns 0.000ns 1.939ns 2.382ns 1.020ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.644 ns" { iCLK_27MHz vga_controller:controller|oVGA_HS vga_controller:controller|oVGA_HS~clkctrl vga_controller:controller|opixel_y[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.644 ns" { iCLK_27MHz {} iCLK_27MHz~combout {} vga_controller:controller|oVGA_HS {} vga_controller:controller|oVGA_HS~clkctrl {} vga_controller:controller|opixel_y[0] {} } { 0.000ns 0.000ns 1.939ns 2.382ns 1.020ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "iCLK_27MHz oVGA_R\[0\] vga_controller:controller\|opixel_y\[0\] 20.889 ns register " "Info: tco from clock \"iCLK_27MHz\" to destination pin \"oVGA_R\[0\]\" through register \"vga_controller:controller\|opixel_y\[0\]\" is 20.889 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_27MHz source 7.644 ns + Longest register " "Info: + Longest clock path from clock \"iCLK_27MHz\" to source register is 7.644 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns iCLK_27MHz 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'iCLK_27MHz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_27MHz } "NODE_NAME" } } { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.939 ns) + CELL(0.787 ns) 3.705 ns vga_controller:controller\|oVGA_HS 2 REG LCFF_X61_Y25_N23 4 " "Info: 2: + IC(1.939 ns) + CELL(0.787 ns) = 3.705 ns; Loc. = LCFF_X61_Y25_N23; Fanout = 4; REG Node = 'vga_controller:controller\|oVGA_HS'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { iCLK_27MHz vga_controller:controller|oVGA_HS } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.382 ns) + CELL(0.000 ns) 6.087 ns vga_controller:controller\|oVGA_HS~clkctrl 3 COMB CLKCTRL_G10 11 " "Info: 3: + IC(2.382 ns) + CELL(0.000 ns) = 6.087 ns; Loc. = CLKCTRL_G10; Fanout = 11; COMB Node = 'vga_controller:controller\|oVGA_HS~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.382 ns" { vga_controller:controller|oVGA_HS vga_controller:controller|oVGA_HS~clkctrl } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 7.644 ns vga_controller:controller\|opixel_y\[0\] 4 REG LCFF_X62_Y22_N27 6 " "Info: 4: + IC(1.020 ns) + CELL(0.537 ns) = 7.644 ns; Loc. = LCFF_X62_Y22_N27; Fanout = 6; REG Node = 'vga_controller:controller\|opixel_y\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { vga_controller:controller|oVGA_HS~clkctrl vga_controller:controller|opixel_y[0] } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.303 ns ( 30.13 % ) " "Info: Total cell delay = 2.303 ns ( 30.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.341 ns ( 69.87 % ) " "Info: Total interconnect delay = 5.341 ns ( 69.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.644 ns" { iCLK_27MHz vga_controller:controller|oVGA_HS vga_controller:controller|oVGA_HS~clkctrl vga_controller:controller|opixel_y[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.644 ns" { iCLK_27MHz {} iCLK_27MHz~combout {} vga_controller:controller|oVGA_HS {} vga_controller:controller|oVGA_HS~clkctrl {} vga_controller:controller|opixel_y[0] {} } { 0.000ns 0.000ns 1.939ns 2.382ns 1.020ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.995 ns + Longest register pin " "Info: + Longest register to pin delay is 12.995 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_controller:controller\|opixel_y\[0\] 1 REG LCFF_X62_Y22_N27 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X62_Y22_N27; Fanout = 6; REG Node = 'vga_controller:controller\|opixel_y\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_controller:controller|opixel_y[0] } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.954 ns) + CELL(0.271 ns) 1.225 ns draw_bar3:bar3\|obar_on1~5 2 COMB LCCOMB_X64_Y22_N22 1 " "Info: 2: + IC(0.954 ns) + CELL(0.271 ns) = 1.225 ns; Loc. = LCCOMB_X64_Y22_N22; Fanout = 1; COMB Node = 'draw_bar3:bar3\|obar_on1~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.225 ns" { vga_controller:controller|opixel_y[0] draw_bar3:bar3|obar_on1~5 } "NODE_NAME" } } { "draw_bar3.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/draw_bar3.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 1.620 ns draw_bar3:bar3\|obar_on1~6 3 COMB LCCOMB_X64_Y22_N8 1 " "Info: 3: + IC(0.245 ns) + CELL(0.150 ns) = 1.620 ns; Loc. = LCCOMB_X64_Y22_N8; Fanout = 1; COMB Node = 'draw_bar3:bar3\|obar_on1~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { draw_bar3:bar3|obar_on1~5 draw_bar3:bar3|obar_on1~6 } "NODE_NAME" } } { "draw_bar3.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/draw_bar3.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.150 ns) 2.430 ns draw_bar3:bar3\|obar_on1~7 4 COMB LCCOMB_X62_Y22_N4 2 " "Info: 4: + IC(0.660 ns) + CELL(0.150 ns) = 2.430 ns; Loc. = LCCOMB_X62_Y22_N4; Fanout = 2; COMB Node = 'draw_bar3:bar3\|obar_on1~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { draw_bar3:bar3|obar_on1~6 draw_bar3:bar3|obar_on1~7 } "NODE_NAME" } } { "draw_bar3.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/draw_bar3.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.167 ns) + CELL(0.150 ns) 3.747 ns color_buffer~16 5 COMB LCCOMB_X64_Y25_N26 1 " "Info: 5: + IC(1.167 ns) + CELL(0.150 ns) = 3.747 ns; Loc. = LCCOMB_X64_Y25_N26; Fanout = 1; COMB Node = 'color_buffer~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { draw_bar3:bar3|obar_on1~7 color_buffer~16 } "NODE_NAME" } } { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 4.146 ns color_buffer~17 6 COMB LCCOMB_X64_Y25_N0 1 " "Info: 6: + IC(0.249 ns) + CELL(0.150 ns) = 4.146 ns; Loc. = LCCOMB_X64_Y25_N0; Fanout = 1; COMB Node = 'color_buffer~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { color_buffer~16 color_buffer~17 } "NODE_NAME" } } { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.436 ns) 5.554 ns color_buffer~24 7 COMB LCCOMB_X62_Y23_N10 30 " "Info: 7: + IC(0.972 ns) + CELL(0.436 ns) = 5.554 ns; Loc. = LCCOMB_X62_Y23_N10; Fanout = 30; COMB Node = 'color_buffer~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.408 ns" { color_buffer~17 color_buffer~24 } "NODE_NAME" } } { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.643 ns) + CELL(2.798 ns) 12.995 ns oVGA_R\[0\] 8 PIN PIN_C8 0 " "Info: 8: + IC(4.643 ns) + CELL(2.798 ns) = 12.995 ns; Loc. = PIN_C8; Fanout = 0; PIN Node = 'oVGA_R\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.441 ns" { color_buffer~24 oVGA_R[0] } "NODE_NAME" } } { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.105 ns ( 31.59 % ) " "Info: Total cell delay = 4.105 ns ( 31.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.890 ns ( 68.41 % ) " "Info: Total interconnect delay = 8.890 ns ( 68.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.995 ns" { vga_controller:controller|opixel_y[0] draw_bar3:bar3|obar_on1~5 draw_bar3:bar3|obar_on1~6 draw_bar3:bar3|obar_on1~7 color_buffer~16 color_buffer~17 color_buffer~24 oVGA_R[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.995 ns" { vga_controller:controller|opixel_y[0] {} draw_bar3:bar3|obar_on1~5 {} draw_bar3:bar3|obar_on1~6 {} draw_bar3:bar3|obar_on1~7 {} color_buffer~16 {} color_buffer~17 {} color_buffer~24 {} oVGA_R[0] {} } { 0.000ns 0.954ns 0.245ns 0.660ns 1.167ns 0.249ns 0.972ns 4.643ns } { 0.000ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.436ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.644 ns" { iCLK_27MHz vga_controller:controller|oVGA_HS vga_controller:controller|oVGA_HS~clkctrl vga_controller:controller|opixel_y[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.644 ns" { iCLK_27MHz {} iCLK_27MHz~combout {} vga_controller:controller|oVGA_HS {} vga_controller:controller|oVGA_HS~clkctrl {} vga_controller:controller|opixel_y[0] {} } { 0.000ns 0.000ns 1.939ns 2.382ns 1.020ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.995 ns" { vga_controller:controller|opixel_y[0] draw_bar3:bar3|obar_on1~5 draw_bar3:bar3|obar_on1~6 draw_bar3:bar3|obar_on1~7 color_buffer~16 color_buffer~17 color_buffer~24 oVGA_R[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.995 ns" { vga_controller:controller|opixel_y[0] {} draw_bar3:bar3|obar_on1~5 {} draw_bar3:bar3|obar_on1~6 {} draw_bar3:bar3|obar_on1~7 {} color_buffer~16 {} color_buffer~17 {} color_buffer~24 {} oVGA_R[0] {} } { 0.000ns 0.954ns 0.245ns 0.660ns 1.167ns 0.249ns 0.972ns 4.643ns } { 0.000ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.436ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "iCLK_27MHz oVGA_CLK 5.178 ns Longest " "Info: Longest tpd from source pin \"iCLK_27MHz\" to destination pin \"oVGA_CLK\" is 5.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns iCLK_27MHz 1 CLK PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; CLK Node = 'iCLK_27MHz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_27MHz } "NODE_NAME" } } { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.401 ns) + CELL(2.798 ns) 5.178 ns oVGA_CLK 2 PIN PIN_B8 0 " "Info: 2: + IC(1.401 ns) + CELL(2.798 ns) = 5.178 ns; Loc. = PIN_B8; Fanout = 0; PIN Node = 'oVGA_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.199 ns" { iCLK_27MHz oVGA_CLK } "NODE_NAME" } } { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.777 ns ( 72.94 % ) " "Info: Total cell delay = 3.777 ns ( 72.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.401 ns ( 27.06 % ) " "Info: Total interconnect delay = 1.401 ns ( 27.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.178 ns" { iCLK_27MHz oVGA_CLK } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.178 ns" { iCLK_27MHz {} iCLK_27MHz~combout {} oVGA_CLK {} } { 0.000ns 0.000ns 1.401ns } { 0.000ns 0.979ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Info: Peak virtual memory: 169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 11 20:45:21 2019 " "Info: Processing ended: Wed Sep 11 20:45:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
