// Seed: 354821105
module module_0 (
    output uwire id_0,
    output uwire id_1,
    inout tri id_2,
    inout wand id_3,
    output wire id_4,
    input wor id_5,
    input supply0 id_6,
    output supply1 id_7,
    input wor id_8,
    input wor id_9,
    output uwire id_10,
    output uwire id_11,
    input uwire id_12,
    input supply0 id_13,
    input tri id_14,
    output tri id_15,
    output supply1 id_16,
    input wire id_17,
    output wand id_18,
    output supply1 id_19
);
  assign id_0  = {id_8};
  assign id_10 = (id_2 - 1);
  wire id_21;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1
);
  assign id_3 = 1;
  integer id_4;
  assign id_3 = id_0;
  module_0(
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1,
      id_3,
      id_3,
      id_3,
      id_0,
      id_3,
      id_3,
      id_1,
      id_3,
      id_0,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
