Multiplexer
MUX
Decoder
ALU
control signals
clock signal
registers
propagation delay
critical path
MIPS
ISA
RISC
load-store architecture
load
store
lw
sw
jump
branch
j
bne
Instruction Fetch
IF
Instruction Decode
ID
Execute
EX
MEM
Register Writeback
WB
PC
single-cycle implementation
Register File
Data Memory
Minimal MIPS
add
sub
and
or
slt
beq
CPU
Instruction Decoder
PCSrc
RegDataSrc
RegWrite
src1
src2
dst
ALUSrc
ALUOp
MemWrite
sxt
isBEQ
isZero
cycle time
instruction mix
multi-cycle implementation
latches
pipeline