{
  "meta": {
    "version": 2,
    "flow": [
      "Yosys.Synthesis",
      "OpenROAD.STAPrePNR",
      "OpenROAD.Floorplan",
      "OpenROAD.GlobalPlacementSkipIO",
      "OpenROAD.IOPlacement",
      "OpenROAD.GlobalPlacement",
      "OpenROAD.RepairDesignPostGPL",
      "OpenROAD.DetailedPlacement",
      "OpenROAD.CTS",
      "OpenROAD.GlobalRouting",
      "OpenROAD.STAMidPNR",
      "OpenROAD.DetailedRouting",
      "OpenROAD.RCX",
      "OpenROAD.STAPostPNR"
    ]
  },

  "DESIGN_NAME": "carry_bypass_adder",
  "VERILOG_FILES": "dir::Basic_RTLs/Adders/carry_bypass_adder/carry_bypass_adder.v",
  "PNR_SDC_FILE": "dir::sdc_file.sdc",
  "FP_PDN_HORIZONTAL_LAYER": null,
  "FP_SIZING": "absolute",
  "DIE_AREA": [0.0, 0.0, 500, 500],
  "CLOCK_PORT": "clk",
  "CLOCK_PERIOD": 20.0,
  "SYNTH_STRATEGY": "DELAY 0",
  "FP_CORE_UTIL": 60,
  "SYNTH_MAX_FANOUT": 16,
  "CLOCK_UNCERTAINTY_CONSTRAINT": 0.2,
  "GRT_ADJUSTMENT": 0.2,
  "DRT_OPT_ITERS": 5
}
