<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2748" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2748{left:643px;bottom:68px;letter-spacing:0.1px;}
#t2_2748{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_2748{left:69px;bottom:68px;letter-spacing:0.11px;}
#t4_2748{left:103px;bottom:68px;letter-spacing:0.1px;}
#t5_2748{left:69px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_2748{left:359px;bottom:950px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_2748{left:69px;bottom:861px;letter-spacing:0.13px;}
#t8_2748{left:69px;bottom:837px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t9_2748{left:69px;bottom:820px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#ta_2748{left:69px;bottom:804px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tb_2748{left:69px;bottom:787px;letter-spacing:-0.14px;word-spacing:-0.9px;}
#tc_2748{left:677px;bottom:787px;letter-spacing:-0.13px;word-spacing:-0.92px;}
#td_2748{left:69px;bottom:770px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#te_2748{left:69px;bottom:753px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#tf_2748{left:69px;bottom:729px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tg_2748{left:69px;bottom:712px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#th_2748{left:69px;bottom:695px;letter-spacing:-0.14px;word-spacing:-0.66px;}
#ti_2748{left:69px;bottom:678px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_2748{left:69px;bottom:654px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tk_2748{left:69px;bottom:637px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tl_2748{left:69px;bottom:620px;letter-spacing:-0.14px;word-spacing:-1.32px;}
#tm_2748{left:69px;bottom:603px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#tn_2748{left:69px;bottom:587px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#to_2748{left:495px;bottom:593px;}
#tp_2748{left:510px;bottom:587px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tq_2748{left:69px;bottom:570px;letter-spacing:-0.21px;word-spacing:-0.36px;}
#tr_2748{left:69px;bottom:530px;letter-spacing:0.13px;}
#ts_2748{left:69px;bottom:506px;letter-spacing:-0.13px;}
#tt_2748{left:69px;bottom:466px;letter-spacing:0.12px;word-spacing:0.03px;}
#tu_2748{left:69px;bottom:441px;letter-spacing:-0.16px;}
#tv_2748{left:69px;bottom:402px;letter-spacing:0.13px;word-spacing:-0.08px;}
#tw_2748{left:69px;bottom:377px;letter-spacing:-0.12px;}
#tx_2748{left:69px;bottom:337px;letter-spacing:0.13px;word-spacing:-0.03px;}
#ty_2748{left:69px;bottom:316px;letter-spacing:-0.16px;}
#tz_2748{left:210px;bottom:316px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t10_2748{left:210px;bottom:295px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#t11_2748{left:210px;bottom:273px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t12_2748{left:210px;bottom:252px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t13_2748{left:210px;bottom:231px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t14_2748{left:69px;bottom:209px;letter-spacing:-0.15px;}
#t15_2748{left:210px;bottom:209px;letter-spacing:-0.17px;word-spacing:-0.49px;}
#t16_2748{left:210px;bottom:188px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#t17_2748{left:210px;bottom:166px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t18_2748{left:74px;bottom:1065px;letter-spacing:-0.15px;}
#t19_2748{left:224px;bottom:1065px;letter-spacing:-0.11px;}
#t1a_2748{left:395px;bottom:1065px;letter-spacing:-0.1px;}
#t1b_2748{left:395px;bottom:1050px;letter-spacing:-0.18px;}
#t1c_2748{left:433px;bottom:1065px;letter-spacing:-0.11px;}
#t1d_2748{left:433px;bottom:1050px;letter-spacing:-0.18px;}
#t1e_2748{left:506px;bottom:1065px;letter-spacing:-0.15px;}
#t1f_2748{left:506px;bottom:1050px;letter-spacing:-0.16px;word-spacing:0.07px;}
#t1g_2748{left:578px;bottom:1065px;letter-spacing:-0.13px;}
#t1h_2748{left:74px;bottom:1027px;letter-spacing:-0.13px;}
#t1i_2748{left:224px;bottom:1027px;letter-spacing:-0.14px;}
#t1j_2748{left:395px;bottom:1027px;letter-spacing:-0.19px;}
#t1k_2748{left:433px;bottom:1027px;letter-spacing:-0.12px;}
#t1l_2748{left:506px;bottom:1027px;letter-spacing:-0.1px;}
#t1m_2748{left:578px;bottom:1027px;letter-spacing:-0.11px;}
#t1n_2748{left:578px;bottom:1010px;letter-spacing:-0.11px;}
#t1o_2748{left:85px;bottom:929px;letter-spacing:-0.15px;}
#t1p_2748{left:196px;bottom:929px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t1q_2748{left:370px;bottom:929px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t1r_2748{left:543px;bottom:929px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t1s_2748{left:723px;bottom:929px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t1t_2748{left:96px;bottom:904px;letter-spacing:-0.14px;}
#t1u_2748{left:217px;bottom:904px;letter-spacing:-0.13px;}
#t1v_2748{left:391px;bottom:904px;letter-spacing:-0.15px;}
#t1w_2748{left:564px;bottom:904px;letter-spacing:-0.13px;}
#t1x_2748{left:744px;bottom:904px;letter-spacing:-0.11px;}

.s1_2748{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_2748{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_2748{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_2748{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_2748{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_2748{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_2748{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_2748{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2748" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2748Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2748" style="-webkit-user-select: none;"><object width="935" height="1210" data="2748/2748.svg" type="image/svg+xml" id="pdf2748" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2748" class="t s1_2748">XSETBV—Set Extended Control Register </span>
<span id="t2_2748" class="t s2_2748">INSTRUCTION SET REFERENCE, W-Z </span>
<span id="t3_2748" class="t s1_2748">6-66 </span><span id="t4_2748" class="t s1_2748">Vol. 2D </span>
<span id="t5_2748" class="t s3_2748">XSETBV—Set Extended Control Register </span>
<span id="t6_2748" class="t s4_2748">Instruction Operand Encoding </span>
<span id="t7_2748" class="t s4_2748">Description </span>
<span id="t8_2748" class="t s5_2748">Writes the contents of registers EDX:EAX into the 64-bit extended control register (XCR) specified in the ECX </span>
<span id="t9_2748" class="t s5_2748">register. (On processors that support the Intel 64 architecture, the high-order 32 bits of RCX are ignored.) The </span>
<span id="ta_2748" class="t s5_2748">contents of the EDX register are copied to high-order 32 bits of the selected XCR and the contents of the EAX </span>
<span id="tb_2748" class="t s5_2748">register are copied to low-order 32 bits of the XCR. (On processors that support the Intel </span><span id="tc_2748" class="t s5_2748">64 architecture, the high- </span>
<span id="td_2748" class="t s5_2748">order 32 bits of each of RAX and RDX are ignored.) Undefined or reserved bits in an XCR should be set to values </span>
<span id="te_2748" class="t s5_2748">previously read. </span>
<span id="tf_2748" class="t s5_2748">This instruction must be executed at privilege level 0 or in real-address mode; otherwise, a general protection </span>
<span id="tg_2748" class="t s5_2748">exception #GP(0) is generated. Specifying a reserved or unimplemented XCR in ECX will also cause a general </span>
<span id="th_2748" class="t s5_2748">protection exception. The processor will also generate a general protection exception if software attempts to write </span>
<span id="ti_2748" class="t s5_2748">to reserved bits in an XCR. </span>
<span id="tj_2748" class="t s5_2748">Currently, only XCR0 is supported. Thus, all other values of ECX are reserved and will cause a #GP(0). Note that </span>
<span id="tk_2748" class="t s5_2748">bit 0 of XCR0 (corresponding to x87 state) must be set to 1; the instruction will cause a #GP(0) if an attempt is </span>
<span id="tl_2748" class="t s5_2748">made to clear this bit. In addition, the instruction causes a #GP(0) if an attempt is made to set XCR0[2] (AVX state) </span>
<span id="tm_2748" class="t s5_2748">while clearing XCR0[1] (SSE state); it is necessary to set both bits to use AVX instructions; Section 13.3, “Enabling </span>
<span id="tn_2748" class="t s5_2748">the XSAVE Feature Set and XSAVE-Enabled Features,” of Intel </span>
<span id="to_2748" class="t s6_2748">® </span>
<span id="tp_2748" class="t s5_2748">64 and IA-32 Architectures Software Developer’s </span>
<span id="tq_2748" class="t s5_2748">Manual, Volume 1. </span>
<span id="tr_2748" class="t s4_2748">Operation </span>
<span id="ts_2748" class="t s7_2748">XCR[ECX] := EDX:EAX; </span>
<span id="tt_2748" class="t s4_2748">Flags Affected </span>
<span id="tu_2748" class="t s5_2748">None. </span>
<span id="tv_2748" class="t s4_2748">Intel C/C++ Compiler Intrinsic Equivalent </span>
<span id="tw_2748" class="t s7_2748">XSETBV void _xsetbv( unsigned int, unsigned __int64); </span>
<span id="tx_2748" class="t s4_2748">Protected Mode Exceptions </span>
<span id="ty_2748" class="t s5_2748">#GP(0) </span><span id="tz_2748" class="t s5_2748">If the current privilege level is not 0. </span>
<span id="t10_2748" class="t s5_2748">If an invalid XCR is specified in ECX. </span>
<span id="t11_2748" class="t s5_2748">If the value in EDX:EAX sets bits that are reserved in the XCR specified by ECX. </span>
<span id="t12_2748" class="t s5_2748">If an attempt is made to clear bit 0 of XCR0. </span>
<span id="t13_2748" class="t s5_2748">If an attempt is made to set XCR0[2:1] to 10b. </span>
<span id="t14_2748" class="t s5_2748">#UD </span><span id="t15_2748" class="t s5_2748">If CPUID.01H:ECX.XSAVE[bit 26] = 0. </span>
<span id="t16_2748" class="t s5_2748">If CR4.OSXSAVE[bit 18] = 0. </span>
<span id="t17_2748" class="t s5_2748">If the LOCK prefix is used. </span>
<span id="t18_2748" class="t s8_2748">Opcode </span><span id="t19_2748" class="t s8_2748">Instruction </span><span id="t1a_2748" class="t s8_2748">Op/ </span>
<span id="t1b_2748" class="t s8_2748">En </span>
<span id="t1c_2748" class="t s8_2748">64-Bit </span>
<span id="t1d_2748" class="t s8_2748">Mode </span>
<span id="t1e_2748" class="t s8_2748">Compat/ </span>
<span id="t1f_2748" class="t s8_2748">Leg Mode </span>
<span id="t1g_2748" class="t s8_2748">Description </span>
<span id="t1h_2748" class="t s7_2748">NP 0F 01 D1 </span><span id="t1i_2748" class="t s7_2748">XSETBV </span><span id="t1j_2748" class="t s7_2748">ZO </span><span id="t1k_2748" class="t s7_2748">Valid </span><span id="t1l_2748" class="t s7_2748">Valid </span><span id="t1m_2748" class="t s7_2748">Write the value in EDX:EAX to the XCR </span>
<span id="t1n_2748" class="t s7_2748">specified by ECX. </span>
<span id="t1o_2748" class="t s8_2748">Op/En </span><span id="t1p_2748" class="t s8_2748">Operand 1 </span><span id="t1q_2748" class="t s8_2748">Operand 2 </span><span id="t1r_2748" class="t s8_2748">Operand 3 </span><span id="t1s_2748" class="t s8_2748">Operand 4 </span>
<span id="t1t_2748" class="t s7_2748">ZO </span><span id="t1u_2748" class="t s7_2748">N/A </span><span id="t1v_2748" class="t s7_2748">N/A </span><span id="t1w_2748" class="t s7_2748">N/A </span><span id="t1x_2748" class="t s7_2748">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
