LSE_CPS_ID_1 "c:/development/fpga/spin_clock_ice/pll/rtl/pll.v:16[12:24]"
LSE_CPS_ID_2 "c:/development/fpga/spin_clock_ice/pll/rtl/pll.v:15[12:22]"
LSE_CPS_ID_3 "c:/development/fpga/spin_clock_ice/pll/rtl/pll.v:12[11:18]"
LSE_CPS_ID_4 "c:/development/fpga/spin_clock_ice/pll/rtl/pll.v:14[12:23]"
LSE_CPS_ID_5 "c:/development/fpga/spin_clock_ice/pll/rtl/pll.v:11[11:20]"
LSE_CPS_ID_6 "c:/development/fpga/spin_clock_ice/pll/rtl/pll.v:13[12:21]"
LSE_CPS_ID_7 "c:/development/fpga/spin_clock_ice/pll/rtl/pll.v:18[41:332]"
LSE_CPS_ID_8 "c:/development/fpga/spin_clock_ice/pll/rtl/pll.v:18[41:332]"
