# Reading F:/ModelSim/alter/modelsim_ase/tcl/vsim/pref.tcl 
# Loading project count
vsim counter_to_decoder
# vsim counter_to_decoder 
# Loading work.counter_to_decoder
# Loading work.segcount
# Loading work.decodeSEG
add wave -position insertpoint  \
sim:/counter_to_decoder/clk \
sim:/counter_to_decoder/reset \
sim:/counter_to_decoder/leds \
sim:/counter_to_decoder/leds2 \
sim:/counter_to_decoder/count \
sim:/counter_to_decoder/clk1Hz \
sim:/counter_to_decoder/digit1 \
sim:/counter_to_decoder/digit2
run
run
run
force -freeze sim:/counter_to_decoder/clk 1 0, 0 {50 ps} -r 100
run
run
force -freeze sim:/counter_to_decoder/leds 0001000 0
run
# Compile of testCases.v was successful.
vsim testingBench
# vsim testingBench 
# Loading work.testingBench
# Loading work.counter_fsm
# Loading work.counter_to_decoder
# Loading work.segcount
# Loading work.decodeSEG
# ** Warning: (vsim-3015) C:/Users/ALAA/Desktop/New folder/testCases.v(17): [PCDPC] - Port size (7 or 7) does not match connection size (1) for port 'leds'. The port definition is at: C:/Users/ALAA/Desktop/garage_system/segments.v(19).
# 
#         Region: /testingBench/tester
# ** Warning: (vsim-3015) C:/Users/ALAA/Desktop/New folder/testCases.v(17): [PCDPC] - Port size (7 or 7) does not match connection size (1) for port 'leds2'. The port definition is at: C:/Users/ALAA/Desktop/garage_system/segments.v(19).
# 
#         Region: /testingBench/tester
add wave -position insertpoint sim:/testingBench/*
force -freeze sim:/testingBench/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/testingBench/reset 1 0
run
# 		 clk reset car_in car_out count state
#  x
# 1,1,z,z,000000,00
# 0,1,z,z,000000,00
#  0
force -freeze sim:/testingBench/reset 0 0
force -freeze sim:/testingBench/car_in Hi1 0
run
# 1,0,1,z,000000,00
# 0,0,1,z,000000,00
#  0
run
# 1,0,1,z,000001,01
# 0,0,1,z,000001,01
#  1
run
# 1,0,1,z,000010,01
# 0,0,1,z,000010,01
#  2
run
# 1,0,1,z,000011,01
# 0,0,1,z,000011,01
#  3
run
# 1,0,1,z,000100,01
# 0,0,1,z,000100,01
#  4
run
# 1,0,1,z,000101,01
# 0,0,1,z,000101,01
#  5
run
# 1,0,1,z,000110,01
# 0,0,1,z,000110,01
#  6
run
# 1,0,1,z,000111,01
# 0,0,1,z,000111,01
#  7
quit -sim
# Compile of cou.v was successful.
# Compile of testCases.v was successful.
# Compile of counter_fsm.v was successful.
# Compile of segments.v was successful.
# 4 compiles, 0 failed with no errors. 
vsm testingBench
# invalid command name "vsm"
vsim testingBench
# vsim testingBench 
# Loading work.testingBench
# Loading work.counter_fsm
add wave -position insertpoint sim:/testingBench/*
force -freeze sim:/testingBench/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/testingBench/reset 1 0
run
# 		 Time clk reset car_in car_out count state
#  x
#                    0,1,1,z,z,000000,00
#                   50,0,1,z,z,000000,00
#  0
force -freeze sim:/testingBench/reset 0 0
force -freeze sim:/testingBench/car_in Hi1 0
run
#                  100,1,0,1,z,000000,00
#                  150,0,0,1,z,000000,00
#  0
run
#                  200,1,0,1,z,000001,01
#                  250,0,0,1,z,000001,01
#  1
run
#                  300,1,0,1,z,000010,01
#                  350,0,0,1,z,000010,01
#  2
run
#                  400,1,0,1,z,000011,01
#                  450,0,0,1,z,000011,01
#  3
run
#                  500,1,0,1,z,000100,01
#                  550,0,0,1,z,000100,01
#  4
run
#                  600,1,0,1,z,000101,01
#                  650,0,0,1,z,000101,01
#  5
run
#                  700,1,0,1,z,000110,01
#                  750,0,0,1,z,000110,01
#  6
run
#                  800,1,0,1,z,000111,01
#                  850,0,0,1,z,000111,01
#  7
run
#                  900,1,0,1,z,001000,01
#                  950,0,0,1,z,001000,01
#  8
run
#                 1000,1,0,1,z,001001,01
#                 1050,0,0,1,z,001001,01
#  9
run
#                 1100,1,0,1,z,001010,01
#                 1150,0,0,1,z,001010,01
# 10
force -freeze sim:/testingBench/car_out Hi1 0
force -freeze sim:/testingBench/car_in Hi0 0
run
#                 1200,1,0,0,1,001011,01
#                 1250,0,0,0,1,001011,01
# 11
run
#                 1300,1,0,0,1,001010,10
#                 1350,0,0,0,1,001010,10
# 10
run
#                 1400,1,0,0,1,001001,10
#                 1450,0,0,0,1,001001,10
#  9
run
#                 1500,1,0,0,1,001000,10
#                 1550,0,0,0,1,001000,10
#  8
run
#                 1600,1,0,0,1,000111,10
#                 1650,0,0,0,1,000111,10
#  7
run
#                 1700,1,0,0,1,000110,10
#                 1750,0,0,0,1,000110,10
#  6
run
#                 1800,1,0,0,1,000101,10
#                 1850,0,0,0,1,000101,10
#  5
run
#                 1900,1,0,0,1,000100,10
#                 1950,0,0,0,1,000100,10
#  4
run
#                 2000,1,0,0,1,000011,10
#                 2050,0,0,0,1,000011,10
#  3
run
#                 2100,1,0,0,1,000010,10
#                 2150,0,0,0,1,000010,10
#  2
run
#                 2200,1,0,0,1,000001,10
#                 2250,0,0,0,1,000001,10
run
#                 2300,1,0,0,1,000001,10
#                 2350,0,0,0,1,000001,10
