




  module testcase31:
  output A,B,C ,D, E, F, G;



  /*@
  require {} 
  ensure ({S2})* 
  @*/

signal S in 
 present S then emit S   else nothing end present

end signal



  end module