
*** Running vivado
    with args -log quantumProcessor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source quantumProcessor.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source quantumProcessor.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 520.270 ; gain = 218.211
Command: read_checkpoint -auto_incremental -incremental C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/utils_1/imports/synth_1/processingCore.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/utils_1/imports/synth_1/processingCore.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top quantumProcessor -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21028
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1363.781 ; gain = 440.523
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'quantumProcessor' [C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/quantumProcessor.vhd:29]
INFO: [Synth 8-3491] module 'clockGenerator' declared at 'C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.runs/synth_1/.Xil/Vivado-13384-Jonas-PC/realtime/clockGenerator_stub.vhdl:6' bound to instance 'clk_generator' of component 'clockGenerator' [C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/quantumProcessor.vhd:328]
INFO: [Synth 8-638] synthesizing module 'clockGenerator' [C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.runs/synth_1/.Xil/Vivado-13384-Jonas-PC/realtime/clockGenerator_stub.vhdl:18]
	Parameter maxQubits bound to: 14 - type: integer 
	Parameter precision bound to: 64 - type: integer 
	Parameter nCores bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'ControlUnit' declared at 'C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/controlUnit.vhd:6' bound to instance 'controlUnit_inst' of component 'controlUnit' [C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/quantumProcessor.vhd:341]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/controlUnit.vhd:52]
	Parameter maxQubits bound to: 14 - type: integer 
	Parameter precision bound to: 64 - type: integer 
	Parameter nCores bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (0#1) [C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/controlUnit.vhd:52]
INFO: [Synth 8-3491] module 'ProgramMemory' declared at 'C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/programMemory.vhd:5' bound to instance 'programMemory_inst' of component 'programMemory' [C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/quantumProcessor.vhd:386]
INFO: [Synth 8-638] synthesizing module 'ProgramMemory' [C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/programMemory.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'ProgramMemory' (0#1) [C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/programMemory.vhd:16]
	Parameter maxQubits bound to: 14 - type: integer 
	Parameter precision bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'StateMemory' declared at 'C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/RAM.vhd:7' bound to instance 'RAM_inst' of component 'stateMemory' [C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/quantumProcessor.vhd:394]
INFO: [Synth 8-638] synthesizing module 'StateMemory' [C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/RAM.vhd:24]
	Parameter maxQubits bound to: 14 - type: integer 
	Parameter precision bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StateMemory' (0#1) [C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/RAM.vhd:24]
	Parameter precision bound to: 64 - type: integer 
	Parameter clockFrequency bound to: 100000000 - type: integer 
	Parameter baudRate bound to: 460800 - type: integer 
INFO: [Synth 8-3491] module 'uartTransmitter' declared at 'C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/uartTransmitter.vhd:6' bound to instance 'uartTransmitter_inst' of component 'uartTransmitter' [C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/quantumProcessor.vhd:407]
INFO: [Synth 8-638] synthesizing module 'uartTransmitter' [C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/uartTransmitter.vhd:22]
	Parameter precision bound to: 64 - type: integer 
	Parameter clockFrequency bound to: 100000000 - type: integer 
	Parameter baudRate bound to: 460800 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uartTransmitter' (0#1) [C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/uartTransmitter.vhd:22]
INFO: [Synth 8-3491] module 'Timer' declared at 'C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/timer.vhd:5' bound to instance 'timer_inst' of component 'timer' [C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/quantumProcessor.vhd:420]
INFO: [Synth 8-638] synthesizing module 'Timer' [C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/timer.vhd:16]
INFO: [Synth 8-226] default block is never used [C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/timer.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'Timer' (0#1) [C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/timer.vhd:16]
	Parameter instruction_width bound to: 8 - type: integer 
	Parameter baud_rate bound to: 460800 - type: integer 
	Parameter clk_frequency bound to: 100000000 - type: integer 
	Parameter instruction_address_width bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'bootloader' declared at 'C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/bootloader.vhd:5' bound to instance 'bootloader_inst' of component 'bootloader' [C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/quantumProcessor.vhd:429]
INFO: [Synth 8-638] synthesizing module 'bootloader' [C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/bootloader.vhd:22]
	Parameter instruction_width bound to: 8 - type: integer 
	Parameter baud_rate bound to: 460800 - type: integer 
	Parameter clk_frequency bound to: 100000000 - type: integer 
	Parameter instruction_address_width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bootloader' (0#1) [C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/bootloader.vhd:22]
	Parameter precision bound to: 64 - type: integer 
	Parameter maxQubits bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'processingCore' declared at 'C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/processingCore.vhd:6' bound to instance 'core' of component 'processingCore' [C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/quantumProcessor.vhd:446]
INFO: [Synth 8-638] synthesizing module 'processingCore' [C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/processingCore.vhd:48]
	Parameter precision bound to: 64 - type: integer 
	Parameter maxQubits bound to: 14 - type: integer 
	Parameter maxQubits bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'getVaAndVb' declared at 'C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/indexCalculator.vhd:8' bound to instance 'indexCalculation' of component 'getVaAndVb' [C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/processingCore.vhd:173]
INFO: [Synth 8-638] synthesizing module 'getVaAndVb' [C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/indexCalculator.vhd:25]
	Parameter maxQubits bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'getVaAndVb' (0#1) [C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/indexCalculator.vhd:25]
INFO: [Synth 8-3491] module 'updateAandBCache' declared at 'C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/updateAandBCache.vhd:6' bound to instance 'cachUpdateAandB' of component 'updateAandBcache' [C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/processingCore.vhd:188]
INFO: [Synth 8-638] synthesizing module 'updateAandBCache' [C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/updateAandBCache.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'updateAandBCache' (0#1) [C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/updateAandBCache.vhd:19]
	Parameter precision bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/ALU.vhd:6' bound to instance 'elementUpdating' of component 'ALU' [C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/processingCore.vhd:199]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/ALU.vhd:22]
	Parameter precision bound to: 64 - type: integer 
WARNING: [Synth 8-614] signal 'update_a_enable' is read in the process but is not in the sensitivity list [C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/ALU.vhd:127]
WARNING: [Synth 8-614] signal 'update_b_enable' is read in the process but is not in the sensitivity list [C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/ALU.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'ALU' (0#1) [C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/ALU.vhd:22]
	Parameter precision bound to: 64 - type: integer 
	Parameter maxQubits bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'coreCache' declared at 'C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/coreCache.vhd:6' bound to instance 'inputCache_a' of component 'coreCache' [C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/processingCore.vhd:213]
INFO: [Synth 8-638] synthesizing module 'coreCache' [C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/coreCache.vhd:25]
	Parameter precision bound to: 64 - type: integer 
	Parameter maxQubits bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'coreCache' (0#1) [C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/coreCache.vhd:25]
	Parameter precision bound to: 64 - type: integer 
	Parameter maxQubits bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'coreCache' declared at 'C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/coreCache.vhd:6' bound to instance 'inputCache_b' of component 'coreCache' [C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/processingCore.vhd:231]
	Parameter maxQubits bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'adressTempCache' declared at 'C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/addressTempCache.vhd:6' bound to instance 'adressesTempCache' of component 'adressTempCache' [C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/processingCore.vhd:248]
INFO: [Synth 8-638] synthesizing module 'adressTempCache' [C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/addressTempCache.vhd:22]
	Parameter maxQubits bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adressTempCache' (0#1) [C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/addressTempCache.vhd:22]
	Parameter precision bound to: 64 - type: integer 
	Parameter maxQubits bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'coreCache' declared at 'C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/coreCache.vhd:6' bound to instance 'outputCache_a' of component 'coreCache' [C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/processingCore.vhd:262]
	Parameter precision bound to: 64 - type: integer 
	Parameter maxQubits bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'coreCache' declared at 'C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/coreCache.vhd:6' bound to instance 'outputCache_b' of component 'coreCache' [C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/processingCore.vhd:280]
INFO: [Synth 8-256] done synthesizing module 'processingCore' (0#1) [C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/processingCore.vhd:48]
	Parameter precision bound to: 64 - type: integer 
	Parameter maxQubits bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'processingCore' declared at 'C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/processingCore.vhd:6' bound to instance 'core' of component 'processingCore' [C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/quantumProcessor.vhd:446]
	Parameter nCores bound to: 2 - type: integer 
	Parameter precision bound to: 64 - type: integer 
	Parameter maxQubits bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'RAMController' declared at 'C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/RAMController.vhd:6' bound to instance 'RAM_controller_inst' of component 'RAMController' [C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/quantumProcessor.vhd:483]
INFO: [Synth 8-638] synthesizing module 'RAMController' [C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/RAMController.vhd:39]
	Parameter nCores bound to: 2 - type: integer 
	Parameter precision bound to: 64 - type: integer 
	Parameter maxQubits bound to: 14 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/RAMController.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'RAMController' (0#1) [C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/RAMController.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'quantumProcessor' (0#1) [C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/sources_1/new/quantumProcessor.vhd:29]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1511.949 ; gain = 588.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1511.949 ; gain = 588.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1511.949 ; gain = 588.691
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1511.949 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.gen/sources_1/ip/clockGenerator/clockGenerator/clockGenerator_in_context.xdc] for cell 'clk_generator'
Finished Parsing XDC File [c:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.gen/sources_1/ip/clockGenerator/clockGenerator/clockGenerator_in_context.xdc] for cell 'clk_generator'
Parsing XDC File [C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/quantumProcessor_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/quantumProcessor_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1609.887 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1609.887 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1609.887 ; gain = 686.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1609.887 ; gain = 686.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.gen/sources_1/ip/clockGenerator/clockGenerator/clockGenerator_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.gen/sources_1/ip/clockGenerator/clockGenerator/clockGenerator_in_context.xdc, line 6).
Applied set_property KEEP_HIERARCHY = SOFT for clk_generator. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1609.887 ; gain = 686.629
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'processing_cycles_reg' in module 'bootloader'
INFO: [Synth 8-802] inferred FSM for state register 'execution_cycles_reg_reg' in module 'processingCore'
INFO: [Synth 8-802] inferred FSM for state register 'initialization_cycle_reg' in module 'processingCore'
INFO: [Synth 8-802] inferred FSM for state register 'current_read_cycle_reg' in module 'RAMController'
INFO: [Synth 8-802] inferred FSM for state register 'current_write_cycle_reg' in module 'RAMController'
INFO: [Synth 8-802] inferred FSM for state register 'initialization_cycles_reg' in module 'RAMController'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                             0000
                 iSTATE0 |                              010 |                             0001
                 iSTATE1 |                              100 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'processing_cycles_reg' using encoding 'one-hot' in module 'bootloader'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              000
                 iSTATE0 |                              010 |                              001
                 iSTATE1 |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'initialization_cycle_reg' using encoding 'one-hot' in module 'processingCore'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                             0000
                 iSTATE0 |                              001 |                             0001
                 iSTATE1 |                              010 |                             0010
                 iSTATE2 |                              011 |                             0011
                 iSTATE3 |                              100 |                             0100
                 iSTATE4 |                              101 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'execution_cycles_reg_reg' using encoding 'sequential' in module 'processingCore'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               00
                 iSTATE0 |                             0010 |                               01
                 iSTATE1 |                             0100 |                               10
                 iSTATE2 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'initialization_cycles_reg' using encoding 'one-hot' in module 'RAMController'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              000 |                              000
                 iSTATE1 |                              001 |                              001
                 iSTATE2 |                              010 |                              010
                 iSTATE3 |                              011 |                              011
                 iSTATE4 |                              100 |                              100
                 iSTATE5 |                              101 |                              101
                 iSTATE6 |                              110 |                              110
                  iSTATE |                              111 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_read_cycle_reg' using encoding 'sequential' in module 'RAMController'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              000 |                              000
                 iSTATE1 |                              001 |                              001
                 iSTATE2 |                              010 |                              010
                 iSTATE3 |                              011 |                              011
                 iSTATE4 |                              100 |                              100
                 iSTATE5 |                              101 |                              101
                 iSTATE6 |                              110 |                              110
                  iSTATE |                              111 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_write_cycle_reg' using encoding 'sequential' in module 'RAMController'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1609.887 ; gain = 686.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   63 Bit       Adders := 16    
	   2 Input   32 Bit       Adders := 14    
	   3 Input   32 Bit       Adders := 4     
	   2 Input   15 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 1     
	   3 Input   10 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    1 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 18    
	               28 Bit    Registers := 1     
	               15 Bit    Registers := 3     
	               14 Bit    Registers := 21    
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 11    
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 36    
+---RAMs : 
	            1024K Bit	(16384 X 64 bit)          RAMs := 1     
	               8K Bit	(1024 X 8 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 5     
	   8 Input   64 Bit        Muxes := 1     
	   2 Input   63 Bit        Muxes := 1     
	   4 Input   28 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 6     
	   9 Input   28 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 4     
	   2 Input   15 Bit        Muxes := 5     
	  13 Input   15 Bit        Muxes := 1     
	   4 Input   15 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 4     
	   8 Input   14 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   3 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 3     
	   3 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 7     
	   8 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 2     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 16    
	   8 Input    4 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 3     
	   9 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 2     
	   8 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 17    
	   3 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 4     
	   9 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 181   
	   8 Input    1 Bit        Muxes := 24    
	   4 Input    1 Bit        Muxes := 13    
	  13 Input    1 Bit        Muxes := 19    
	  16 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 4     
	   6 Input    1 Bit        Muxes := 8     
	   9 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP ARG, operation Mode is: (A:0x13ccc)*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*(B:0x16a0).
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*(B:0x13ccc).
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*(B:0x16a0).
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*(B:0x16a0).
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*(B:0x16a0).
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (A:0x13ccc)*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+(A:0x13ccc)*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (A:0x13ccc)*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*(B:0x16a0).
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*(B:0x13ccc).
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*(B:0x16a0).
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*(B:0x16a0).
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*(B:0x16a0).
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (A:0x13ccc)*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+(A:0x13ccc)*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (A:0x13ccc)*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*(B:0x16a0).
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*(B:0x13ccc).
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*(B:0x16a0).
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*(B:0x16a0).
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*(B:0x16a0).
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (A:0x13ccc)*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+(A:0x13ccc)*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (A:0x13ccc)*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*(B:0x16a0).
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*(B:0x13ccc).
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*(B:0x16a0).
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*(B:0x16a0).
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*(B:0x16a0).
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (A:0x13ccc)*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+(A:0x13ccc)*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (A:0x13ccc)*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*(B:0x16a0).
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*(B:0x13ccc).
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*(B:0x16a0).
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*(B:0x16a0).
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*(B:0x16a0).
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (A:0x13ccc)*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+(A:0x13ccc)*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (A:0x13ccc)*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*(B:0x16a0).
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*(B:0x13ccc).
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*(B:0x16a0).
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*(B:0x16a0).
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*(B:0x16a0).
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (A:0x13ccc)*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+(A:0x13ccc)*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (A:0x13ccc)*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*(B:0x16a0).
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*(B:0x13ccc).
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*(B:0x16a0).
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*(B:0x16a0).
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*(B:0x16a0).
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (A:0x13ccc)*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+(A:0x13ccc)*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (A:0x13ccc)*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*(B:0x16a0).
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*(B:0x13ccc).
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*(B:0x16a0).
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*(B:0x16a0).
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+A*(B:0x16a0).
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (A:0x13ccc)*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: (PCIN>>17)+(A:0x13ccc)*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1609.887 ; gain = 686.629
---------------------------------------------------------------------------------
 Sort Area is  ARG_0 : 0 0 : 1598 3044 : Used 1 time 0
 Sort Area is  ARG_0 : 0 1 : 1446 3044 : Used 1 time 0
 Sort Area is  ARG_12 : 0 0 : 1598 3044 : Used 1 time 0
 Sort Area is  ARG_12 : 0 1 : 1446 3044 : Used 1 time 0
 Sort Area is  ARG_16 : 0 0 : 1598 3044 : Used 1 time 0
 Sort Area is  ARG_16 : 0 1 : 1446 3044 : Used 1 time 0
 Sort Area is  ARG_1a : 0 0 : 1598 3044 : Used 1 time 0
 Sort Area is  ARG_1a : 0 1 : 1446 3044 : Used 1 time 0
 Sort Area is  ARG_1e : 0 0 : 1598 3044 : Used 1 time 0
 Sort Area is  ARG_1e : 0 1 : 1446 3044 : Used 1 time 0
 Sort Area is  ARG_22 : 0 0 : 1598 3044 : Used 1 time 0
 Sort Area is  ARG_22 : 0 1 : 1446 3044 : Used 1 time 0
 Sort Area is  ARG_a : 0 0 : 1598 3044 : Used 1 time 0
 Sort Area is  ARG_a : 0 1 : 1446 3044 : Used 1 time 0
 Sort Area is  ARG_e : 0 0 : 1598 3044 : Used 1 time 0
 Sort Area is  ARG_e : 0 1 : 1446 3044 : Used 1 time 0
 Sort Area is  ARG_10 : 0 0 : 1598 2539 : Used 1 time 0
 Sort Area is  ARG_10 : 0 1 : 941 2539 : Used 1 time 0
 Sort Area is  ARG_14 : 0 0 : 1598 2539 : Used 1 time 0
 Sort Area is  ARG_14 : 0 1 : 941 2539 : Used 1 time 0
 Sort Area is  ARG_18 : 0 0 : 1598 2539 : Used 1 time 0
 Sort Area is  ARG_18 : 0 1 : 941 2539 : Used 1 time 0
 Sort Area is  ARG_1c : 0 0 : 1598 2539 : Used 1 time 0
 Sort Area is  ARG_1c : 0 1 : 941 2539 : Used 1 time 0
 Sort Area is  ARG_20 : 0 0 : 1598 2539 : Used 1 time 0
 Sort Area is  ARG_20 : 0 1 : 941 2539 : Used 1 time 0
 Sort Area is  ARG_24 : 0 0 : 1598 2539 : Used 1 time 0
 Sort Area is  ARG_24 : 0 1 : 941 2539 : Used 1 time 0
 Sort Area is  ARG_6 : 0 0 : 1598 2539 : Used 1 time 0
 Sort Area is  ARG_6 : 0 1 : 941 2539 : Used 1 time 0
 Sort Area is  ARG_c : 0 0 : 1598 2539 : Used 1 time 0
 Sort Area is  ARG_c : 0 1 : 941 2539 : Used 1 time 0
 Sort Area is  ARG_11 : 0 0 : 1447 2236 : Used 1 time 0
 Sort Area is  ARG_11 : 0 1 : 789 2236 : Used 1 time 0
 Sort Area is  ARG_15 : 0 0 : 1447 2236 : Used 1 time 0
 Sort Area is  ARG_15 : 0 1 : 789 2236 : Used 1 time 0
 Sort Area is  ARG_19 : 0 0 : 1447 2236 : Used 1 time 0
 Sort Area is  ARG_19 : 0 1 : 789 2236 : Used 1 time 0
 Sort Area is  ARG_1d : 0 0 : 1447 2236 : Used 1 time 0
 Sort Area is  ARG_1d : 0 1 : 789 2236 : Used 1 time 0
 Sort Area is  ARG_21 : 0 0 : 1447 2236 : Used 1 time 0
 Sort Area is  ARG_21 : 0 1 : 789 2236 : Used 1 time 0
 Sort Area is  ARG_25 : 0 0 : 1447 2236 : Used 1 time 0
 Sort Area is  ARG_25 : 0 1 : 789 2236 : Used 1 time 0
 Sort Area is  ARG_8 : 0 0 : 1447 2236 : Used 1 time 0
 Sort Area is  ARG_8 : 0 1 : 789 2236 : Used 1 time 0
 Sort Area is  ARG_d : 0 0 : 1447 2236 : Used 1 time 0
 Sort Area is  ARG_d : 0 1 : 789 2236 : Used 1 time 0
 Sort Area is  ARG_13 : 0 0 : 943 1732 : Used 1 time 0
 Sort Area is  ARG_13 : 0 1 : 789 1732 : Used 1 time 0
 Sort Area is  ARG_17 : 0 0 : 943 1732 : Used 1 time 0
 Sort Area is  ARG_17 : 0 1 : 789 1732 : Used 1 time 0
 Sort Area is  ARG_1b : 0 0 : 943 1732 : Used 1 time 0
 Sort Area is  ARG_1b : 0 1 : 789 1732 : Used 1 time 0
 Sort Area is  ARG_1f : 0 0 : 943 1732 : Used 1 time 0
 Sort Area is  ARG_1f : 0 1 : 789 1732 : Used 1 time 0
 Sort Area is  ARG_23 : 0 0 : 943 1732 : Used 1 time 0
 Sort Area is  ARG_23 : 0 1 : 789 1732 : Used 1 time 0
 Sort Area is  ARG_3 : 0 0 : 943 1732 : Used 1 time 0
 Sort Area is  ARG_3 : 0 1 : 789 1732 : Used 1 time 0
 Sort Area is  ARG_b : 0 0 : 943 1732 : Used 1 time 0
 Sort Area is  ARG_b : 0 1 : 789 1732 : Used 1 time 0
 Sort Area is  ARG_f : 0 0 : 943 1732 : Used 1 time 0
 Sort Area is  ARG_f : 0 1 : 789 1732 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-----------------+-------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object                    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+-------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|quantumProcessor | programMemory_inst/memory_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|quantumProcessor | RAM_inst/memory_reg           | 16 K x 64(READ_FIRST)  | W |   | 16 K x 64(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 
+-----------------+-------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping              | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU         | (A:0x13ccc)*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*(B:0x16a0)  | 15     | 14     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*(B:0x13ccc)            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*(B:0x16a0)  | 18     | 14     | -      | -      | 46     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*(B:0x16a0)             | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*(B:0x16a0)  | 15     | 14     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (A:0x13ccc)*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+(A:0x13ccc)*B | 18     | 15     | -      | -      | 46     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (A:0x13ccc)*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*(B:0x16a0)  | 15     | 14     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*(B:0x13ccc)            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*(B:0x16a0)  | 18     | 14     | -      | -      | 46     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*(B:0x16a0)             | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*(B:0x16a0)  | 15     | 14     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (A:0x13ccc)*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+(A:0x13ccc)*B | 18     | 15     | -      | -      | 46     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (A:0x13ccc)*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*(B:0x16a0)  | 15     | 14     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*(B:0x13ccc)            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*(B:0x16a0)  | 18     | 14     | -      | -      | 46     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*(B:0x16a0)             | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*(B:0x16a0)  | 15     | 14     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (A:0x13ccc)*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+(A:0x13ccc)*B | 18     | 15     | -      | -      | 46     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (A:0x13ccc)*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*(B:0x16a0)  | 15     | 14     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*(B:0x13ccc)            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*(B:0x16a0)  | 18     | 14     | -      | -      | 46     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*(B:0x16a0)             | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*(B:0x16a0)  | 15     | 14     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (A:0x13ccc)*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+(A:0x13ccc)*B | 18     | 15     | -      | -      | 46     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (A:0x13ccc)*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*(B:0x16a0)  | 15     | 14     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*(B:0x13ccc)            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*(B:0x16a0)  | 18     | 14     | -      | -      | 46     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*(B:0x16a0)             | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*(B:0x16a0)  | 15     | 14     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (A:0x13ccc)*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+(A:0x13ccc)*B | 18     | 15     | -      | -      | 46     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (A:0x13ccc)*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*(B:0x16a0)  | 15     | 14     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*(B:0x13ccc)            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*(B:0x16a0)  | 18     | 14     | -      | -      | 46     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*(B:0x16a0)             | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*(B:0x16a0)  | 15     | 14     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (A:0x13ccc)*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+(A:0x13ccc)*B | 18     | 15     | -      | -      | 46     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (A:0x13ccc)*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*(B:0x16a0)  | 15     | 14     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*(B:0x13ccc)            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*(B:0x16a0)  | 18     | 14     | -      | -      | 46     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*(B:0x16a0)             | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*(B:0x16a0)  | 15     | 14     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (A:0x13ccc)*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+(A:0x13ccc)*B | 18     | 15     | -      | -      | 46     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (A:0x13ccc)*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*(B:0x16a0)  | 15     | 14     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*(B:0x13ccc)            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*(B:0x16a0)  | 18     | 14     | -      | -      | 46     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*(B:0x16a0)             | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*(B:0x16a0)  | 15     | 14     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (A:0x13ccc)*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+(A:0x13ccc)*B | 18     | 15     | -      | -      | 46     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 1609.887 ; gain = 686.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1609.887 ; gain = 686.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-----------------+-------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object                    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+-------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|quantumProcessor | programMemory_inst/memory_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|quantumProcessor | RAM_inst/memory_reg           | 16 K x 64(READ_FIRST)  | W |   | 16 K x 64(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 
+-----------------+-------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance programMemory_inst/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM_inst/memory_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM_inst/memory_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM_inst/memory_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM_inst/memory_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM_inst/memory_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM_inst/memory_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM_inst/memory_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM_inst/memory_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM_inst/memory_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM_inst/memory_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM_inst/memory_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM_inst/memory_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM_inst/memory_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM_inst/memory_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM_inst/memory_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM_inst/memory_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM_inst/memory_reg_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM_inst/memory_reg_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM_inst/memory_reg_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM_inst/memory_reg_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM_inst/memory_reg_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM_inst/memory_reg_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM_inst/memory_reg_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM_inst/memory_reg_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM_inst/memory_reg_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM_inst/memory_reg_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM_inst/memory_reg_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM_inst/memory_reg_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM_inst/memory_reg_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM_inst/memory_reg_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM_inst/memory_reg_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance RAM_inst/memory_reg_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 1609.887 ; gain = 686.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 1609.887 ; gain = 686.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 1609.887 ; gain = 686.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 1609.887 ; gain = 686.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 1609.887 ; gain = 686.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 1609.887 ; gain = 686.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 1609.887 ; gain = 686.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU         | A*B'          | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ALU         | PCIN>>17+A'*B | 30     | 13     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A'*B          | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | PCIN>>17+A'*B | 17     | 13     | -      | -      | 46     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*B           | 17     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | PCIN>>17+A*B  | 30     | 0      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*B           | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | PCIN>>17+A*B  | 0      | 18     | -      | -      | 46     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*B'          | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ALU         | PCIN>>17+A'*B | 30     | 13     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A'*B          | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | PCIN>>17+A'*B | 17     | 13     | -      | -      | 46     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*B'          | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ALU         | PCIN>>17+A'*B | 30     | 13     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A'*B          | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | PCIN>>17+A'*B | 17     | 13     | -      | -      | 46     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*B           | 17     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | PCIN>>17+A*B  | 30     | 0      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*B           | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | PCIN>>17+A*B  | 0      | 18     | -      | -      | 46     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*B'          | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ALU         | PCIN>>17+A'*B | 30     | 13     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A'*B          | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | PCIN>>17+A'*B | 17     | 13     | -      | -      | 46     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*B'          | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ALU         | PCIN>>17+A'*B | 30     | 13     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A'*B          | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | PCIN>>17+A'*B | 17     | 13     | -      | -      | 46     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*B           | 17     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | PCIN>>17+A*B  | 30     | 0      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*B           | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | PCIN>>17+A*B  | 0      | 18     | -      | -      | 46     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*B'          | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ALU         | PCIN>>17+A'*B | 30     | 13     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A'*B          | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | PCIN>>17+A'*B | 17     | 13     | -      | -      | 46     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*B'          | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ALU         | PCIN>>17+A'*B | 30     | 13     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A'*B          | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | PCIN>>17+A'*B | 17     | 13     | -      | -      | 46     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*B           | 17     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | PCIN>>17+A*B  | 30     | 0      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*B           | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | PCIN>>17+A*B  | 0      | 18     | -      | -      | 46     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*B'          | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ALU         | PCIN>>17+A'*B | 30     | 13     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A'*B          | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | PCIN>>17+A'*B | 17     | 13     | -      | -      | 46     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |clockGenerator |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |clockGenerator_bbox |     1|
|2     |CARRY4              |   291|
|3     |DSP48E1             |    48|
|6     |LUT1                |    29|
|7     |LUT2                |   859|
|8     |LUT3                |   295|
|9     |LUT4                |   390|
|10    |LUT5                |  1114|
|11    |LUT6                |   389|
|12    |MUXF7               |     7|
|13    |RAMB18E1            |     1|
|14    |RAMB36E1            |    32|
|16    |FDCE                |   131|
|17    |FDRE                |  1549|
|18    |FDSE                |     3|
|19    |IBUF                |     3|
|20    |OBUF                |    28|
+------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 1609.887 ; gain = 686.629
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 1609.887 ; gain = 588.691
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 1609.887 ; gain = 686.629
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1609.887 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 379 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1611.098 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: e7dd6b12
INFO: [Common 17-83] Releasing license: Synthesis
115 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 1611.098 ; gain = 1077.109
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1611.098 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jonas/Desktop/FPGAQuantumComputerSimulatorAccelerator/srcs/HardwareArchitectureQuantumComputerSimulator/QuantumProcessor4.0.runs/synth_1/quantumProcessor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file quantumProcessor_utilization_synth.rpt -pb quantumProcessor_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 29 14:14:33 2024...
