Summary
======
Overall execution cycle = 23918234
Total execution cycles per core:
- Processor 0 = 20851392
- Processor 1 = 20429195
- Processor 2 = 23918234
- Processor 3 = 20593028
======
Number of compute cycles per core:
- Processor 0 = 10430314
- Processor 1 = 10383276
- Processor 2 = 10430338
- Processor 3 = 10394904
======
Number of load/store instructions per core:
- Processor 0: Load = 1489888, Store = 1007461
- Processor 1: Load = 1485857, Store = 1004611
- Processor 2: Load = 1492629, Store = 1016428
- Processor 3: Load = 1493736, Store = 1009391
======
Number of idle cycles
- Processor 0 = 10421078
- Processor 1 = 10045919
- Processor 2 = 13487896
- Processor 3 = 10198124
======
Data cache miss rate for each core
- Processor 0 = 0.4130135595785771 (1031439/2497349)
- Processor 1 = 0.4128505164491172 (1028191/2490468)
- Processor 2 = 0.4155190575582779 (1042561/2509057)
- Processor 3 = 0.41279727317071807 (1033284/2503127)
======
Amount of Data traffic in bytes on the bus
= 250964
======
Number of invalidations or updates on the bus
= 28138
======
Distribution of accesses to private data versus shared data
- Cache 0: numPrivateAccess = 1961007, numSharedAccess = 536342
- Cache 1: numPrivateAccess = 1959710, numSharedAccess = 530758
- Cache 2: numPrivateAccess = 2037141, numSharedAccess = 471916
- Cache 3: numPrivateAccess = 1962563, numSharedAccess = 540564
======
Number of times each state is entered
- Cache 0: numO = 0
- Cache 1: numO = 0
- Cache 2: numO = 12
- Cache 3: numO = 12
