// Seed: 1439504044
module module_0 (
    input tri1 id_0,
    output wor id_1,
    input tri0 id_2,
    input supply0 id_3
);
  wire id_5;
endmodule
module module_1 (
    output tri id_0,
    output supply1 id_1,
    output tri id_2,
    input supply1 id_3,
    output uwire id_4,
    input wand id_5
    , id_13,
    input tri0 id_6,
    output tri0 id_7,
    output supply0 id_8
    , id_14,
    output uwire id_9,
    input supply0 id_10,
    output wor id_11
);
  wire id_15;
  wire id_16;
  module_0(
      id_6, id_9, id_10, id_5
  );
  wire id_17;
  wand id_18, id_19, id_20, id_21, id_22, id_23, id_24, id_25;
  wire id_26;
  assign id_19 = 1;
endmodule
