

================================================================
== Vivado HLS Report for 'matmult'
================================================================
* Date:           Tue Nov 29 15:13:07 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        1-mat_mult.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.41|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  11060401|  11060401|  11060402|  11060402|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+----------+----------+----------+-----------+-----------+------+----------+
        |                 |       Latency       | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+----------+----------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  11060400|  11060400|    110604|          -|          -|   100|    no    |
        | + Loop 1.1      |       100|       100|         1|          -|          -|   100|    no    |
        | + Loop 1.2      |    110300|    110300|      1103|          -|          -|   100|    no    |
        |  ++ Loop 1.2.1  |      1100|      1100|        11|          -|          -|   100|    no    |
        | + Loop 1.3      |       200|       200|         2|          -|          -|   100|    no    |
        +-----------------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    120|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    117|
|Register         |        -|      -|     286|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      5|     634|    948|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |                 Instance                |                Module                | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |matmult_fadd_32ns_32ns_32_5_full_dsp_U1  |matmult_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |matmult_fmul_32ns_32ns_32_4_max_dsp_U2   |matmult_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    +-----------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |Total                                    |                                      |        0|      5|  348|  711|
    +-----------------------------------------+--------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-----------+-----------------+---------+---+----+------+-----+------+-------------+
    |   Memory  |      Module     | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-----------------+---------+---+----+------+-----+------+-------------+
    |out_vec_U  |matmult_out_vec  |        1|  0|   0|   100|   32|     1|         3200|
    +-----------+-----------------+---------+---+----+------+-----+------+-------------+
    |Total      |                 |        1|  0|   0|   100|   32|     1|         3200|
    +-----------+-----------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_200_p2        |     +    |      0|  0|   7|           7|           1|
    |j_1_fu_212_p2        |     +    |      0|  0|   7|           7|           1|
    |j_2_fu_294_p2        |     +    |      0|  0|   7|           7|           1|
    |j_3_fu_262_p2        |     +    |      0|  0|   7|           7|           1|
    |k_1_fu_235_p2        |     +    |      0|  0|   7|           7|           1|
    |next_mul2_fu_188_p2  |     +    |      0|  0|  14|          14|           7|
    |next_mul_fu_223_p2   |     +    |      0|  0|  14|          14|           7|
    |tmp_2_fu_272_p2      |     +    |      0|  0|  14|          14|          14|
    |tmp_4_fu_245_p2      |     +    |      0|  0|  14|          14|          14|
    |tmp_7_fu_309_p2      |     +    |      0|  0|  14|          14|          14|
    |exitcond1_fu_256_p2  |   icmp   |      0|  0|   3|           7|           6|
    |exitcond2_fu_229_p2  |   icmp   |      0|  0|   3|           7|           6|
    |exitcond3_fu_206_p2  |   icmp   |      0|  0|   3|           7|           6|
    |exitcond4_fu_194_p2  |   icmp   |      0|  0|   3|           7|           6|
    |exitcond_fu_288_p2   |   icmp   |      0|  0|   3|           7|           6|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 120|         140|          91|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  15|         19|    1|         19|
    |i_reg_99          |   7|          2|    7|         14|
    |j1_reg_156        |   7|          2|    7|         14|
    |j2_reg_168        |   7|          2|    7|         14|
    |j_reg_122         |   7|          2|    7|         14|
    |k_reg_133         |   7|          2|    7|         14|
    |out_vec_address0  |   7|          5|    7|         35|
    |out_vec_d0        |  32|          3|   32|         96|
    |phi_mul1_reg_110  |  14|          2|   14|         28|
    |phi_mul_reg_144   |  14|          2|   14|         28|
    +------------------+----+-----------+-----+-----------+
    |Total             | 117|         41|  103|        276|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |a_load_reg_358          |  32|   0|   32|          0|
    |ap_CS_fsm               |  18|   0|   18|          0|
    |i_1_reg_327             |   7|   0|    7|          0|
    |i_reg_99                |   7|   0|    7|          0|
    |j1_reg_156              |   7|   0|    7|          0|
    |j2_reg_168              |   7|   0|    7|          0|
    |j_2_reg_404             |   7|   0|    7|          0|
    |j_3_reg_366             |   7|   0|    7|          0|
    |j_reg_122               |   7|   0|    7|          0|
    |k_1_reg_348             |   7|   0|    7|          0|
    |k_reg_133               |   7|   0|    7|          0|
    |next_mul2_reg_319       |  14|   0|   14|          0|
    |next_mul_reg_340        |  14|   0|   14|          0|
    |out_vec_addr_2_reg_381  |   7|   0|    7|          0|
    |out_vec_load_1_reg_391  |  32|   0|   32|          0|
    |phi_mul1_reg_110        |  14|   0|   14|          0|
    |phi_mul_reg_144         |  14|   0|   14|          0|
    |tmp_7_reg_409           |  14|   0|   14|          0|
    |tmp_9_reg_386           |  32|   0|   32|          0|
    |tmp_s_reg_396           |  32|   0|   32|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 286|   0|  286|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |    matmult   | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |    matmult   | return value |
|ap_start        |  in |    1| ap_ctrl_hs |    matmult   | return value |
|ap_done         | out |    1| ap_ctrl_hs |    matmult   | return value |
|ap_idle         | out |    1| ap_ctrl_hs |    matmult   | return value |
|ap_ready        | out |    1| ap_ctrl_hs |    matmult   | return value |
|a_address0      | out |   14|  ap_memory |       a      |     array    |
|a_ce0           | out |    1|  ap_memory |       a      |     array    |
|a_q0            |  in |   32|  ap_memory |       a      |     array    |
|b_address0      | out |   14|  ap_memory |       b      |     array    |
|b_ce0           | out |    1|  ap_memory |       b      |     array    |
|b_q0            |  in |   32|  ap_memory |       b      |     array    |
|out_r_address0  | out |   14|  ap_memory |     out_r    |     array    |
|out_r_ce0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d0        | out |   32|  ap_memory |     out_r    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 18
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
3 --> 
	4  / (exitcond3)
	3  / (!exitcond3)
4 --> 
	5  / (!exitcond2)
	17  / (exitcond2)
5 --> 
	6  / true
6 --> 
	4  / (exitcond1)
	7  / (!exitcond1)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	6  / true
17 --> 
	2  / (exitcond)
	18  / (!exitcond)
18 --> 
	17  / true
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: stg_19 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([10000 x float]* %a) nounwind, !map !14

ST_1: stg_20 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([10000 x float]* %b) nounwind, !map !20

ST_1: stg_21 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([10000 x float]* %out_r) nounwind, !map !24

ST_1: stg_22 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @matmult_str) nounwind

ST_1: out_vec [1/1] 2.71ns
:4  %out_vec = alloca [100 x float], align 16

ST_1: stg_24 [1/1] 1.57ns
:5  br label %.loopexit


 <State 2>: 3.54ns
ST_2: i [1/1] 0.00ns
.loopexit:0  %i = phi i7 [ 0, %0 ], [ %i_1, %.preheader ]

ST_2: phi_mul1 [1/1] 0.00ns
.loopexit:1  %phi_mul1 = phi i14 [ 0, %0 ], [ %next_mul2, %.preheader ]

ST_2: next_mul2 [1/1] 1.96ns
.loopexit:2  %next_mul2 = add i14 %phi_mul1, 100

ST_2: exitcond4 [1/1] 1.97ns
.loopexit:3  %exitcond4 = icmp eq i7 %i, -28

ST_2: empty [1/1] 0.00ns
.loopexit:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

ST_2: i_1 [1/1] 1.72ns
.loopexit:5  %i_1 = add i7 %i, 1

ST_2: stg_31 [1/1] 1.57ns
.loopexit:6  br i1 %exitcond4, label %4, label %.preheader7

ST_2: stg_32 [1/1] 0.00ns
:0  ret void


 <State 3>: 3.54ns
ST_3: j [1/1] 0.00ns
.preheader7:0  %j = phi i7 [ %j_1, %1 ], [ 0, %.loopexit ]

ST_3: exitcond3 [1/1] 1.97ns
.preheader7:1  %exitcond3 = icmp eq i7 %j, -28

ST_3: empty_3 [1/1] 0.00ns
.preheader7:2  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

ST_3: j_1 [1/1] 1.72ns
.preheader7:3  %j_1 = add i7 %j, 1

ST_3: stg_37 [1/1] 1.57ns
.preheader7:4  br i1 %exitcond3, label %.preheader6, label %1

ST_3: tmp_1 [1/1] 0.00ns
:0  %tmp_1 = zext i7 %j to i64

ST_3: out_vec_addr [1/1] 0.00ns
:1  %out_vec_addr = getelementptr inbounds [100 x float]* %out_vec, i64 0, i64 %tmp_1

ST_3: stg_40 [1/1] 2.71ns
:2  store float 0.000000e+00, float* %out_vec_addr, align 4

ST_3: stg_41 [1/1] 0.00ns
:3  br label %.preheader7


 <State 4>: 4.67ns
ST_4: k [1/1] 0.00ns
.preheader6:0  %k = phi i7 [ 0, %.preheader7 ], [ %k_1, %.preheader5 ]

ST_4: phi_mul [1/1] 0.00ns
.preheader6:1  %phi_mul = phi i14 [ 0, %.preheader7 ], [ %next_mul, %.preheader5 ]

ST_4: next_mul [1/1] 1.96ns
.preheader6:2  %next_mul = add i14 %phi_mul, 100

ST_4: exitcond2 [1/1] 1.97ns
.preheader6:3  %exitcond2 = icmp eq i7 %k, -28

ST_4: empty_4 [1/1] 0.00ns
.preheader6:4  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

ST_4: k_1 [1/1] 1.72ns
.preheader6:5  %k_1 = add i7 %k, 1

ST_4: stg_48 [1/1] 1.57ns
.preheader6:6  br i1 %exitcond2, label %.preheader, label %.preheader5.preheader

ST_4: tmp_3_cast [1/1] 0.00ns
.preheader5.preheader:0  %tmp_3_cast = zext i7 %k to i14

ST_4: tmp_4 [1/1] 1.96ns
.preheader5.preheader:1  %tmp_4 = add i14 %phi_mul1, %tmp_3_cast

ST_4: tmp_4_cast [1/1] 0.00ns
.preheader5.preheader:2  %tmp_4_cast = zext i14 %tmp_4 to i64

ST_4: a_addr [1/1] 0.00ns
.preheader5.preheader:3  %a_addr = getelementptr [10000 x float]* %a, i64 0, i64 %tmp_4_cast

ST_4: a_load [2/2] 2.71ns
.preheader5.preheader:4  %a_load = load float* %a_addr, align 4


 <State 5>: 2.71ns
ST_5: a_load [1/2] 2.71ns
.preheader5.preheader:4  %a_load = load float* %a_addr, align 4

ST_5: stg_55 [1/1] 1.57ns
.preheader5.preheader:5  br label %.preheader5


 <State 6>: 4.67ns
ST_6: j1 [1/1] 0.00ns
.preheader5:0  %j1 = phi i7 [ %j_3, %2 ], [ 0, %.preheader5.preheader ]

ST_6: exitcond1 [1/1] 1.97ns
.preheader5:1  %exitcond1 = icmp eq i7 %j1, -28

ST_6: empty_5 [1/1] 0.00ns
.preheader5:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

ST_6: j_3 [1/1] 1.72ns
.preheader5:3  %j_3 = add i7 %j1, 1

ST_6: stg_60 [1/1] 0.00ns
.preheader5:4  br i1 %exitcond1, label %.preheader6, label %2

ST_6: tmp_8_cast [1/1] 0.00ns
:1  %tmp_8_cast = zext i7 %j1 to i14

ST_6: tmp_2 [1/1] 1.96ns
:2  %tmp_2 = add i14 %phi_mul, %tmp_8_cast

ST_6: tmp_10_cast [1/1] 0.00ns
:3  %tmp_10_cast = zext i14 %tmp_2 to i64

ST_6: b_addr [1/1] 0.00ns
:4  %b_addr = getelementptr [10000 x float]* %b, i64 0, i64 %tmp_10_cast

ST_6: b_load [2/2] 2.71ns
:5  %b_load = load float* %b_addr, align 4


 <State 7>: 8.41ns
ST_7: b_load [1/2] 2.71ns
:5  %b_load = load float* %b_addr, align 4

ST_7: tmp_9 [4/4] 5.70ns
:6  %tmp_9 = fmul float %a_load, %b_load


 <State 8>: 5.70ns
ST_8: tmp_9 [3/4] 5.70ns
:6  %tmp_9 = fmul float %a_load, %b_load


 <State 9>: 5.70ns
ST_9: tmp_8 [1/1] 0.00ns
:0  %tmp_8 = zext i7 %j1 to i64

ST_9: tmp_9 [2/4] 5.70ns
:6  %tmp_9 = fmul float %a_load, %b_load

ST_9: out_vec_addr_2 [1/1] 0.00ns
:7  %out_vec_addr_2 = getelementptr inbounds [100 x float]* %out_vec, i64 0, i64 %tmp_8

ST_9: out_vec_load_1 [2/2] 2.71ns
:8  %out_vec_load_1 = load float* %out_vec_addr_2, align 4


 <State 10>: 5.70ns
ST_10: tmp_9 [1/4] 5.70ns
:6  %tmp_9 = fmul float %a_load, %b_load

ST_10: out_vec_load_1 [1/2] 2.71ns
:8  %out_vec_load_1 = load float* %out_vec_addr_2, align 4


 <State 11>: 7.26ns
ST_11: tmp_s [5/5] 7.26ns
:9  %tmp_s = fadd float %out_vec_load_1, %tmp_9


 <State 12>: 7.26ns
ST_12: tmp_s [4/5] 7.26ns
:9  %tmp_s = fadd float %out_vec_load_1, %tmp_9


 <State 13>: 7.26ns
ST_13: tmp_s [3/5] 7.26ns
:9  %tmp_s = fadd float %out_vec_load_1, %tmp_9


 <State 14>: 7.26ns
ST_14: tmp_s [2/5] 7.26ns
:9  %tmp_s = fadd float %out_vec_load_1, %tmp_9


 <State 15>: 7.26ns
ST_15: tmp_s [1/5] 7.26ns
:9  %tmp_s = fadd float %out_vec_load_1, %tmp_9


 <State 16>: 2.71ns
ST_16: stg_80 [1/1] 2.71ns
:10  store float %tmp_s, float* %out_vec_addr_2, align 4

ST_16: stg_81 [1/1] 0.00ns
:11  br label %.preheader5


 <State 17>: 2.71ns
ST_17: j2 [1/1] 0.00ns
.preheader:0  %j2 = phi i7 [ %j_2, %3 ], [ 0, %.preheader6 ]

ST_17: exitcond [1/1] 1.97ns
.preheader:1  %exitcond = icmp eq i7 %j2, -28

ST_17: empty_6 [1/1] 0.00ns
.preheader:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

ST_17: j_2 [1/1] 1.72ns
.preheader:3  %j_2 = add i7 %j2, 1

ST_17: stg_86 [1/1] 0.00ns
.preheader:4  br i1 %exitcond, label %.loopexit, label %3

ST_17: tmp_5 [1/1] 0.00ns
:0  %tmp_5 = zext i7 %j2 to i64

ST_17: tmp_5_cast [1/1] 0.00ns
:1  %tmp_5_cast = zext i7 %j2 to i14

ST_17: tmp_7 [1/1] 1.96ns
:2  %tmp_7 = add i14 %phi_mul1, %tmp_5_cast

ST_17: out_vec_addr_1 [1/1] 0.00ns
:5  %out_vec_addr_1 = getelementptr inbounds [100 x float]* %out_vec, i64 0, i64 %tmp_5

ST_17: out_vec_load [2/2] 2.71ns
:6  %out_vec_load = load float* %out_vec_addr_1, align 4


 <State 18>: 5.42ns
ST_18: tmp_7_cast [1/1] 0.00ns
:3  %tmp_7_cast = zext i14 %tmp_7 to i64

ST_18: out_addr [1/1] 0.00ns
:4  %out_addr = getelementptr [10000 x float]* %out_r, i64 0, i64 %tmp_7_cast

ST_18: out_vec_load [1/2] 2.71ns
:6  %out_vec_load = load float* %out_vec_addr_1, align 4

ST_18: stg_95 [1/1] 2.71ns
:7  store float %out_vec_load, float* %out_addr, align 4

ST_18: stg_96 [1/1] 0.00ns
:8  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_19         (specbitsmap      ) [ 0000000000000000000]
stg_20         (specbitsmap      ) [ 0000000000000000000]
stg_21         (specbitsmap      ) [ 0000000000000000000]
stg_22         (spectopmodule    ) [ 0000000000000000000]
out_vec        (alloca           ) [ 0011111111111111111]
stg_24         (br               ) [ 0111111111111111111]
i              (phi              ) [ 0010000000000000000]
phi_mul1       (phi              ) [ 0011111111111111111]
next_mul2      (add              ) [ 0111111111111111111]
exitcond4      (icmp             ) [ 0011111111111111111]
empty          (speclooptripcount) [ 0000000000000000000]
i_1            (add              ) [ 0111111111111111111]
stg_31         (br               ) [ 0011111111111111111]
stg_32         (ret              ) [ 0000000000000000000]
j              (phi              ) [ 0001000000000000000]
exitcond3      (icmp             ) [ 0011111111111111111]
empty_3        (speclooptripcount) [ 0000000000000000000]
j_1            (add              ) [ 0011111111111111111]
stg_37         (br               ) [ 0011111111111111111]
tmp_1          (zext             ) [ 0000000000000000000]
out_vec_addr   (getelementptr    ) [ 0000000000000000000]
stg_40         (store            ) [ 0000000000000000000]
stg_41         (br               ) [ 0011111111111111111]
k              (phi              ) [ 0000100000000000000]
phi_mul        (phi              ) [ 0000111111111111100]
next_mul       (add              ) [ 0011111111111111111]
exitcond2      (icmp             ) [ 0011111111111111111]
empty_4        (speclooptripcount) [ 0000000000000000000]
k_1            (add              ) [ 0011111111111111111]
stg_48         (br               ) [ 0011111111111111111]
tmp_3_cast     (zext             ) [ 0000000000000000000]
tmp_4          (add              ) [ 0000000000000000000]
tmp_4_cast     (zext             ) [ 0000000000000000000]
a_addr         (getelementptr    ) [ 0000010000000000000]
a_load         (load             ) [ 0000001111111111100]
stg_55         (br               ) [ 0011111111111111111]
j1             (phi              ) [ 0000001111000000000]
exitcond1      (icmp             ) [ 0011111111111111111]
empty_5        (speclooptripcount) [ 0000000000000000000]
j_3            (add              ) [ 0011111111111111111]
stg_60         (br               ) [ 0011111111111111111]
tmp_8_cast     (zext             ) [ 0000000000000000000]
tmp_2          (add              ) [ 0000000000000000000]
tmp_10_cast    (zext             ) [ 0000000000000000000]
b_addr         (getelementptr    ) [ 0000000100000000000]
b_load         (load             ) [ 0000000011100000000]
tmp_8          (zext             ) [ 0000000000000000000]
out_vec_addr_2 (getelementptr    ) [ 0000000000111111100]
tmp_9          (fmul             ) [ 0000000000011111000]
out_vec_load_1 (load             ) [ 0000000000011111000]
tmp_s          (fadd             ) [ 0000000000000000100]
stg_80         (store            ) [ 0000000000000000000]
stg_81         (br               ) [ 0011111111111111111]
j2             (phi              ) [ 0000000000000000010]
exitcond       (icmp             ) [ 0011111111111111111]
empty_6        (speclooptripcount) [ 0000000000000000000]
j_2            (add              ) [ 0011111111111111111]
stg_86         (br               ) [ 0111111111111111111]
tmp_5          (zext             ) [ 0000000000000000000]
tmp_5_cast     (zext             ) [ 0000000000000000000]
tmp_7          (add              ) [ 0000000000000000001]
out_vec_addr_1 (getelementptr    ) [ 0000000000000000001]
tmp_7_cast     (zext             ) [ 0000000000000000000]
out_addr       (getelementptr    ) [ 0000000000000000000]
out_vec_load   (load             ) [ 0000000000000000000]
stg_95         (store            ) [ 0000000000000000000]
stg_96         (br               ) [ 0011111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matmult_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="out_vec_alloca_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_vec/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="out_vec_addr_gep_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="0" index="2" bw="7" slack="0"/>
<pin id="40" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_vec_addr/3 "/>
</bind>
</comp>

<comp id="42" class="1004" name="grp_access_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="7" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_40/3 out_vec_load_1/9 stg_80/16 out_vec_load/17 "/>
</bind>
</comp>

<comp id="48" class="1004" name="a_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="14" slack="0"/>
<pin id="52" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/4 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="14" slack="0"/>
<pin id="57" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="58" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/4 "/>
</bind>
</comp>

<comp id="60" class="1004" name="b_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="14" slack="0"/>
<pin id="64" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/6 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="14" slack="0"/>
<pin id="69" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="70" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/6 "/>
</bind>
</comp>

<comp id="72" class="1004" name="out_vec_addr_2_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="7" slack="0"/>
<pin id="76" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_vec_addr_2/9 "/>
</bind>
</comp>

<comp id="79" class="1004" name="out_vec_addr_1_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="7" slack="0"/>
<pin id="83" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_vec_addr_1/17 "/>
</bind>
</comp>

<comp id="86" class="1004" name="out_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="14" slack="0"/>
<pin id="90" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/18 "/>
</bind>
</comp>

<comp id="93" class="1004" name="stg_95_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="14" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="0"/>
<pin id="96" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_95/18 "/>
</bind>
</comp>

<comp id="99" class="1005" name="i_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="7" slack="1"/>
<pin id="101" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="103" class="1004" name="i_phi_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="1"/>
<pin id="105" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="7" slack="0"/>
<pin id="107" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="110" class="1005" name="phi_mul1_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="14" slack="1"/>
<pin id="112" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="phi_mul1_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="1"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="14" slack="0"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul1/2 "/>
</bind>
</comp>

<comp id="122" class="1005" name="j_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="7" slack="1"/>
<pin id="124" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="j_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="7" slack="0"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="1" slack="1"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="133" class="1005" name="k_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="7" slack="1"/>
<pin id="135" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="k_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="1"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="7" slack="0"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="144" class="1005" name="phi_mul_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="14" slack="1"/>
<pin id="146" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="phi_mul_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="1"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="14" slack="0"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/4 "/>
</bind>
</comp>

<comp id="156" class="1005" name="j1_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="7" slack="1"/>
<pin id="158" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j1 (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="j1_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="7" slack="0"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="1" slack="1"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j1/6 "/>
</bind>
</comp>

<comp id="168" class="1005" name="j2_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="7" slack="1"/>
<pin id="170" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j2 (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="j2_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="7" slack="0"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="1" slack="1"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j2/17 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="1"/>
<pin id="181" dir="0" index="1" bw="32" slack="1"/>
<pin id="182" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_s/11 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="2"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_9/7 "/>
</bind>
</comp>

<comp id="188" class="1004" name="next_mul2_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="14" slack="0"/>
<pin id="190" dir="0" index="1" bw="8" slack="0"/>
<pin id="191" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul2/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="exitcond4_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="7" slack="0"/>
<pin id="196" dir="0" index="1" bw="7" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="i_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="7" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="exitcond3_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="7" slack="0"/>
<pin id="208" dir="0" index="1" bw="7" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="j_1_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="7" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="7" slack="0"/>
<pin id="220" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="next_mul_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="14" slack="0"/>
<pin id="225" dir="0" index="1" bw="8" slack="0"/>
<pin id="226" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/4 "/>
</bind>
</comp>

<comp id="229" class="1004" name="exitcond2_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="7" slack="0"/>
<pin id="231" dir="0" index="1" bw="7" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="k_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="7" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_3_cast_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="7" slack="0"/>
<pin id="243" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_4_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="14" slack="2"/>
<pin id="247" dir="0" index="1" bw="7" slack="0"/>
<pin id="248" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_4_cast_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="14" slack="0"/>
<pin id="253" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="exitcond1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="7" slack="0"/>
<pin id="258" dir="0" index="1" bw="7" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/6 "/>
</bind>
</comp>

<comp id="262" class="1004" name="j_3_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="7" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/6 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_8_cast_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="7" slack="0"/>
<pin id="270" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast/6 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_2_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="14" slack="2"/>
<pin id="274" dir="0" index="1" bw="7" slack="0"/>
<pin id="275" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_10_cast_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="14" slack="0"/>
<pin id="280" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_cast/6 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_8_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="7" slack="3"/>
<pin id="285" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/9 "/>
</bind>
</comp>

<comp id="288" class="1004" name="exitcond_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="7" slack="0"/>
<pin id="290" dir="0" index="1" bw="7" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/17 "/>
</bind>
</comp>

<comp id="294" class="1004" name="j_2_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="7" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/17 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_5_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="7" slack="0"/>
<pin id="302" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/17 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_5_cast_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="7" slack="0"/>
<pin id="307" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/17 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_7_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="14" slack="3"/>
<pin id="311" dir="0" index="1" bw="7" slack="0"/>
<pin id="312" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/17 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_7_cast_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="14" slack="1"/>
<pin id="317" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast/18 "/>
</bind>
</comp>

<comp id="319" class="1005" name="next_mul2_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="14" slack="0"/>
<pin id="321" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="next_mul2 "/>
</bind>
</comp>

<comp id="327" class="1005" name="i_1_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="7" slack="0"/>
<pin id="329" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="335" class="1005" name="j_1_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="7" slack="0"/>
<pin id="337" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="340" class="1005" name="next_mul_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="14" slack="0"/>
<pin id="342" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="348" class="1005" name="k_1_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="7" slack="0"/>
<pin id="350" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="353" class="1005" name="a_addr_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="14" slack="1"/>
<pin id="355" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="358" class="1005" name="a_load_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="2"/>
<pin id="360" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="a_load "/>
</bind>
</comp>

<comp id="366" class="1005" name="j_3_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="7" slack="0"/>
<pin id="368" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="371" class="1005" name="b_addr_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="14" slack="1"/>
<pin id="373" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="376" class="1005" name="b_load_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="1"/>
<pin id="378" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_load "/>
</bind>
</comp>

<comp id="381" class="1005" name="out_vec_addr_2_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="7" slack="1"/>
<pin id="383" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="out_vec_addr_2 "/>
</bind>
</comp>

<comp id="386" class="1005" name="tmp_9_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="1"/>
<pin id="388" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="391" class="1005" name="out_vec_load_1_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="1"/>
<pin id="393" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_vec_load_1 "/>
</bind>
</comp>

<comp id="396" class="1005" name="tmp_s_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="1"/>
<pin id="398" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="404" class="1005" name="j_2_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="7" slack="0"/>
<pin id="406" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="409" class="1005" name="tmp_7_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="14" slack="1"/>
<pin id="411" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="414" class="1005" name="out_vec_addr_1_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="7" slack="1"/>
<pin id="416" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="out_vec_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="12" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="41"><net_src comp="28" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="30" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="47"><net_src comp="36" pin="3"/><net_sink comp="42" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="28" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="48" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="28" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="77"><net_src comp="28" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="78"><net_src comp="72" pin="3"/><net_sink comp="42" pin=0"/></net>

<net id="84"><net_src comp="28" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="85"><net_src comp="79" pin="3"/><net_sink comp="42" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="28" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="42" pin="2"/><net_sink comp="93" pin=1"/></net>

<net id="98"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="102"><net_src comp="14" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="99" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="16" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="114" pin="4"/><net_sink comp="110" pin=0"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="136"><net_src comp="14" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="148" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="159"><net_src comp="14" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="167"><net_src comp="160" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="171"><net_src comp="14" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="187"><net_src comp="67" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="192"><net_src comp="114" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="18" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="103" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="20" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="103" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="26" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="126" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="20" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="126" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="26" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="221"><net_src comp="126" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="227"><net_src comp="148" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="18" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="137" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="20" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="137" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="26" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="244"><net_src comp="137" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="110" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="241" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="254"><net_src comp="245" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="260"><net_src comp="160" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="20" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="160" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="26" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="271"><net_src comp="160" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="144" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="268" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="281"><net_src comp="272" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="286"><net_src comp="156" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="292"><net_src comp="172" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="20" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="172" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="26" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="303"><net_src comp="172" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="308"><net_src comp="172" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="110" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="305" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="318"><net_src comp="315" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="322"><net_src comp="188" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="330"><net_src comp="200" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="338"><net_src comp="212" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="343"><net_src comp="223" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="351"><net_src comp="235" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="356"><net_src comp="48" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="361"><net_src comp="55" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="369"><net_src comp="262" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="374"><net_src comp="60" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="379"><net_src comp="67" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="384"><net_src comp="72" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="42" pin=0"/></net>

<net id="389"><net_src comp="183" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="394"><net_src comp="42" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="399"><net_src comp="179" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="42" pin=1"/></net>

<net id="407"><net_src comp="294" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="412"><net_src comp="309" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="417"><net_src comp="79" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="42" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {18 }
 - Input state : 
	Port: matmult : a | {4 5 }
	Port: matmult : b | {6 7 }
  - Chain level:
	State 1
	State 2
		next_mul2 : 1
		exitcond4 : 1
		i_1 : 1
		stg_31 : 2
	State 3
		exitcond3 : 1
		j_1 : 1
		stg_37 : 2
		tmp_1 : 1
		out_vec_addr : 2
		stg_40 : 3
	State 4
		next_mul : 1
		exitcond2 : 1
		k_1 : 1
		stg_48 : 2
		tmp_3_cast : 1
		tmp_4 : 2
		tmp_4_cast : 3
		a_addr : 4
		a_load : 5
	State 5
	State 6
		exitcond1 : 1
		j_3 : 1
		stg_60 : 2
		tmp_8_cast : 1
		tmp_2 : 2
		tmp_10_cast : 3
		b_addr : 4
		b_load : 5
	State 7
		tmp_9 : 1
	State 8
	State 9
		out_vec_addr_2 : 1
		out_vec_load_1 : 2
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		exitcond : 1
		j_2 : 1
		stg_86 : 2
		tmp_5 : 1
		tmp_5_cast : 1
		tmp_7 : 2
		out_vec_addr_1 : 2
		out_vec_load : 3
	State 18
		out_addr : 1
		stg_95 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   fadd   |     grp_fu_179     |    2    |   205   |   390   |
|----------|--------------------|---------|---------|---------|
|   fmul   |     grp_fu_183     |    3    |   143   |   321   |
|----------|--------------------|---------|---------|---------|
|          |  next_mul2_fu_188  |    0    |    0    |    14   |
|          |     i_1_fu_200     |    0    |    0    |    7    |
|          |     j_1_fu_212     |    0    |    0    |    7    |
|          |   next_mul_fu_223  |    0    |    0    |    14   |
|    add   |     k_1_fu_235     |    0    |    0    |    7    |
|          |    tmp_4_fu_245    |    0    |    0    |    14   |
|          |     j_3_fu_262     |    0    |    0    |    7    |
|          |    tmp_2_fu_272    |    0    |    0    |    14   |
|          |     j_2_fu_294     |    0    |    0    |    7    |
|          |    tmp_7_fu_309    |    0    |    0    |    14   |
|----------|--------------------|---------|---------|---------|
|          |  exitcond4_fu_194  |    0    |    0    |    3    |
|          |  exitcond3_fu_206  |    0    |    0    |    3    |
|   icmp   |  exitcond2_fu_229  |    0    |    0    |    3    |
|          |  exitcond1_fu_256  |    0    |    0    |    3    |
|          |   exitcond_fu_288  |    0    |    0    |    3    |
|----------|--------------------|---------|---------|---------|
|          |    tmp_1_fu_218    |    0    |    0    |    0    |
|          |  tmp_3_cast_fu_241 |    0    |    0    |    0    |
|          |  tmp_4_cast_fu_251 |    0    |    0    |    0    |
|          |  tmp_8_cast_fu_268 |    0    |    0    |    0    |
|   zext   | tmp_10_cast_fu_278 |    0    |    0    |    0    |
|          |    tmp_8_fu_283    |    0    |    0    |    0    |
|          |    tmp_5_fu_300    |    0    |    0    |    0    |
|          |  tmp_5_cast_fu_305 |    0    |    0    |    0    |
|          |  tmp_7_cast_fu_315 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    5    |   348   |   831   |
|----------|--------------------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |
+-------+--------+--------+--------+
|out_vec|    1   |    0   |    0   |
+-------+--------+--------+--------+
| Total |    1   |    0   |    0   |
+-------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    a_addr_reg_353    |   14   |
|    a_load_reg_358    |   32   |
|    b_addr_reg_371    |   14   |
|    b_load_reg_376    |   32   |
|      i_1_reg_327     |    7   |
|       i_reg_99       |    7   |
|      j1_reg_156      |    7   |
|      j2_reg_168      |    7   |
|      j_1_reg_335     |    7   |
|      j_2_reg_404     |    7   |
|      j_3_reg_366     |    7   |
|       j_reg_122      |    7   |
|      k_1_reg_348     |    7   |
|       k_reg_133      |    7   |
|   next_mul2_reg_319  |   14   |
|   next_mul_reg_340   |   14   |
|out_vec_addr_1_reg_414|    7   |
|out_vec_addr_2_reg_381|    7   |
|out_vec_load_1_reg_391|   32   |
|   phi_mul1_reg_110   |   14   |
|    phi_mul_reg_144   |   14   |
|     tmp_7_reg_409    |   14   |
|     tmp_9_reg_386    |   32   |
|     tmp_s_reg_396    |   32   |
+----------------------+--------+
|         Total        |   342  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_42 |  p0  |   5  |   7  |   35   ||    7    |
| grp_access_fu_42 |  p1  |   2  |  32  |   64   ||    32   |
| grp_access_fu_55 |  p0  |   2  |  14  |   28   ||    14   |
| grp_access_fu_67 |  p0  |   2  |  14  |   28   ||    14   |
| phi_mul1_reg_110 |  p0  |   2  |  14  |   28   ||    14   |
|  phi_mul_reg_144 |  p0  |   2  |  14  |   28   ||    14   |
|    j1_reg_156    |  p0  |   2  |   7  |   14   ||    7    |
|    grp_fu_183    |  p1  |   2  |  32  |   64   ||    32   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   289  ||  12.936 ||   134   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   348  |   831  |
|   Memory  |    1   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   12   |    -   |   134  |
|  Register |    -   |    -   |    -   |   342  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |    5   |   12   |   690  |   965  |
+-----------+--------+--------+--------+--------+--------+
