--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml test_receiver.twx test_receiver.ncd -o test_receiver.twr
test_receiver.pcf -ucf pin.ucf

Design file:              test_receiver.ncd
Physical constraint file: test_receiver.pcf
Device,package,speed:     xc3s500e,vq100,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3542 paths analyzed, 370 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.658ns.
--------------------------------------------------------------------------------

Paths for end point uartrx/r_RX_Byte_6 (SLICE_X54Y47.CE), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uartrx/r_Clk_Count_10 (FF)
  Destination:          uartrx/r_RX_Byte_6 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.658ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uartrx/r_Clk_Count_10 to uartrx/r_RX_Byte_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y78.YQ      Tcko                  0.652   uartrx/r_Clk_Count<11>
                                                       uartrx/r_Clk_Count_10
    SLICE_X50Y70.BX      net (fanout=7)        1.678   uartrx/r_Clk_Count<10>
    SLICE_X50Y70.X       Tbxx                  0.806   N28
                                                       uartrx/r_SM_Main_cmp_lt00002_SW0_SW1
    SLICE_X50Y68.G4      net (fanout=1)        0.374   N28
    SLICE_X50Y68.Y       Tilo                  0.759   uartrx/r_RX_Byte_7_not0001
                                                       uartrx/r_SM_Main_cmp_lt00002
    SLICE_X52Y54.F2      net (fanout=11)       1.428   uartrx/r_SM_Main_cmp_lt0000
    SLICE_X52Y54.X       Tilo                  0.759   uartrx/r_RX_Byte_6_not0001
                                                       uartrx/r_RX_Byte_6_not00011
    SLICE_X54Y47.CE      net (fanout=1)        0.647   uartrx/r_RX_Byte_6_not0001
    SLICE_X54Y47.CLK     Tceck                 0.555   uartrx/r_RX_Byte<6>
                                                       uartrx/r_RX_Byte_6
    -------------------------------------------------  ---------------------------
    Total                                      7.658ns (3.531ns logic, 4.127ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uartrx/r_Clk_Count_9 (FF)
  Destination:          uartrx/r_RX_Byte_6 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.568ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uartrx/r_Clk_Count_9 to uartrx/r_RX_Byte_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y76.XQ      Tcko                  0.592   uartrx/r_Clk_Count<9>
                                                       uartrx/r_Clk_Count_9
    SLICE_X50Y70.F1      net (fanout=8)        1.302   uartrx/r_Clk_Count<9>
    SLICE_X50Y70.X       Tif5x                 1.152   N28
                                                       uartrx/r_SM_Main_cmp_lt00002_SW0_SW1_G
                                                       uartrx/r_SM_Main_cmp_lt00002_SW0_SW1
    SLICE_X50Y68.G4      net (fanout=1)        0.374   N28
    SLICE_X50Y68.Y       Tilo                  0.759   uartrx/r_RX_Byte_7_not0001
                                                       uartrx/r_SM_Main_cmp_lt00002
    SLICE_X52Y54.F2      net (fanout=11)       1.428   uartrx/r_SM_Main_cmp_lt0000
    SLICE_X52Y54.X       Tilo                  0.759   uartrx/r_RX_Byte_6_not0001
                                                       uartrx/r_RX_Byte_6_not00011
    SLICE_X54Y47.CE      net (fanout=1)        0.647   uartrx/r_RX_Byte_6_not0001
    SLICE_X54Y47.CLK     Tceck                 0.555   uartrx/r_RX_Byte<6>
                                                       uartrx/r_RX_Byte_6
    -------------------------------------------------  ---------------------------
    Total                                      7.568ns (3.817ns logic, 3.751ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uartrx/r_Clk_Count_11 (FF)
  Destination:          uartrx/r_RX_Byte_6 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.182ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uartrx/r_Clk_Count_11 to uartrx/r_RX_Byte_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y78.XQ      Tcko                  0.592   uartrx/r_Clk_Count<11>
                                                       uartrx/r_Clk_Count_11
    SLICE_X50Y70.F4      net (fanout=8)        0.916   uartrx/r_Clk_Count<11>
    SLICE_X50Y70.X       Tif5x                 1.152   N28
                                                       uartrx/r_SM_Main_cmp_lt00002_SW0_SW1_G
                                                       uartrx/r_SM_Main_cmp_lt00002_SW0_SW1
    SLICE_X50Y68.G4      net (fanout=1)        0.374   N28
    SLICE_X50Y68.Y       Tilo                  0.759   uartrx/r_RX_Byte_7_not0001
                                                       uartrx/r_SM_Main_cmp_lt00002
    SLICE_X52Y54.F2      net (fanout=11)       1.428   uartrx/r_SM_Main_cmp_lt0000
    SLICE_X52Y54.X       Tilo                  0.759   uartrx/r_RX_Byte_6_not0001
                                                       uartrx/r_RX_Byte_6_not00011
    SLICE_X54Y47.CE      net (fanout=1)        0.647   uartrx/r_RX_Byte_6_not0001
    SLICE_X54Y47.CLK     Tceck                 0.555   uartrx/r_RX_Byte<6>
                                                       uartrx/r_RX_Byte_6
    -------------------------------------------------  ---------------------------
    Total                                      7.182ns (3.817ns logic, 3.365ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Paths for end point uartrx/r_RX_Byte_4 (SLICE_X54Y46.CE), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uartrx/r_Clk_Count_10 (FF)
  Destination:          uartrx/r_RX_Byte_4 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.577ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uartrx/r_Clk_Count_10 to uartrx/r_RX_Byte_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y78.YQ      Tcko                  0.652   uartrx/r_Clk_Count<11>
                                                       uartrx/r_Clk_Count_10
    SLICE_X50Y70.BX      net (fanout=7)        1.678   uartrx/r_Clk_Count<10>
    SLICE_X50Y70.X       Tbxx                  0.806   N28
                                                       uartrx/r_SM_Main_cmp_lt00002_SW0_SW1
    SLICE_X50Y68.G4      net (fanout=1)        0.374   N28
    SLICE_X50Y68.Y       Tilo                  0.759   uartrx/r_RX_Byte_7_not0001
                                                       uartrx/r_SM_Main_cmp_lt00002
    SLICE_X53Y55.F1      net (fanout=11)       1.218   uartrx/r_SM_Main_cmp_lt0000
    SLICE_X53Y55.X       Tilo                  0.704   uartrx/r_RX_Byte_4_not0001
                                                       uartrx/r_RX_Byte_4_not00011
    SLICE_X54Y46.CE      net (fanout=1)        0.831   uartrx/r_RX_Byte_4_not0001
    SLICE_X54Y46.CLK     Tceck                 0.555   uartrx/r_RX_Byte<4>
                                                       uartrx/r_RX_Byte_4
    -------------------------------------------------  ---------------------------
    Total                                      7.577ns (3.476ns logic, 4.101ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uartrx/r_Clk_Count_9 (FF)
  Destination:          uartrx/r_RX_Byte_4 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.487ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uartrx/r_Clk_Count_9 to uartrx/r_RX_Byte_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y76.XQ      Tcko                  0.592   uartrx/r_Clk_Count<9>
                                                       uartrx/r_Clk_Count_9
    SLICE_X50Y70.F1      net (fanout=8)        1.302   uartrx/r_Clk_Count<9>
    SLICE_X50Y70.X       Tif5x                 1.152   N28
                                                       uartrx/r_SM_Main_cmp_lt00002_SW0_SW1_G
                                                       uartrx/r_SM_Main_cmp_lt00002_SW0_SW1
    SLICE_X50Y68.G4      net (fanout=1)        0.374   N28
    SLICE_X50Y68.Y       Tilo                  0.759   uartrx/r_RX_Byte_7_not0001
                                                       uartrx/r_SM_Main_cmp_lt00002
    SLICE_X53Y55.F1      net (fanout=11)       1.218   uartrx/r_SM_Main_cmp_lt0000
    SLICE_X53Y55.X       Tilo                  0.704   uartrx/r_RX_Byte_4_not0001
                                                       uartrx/r_RX_Byte_4_not00011
    SLICE_X54Y46.CE      net (fanout=1)        0.831   uartrx/r_RX_Byte_4_not0001
    SLICE_X54Y46.CLK     Tceck                 0.555   uartrx/r_RX_Byte<4>
                                                       uartrx/r_RX_Byte_4
    -------------------------------------------------  ---------------------------
    Total                                      7.487ns (3.762ns logic, 3.725ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uartrx/r_Clk_Count_11 (FF)
  Destination:          uartrx/r_RX_Byte_4 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.101ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uartrx/r_Clk_Count_11 to uartrx/r_RX_Byte_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y78.XQ      Tcko                  0.592   uartrx/r_Clk_Count<11>
                                                       uartrx/r_Clk_Count_11
    SLICE_X50Y70.F4      net (fanout=8)        0.916   uartrx/r_Clk_Count<11>
    SLICE_X50Y70.X       Tif5x                 1.152   N28
                                                       uartrx/r_SM_Main_cmp_lt00002_SW0_SW1_G
                                                       uartrx/r_SM_Main_cmp_lt00002_SW0_SW1
    SLICE_X50Y68.G4      net (fanout=1)        0.374   N28
    SLICE_X50Y68.Y       Tilo                  0.759   uartrx/r_RX_Byte_7_not0001
                                                       uartrx/r_SM_Main_cmp_lt00002
    SLICE_X53Y55.F1      net (fanout=11)       1.218   uartrx/r_SM_Main_cmp_lt0000
    SLICE_X53Y55.X       Tilo                  0.704   uartrx/r_RX_Byte_4_not0001
                                                       uartrx/r_RX_Byte_4_not00011
    SLICE_X54Y46.CE      net (fanout=1)        0.831   uartrx/r_RX_Byte_4_not0001
    SLICE_X54Y46.CLK     Tceck                 0.555   uartrx/r_RX_Byte<4>
                                                       uartrx/r_RX_Byte_4
    -------------------------------------------------  ---------------------------
    Total                                      7.101ns (3.762ns logic, 3.339ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------

Paths for end point uartrx/r_RX_Byte_2 (SLICE_X52Y48.CE), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uartrx/r_Clk_Count_10 (FF)
  Destination:          uartrx/r_RX_Byte_2 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.570ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uartrx/r_Clk_Count_10 to uartrx/r_RX_Byte_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y78.YQ      Tcko                  0.652   uartrx/r_Clk_Count<11>
                                                       uartrx/r_Clk_Count_10
    SLICE_X50Y70.BX      net (fanout=7)        1.678   uartrx/r_Clk_Count<10>
    SLICE_X50Y70.X       Tbxx                  0.806   N28
                                                       uartrx/r_SM_Main_cmp_lt00002_SW0_SW1
    SLICE_X50Y68.G4      net (fanout=1)        0.374   N28
    SLICE_X50Y68.Y       Tilo                  0.759   uartrx/r_RX_Byte_7_not0001
                                                       uartrx/r_SM_Main_cmp_lt00002
    SLICE_X52Y56.F2      net (fanout=11)       1.159   uartrx/r_SM_Main_cmp_lt0000
    SLICE_X52Y56.X       Tilo                  0.759   uartrx/r_RX_Byte_2_not0001
                                                       uartrx/r_RX_Byte_2_not00011
    SLICE_X52Y48.CE      net (fanout=1)        0.828   uartrx/r_RX_Byte_2_not0001
    SLICE_X52Y48.CLK     Tceck                 0.555   uartrx/r_RX_Byte<2>
                                                       uartrx/r_RX_Byte_2
    -------------------------------------------------  ---------------------------
    Total                                      7.570ns (3.531ns logic, 4.039ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uartrx/r_Clk_Count_9 (FF)
  Destination:          uartrx/r_RX_Byte_2 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.480ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uartrx/r_Clk_Count_9 to uartrx/r_RX_Byte_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y76.XQ      Tcko                  0.592   uartrx/r_Clk_Count<9>
                                                       uartrx/r_Clk_Count_9
    SLICE_X50Y70.F1      net (fanout=8)        1.302   uartrx/r_Clk_Count<9>
    SLICE_X50Y70.X       Tif5x                 1.152   N28
                                                       uartrx/r_SM_Main_cmp_lt00002_SW0_SW1_G
                                                       uartrx/r_SM_Main_cmp_lt00002_SW0_SW1
    SLICE_X50Y68.G4      net (fanout=1)        0.374   N28
    SLICE_X50Y68.Y       Tilo                  0.759   uartrx/r_RX_Byte_7_not0001
                                                       uartrx/r_SM_Main_cmp_lt00002
    SLICE_X52Y56.F2      net (fanout=11)       1.159   uartrx/r_SM_Main_cmp_lt0000
    SLICE_X52Y56.X       Tilo                  0.759   uartrx/r_RX_Byte_2_not0001
                                                       uartrx/r_RX_Byte_2_not00011
    SLICE_X52Y48.CE      net (fanout=1)        0.828   uartrx/r_RX_Byte_2_not0001
    SLICE_X52Y48.CLK     Tceck                 0.555   uartrx/r_RX_Byte<2>
                                                       uartrx/r_RX_Byte_2
    -------------------------------------------------  ---------------------------
    Total                                      7.480ns (3.817ns logic, 3.663ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uartrx/r_Clk_Count_11 (FF)
  Destination:          uartrx/r_RX_Byte_2 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.094ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uartrx/r_Clk_Count_11 to uartrx/r_RX_Byte_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y78.XQ      Tcko                  0.592   uartrx/r_Clk_Count<11>
                                                       uartrx/r_Clk_Count_11
    SLICE_X50Y70.F4      net (fanout=8)        0.916   uartrx/r_Clk_Count<11>
    SLICE_X50Y70.X       Tif5x                 1.152   N28
                                                       uartrx/r_SM_Main_cmp_lt00002_SW0_SW1_G
                                                       uartrx/r_SM_Main_cmp_lt00002_SW0_SW1
    SLICE_X50Y68.G4      net (fanout=1)        0.374   N28
    SLICE_X50Y68.Y       Tilo                  0.759   uartrx/r_RX_Byte_7_not0001
                                                       uartrx/r_SM_Main_cmp_lt00002
    SLICE_X52Y56.F2      net (fanout=11)       1.159   uartrx/r_SM_Main_cmp_lt0000
    SLICE_X52Y56.X       Tilo                  0.759   uartrx/r_RX_Byte_2_not0001
                                                       uartrx/r_RX_Byte_2_not00011
    SLICE_X52Y48.CE      net (fanout=1)        0.828   uartrx/r_RX_Byte_2_not0001
    SLICE_X52Y48.CLK     Tceck                 0.555   uartrx/r_RX_Byte<2>
                                                       uartrx/r_RX_Byte_2
    -------------------------------------------------  ---------------------------
    Total                                      7.094ns (3.817ns logic, 3.277ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAMB16_X1Y5.DIA16), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.762ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uartrx/r_RX_Byte_4 (FF)
  Destination:          fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.776ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.051 - 0.037)
  Source Clock:         CLK_BUFGP rising at 31.250ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uartrx/r_RX_Byte_4 to fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y46.YQ      Tcko                  0.522   uartrx/r_RX_Byte<4>
                                                       uartrx/r_RX_Byte_4
    RAMB16_X1Y5.DIA16    net (fanout=1)        0.380   uartrx/r_RX_Byte<4>
    RAMB16_X1Y5.CLKA     Tbckd       (-Th)     0.126   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.776ns (0.396ns logic, 0.380ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------

Paths for end point fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAMB16_X1Y5.DIA9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.775ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uartrx/r_RX_Byte_3 (FF)
  Destination:          fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.790ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.051 - 0.036)
  Source Clock:         CLK_BUFGP rising at 31.250ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uartrx/r_RX_Byte_3 to fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y48.YQ      Tcko                  0.522   uartrx/r_RX_Byte<3>
                                                       uartrx/r_RX_Byte_3
    RAMB16_X1Y5.DIA9     net (fanout=1)        0.394   uartrx/r_RX_Byte<3>
    RAMB16_X1Y5.CLKA     Tbckd       (-Th)     0.126   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.790ns (0.396ns logic, 0.394ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------

Paths for end point fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAMB16_X1Y5.DIA24), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.870ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uartrx/r_RX_Byte_6 (FF)
  Destination:          fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.884ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.051 - 0.037)
  Source Clock:         CLK_BUFGP rising at 31.250ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uartrx/r_RX_Byte_6 to fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y47.YQ      Tcko                  0.522   uartrx/r_RX_Byte<6>
                                                       uartrx/r_RX_Byte_6
    RAMB16_X1Y5.DIA24    net (fanout=1)        0.488   uartrx/r_RX_Byte<6>
    RAMB16_X1Y5.CLKA     Tbckd       (-Th)     0.126   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.884ns (0.396ns logic, 0.488ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.074ns (period - (min low pulse limit / (low pulse / period)))
  Period: 31.250ns
  Low pulse: 15.625ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA
  Logical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A/CLKA
  Location pin: RAMB16_X1Y5.CLKA
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 28.074ns (period - (min high pulse limit / (high pulse / period)))
  Period: 31.250ns
  High pulse: 15.625ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA
  Logical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A/CLKA
  Location pin: RAMB16_X1Y5.CLKA
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 28.074ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA
  Logical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A/CLKA
  Location pin: RAMB16_X1Y5.CLKA
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    7.658|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3542 paths, 0 nets, and 615 connections

Design statistics:
   Minimum period:   7.658ns{1}   (Maximum frequency: 130.582MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Nov 10 00:53:05 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 346 MB



